placed { cell: "z80_n_mreq~FF" site: eft }
placed { cell: "z80_n_iorq~FF" site: eft }
placed { cell: "z80_n_wr~FF" site: eft }
placed { cell: "i140/cpu1/DI_Reg[0]~FF" site: eft }
placed { cell: "diagLED~FF" site: eft }
placed { cell: "i140/cpuClkCount[0]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][2]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" site: eft }
placed { cell: "z80_n_rd~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][1]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" site: eft }
placed { cell: "counter[0]~FF" site: eft }
placed { cell: "cpuAddress[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/IR[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/ISet[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/XY_State[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/MCycles[0]~FF" site: eft }
placed { cell: "biData_OUT[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/F[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Ap[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Fp[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/I[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/R[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Alternate~FF" site: eft }
placed { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Arith16_r~FF" site: eft }
placed { cell: "i140/cpu1/u0/BTR_r~FF" site: eft }
placed { cell: "i140/cpu1/u0/Z16_r~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegAddrA_r[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Save_ALU_r~FF" site: eft }
placed { cell: "i140/cpu1/u0/PreserveC_r~FF" site: eft }
placed { cell: "i140/cpu1/u0/XY_Ind~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegAddrB_r[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegAddrC[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/IncDecZ~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusB[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusA[0]~FF" site: eft }
placed { cell: "i140/cpu1/MCycle[0]~FF" site: eft }
placed { cell: "z80_n_rfsh~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusReq_s~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][0]~FF" site: eft }
placed { cell: "i140/cpu1/TState[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Pre_XY_F_M[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Halt_FF~FF" site: eft }
placed { cell: "s100_pHLDA~FF" site: eft }
placed { cell: "i140/cpu1/u0/IntE_FF2~FF" site: eft }
placed { cell: "i140/cpu1/u0/No_BTR~FF" site: eft }
placed { cell: "i140/cpu1/u0/Auto_Wait_t1~FF" site: eft }
placed { cell: "z80_n_m1~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[0]~FF" site: eft }
placed { cell: "i140/cpu1/u0/ACC[0]_2~FF" site: eft }
placed { cell: "cpuAddress[1]~FF" site: eft }
placed { cell: "cpuAddress[2]~FF" site: eft }
placed { cell: "cpuAddress[3]~FF" site: eft }
placed { cell: "cpuAddress[4]~FF" site: eft }
placed { cell: "cpuAddress[5]~FF" site: eft }
placed { cell: "cpuAddress[6]~FF" site: eft }
placed { cell: "cpuAddress[7]~FF" site: eft }
placed { cell: "cpuAddress[8]~FF" site: eft }
placed { cell: "cpuAddress[9]~FF" site: eft }
placed { cell: "cpuAddress[10]~FF" site: eft }
placed { cell: "cpuAddress[11]~FF" site: eft }
placed { cell: "cpuAddress[12]~FF" site: eft }
placed { cell: "cpuAddress[13]~FF" site: eft }
placed { cell: "cpuAddress[14]~FF" site: eft }
placed { cell: "cpuAddress[15]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[4]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[5]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[6]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[7]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[8]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[9]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[10]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[11]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[12]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[13]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[14]~FF" site: eft }
placed { cell: "i140/cpu1/u0/TmpAddr[15]~FF" site: eft }
placed { cell: "i140/cpu1/u0/IR[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/IR[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/IR[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/IR[4]~FF" site: eft }
placed { cell: "i140/cpu1/u0/IR[5]~FF" site: eft }
placed { cell: "i140/cpu1/u0/IR[6]~FF" site: eft }
placed { cell: "i140/cpu1/u0/IR[7]~FF" site: eft }
placed { cell: "i140/cpu1/u0/ISet[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/XY_State[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/MCycles[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/MCycles[2]~FF" site: eft }
placed { cell: "biData_OUT[1]~FF" site: eft }
placed { cell: "s100_DO[2]~FF" site: eft }
placed { cell: "s100_DO[3]~FF" site: eft }
placed { cell: "s100_DO[4]~FF" site: eft }
placed { cell: "s100_DO[5]~FF" site: eft }
placed { cell: "s100_DO[6]~FF" site: eft }
placed { cell: "s100_DO[7]~FF" site: eft }
placed { cell: "i140/cpu1/u0/F[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/F[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/F[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/F[4]~FF" site: eft }
placed { cell: "i140/cpu1/u0/F[5]~FF" site: eft }
placed { cell: "i140/cpu1/u0/F[6]~FF" site: eft }
placed { cell: "i140/cpu1/u0/F[7]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Ap[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Ap[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Ap[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Ap[4]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Ap[5]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Ap[6]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Ap[7]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Fp[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Fp[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Fp[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Fp[4]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Fp[5]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Fp[6]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Fp[7]~FF" site: eft }
placed { cell: "i140/cpu1/u0/I[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/I[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/I[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/I[4]~FF" site: eft }
placed { cell: "i140/cpu1/u0/I[5]~FF" site: eft }
placed { cell: "i140/cpu1/u0/I[6]~FF" site: eft }
placed { cell: "i140/cpu1/u0/I[7]~FF" site: eft }
placed { cell: "i140/cpu1/u0/R[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/R[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/R[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/R[4]~FF" site: eft }
placed { cell: "i140/cpu1/u0/R[5]~FF" site: eft }
placed { cell: "i140/cpu1/u0/R[6]~FF" site: eft }
placed { cell: "i140/cpu1/u0/R[7]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[4]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[5]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[6]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[7]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[8]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[9]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[10]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[11]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[12]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[13]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[14]~FF" site: eft }
placed { cell: "i140/cpu1/u0/SP[15]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Read_To_Reg_r[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Read_To_Reg_r[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Read_To_Reg_r[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Read_To_Reg_r[4]~FF" site: eft }
placed { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegAddrA_r[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegAddrA_r[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegAddrB_r[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegAddrC[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegAddrC[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[12]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[13]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[14]~FF" site: eft }
placed { cell: "i140/cpu1/u0/RegBusA_r[15]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusB[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusB[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusB[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusB[4]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusB[5]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusB[6]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusB[7]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusA[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusA[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusA[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusA[4]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusA[5]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusA[6]~FF" site: eft }
placed { cell: "i140/cpu1/u0/BusA[7]~FF" site: eft }
placed { cell: "i140/cpu1/MCycle[1]~FF" site: eft }
placed { cell: "i140/cpu1/MCycle[2]~FF" site: eft }
placed { cell: "i140/cpu1/TState[1]~FF" site: eft }
placed { cell: "i140/cpu1/TState[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Pre_XY_F_M[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/Pre_XY_F_M[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[1]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[2]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[3]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[4]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[5]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[6]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[7]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[8]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[9]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[10]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[11]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[12]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[13]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[14]~FF" site: eft }
placed { cell: "i140/cpu1/u0/PC[15]~FF" site: eft }
placed { cell: "i140/cpu1/u0/ACC[1]_2~FF" site: eft }
placed { cell: "i140/cpu1/u0/ACC[2]_2~FF" site: eft }
placed { cell: "i140/cpu1/u0/ACC[3]_2~FF" site: eft }
placed { cell: "i140/cpu1/u0/ACC[4]_2~FF" site: eft }
placed { cell: "i140/cpu1/u0/ACC[5]_2~FF" site: eft }
placed { cell: "i140/cpu1/u0/ACC[6]_2~FF" site: eft }
placed { cell: "i140/cpu1/u0/ACC[7]_2~FF" site: eft }
placed { cell: "i140/cpu1/DI_Reg[1]~FF" site: eft }
placed { cell: "i140/cpu1/DI_Reg[2]~FF" site: eft }
placed { cell: "i140/cpu1/DI_Reg[3]~FF" site: eft }
placed { cell: "i140/cpu1/DI_Reg[4]~FF" site: eft }
placed { cell: "i140/cpu1/DI_Reg[5]~FF" site: eft }
placed { cell: "i140/cpu1/DI_Reg[6]~FF" site: eft }
placed { cell: "i140/cpu1/DI_Reg[7]~FF" site: eft }
placed { cell: "i140/cpuClkCount[1]~FF" site: eft }
placed { cell: "i140/cpuClkCount[2]~FF" site: eft }
placed { cell: "s100_sHLTA~FF" site: eft }
placed { cell: "s100_sOUT~FF" site: eft }
placed { cell: "s100_sINP~FF" site: eft }
placed { cell: "s100_sMEMR~FF" site: eft }
placed { cell: "s100_n_sWO~FF" site: eft }
placed { cell: "s100_sM1~FF" site: eft }
placed { cell: "s100_sINTA~FF" site: eft }
placed { cell: "S100adr0_15[0]~FF" site: eft }
placed { cell: "S100adr0_15[1]~FF" site: eft }
placed { cell: "S100adr0_15[2]~FF" site: eft }
placed { cell: "S100adr0_15[3]~FF" site: eft }
placed { cell: "S100adr0_15[4]~FF" site: eft }
placed { cell: "S100adr0_15[5]~FF" site: eft }
placed { cell: "S100adr0_15[6]~FF" site: eft }
placed { cell: "S100adr0_15[7]~FF" site: eft }
placed { cell: "S100adr0_15[8]~FF" site: eft }
placed { cell: "S100adr0_15[9]~FF" site: eft }
placed { cell: "S100adr0_15[10]~FF" site: eft }
placed { cell: "S100adr0_15[11]~FF" site: eft }
placed { cell: "S100adr0_15[12]~FF" site: eft }
placed { cell: "S100adr0_15[13]~FF" site: eft }
placed { cell: "S100adr0_15[14]~FF" site: eft }
placed { cell: "S100adr0_15[15]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" site: eft }
placed { cell: "out255[0]~FF" site: eft }
placed { cell: "out255[1]~FF" site: eft }
placed { cell: "out255[2]~FF" site: eft }
placed { cell: "out255[3]~FF" site: eft }
placed { cell: "out255[4]~FF" site: eft }
placed { cell: "out255[5]~FF" site: eft }
placed { cell: "out255[6]~FF" site: eft }
placed { cell: "out255[7]~FF" site: eft }
placed { cell: "liorq~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" site: eft }
placed { cell: "psyncend~FF" site: eft }
placed { cell: "spare_P32~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][6]~FF" site: eft }
placed { cell: "z80_n_HoldIn_2~FF" site: eft }
placed { cell: "statDisable~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][5]~FF" site: eft }
placed { cell: "ctlDisable~FF" site: eft }
placed { cell: "s100_PHI~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][0]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][3]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][7]~FF" site: eft }
placed { cell: "counter[1]~FF" site: eft }
placed { cell: "counter[2]~FF" site: eft }
placed { cell: "counter[3]~FF" site: eft }
placed { cell: "counter[4]~FF" site: eft }
placed { cell: "counter[5]~FF" site: eft }
placed { cell: "counter[6]~FF" site: eft }
placed { cell: "counter[7]~FF" site: eft }
placed { cell: "counter[8]~FF" site: eft }
placed { cell: "counter[9]~FF" site: eft }
placed { cell: "counter[10]~FF" site: eft }
placed { cell: "counter[11]~FF" site: eft }
placed { cell: "outPrn[0]~FF" site: eft }
placed { cell: "outPrn[1]~FF" site: eft }
placed { cell: "outPrn[2]~FF" site: eft }
placed { cell: "outPrn[3]~FF" site: eft }
placed { cell: "outPrn[4]~FF" site: eft }
placed { cell: "outPrn[5]~FF" site: eft }
placed { cell: "outPrn[6]~FF" site: eft }
placed { cell: "outPrn[7]~FF" site: eft }
placed { cell: "outPrnStrobe~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][4]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][1]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][2]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][3]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][4]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][5]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][6]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][7]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][0]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][1]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][2]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][3]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][4]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][5]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][6]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][7]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][0]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][1]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][2]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][3]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][4]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][5]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][6]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][7]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][0]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][1]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][2]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][3]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][4]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][5]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][6]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][7]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][0]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][1]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][2]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][3]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][4]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][5]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][6]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][7]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][0]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][1]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][2]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][3]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][4]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][5]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][6]~FF" site: eft }
placed { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][7]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][0]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][1]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][2]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][3]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][4]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][5]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][6]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][7]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][0]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][1]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][2]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][3]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][4]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][5]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][6]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][7]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][0]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][1]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][2]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][3]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][4]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][5]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][6]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][7]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][0]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][1]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][2]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][3]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][4]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][5]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][6]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][7]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][0]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][1]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][2]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][3]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][4]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][5]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][6]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][7]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][0]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][1]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][2]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][3]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][4]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][5]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][6]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][7]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][0]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][1]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][2]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][3]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][4]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][5]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][6]~FF" site: eft }
placed { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][7]~FF" site: eft }
placed { cell: "pll0_2MHz" site: io }
placed { cell: "pll0_100MHz" site: io }
placed { cell: "s100_n_RESET" site: io }
placed { cell: "s100_DI[7]" site: io }
placed { cell: "s100_DI[6]" site: io }
placed { cell: "s100_DI[5]" site: io }
placed { cell: "s100_DI[4]" site: io }
placed { cell: "s100_DI[3]" site: io }
placed { cell: "s100_DI[2]" site: io }
placed { cell: "s100_DI[1]" site: io }
placed { cell: "s100_DI[0]" site: io }
placed { cell: "s100_xrdy" site: io }
placed { cell: "s100_rdy" site: io }
placed { cell: "s100_HOLD" site: io }
placed { cell: "S100adr0_15[15]" site: io }
placed { cell: "S100adr0_15[14]" site: io }
placed { cell: "S100adr0_15[13]" site: io }
placed { cell: "S100adr0_15[12]" site: io }
placed { cell: "S100adr0_15[11]" site: io }
placed { cell: "S100adr0_15[10]" site: io }
placed { cell: "S100adr0_15[9]" site: io }
placed { cell: "S100adr0_15[8]" site: io }
placed { cell: "S100adr0_15[7]" site: io }
placed { cell: "S100adr0_15[6]" site: io }
placed { cell: "S100adr0_15[5]" site: io }
placed { cell: "S100adr0_15[4]" site: io }
placed { cell: "S100adr0_15[3]" site: io }
placed { cell: "S100adr0_15[2]" site: io }
placed { cell: "S100adr0_15[1]" site: io }
placed { cell: "S100adr0_15[0]" site: io }
placed { cell: "S100adr16_19[3]" site: io }
placed { cell: "S100adr16_19[2]" site: io }
placed { cell: "S100adr16_19[1]" site: io }
placed { cell: "S100adr16_19[0]" site: io }
placed { cell: "s100_DO[7]" site: io }
placed { cell: "s100_DO[6]" site: io }
placed { cell: "s100_DO[5]" site: io }
placed { cell: "s100_DO[4]" site: io }
placed { cell: "s100_DO[3]" site: io }
placed { cell: "s100_DO[2]" site: io }
placed { cell: "s100_DO[1]" site: io }
placed { cell: "s100_DO[0]" site: io }
placed { cell: "s100_pDBIN" site: io }
placed { cell: "s100_pSYNC" site: io }
placed { cell: "s100_pSTVAL" site: io }
placed { cell: "s100_n_pWR" site: io }
placed { cell: "s100_sMWRT" site: io }
placed { cell: "s100_pHLDA" site: io }
placed { cell: "s100_PHI" site: io }
placed { cell: "s100_CLOCK" site: io }
placed { cell: "s100_sHLTA" site: io }
placed { cell: "s100_sINTA" site: io }
placed { cell: "s100_n_sWO" site: io }
placed { cell: "s100_sMEMR" site: io }
placed { cell: "s100_sINP" site: io }
placed { cell: "s100_sOUT" site: io }
placed { cell: "s100_sM1" site: io }
placed { cell: "s100_PHANTOM" site: io }
placed { cell: "s100_ADSB" site: io }
placed { cell: "s100_CDSB" site: io }
placed { cell: "SBC_LEDs[7]" site: io }
placed { cell: "SBC_LEDs[6]" site: io }
placed { cell: "SBC_LEDs[5]" site: io }
placed { cell: "SBC_LEDs[4]" site: io }
placed { cell: "SBC_LEDs[3]" site: io }
placed { cell: "SBC_LEDs[2]" site: io }
placed { cell: "SBC_LEDs[1]" site: io }
placed { cell: "SBC_LEDs[0]" site: io }
placed { cell: "sw_IOBYTE[7]" site: io }
placed { cell: "sw_IOBYTE[6]" site: io }
placed { cell: "sw_IOBYTE[5]" site: io }
placed { cell: "sw_IOBYTE[4]" site: io }
placed { cell: "outPrn[7]" site: io }
placed { cell: "outPrn[6]" site: io }
placed { cell: "outPrn[5]" site: io }
placed { cell: "outPrn[4]" site: io }
placed { cell: "outPrn[3]" site: io }
placed { cell: "outPrn[2]" site: io }
placed { cell: "outPrn[1]" site: io }
placed { cell: "outPrn[0]" site: io }
placed { cell: "outPrnStrobe" site: io }
placed { cell: "out8255_n_cs" site: io }
placed { cell: "idePorts_n_rd" site: io }
placed { cell: "idePorts_n_wr" site: io }
placed { cell: "outIDE_n_rd" site: io }
placed { cell: "outIDE_n_wr" site: io }
placed { cell: "cpuClkOut_P19" site: io }
placed { cell: "spare_P1" site: io }
placed { cell: "spare_P17" site: io }
placed { cell: "spare_P32" site: io }
placed { cell: "spare_P33" site: io }
placed { cell: "ram_A16" site: io }
placed { cell: "ram_A17" site: io }
placed { cell: "ram_A18" site: io }
placed { cell: "ram_n_cs" site: io }
placed { cell: "ram_n_oe" site: io }
placed { cell: "ram_n_wr" site: io }
placed { cell: "biData_IN[7]" site: io }
placed { cell: "biData_IN[6]" site: io }
placed { cell: "biData_IN[5]" site: io }
placed { cell: "biData_IN[4]" site: io }
placed { cell: "biData_IN[3]" site: io }
placed { cell: "biData_IN[2]" site: io }
placed { cell: "biData_IN[1]" site: io }
placed { cell: "biData_IN[0]" site: io }
placed { cell: "biData_OUT[7]" site: io }
placed { cell: "biData_OUT[6]" site: io }
placed { cell: "biData_OUT[5]" site: io }
placed { cell: "biData_OUT[4]" site: io }
placed { cell: "biData_OUT[3]" site: io }
placed { cell: "biData_OUT[2]" site: io }
placed { cell: "biData_OUT[1]" site: io }
placed { cell: "biData_OUT[0]" site: io }
placed { cell: "biData_OE[7]" site: io }
placed { cell: "biData_OE[6]" site: io }
placed { cell: "biData_OE[5]" site: io }
placed { cell: "biData_OE[4]" site: io }
placed { cell: "biData_OE[3]" site: io }
placed { cell: "biData_OE[2]" site: io }
placed { cell: "biData_OE[1]" site: io }
placed { cell: "biData_OE[0]" site: io }
placed { cell: "test_OUT" site: io }
placed { cell: "test_OE" site: io }
placed { cell: "seg7[6]" site: io }
placed { cell: "seg7[5]" site: io }
placed { cell: "seg7[4]" site: io }
placed { cell: "seg7[3]" site: io }
placed { cell: "seg7[2]" site: io }
placed { cell: "seg7[1]" site: io }
placed { cell: "seg7[0]" site: io }
placed { cell: "seg7_dp" site: io }
placed { cell: "boardActive" site: io }
placed { cell: "diagLED" site: io }
placed { cell: "highRomLED" site: io }
placed { cell: "lowRomLED" site: io }
placed { cell: "highRamLED" site: io }
placed { cell: "s100PhantomLED" site: io }
placed { cell: "prnAckLED" site: io }
placed { cell: "usbTXbusyLED" site: io }
placed { cell: "usbRXbusyLED" site: io }
placed { cell: "F_add_oe" site: io }
placed { cell: "F_bus_stat_oe" site: io }
placed { cell: "F_out_DO_oe" site: io }
placed { cell: "F_out_DI_oe" site: io }
placed { cell: "F_bus_ctl_oe" site: io }
placed { cell: "VCC" site: efl }
placed { cell: "LUT__1761" site: eft }
placed { cell: "LUT__1762" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i1" site: efl }
placed { cell: "i140/cpu1/u0/add_170/i1" site: eft }
placed { cell: "i140/cpu1/u0/alu/add_17/i5" site: eft }
placed { cell: "i140/cpu1/u0/alu/add_17/i4" site: eft }
placed { cell: "i140/cpu1/u0/alu/add_17/i3" site: eft }
placed { cell: "i140/cpu1/u0/alu/add_17/i2" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i16" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i15" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i14" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i13" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i12" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i11" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i10" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i9" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i8" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i7" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i6" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i5" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i4" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i3" site: eft }
placed { cell: "i140/cpu1/u0/add_170/i2" site: eft }
placed { cell: "i140/cpu1/u0/add_155/i16" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i15" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i14" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i13" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i12" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i11" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i10" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i9" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i8" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i7" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i6" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i5" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i4" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i3" site: efl }
placed { cell: "i140/cpu1/u0/add_155/i2" site: efl }
placed { cell: "test_rom/rom__D$2" site: memory }
placed { cell: "test_rom/rom__D$b12" site: memory }
placed { cell: "test_rom/rom__D$12" site: memory }
placed { cell: "test_rom/rom__D$c1" site: memory }
placed { cell: "LUT__1763" site: efl }
placed { cell: "LUT__1764" site: efl }
placed { cell: "LUT__1765" site: efl }
placed { cell: "LUT__1766" site: efl }
placed { cell: "LUT__1767" site: eft }
placed { cell: "LUT__1768" site: eft }
placed { cell: "LUT__1769" site: eft }
placed { cell: "LUT__1770" site: efl }
placed { cell: "LUT__1771" site: eft }
placed { cell: "LUT__1772" site: eft }
placed { cell: "LUT__1773" site: eft }
placed { cell: "LUT__1774" site: efl }
placed { cell: "LUT__1779" site: eft }
placed { cell: "LUT__1784" site: eft }
placed { cell: "LUT__1785" site: efl }
placed { cell: "LUT__1786" site: efl }
placed { cell: "LUT__1787" site: eft }
placed { cell: "LUT__1788" site: eft }
placed { cell: "LUT__1789" site: efl }
placed { cell: "LUT__1790" site: efl }
placed { cell: "LUT__1791" site: efl }
placed { cell: "LUT__1792" site: eft }
placed { cell: "LUT__1793" site: eft }
placed { cell: "LUT__1794" site: eft }
placed { cell: "LUT__1796" site: eft }
placed { cell: "LUT__1797" site: eft }
placed { cell: "LUT__1798" site: eft }
placed { cell: "LUT__1799" site: eft }
placed { cell: "LUT__1800" site: efl }
placed { cell: "LUT__1801" site: efl }
placed { cell: "LUT__1802" site: eft }
placed { cell: "LUT__1803" site: eft }
placed { cell: "LUT__1804" site: eft }
placed { cell: "LUT__1805" site: eft }
placed { cell: "LUT__1806" site: eft }
placed { cell: "LUT__1807" site: efl }
placed { cell: "LUT__1808" site: eft }
placed { cell: "LUT__1809" site: efl }
placed { cell: "LUT__1810" site: eft }
placed { cell: "LUT__1811" site: efl }
placed { cell: "LUT__1812" site: eft }
placed { cell: "LUT__1813" site: eft }
placed { cell: "LUT__1814" site: eft }
placed { cell: "LUT__1815" site: efl }
placed { cell: "LUT__1816" site: efl }
placed { cell: "LUT__1817" site: eft }
placed { cell: "LUT__1818" site: eft }
placed { cell: "LUT__1819" site: eft }
placed { cell: "LUT__1820" site: eft }
placed { cell: "LUT__1821" site: eft }
placed { cell: "LUT__1822" site: eft }
placed { cell: "LUT__1823" site: efl }
placed { cell: "LUT__1824" site: eft }
placed { cell: "LUT__1825" site: eft }
placed { cell: "LUT__1826" site: eft }
placed { cell: "LUT__1827" site: eft }
placed { cell: "LUT__1828" site: eft }
placed { cell: "LUT__1829" site: efl }
placed { cell: "LUT__1830" site: efl }
placed { cell: "LUT__1831" site: eft }
placed { cell: "LUT__1832" site: eft }
placed { cell: "LUT__1833" site: eft }
placed { cell: "LUT__1834" site: efl }
placed { cell: "LUT__1835" site: eft }
placed { cell: "LUT__1836" site: efl }
placed { cell: "LUT__1837" site: eft }
placed { cell: "LUT__1838" site: eft }
placed { cell: "LUT__1839" site: eft }
placed { cell: "LUT__1840" site: eft }
placed { cell: "LUT__1841" site: eft }
placed { cell: "LUT__1842" site: efl }
placed { cell: "LUT__1843" site: eft }
placed { cell: "LUT__1844" site: eft }
placed { cell: "LUT__1845" site: eft }
placed { cell: "LUT__1846" site: eft }
placed { cell: "LUT__1847" site: efl }
placed { cell: "LUT__1849" site: eft }
placed { cell: "LUT__1850" site: eft }
placed { cell: "LUT__1851" site: efl }
placed { cell: "LUT__1853" site: efl }
placed { cell: "LUT__1854" site: efl }
placed { cell: "LUT__1855" site: efl }
placed { cell: "LUT__1856" site: efl }
placed { cell: "LUT__1857" site: efl }
placed { cell: "LUT__1858" site: eft }
placed { cell: "LUT__1859" site: efl }
placed { cell: "LUT__1860" site: efl }
placed { cell: "LUT__1861" site: eft }
placed { cell: "LUT__1862" site: eft }
placed { cell: "LUT__1863" site: eft }
placed { cell: "LUT__1864" site: eft }
placed { cell: "LUT__1865" site: eft }
placed { cell: "LUT__1866" site: eft }
placed { cell: "LUT__1867" site: eft }
placed { cell: "LUT__1868" site: efl }
placed { cell: "LUT__1869" site: eft }
placed { cell: "LUT__1870" site: eft }
placed { cell: "LUT__1871" site: efl }
placed { cell: "LUT__1873" site: efl }
placed { cell: "LUT__1874" site: efl }
placed { cell: "LUT__1875" site: efl }
placed { cell: "LUT__1877" site: eft }
placed { cell: "LUT__1878" site: efl }
placed { cell: "LUT__1879" site: eft }
placed { cell: "LUT__1880" site: eft }
placed { cell: "LUT__1881" site: eft }
placed { cell: "LUT__1882" site: eft }
placed { cell: "LUT__1883" site: efl }
placed { cell: "LUT__1884" site: eft }
placed { cell: "LUT__1885" site: efl }
placed { cell: "LUT__1886" site: efl }
placed { cell: "LUT__1889" site: eft }
placed { cell: "LUT__1891" site: eft }
placed { cell: "LUT__1892" site: efl }
placed { cell: "LUT__1893" site: efl }
placed { cell: "LUT__1894" site: eft }
placed { cell: "LUT__1895" site: eft }
placed { cell: "LUT__1896" site: eft }
placed { cell: "LUT__1897" site: eft }
placed { cell: "LUT__1898" site: eft }
placed { cell: "LUT__1899" site: eft }
placed { cell: "LUT__1900" site: eft }
placed { cell: "LUT__1901" site: eft }
placed { cell: "LUT__1902" site: efl }
placed { cell: "LUT__1903" site: efl }
placed { cell: "LUT__1904" site: eft }
placed { cell: "LUT__1905" site: efl }
placed { cell: "LUT__1906" site: efl }
placed { cell: "LUT__1907" site: efl }
placed { cell: "LUT__1908" site: eft }
placed { cell: "LUT__1909" site: efl }
placed { cell: "LUT__1910" site: efl }
placed { cell: "LUT__1911" site: efl }
placed { cell: "LUT__1912" site: eft }
placed { cell: "LUT__1913" site: efl }
placed { cell: "LUT__1914" site: eft }
placed { cell: "LUT__1915" site: efl }
placed { cell: "LUT__1916" site: eft }
placed { cell: "LUT__1917" site: eft }
placed { cell: "LUT__1918" site: eft }
placed { cell: "LUT__1919" site: efl }
placed { cell: "LUT__1920" site: eft }
placed { cell: "LUT__1921" site: eft }
placed { cell: "LUT__1922" site: eft }
placed { cell: "LUT__1923" site: efl }
placed { cell: "LUT__1924" site: eft }
placed { cell: "LUT__1925" site: efl }
placed { cell: "LUT__1926" site: efl }
placed { cell: "LUT__1927" site: efl }
placed { cell: "LUT__1928" site: eft }
placed { cell: "LUT__1929" site: eft }
placed { cell: "LUT__1930" site: efl }
placed { cell: "LUT__1931" site: efl }
placed { cell: "LUT__1932" site: eft }
placed { cell: "LUT__1933" site: efl }
placed { cell: "LUT__1934" site: efl }
placed { cell: "LUT__1935" site: efl }
placed { cell: "LUT__1936" site: eft }
placed { cell: "LUT__1937" site: efl }
placed { cell: "LUT__1938" site: eft }
placed { cell: "LUT__1939" site: efl }
placed { cell: "LUT__1940" site: eft }
placed { cell: "LUT__1941" site: efl }
placed { cell: "LUT__1942" site: efl }
placed { cell: "LUT__1943" site: efl }
placed { cell: "LUT__1944" site: efl }
placed { cell: "LUT__1945" site: eft }
placed { cell: "LUT__1946" site: eft }
placed { cell: "LUT__1947" site: efl }
placed { cell: "LUT__1948" site: eft }
placed { cell: "LUT__1949" site: efl }
placed { cell: "LUT__1950" site: efl }
placed { cell: "LUT__1951" site: efl }
placed { cell: "LUT__1952" site: efl }
placed { cell: "LUT__1953" site: efl }
placed { cell: "LUT__1954" site: efl }
placed { cell: "LUT__1955" site: efl }
placed { cell: "LUT__1956" site: eft }
placed { cell: "LUT__1957" site: efl }
placed { cell: "LUT__1958" site: eft }
placed { cell: "LUT__1959" site: efl }
placed { cell: "LUT__1960" site: eft }
placed { cell: "LUT__1961" site: eft }
placed { cell: "LUT__1962" site: eft }
placed { cell: "LUT__1963" site: efl }
placed { cell: "LUT__1964" site: efl }
placed { cell: "LUT__1965" site: eft }
placed { cell: "LUT__1966" site: eft }
placed { cell: "LUT__1967" site: eft }
placed { cell: "LUT__1968" site: efl }
placed { cell: "LUT__1969" site: efl }
placed { cell: "LUT__1970" site: eft }
placed { cell: "LUT__1971" site: eft }
placed { cell: "LUT__1972" site: eft }
placed { cell: "LUT__1973" site: eft }
placed { cell: "LUT__1975" site: eft }
placed { cell: "LUT__1976" site: eft }
placed { cell: "LUT__1977" site: eft }
placed { cell: "LUT__1978" site: eft }
placed { cell: "LUT__1980" site: efl }
placed { cell: "LUT__1981" site: eft }
placed { cell: "LUT__1982" site: efl }
placed { cell: "LUT__1983" site: eft }
placed { cell: "LUT__1984" site: eft }
placed { cell: "LUT__1985" site: eft }
placed { cell: "LUT__1986" site: eft }
placed { cell: "LUT__1988" site: efl }
placed { cell: "LUT__1989" site: eft }
placed { cell: "LUT__1990" site: eft }
placed { cell: "LUT__1991" site: efl }
placed { cell: "LUT__1992" site: eft }
placed { cell: "LUT__1994" site: eft }
placed { cell: "LUT__1995" site: eft }
placed { cell: "LUT__1996" site: efl }
placed { cell: "LUT__1997" site: eft }
placed { cell: "LUT__1998" site: eft }
placed { cell: "LUT__2000" site: eft }
placed { cell: "LUT__2001" site: efl }
placed { cell: "LUT__2002" site: eft }
placed { cell: "LUT__2003" site: eft }
placed { cell: "LUT__2005" site: eft }
placed { cell: "LUT__2006" site: eft }
placed { cell: "LUT__2007" site: eft }
placed { cell: "LUT__2008" site: eft }
placed { cell: "LUT__2010" site: efl }
placed { cell: "LUT__2011" site: efl }
placed { cell: "LUT__2012" site: efl }
placed { cell: "LUT__2013" site: eft }
placed { cell: "LUT__2014" site: eft }
placed { cell: "LUT__2015" site: eft }
placed { cell: "LUT__2016" site: efl }
placed { cell: "LUT__2017" site: efl }
placed { cell: "LUT__2018" site: efl }
placed { cell: "LUT__2019" site: eft }
placed { cell: "LUT__2020" site: eft }
placed { cell: "LUT__2021" site: eft }
placed { cell: "LUT__2022" site: eft }
placed { cell: "LUT__2023" site: efl }
placed { cell: "LUT__2024" site: eft }
placed { cell: "LUT__2025" site: eft }
placed { cell: "LUT__2026" site: eft }
placed { cell: "LUT__2027" site: eft }
placed { cell: "LUT__2028" site: eft }
placed { cell: "LUT__2029" site: eft }
placed { cell: "LUT__2030" site: efl }
placed { cell: "LUT__2031" site: eft }
placed { cell: "LUT__2032" site: eft }
placed { cell: "LUT__2033" site: eft }
placed { cell: "LUT__2034" site: eft }
placed { cell: "LUT__2036" site: eft }
placed { cell: "LUT__2037" site: eft }
placed { cell: "LUT__2038" site: efl }
placed { cell: "LUT__2039" site: efl }
placed { cell: "LUT__2040" site: efl }
placed { cell: "LUT__2042" site: eft }
placed { cell: "LUT__2043" site: eft }
placed { cell: "LUT__2044" site: eft }
placed { cell: "LUT__2045" site: eft }
placed { cell: "LUT__2046" site: eft }
placed { cell: "LUT__2048" site: eft }
placed { cell: "LUT__2049" site: eft }
placed { cell: "LUT__2050" site: eft }
placed { cell: "LUT__2051" site: efl }
placed { cell: "LUT__2052" site: eft }
placed { cell: "LUT__2053" site: efl }
placed { cell: "LUT__2054" site: efl }
placed { cell: "LUT__2055" site: eft }
placed { cell: "LUT__2056" site: eft }
placed { cell: "LUT__2057" site: eft }
placed { cell: "LUT__2058" site: eft }
placed { cell: "LUT__2059" site: eft }
placed { cell: "LUT__2061" site: eft }
placed { cell: "LUT__2062" site: eft }
placed { cell: "LUT__2063" site: efl }
placed { cell: "LUT__2064" site: eft }
placed { cell: "LUT__2065" site: eft }
placed { cell: "LUT__2066" site: eft }
placed { cell: "LUT__2067" site: efl }
placed { cell: "LUT__2068" site: eft }
placed { cell: "LUT__2069" site: efl }
placed { cell: "LUT__2071" site: efl }
placed { cell: "LUT__2072" site: eft }
placed { cell: "LUT__2073" site: eft }
placed { cell: "LUT__2074" site: eft }
placed { cell: "LUT__2075" site: efl }
placed { cell: "LUT__2076" site: efl }
placed { cell: "LUT__2077" site: eft }
placed { cell: "LUT__2078" site: eft }
placed { cell: "LUT__2079" site: eft }
placed { cell: "LUT__2080" site: efl }
placed { cell: "LUT__2081" site: efl }
placed { cell: "LUT__2082" site: efl }
placed { cell: "LUT__2083" site: eft }
placed { cell: "LUT__2084" site: efl }
placed { cell: "LUT__2085" site: eft }
placed { cell: "LUT__2086" site: eft }
placed { cell: "LUT__2087" site: eft }
placed { cell: "LUT__2088" site: eft }
placed { cell: "LUT__2089" site: efl }
placed { cell: "LUT__2090" site: efl }
placed { cell: "LUT__2091" site: efl }
placed { cell: "LUT__2092" site: eft }
placed { cell: "LUT__2093" site: eft }
placed { cell: "LUT__2094" site: efl }
placed { cell: "LUT__2095" site: efl }
placed { cell: "LUT__2096" site: efl }
placed { cell: "LUT__2097" site: efl }
placed { cell: "LUT__2098" site: eft }
placed { cell: "LUT__2099" site: efl }
placed { cell: "LUT__2100" site: efl }
placed { cell: "LUT__2101" site: efl }
placed { cell: "LUT__2102" site: efl }
placed { cell: "LUT__2103" site: eft }
placed { cell: "LUT__2104" site: eft }
placed { cell: "LUT__2105" site: eft }
placed { cell: "LUT__2106" site: efl }
placed { cell: "LUT__2107" site: efl }
placed { cell: "LUT__2108" site: eft }
placed { cell: "LUT__2109" site: eft }
placed { cell: "LUT__2110" site: efl }
placed { cell: "LUT__2111" site: efl }
placed { cell: "LUT__2113" site: eft }
placed { cell: "LUT__2114" site: eft }
placed { cell: "LUT__2115" site: eft }
placed { cell: "LUT__2116" site: eft }
placed { cell: "LUT__2117" site: eft }
placed { cell: "LUT__2118" site: efl }
placed { cell: "LUT__2119" site: eft }
placed { cell: "LUT__2120" site: eft }
placed { cell: "LUT__2121" site: eft }
placed { cell: "LUT__2122" site: efl }
placed { cell: "LUT__2123" site: eft }
placed { cell: "LUT__2124" site: eft }
placed { cell: "LUT__2125" site: eft }
placed { cell: "LUT__2126" site: eft }
placed { cell: "LUT__2127" site: eft }
placed { cell: "LUT__2128" site: eft }
placed { cell: "LUT__2129" site: eft }
placed { cell: "LUT__2130" site: eft }
placed { cell: "LUT__2131" site: eft }
placed { cell: "LUT__2132" site: efl }
placed { cell: "LUT__2133" site: eft }
placed { cell: "LUT__2134" site: eft }
placed { cell: "LUT__2136" site: eft }
placed { cell: "LUT__2137" site: efl }
placed { cell: "LUT__2138" site: efl }
placed { cell: "LUT__2139" site: eft }
placed { cell: "LUT__2140" site: efl }
placed { cell: "LUT__2141" site: efl }
placed { cell: "LUT__2142" site: efl }
placed { cell: "LUT__2143" site: eft }
placed { cell: "LUT__2144" site: efl }
placed { cell: "LUT__2145" site: efl }
placed { cell: "LUT__2146" site: eft }
placed { cell: "LUT__2147" site: eft }
placed { cell: "LUT__2148" site: eft }
placed { cell: "LUT__2149" site: eft }
placed { cell: "LUT__2150" site: eft }
placed { cell: "LUT__2151" site: efl }
placed { cell: "LUT__2152" site: eft }
placed { cell: "LUT__2153" site: efl }
placed { cell: "LUT__2154" site: efl }
placed { cell: "LUT__2155" site: efl }
placed { cell: "LUT__2156" site: efl }
placed { cell: "LUT__2157" site: efl }
placed { cell: "LUT__2158" site: efl }
placed { cell: "LUT__2159" site: efl }
placed { cell: "LUT__2160" site: efl }
placed { cell: "LUT__2161" site: efl }
placed { cell: "LUT__2162" site: eft }
placed { cell: "LUT__2163" site: efl }
placed { cell: "LUT__2164" site: eft }
placed { cell: "LUT__2165" site: efl }
placed { cell: "LUT__2166" site: eft }
placed { cell: "LUT__2167" site: eft }
placed { cell: "LUT__2169" site: efl }
placed { cell: "LUT__2170" site: efl }
placed { cell: "LUT__2171" site: eft }
placed { cell: "LUT__2172" site: eft }
placed { cell: "LUT__2173" site: efl }
placed { cell: "LUT__2174" site: eft }
placed { cell: "LUT__2175" site: eft }
placed { cell: "LUT__2176" site: eft }
placed { cell: "LUT__2178" site: efl }
placed { cell: "LUT__2179" site: eft }
placed { cell: "LUT__2180" site: efl }
placed { cell: "LUT__2181" site: efl }
placed { cell: "LUT__2183" site: eft }
placed { cell: "LUT__2185" site: efl }
placed { cell: "LUT__2186" site: eft }
placed { cell: "LUT__2187" site: eft }
placed { cell: "LUT__2188" site: efl }
placed { cell: "LUT__2189" site: eft }
placed { cell: "LUT__2190" site: eft }
placed { cell: "LUT__2191" site: efl }
placed { cell: "LUT__2192" site: eft }
placed { cell: "LUT__2193" site: eft }
placed { cell: "LUT__2194" site: eft }
placed { cell: "LUT__2195" site: efl }
placed { cell: "LUT__2196" site: efl }
placed { cell: "LUT__2197" site: eft }
placed { cell: "LUT__2198" site: eft }
placed { cell: "LUT__2199" site: efl }
placed { cell: "LUT__2200" site: eft }
placed { cell: "LUT__2201" site: eft }
placed { cell: "LUT__2202" site: efl }
placed { cell: "LUT__2203" site: eft }
placed { cell: "LUT__2204" site: eft }
placed { cell: "LUT__2205" site: eft }
placed { cell: "LUT__2207" site: efl }
placed { cell: "LUT__2208" site: efl }
placed { cell: "LUT__2209" site: eft }
placed { cell: "LUT__2210" site: eft }
placed { cell: "LUT__2211" site: eft }
placed { cell: "LUT__2212" site: efl }
placed { cell: "LUT__2213" site: eft }
placed { cell: "LUT__2214" site: eft }
placed { cell: "LUT__2215" site: eft }
placed { cell: "LUT__2216" site: eft }
placed { cell: "LUT__2217" site: efl }
placed { cell: "LUT__2218" site: efl }
placed { cell: "LUT__2219" site: eft }
placed { cell: "LUT__2220" site: eft }
placed { cell: "LUT__2221" site: efl }
placed { cell: "LUT__2222" site: efl }
placed { cell: "LUT__2223" site: eft }
placed { cell: "LUT__2224" site: eft }
placed { cell: "LUT__2225" site: eft }
placed { cell: "LUT__2226" site: eft }
placed { cell: "LUT__2227" site: efl }
placed { cell: "LUT__2228" site: efl }
placed { cell: "LUT__2229" site: eft }
placed { cell: "LUT__2230" site: eft }
placed { cell: "LUT__2231" site: eft }
placed { cell: "LUT__2232" site: eft }
placed { cell: "LUT__2233" site: efl }
placed { cell: "LUT__2234" site: efl }
placed { cell: "LUT__2235" site: eft }
placed { cell: "LUT__2236" site: eft }
placed { cell: "LUT__2237" site: eft }
placed { cell: "LUT__2238" site: efl }
placed { cell: "LUT__2239" site: efl }
placed { cell: "LUT__2240" site: efl }
placed { cell: "LUT__2241" site: eft }
placed { cell: "LUT__2242" site: efl }
placed { cell: "LUT__2243" site: efl }
placed { cell: "LUT__2244" site: eft }
placed { cell: "LUT__2245" site: efl }
placed { cell: "LUT__2246" site: eft }
placed { cell: "LUT__2247" site: eft }
placed { cell: "LUT__2248" site: eft }
placed { cell: "LUT__2249" site: eft }
placed { cell: "LUT__2250" site: efl }
placed { cell: "LUT__2251" site: efl }
placed { cell: "LUT__2252" site: efl }
placed { cell: "LUT__2253" site: efl }
placed { cell: "LUT__2254" site: efl }
placed { cell: "LUT__2255" site: efl }
placed { cell: "LUT__2256" site: eft }
placed { cell: "LUT__2257" site: eft }
placed { cell: "LUT__2259" site: eft }
placed { cell: "LUT__2260" site: eft }
placed { cell: "LUT__2261" site: eft }
placed { cell: "LUT__2262" site: eft }
placed { cell: "LUT__2263" site: eft }
placed { cell: "LUT__2264" site: eft }
placed { cell: "LUT__2265" site: efl }
placed { cell: "LUT__2266" site: eft }
placed { cell: "LUT__2267" site: efl }
placed { cell: "LUT__2268" site: eft }
placed { cell: "LUT__2269" site: eft }
placed { cell: "LUT__2270" site: efl }
placed { cell: "LUT__2271" site: eft }
placed { cell: "LUT__2272" site: eft }
placed { cell: "LUT__2273" site: eft }
placed { cell: "LUT__2274" site: eft }
placed { cell: "LUT__2275" site: eft }
placed { cell: "LUT__2276" site: eft }
placed { cell: "LUT__2277" site: efl }
placed { cell: "LUT__2278" site: eft }
placed { cell: "LUT__2279" site: efl }
placed { cell: "LUT__2280" site: efl }
placed { cell: "LUT__2281" site: efl }
placed { cell: "LUT__2282" site: eft }
placed { cell: "LUT__2283" site: eft }
placed { cell: "LUT__2285" site: efl }
placed { cell: "LUT__2286" site: eft }
placed { cell: "LUT__2287" site: eft }
placed { cell: "LUT__2288" site: eft }
placed { cell: "LUT__2289" site: eft }
placed { cell: "LUT__2290" site: efl }
placed { cell: "LUT__2291" site: efl }
placed { cell: "LUT__2292" site: efl }
placed { cell: "LUT__2293" site: eft }
placed { cell: "LUT__2294" site: eft }
placed { cell: "LUT__2295" site: eft }
placed { cell: "LUT__2296" site: efl }
placed { cell: "LUT__2297" site: efl }
placed { cell: "LUT__2298" site: eft }
placed { cell: "LUT__2299" site: eft }
placed { cell: "LUT__2300" site: eft }
placed { cell: "LUT__2301" site: efl }
placed { cell: "LUT__2302" site: eft }
placed { cell: "LUT__2303" site: eft }
placed { cell: "LUT__2304" site: eft }
placed { cell: "LUT__2305" site: eft }
placed { cell: "LUT__2306" site: eft }
placed { cell: "LUT__2307" site: eft }
placed { cell: "LUT__2308" site: eft }
placed { cell: "LUT__2309" site: efl }
placed { cell: "LUT__2310" site: efl }
placed { cell: "LUT__2311" site: efl }
placed { cell: "LUT__2312" site: eft }
placed { cell: "LUT__2313" site: efl }
placed { cell: "LUT__2314" site: eft }
placed { cell: "LUT__2315" site: efl }
placed { cell: "LUT__2316" site: efl }
placed { cell: "LUT__2317" site: efl }
placed { cell: "LUT__2318" site: eft }
placed { cell: "LUT__2319" site: eft }
placed { cell: "LUT__2320" site: eft }
placed { cell: "LUT__2321" site: eft }
placed { cell: "LUT__2322" site: efl }
placed { cell: "LUT__2323" site: efl }
placed { cell: "LUT__2324" site: eft }
placed { cell: "LUT__2325" site: efl }
placed { cell: "LUT__2326" site: efl }
placed { cell: "LUT__2327" site: efl }
placed { cell: "LUT__2328" site: eft }
placed { cell: "LUT__2329" site: efl }
placed { cell: "LUT__2330" site: eft }
placed { cell: "LUT__2331" site: efl }
placed { cell: "LUT__2332" site: eft }
placed { cell: "LUT__2333" site: efl }
placed { cell: "LUT__2334" site: efl }
placed { cell: "LUT__2335" site: efl }
placed { cell: "LUT__2336" site: eft }
placed { cell: "LUT__2337" site: efl }
placed { cell: "LUT__2338" site: efl }
placed { cell: "LUT__2339" site: eft }
placed { cell: "LUT__2340" site: eft }
placed { cell: "LUT__2341" site: eft }
placed { cell: "LUT__2342" site: efl }
placed { cell: "LUT__2343" site: efl }
placed { cell: "LUT__2344" site: eft }
placed { cell: "LUT__2345" site: eft }
placed { cell: "LUT__2346" site: efl }
placed { cell: "LUT__2347" site: efl }
placed { cell: "LUT__2348" site: eft }
placed { cell: "LUT__2349" site: eft }
placed { cell: "LUT__2350" site: eft }
placed { cell: "LUT__2351" site: eft }
placed { cell: "LUT__2352" site: efl }
placed { cell: "LUT__2354" site: eft }
placed { cell: "LUT__2355" site: efl }
placed { cell: "LUT__2356" site: efl }
placed { cell: "LUT__2358" site: eft }
placed { cell: "LUT__2359" site: efl }
placed { cell: "LUT__2360" site: efl }
placed { cell: "LUT__2362" site: efl }
placed { cell: "LUT__2363" site: efl }
placed { cell: "LUT__2365" site: eft }
placed { cell: "LUT__2366" site: efl }
placed { cell: "LUT__2367" site: efl }
placed { cell: "LUT__2368" site: efl }
placed { cell: "LUT__2369" site: efl }
placed { cell: "LUT__2370" site: efl }
placed { cell: "LUT__2371" site: eft }
placed { cell: "LUT__2372" site: efl }
placed { cell: "LUT__2373" site: efl }
placed { cell: "LUT__2374" site: eft }
placed { cell: "LUT__2375" site: efl }
placed { cell: "LUT__2377" site: eft }
placed { cell: "LUT__2378" site: efl }
placed { cell: "LUT__2379" site: efl }
placed { cell: "LUT__2380" site: eft }
placed { cell: "LUT__2381" site: efl }
placed { cell: "LUT__2383" site: efl }
placed { cell: "LUT__2384" site: efl }
placed { cell: "LUT__2385" site: eft }
placed { cell: "LUT__2386" site: eft }
placed { cell: "LUT__2387" site: eft }
placed { cell: "LUT__2388" site: efl }
placed { cell: "LUT__2389" site: efl }
placed { cell: "LUT__2390" site: efl }
placed { cell: "LUT__2391" site: eft }
placed { cell: "LUT__2392" site: eft }
placed { cell: "LUT__2393" site: eft }
placed { cell: "LUT__2394" site: efl }
placed { cell: "LUT__2395" site: efl }
placed { cell: "LUT__2396" site: efl }
placed { cell: "LUT__2397" site: eft }
placed { cell: "LUT__2398" site: eft }
placed { cell: "LUT__2399" site: eft }
placed { cell: "LUT__2400" site: eft }
placed { cell: "LUT__2401" site: efl }
placed { cell: "LUT__2403" site: efl }
placed { cell: "LUT__2404" site: eft }
placed { cell: "LUT__2405" site: eft }
placed { cell: "LUT__2406" site: eft }
placed { cell: "LUT__2407" site: eft }
placed { cell: "LUT__2408" site: efl }
placed { cell: "LUT__2409" site: eft }
placed { cell: "LUT__2410" site: efl }
placed { cell: "LUT__2411" site: efl }
placed { cell: "LUT__2413" site: efl }
placed { cell: "LUT__2414" site: efl }
placed { cell: "LUT__2415" site: eft }
placed { cell: "LUT__2416" site: efl }
placed { cell: "LUT__2418" site: efl }
placed { cell: "LUT__2419" site: efl }
placed { cell: "LUT__2420" site: efl }
placed { cell: "LUT__2421" site: eft }
placed { cell: "LUT__2422" site: efl }
placed { cell: "LUT__2423" site: efl }
placed { cell: "LUT__2424" site: eft }
placed { cell: "LUT__2425" site: eft }
placed { cell: "LUT__2426" site: eft }
placed { cell: "LUT__2427" site: efl }
placed { cell: "LUT__2428" site: efl }
placed { cell: "LUT__2429" site: efl }
placed { cell: "LUT__2430" site: eft }
placed { cell: "LUT__2431" site: eft }
placed { cell: "LUT__2432" site: efl }
placed { cell: "LUT__2433" site: eft }
placed { cell: "LUT__2434" site: eft }
placed { cell: "LUT__2435" site: efl }
placed { cell: "LUT__2436" site: efl }
placed { cell: "LUT__2437" site: efl }
placed { cell: "LUT__2438" site: efl }
placed { cell: "LUT__2439" site: efl }
placed { cell: "LUT__2440" site: efl }
placed { cell: "LUT__2441" site: efl }
placed { cell: "LUT__2442" site: eft }
placed { cell: "LUT__2443" site: efl }
placed { cell: "LUT__2444" site: efl }
placed { cell: "LUT__2445" site: efl }
placed { cell: "LUT__2446" site: eft }
placed { cell: "LUT__2448" site: efl }
placed { cell: "LUT__2449" site: eft }
placed { cell: "LUT__2450" site: efl }
placed { cell: "LUT__2451" site: eft }
placed { cell: "LUT__2452" site: efl }
placed { cell: "LUT__2453" site: efl }
placed { cell: "LUT__2454" site: eft }
placed { cell: "LUT__2455" site: efl }
placed { cell: "LUT__2456" site: eft }
placed { cell: "LUT__2457" site: efl }
placed { cell: "LUT__2458" site: efl }
placed { cell: "LUT__2459" site: eft }
placed { cell: "LUT__2461" site: eft }
placed { cell: "LUT__2462" site: eft }
placed { cell: "LUT__2464" site: eft }
placed { cell: "LUT__2465" site: eft }
placed { cell: "LUT__2466" site: eft }
placed { cell: "LUT__2468" site: efl }
placed { cell: "LUT__2469" site: efl }
placed { cell: "LUT__2470" site: eft }
placed { cell: "LUT__2471" site: eft }
placed { cell: "LUT__2472" site: eft }
placed { cell: "LUT__2473" site: eft }
placed { cell: "LUT__2474" site: eft }
placed { cell: "LUT__2475" site: eft }
placed { cell: "LUT__2476" site: efl }
placed { cell: "LUT__2477" site: efl }
placed { cell: "LUT__2478" site: efl }
placed { cell: "LUT__2479" site: eft }
placed { cell: "LUT__2480" site: eft }
placed { cell: "LUT__2481" site: eft }
placed { cell: "LUT__2482" site: eft }
placed { cell: "LUT__2483" site: efl }
placed { cell: "LUT__2484" site: efl }
placed { cell: "LUT__2486" site: eft }
placed { cell: "LUT__2487" site: efl }
placed { cell: "LUT__2488" site: eft }
placed { cell: "LUT__2489" site: efl }
placed { cell: "LUT__2490" site: eft }
placed { cell: "LUT__2491" site: efl }
placed { cell: "LUT__2492" site: efl }
placed { cell: "LUT__2493" site: eft }
placed { cell: "LUT__2494" site: efl }
placed { cell: "LUT__2495" site: eft }
placed { cell: "LUT__2496" site: eft }
placed { cell: "LUT__2497" site: eft }
placed { cell: "LUT__2498" site: efl }
placed { cell: "LUT__2499" site: efl }
placed { cell: "LUT__2500" site: efl }
placed { cell: "LUT__2502" site: eft }
placed { cell: "LUT__2503" site: eft }
placed { cell: "LUT__2504" site: efl }
placed { cell: "LUT__2505" site: eft }
placed { cell: "LUT__2506" site: efl }
placed { cell: "LUT__2507" site: eft }
placed { cell: "LUT__2508" site: efl }
placed { cell: "LUT__2509" site: eft }
placed { cell: "LUT__2510" site: eft }
placed { cell: "LUT__2512" site: eft }
placed { cell: "LUT__2514" site: efl }
placed { cell: "LUT__2515" site: eft }
placed { cell: "LUT__2516" site: eft }
placed { cell: "LUT__2517" site: eft }
placed { cell: "LUT__2518" site: efl }
placed { cell: "LUT__2519" site: efl }
placed { cell: "LUT__2520" site: efl }
placed { cell: "LUT__2521" site: efl }
placed { cell: "LUT__2522" site: eft }
placed { cell: "LUT__2523" site: eft }
placed { cell: "LUT__2524" site: efl }
placed { cell: "LUT__2525" site: efl }
placed { cell: "LUT__2526" site: efl }
placed { cell: "LUT__2527" site: efl }
placed { cell: "LUT__2528" site: eft }
placed { cell: "LUT__2529" site: efl }
placed { cell: "LUT__2530" site: eft }
placed { cell: "LUT__2531" site: eft }
placed { cell: "LUT__2532" site: eft }
placed { cell: "LUT__2533" site: eft }
placed { cell: "LUT__2534" site: efl }
placed { cell: "LUT__2535" site: eft }
placed { cell: "LUT__2536" site: eft }
placed { cell: "LUT__2537" site: efl }
placed { cell: "LUT__2538" site: eft }
placed { cell: "LUT__2539" site: eft }
placed { cell: "LUT__2541" site: eft }
placed { cell: "LUT__2542" site: efl }
placed { cell: "LUT__2543" site: efl }
placed { cell: "LUT__2544" site: eft }
placed { cell: "LUT__2545" site: eft }
placed { cell: "LUT__2546" site: eft }
placed { cell: "LUT__2547" site: eft }
placed { cell: "LUT__2548" site: eft }
placed { cell: "LUT__2549" site: eft }
placed { cell: "LUT__2550" site: eft }
placed { cell: "LUT__2551" site: eft }
placed { cell: "LUT__2552" site: eft }
placed { cell: "LUT__2553" site: eft }
placed { cell: "LUT__2554" site: eft }
placed { cell: "LUT__2555" site: eft }
placed { cell: "LUT__2556" site: eft }
placed { cell: "LUT__2557" site: eft }
placed { cell: "LUT__2558" site: eft }
placed { cell: "LUT__2559" site: eft }
placed { cell: "LUT__2561" site: efl }
placed { cell: "LUT__2562" site: eft }
placed { cell: "LUT__2565" site: efl }
placed { cell: "LUT__2566" site: efl }
placed { cell: "LUT__2567" site: eft }
placed { cell: "LUT__2568" site: eft }
placed { cell: "LUT__2569" site: eft }
placed { cell: "LUT__2570" site: efl }
placed { cell: "LUT__2571" site: eft }
placed { cell: "LUT__2572" site: efl }
placed { cell: "LUT__2573" site: eft }
placed { cell: "LUT__2574" site: eft }
placed { cell: "LUT__2575" site: efl }
placed { cell: "LUT__2576" site: efl }
placed { cell: "LUT__2577" site: efl }
placed { cell: "LUT__2578" site: efl }
placed { cell: "LUT__2579" site: efl }
placed { cell: "LUT__2580" site: efl }
placed { cell: "LUT__2581" site: eft }
placed { cell: "LUT__2582" site: eft }
placed { cell: "LUT__2583" site: eft }
placed { cell: "LUT__2584" site: efl }
placed { cell: "LUT__2585" site: efl }
placed { cell: "LUT__2586" site: eft }
placed { cell: "LUT__2587" site: efl }
placed { cell: "LUT__2588" site: eft }
placed { cell: "LUT__2589" site: eft }
placed { cell: "LUT__2591" site: eft }
placed { cell: "LUT__2592" site: eft }
placed { cell: "LUT__2593" site: efl }
placed { cell: "LUT__2594" site: eft }
placed { cell: "LUT__2595" site: efl }
placed { cell: "LUT__2596" site: efl }
placed { cell: "LUT__2597" site: eft }
placed { cell: "LUT__2598" site: eft }
placed { cell: "LUT__2599" site: eft }
placed { cell: "LUT__2600" site: eft }
placed { cell: "LUT__2601" site: eft }
placed { cell: "LUT__2602" site: efl }
placed { cell: "LUT__2603" site: efl }
placed { cell: "LUT__2604" site: efl }
placed { cell: "LUT__2605" site: efl }
placed { cell: "LUT__2606" site: efl }
placed { cell: "LUT__2607" site: eft }
placed { cell: "LUT__2608" site: eft }
placed { cell: "LUT__2609" site: efl }
placed { cell: "LUT__2610" site: eft }
placed { cell: "LUT__2611" site: efl }
placed { cell: "LUT__2612" site: efl }
placed { cell: "LUT__2613" site: eft }
placed { cell: "LUT__2614" site: efl }
placed { cell: "LUT__2615" site: efl }
placed { cell: "LUT__2616" site: efl }
placed { cell: "LUT__2617" site: efl }
placed { cell: "LUT__2618" site: eft }
placed { cell: "LUT__2619" site: efl }
placed { cell: "LUT__2620" site: efl }
placed { cell: "LUT__2621" site: eft }
placed { cell: "LUT__2622" site: efl }
placed { cell: "LUT__2623" site: efl }
placed { cell: "LUT__2624" site: eft }
placed { cell: "LUT__2625" site: efl }
placed { cell: "LUT__2626" site: efl }
placed { cell: "LUT__2627" site: eft }
placed { cell: "LUT__2628" site: efl }
placed { cell: "LUT__2629" site: eft }
placed { cell: "LUT__2630" site: eft }
placed { cell: "LUT__2631" site: efl }
placed { cell: "LUT__2632" site: efl }
placed { cell: "LUT__2633" site: efl }
placed { cell: "LUT__2634" site: eft }
placed { cell: "LUT__2635" site: efl }
placed { cell: "LUT__2636" site: eft }
placed { cell: "LUT__2637" site: efl }
placed { cell: "LUT__2638" site: efl }
placed { cell: "LUT__2639" site: efl }
placed { cell: "LUT__2640" site: efl }
placed { cell: "LUT__2641" site: efl }
placed { cell: "LUT__2642" site: efl }
placed { cell: "LUT__2644" site: eft }
placed { cell: "LUT__2645" site: eft }
placed { cell: "LUT__2646" site: eft }
placed { cell: "LUT__2647" site: eft }
placed { cell: "LUT__2648" site: eft }
placed { cell: "LUT__2649" site: eft }
placed { cell: "LUT__2650" site: efl }
placed { cell: "LUT__2651" site: eft }
placed { cell: "LUT__2652" site: efl }
placed { cell: "LUT__2653" site: efl }
placed { cell: "LUT__2654" site: efl }
placed { cell: "LUT__2655" site: efl }
placed { cell: "LUT__2656" site: efl }
placed { cell: "LUT__2657" site: efl }
placed { cell: "LUT__2658" site: eft }
placed { cell: "LUT__2659" site: eft }
placed { cell: "LUT__2660" site: eft }
placed { cell: "LUT__2661" site: eft }
placed { cell: "LUT__2662" site: efl }
placed { cell: "LUT__2663" site: efl }
placed { cell: "LUT__2664" site: efl }
placed { cell: "LUT__2665" site: eft }
placed { cell: "LUT__2666" site: eft }
placed { cell: "LUT__2667" site: eft }
placed { cell: "LUT__2668" site: eft }
placed { cell: "LUT__2669" site: efl }
placed { cell: "LUT__2670" site: eft }
placed { cell: "LUT__2671" site: eft }
placed { cell: "LUT__2672" site: efl }
placed { cell: "LUT__2673" site: efl }
placed { cell: "LUT__2674" site: eft }
placed { cell: "LUT__2675" site: eft }
placed { cell: "LUT__2676" site: eft }
placed { cell: "LUT__2677" site: efl }
placed { cell: "LUT__2678" site: efl }
placed { cell: "LUT__2679" site: eft }
placed { cell: "LUT__2680" site: eft }
placed { cell: "LUT__2681" site: efl }
placed { cell: "LUT__2682" site: eft }
placed { cell: "LUT__2683" site: efl }
placed { cell: "LUT__2684" site: efl }
placed { cell: "LUT__2685" site: efl }
placed { cell: "LUT__2686" site: efl }
placed { cell: "LUT__2687" site: efl }
placed { cell: "LUT__2688" site: efl }
placed { cell: "LUT__2690" site: eft }
placed { cell: "LUT__2691" site: efl }
placed { cell: "LUT__2692" site: eft }
placed { cell: "LUT__2693" site: efl }
placed { cell: "LUT__2694" site: efl }
placed { cell: "LUT__2695" site: efl }
placed { cell: "LUT__2696" site: efl }
placed { cell: "LUT__2697" site: eft }
placed { cell: "LUT__2699" site: efl }
placed { cell: "LUT__2700" site: eft }
placed { cell: "LUT__2701" site: eft }
placed { cell: "LUT__2702" site: efl }
placed { cell: "LUT__2703" site: efl }
placed { cell: "LUT__2704" site: eft }
placed { cell: "LUT__2705" site: efl }
placed { cell: "LUT__2706" site: efl }
placed { cell: "LUT__2707" site: eft }
placed { cell: "LUT__2709" site: efl }
placed { cell: "LUT__2711" site: efl }
placed { cell: "LUT__2715" site: eft }
placed { cell: "LUT__2716" site: eft }
placed { cell: "LUT__2717" site: eft }
placed { cell: "LUT__2718" site: eft }
placed { cell: "LUT__2719" site: efl }
placed { cell: "LUT__2721" site: eft }
placed { cell: "LUT__2724" site: eft }
placed { cell: "LUT__2725" site: efl }
placed { cell: "LUT__2726" site: efl }
placed { cell: "LUT__2728" site: efl }
placed { cell: "LUT__2729" site: efl }
placed { cell: "LUT__2730" site: eft }
placed { cell: "LUT__2731" site: eft }
placed { cell: "LUT__2732" site: eft }
placed { cell: "LUT__2733" site: efl }
placed { cell: "LUT__2734" site: efl }
placed { cell: "LUT__2735" site: eft }
placed { cell: "LUT__2736" site: efl }
placed { cell: "LUT__2737" site: efl }
placed { cell: "LUT__2738" site: efl }
placed { cell: "LUT__2739" site: efl }
placed { cell: "LUT__2740" site: efl }
placed { cell: "LUT__2741" site: eft }
placed { cell: "LUT__2742" site: efl }
placed { cell: "LUT__2743" site: eft }
placed { cell: "LUT__2744" site: eft }
placed { cell: "LUT__2745" site: eft }
placed { cell: "LUT__2746" site: efl }
placed { cell: "LUT__2747" site: eft }
placed { cell: "LUT__2748" site: eft }
placed { cell: "LUT__2750" site: eft }
placed { cell: "LUT__2751" site: eft }
placed { cell: "LUT__2752" site: efl }
placed { cell: "LUT__2753" site: eft }
placed { cell: "LUT__2754" site: eft }
placed { cell: "LUT__2755" site: efl }
placed { cell: "LUT__2756" site: efl }
placed { cell: "LUT__2757" site: eft }
placed { cell: "LUT__2759" site: efl }
placed { cell: "LUT__2760" site: eft }
placed { cell: "LUT__2761" site: eft }
placed { cell: "LUT__2762" site: eft }
placed { cell: "LUT__2763" site: efl }
placed { cell: "LUT__2764" site: efl }
placed { cell: "LUT__2765" site: efl }
placed { cell: "LUT__2766" site: eft }
placed { cell: "LUT__2767" site: eft }
placed { cell: "LUT__2768" site: efl }
placed { cell: "LUT__2769" site: efl }
placed { cell: "LUT__2770" site: efl }
placed { cell: "LUT__2771" site: eft }
placed { cell: "LUT__2772" site: efl }
placed { cell: "LUT__2773" site: efl }
placed { cell: "LUT__2774" site: efl }
placed { cell: "LUT__2776" site: eft }
placed { cell: "LUT__2777" site: efl }
placed { cell: "LUT__2778" site: efl }
placed { cell: "LUT__2779" site: eft }
placed { cell: "LUT__2780" site: eft }
placed { cell: "LUT__2781" site: efl }
placed { cell: "LUT__2782" site: efl }
placed { cell: "LUT__2783" site: efl }
placed { cell: "LUT__2784" site: efl }
placed { cell: "LUT__2785" site: efl }
placed { cell: "LUT__2786" site: efl }
placed { cell: "LUT__2787" site: efl }
placed { cell: "LUT__2788" site: efl }
placed { cell: "LUT__2790" site: efl }
placed { cell: "LUT__2791" site: eft }
placed { cell: "LUT__2792" site: eft }
placed { cell: "LUT__2793" site: eft }
placed { cell: "LUT__2794" site: eft }
placed { cell: "LUT__2795" site: efl }
placed { cell: "LUT__2796" site: efl }
placed { cell: "LUT__2797" site: efl }
placed { cell: "LUT__2798" site: efl }
placed { cell: "LUT__2799" site: eft }
placed { cell: "LUT__2800" site: eft }
placed { cell: "LUT__2801" site: eft }
placed { cell: "LUT__2802" site: eft }
placed { cell: "LUT__2804" site: efl }
placed { cell: "LUT__2805" site: efl }
placed { cell: "LUT__2806" site: eft }
placed { cell: "LUT__2807" site: efl }
placed { cell: "LUT__2808" site: eft }
placed { cell: "LUT__2809" site: eft }
placed { cell: "LUT__2810" site: efl }
placed { cell: "LUT__2811" site: eft }
placed { cell: "LUT__2812" site: eft }
placed { cell: "LUT__2813" site: eft }
placed { cell: "LUT__2814" site: eft }
placed { cell: "LUT__2815" site: efl }
placed { cell: "LUT__2816" site: eft }
placed { cell: "LUT__2817" site: eft }
placed { cell: "LUT__2818" site: efl }
placed { cell: "LUT__2820" site: eft }
placed { cell: "LUT__2821" site: efl }
placed { cell: "LUT__2822" site: eft }
placed { cell: "LUT__2823" site: efl }
placed { cell: "LUT__2824" site: eft }
placed { cell: "LUT__2825" site: efl }
placed { cell: "LUT__2826" site: eft }
placed { cell: "LUT__2827" site: eft }
placed { cell: "LUT__2828" site: eft }
placed { cell: "LUT__2829" site: eft }
placed { cell: "LUT__2830" site: eft }
placed { cell: "LUT__2831" site: eft }
placed { cell: "LUT__2832" site: eft }
placed { cell: "LUT__2833" site: eft }
placed { cell: "LUT__2835" site: efl }
placed { cell: "LUT__2836" site: efl }
placed { cell: "LUT__2837" site: eft }
placed { cell: "LUT__2838" site: eft }
placed { cell: "LUT__2839" site: eft }
placed { cell: "LUT__2840" site: efl }
placed { cell: "LUT__2841" site: eft }
placed { cell: "LUT__2842" site: efl }
placed { cell: "LUT__2843" site: eft }
placed { cell: "LUT__2844" site: efl }
placed { cell: "LUT__2845" site: eft }
placed { cell: "LUT__2846" site: efl }
placed { cell: "LUT__2847" site: efl }
placed { cell: "LUT__2849" site: efl }
placed { cell: "LUT__2850" site: efl }
placed { cell: "LUT__2851" site: efl }
placed { cell: "LUT__2852" site: eft }
placed { cell: "LUT__2853" site: eft }
placed { cell: "LUT__2854" site: eft }
placed { cell: "LUT__2855" site: efl }
placed { cell: "LUT__2856" site: efl }
placed { cell: "LUT__2857" site: eft }
placed { cell: "LUT__2858" site: efl }
placed { cell: "LUT__2859" site: eft }
placed { cell: "LUT__2860" site: eft }
placed { cell: "LUT__2861" site: eft }
placed { cell: "LUT__2863" site: eft }
placed { cell: "LUT__2864" site: efl }
placed { cell: "LUT__2865" site: efl }
placed { cell: "LUT__2866" site: eft }
placed { cell: "LUT__2867" site: efl }
placed { cell: "LUT__2868" site: eft }
placed { cell: "LUT__2869" site: efl }
placed { cell: "LUT__2870" site: eft }
placed { cell: "LUT__2871" site: eft }
placed { cell: "LUT__2872" site: eft }
placed { cell: "LUT__2873" site: eft }
placed { cell: "LUT__2874" site: eft }
placed { cell: "LUT__2875" site: eft }
placed { cell: "LUT__2876" site: eft }
placed { cell: "LUT__2877" site: efl }
placed { cell: "LUT__2878" site: eft }
placed { cell: "LUT__2880" site: efl }
placed { cell: "LUT__2881" site: eft }
placed { cell: "LUT__2882" site: eft }
placed { cell: "LUT__2883" site: eft }
placed { cell: "LUT__2884" site: efl }
placed { cell: "LUT__2885" site: eft }
placed { cell: "LUT__2886" site: efl }
placed { cell: "LUT__2887" site: eft }
placed { cell: "LUT__2888" site: efl }
placed { cell: "LUT__2889" site: efl }
placed { cell: "LUT__2890" site: efl }
placed { cell: "LUT__2891" site: eft }
placed { cell: "LUT__2892" site: eft }
placed { cell: "LUT__2893" site: eft }
placed { cell: "LUT__2894" site: eft }
placed { cell: "LUT__2896" site: eft }
placed { cell: "LUT__2897" site: efl }
placed { cell: "LUT__2898" site: eft }
placed { cell: "LUT__2899" site: eft }
placed { cell: "LUT__2900" site: eft }
placed { cell: "LUT__2901" site: eft }
placed { cell: "LUT__2902" site: eft }
placed { cell: "LUT__2903" site: eft }
placed { cell: "LUT__2904" site: efl }
placed { cell: "LUT__2905" site: efl }
placed { cell: "LUT__2906" site: efl }
placed { cell: "LUT__2907" site: eft }
placed { cell: "LUT__2908" site: efl }
placed { cell: "LUT__2909" site: eft }
placed { cell: "LUT__2910" site: eft }
placed { cell: "LUT__2912" site: efl }
placed { cell: "LUT__2913" site: efl }
placed { cell: "LUT__2914" site: eft }
placed { cell: "LUT__2915" site: eft }
placed { cell: "LUT__2916" site: eft }
placed { cell: "LUT__2917" site: eft }
placed { cell: "LUT__2918" site: efl }
placed { cell: "LUT__2919" site: efl }
placed { cell: "LUT__2920" site: eft }
placed { cell: "LUT__2921" site: efl }
placed { cell: "LUT__2922" site: eft }
placed { cell: "LUT__2923" site: efl }
placed { cell: "LUT__2924" site: eft }
placed { cell: "LUT__2925" site: eft }
placed { cell: "LUT__2926" site: eft }
placed { cell: "LUT__2928" site: efl }
placed { cell: "LUT__2929" site: eft }
placed { cell: "LUT__2930" site: efl }
placed { cell: "LUT__2931" site: efl }
placed { cell: "LUT__2932" site: efl }
placed { cell: "LUT__2933" site: eft }
placed { cell: "LUT__2934" site: efl }
placed { cell: "LUT__2935" site: efl }
placed { cell: "LUT__2936" site: efl }
placed { cell: "LUT__2937" site: efl }
placed { cell: "LUT__2938" site: efl }
placed { cell: "LUT__2939" site: eft }
placed { cell: "LUT__2940" site: efl }
placed { cell: "LUT__2941" site: eft }
placed { cell: "LUT__2942" site: eft }
placed { cell: "LUT__2944" site: efl }
placed { cell: "LUT__2945" site: eft }
placed { cell: "LUT__2946" site: eft }
placed { cell: "LUT__2947" site: efl }
placed { cell: "LUT__2948" site: efl }
placed { cell: "LUT__2949" site: eft }
placed { cell: "LUT__2950" site: efl }
placed { cell: "LUT__2951" site: eft }
placed { cell: "LUT__2952" site: efl }
placed { cell: "LUT__2953" site: eft }
placed { cell: "LUT__2954" site: eft }
placed { cell: "LUT__2955" site: eft }
placed { cell: "LUT__2956" site: efl }
placed { cell: "LUT__2957" site: eft }
placed { cell: "LUT__2958" site: eft }
placed { cell: "LUT__2960" site: efl }
placed { cell: "LUT__2961" site: eft }
placed { cell: "LUT__2962" site: eft }
placed { cell: "LUT__2963" site: efl }
placed { cell: "LUT__2964" site: efl }
placed { cell: "LUT__2965" site: efl }
placed { cell: "LUT__2966" site: efl }
placed { cell: "LUT__2967" site: eft }
placed { cell: "LUT__2968" site: eft }
placed { cell: "LUT__2969" site: efl }
placed { cell: "LUT__2970" site: efl }
placed { cell: "LUT__2971" site: eft }
placed { cell: "LUT__2972" site: eft }
placed { cell: "LUT__2973" site: efl }
placed { cell: "LUT__2974" site: eft }
placed { cell: "LUT__2976" site: eft }
placed { cell: "LUT__2977" site: eft }
placed { cell: "LUT__2978" site: eft }
placed { cell: "LUT__2979" site: eft }
placed { cell: "LUT__2980" site: efl }
placed { cell: "LUT__2981" site: eft }
placed { cell: "LUT__2982" site: eft }
placed { cell: "LUT__2983" site: eft }
placed { cell: "LUT__2984" site: eft }
placed { cell: "LUT__2985" site: efl }
placed { cell: "LUT__2986" site: efl }
placed { cell: "LUT__2987" site: eft }
placed { cell: "LUT__2988" site: efl }
placed { cell: "LUT__2989" site: efl }
placed { cell: "LUT__2990" site: efl }
placed { cell: "LUT__2994" site: eft }
placed { cell: "LUT__2996" site: efl }
placed { cell: "LUT__2998" site: eft }
placed { cell: "LUT__3002" site: eft }
placed { cell: "LUT__3003" site: eft }
placed { cell: "LUT__3005" site: eft }
placed { cell: "LUT__3022" site: efl }
placed { cell: "LUT__3023" site: efl }
placed { cell: "LUT__3024" site: eft }
placed { cell: "LUT__3025" site: eft }
placed { cell: "LUT__3026" site: eft }
placed { cell: "LUT__3027" site: eft }
placed { cell: "LUT__3028" site: eft }
placed { cell: "LUT__3029" site: eft }
placed { cell: "LUT__3030" site: eft }
placed { cell: "LUT__3031" site: efl }
placed { cell: "LUT__3032" site: eft }
placed { cell: "LUT__3033" site: eft }
placed { cell: "LUT__3034" site: efl }
placed { cell: "LUT__3036" site: eft }
placed { cell: "LUT__3037" site: eft }
placed { cell: "LUT__3038" site: efl }
placed { cell: "LUT__3039" site: eft }
placed { cell: "LUT__3040" site: efl }
placed { cell: "LUT__3042" site: eft }
placed { cell: "LUT__3044" site: eft }
placed { cell: "LUT__3046" site: eft }
placed { cell: "LUT__3048" site: efl }
placed { cell: "LUT__3049" site: efl }
placed { cell: "LUT__3050" site: efl }
placed { cell: "LUT__3051" site: efl }
placed { cell: "LUT__3052" site: eft }
placed { cell: "LUT__3053" site: efl }
placed { cell: "LUT__3054" site: efl }
placed { cell: "LUT__3055" site: efl }
placed { cell: "LUT__3056" site: efl }
placed { cell: "LUT__3058" site: eft }
placed { cell: "LUT__3059" site: efl }
placed { cell: "LUT__3060" site: eft }
placed { cell: "LUT__3061" site: efl }
placed { cell: "LUT__3062" site: efl }
placed { cell: "LUT__3063" site: efl }
placed { cell: "LUT__3064" site: efl }
placed { cell: "LUT__3065" site: efl }
placed { cell: "LUT__3067" site: eft }
placed { cell: "LUT__3069" site: efl }
placed { cell: "LUT__3070" site: eft }
placed { cell: "LUT__3071" site: efl }
placed { cell: "LUT__3072" site: efl }
placed { cell: "LUT__3073" site: eft }
placed { cell: "LUT__3074" site: efl }
placed { cell: "LUT__3075" site: efl }
placed { cell: "LUT__3076" site: efl }
placed { cell: "LUT__3078" site: eft }
placed { cell: "LUT__3079" site: eft }
placed { cell: "LUT__3080" site: efl }
placed { cell: "LUT__3081" site: eft }
placed { cell: "LUT__3082" site: efl }
placed { cell: "LUT__3083" site: efl }
placed { cell: "LUT__3084" site: eft }
placed { cell: "LUT__3086" site: eft }
placed { cell: "LUT__3087" site: efl }
placed { cell: "LUT__3088" site: efl }
placed { cell: "LUT__3089" site: efl }
placed { cell: "LUT__3090" site: efl }
placed { cell: "LUT__3091" site: eft }
placed { cell: "LUT__3092" site: efl }
placed { cell: "LUT__3093" site: eft }
placed { cell: "LUT__3094" site: eft }
placed { cell: "LUT__3095" site: efl }
placed { cell: "LUT__3096" site: eft }
placed { cell: "LUT__3097" site: eft }
placed { cell: "LUT__3098" site: efl }
placed { cell: "LUT__3099" site: efl }
placed { cell: "LUT__3100" site: efl }
placed { cell: "LUT__3101" site: eft }
placed { cell: "LUT__3102" site: eft }
placed { cell: "LUT__3103" site: eft }
placed { cell: "LUT__3104" site: efl }
placed { cell: "LUT__3105" site: efl }
placed { cell: "LUT__3106" site: efl }
placed { cell: "LUT__3107" site: eft }
placed { cell: "LUT__3108" site: eft }
placed { cell: "LUT__3109" site: eft }
placed { cell: "LUT__3110" site: eft }
placed { cell: "LUT__3111" site: eft }
placed { cell: "LUT__3112" site: efl }
placed { cell: "LUT__3113" site: eft }
placed { cell: "LUT__3114" site: efl }
placed { cell: "LUT__3115" site: eft }
placed { cell: "LUT__3117" site: eft }
placed { cell: "LUT__3118" site: eft }
placed { cell: "LUT__3119" site: eft }
placed { cell: "LUT__3120" site: eft }
placed { cell: "LUT__3121" site: efl }
placed { cell: "LUT__3122" site: eft }
placed { cell: "LUT__3123" site: efl }
placed { cell: "LUT__3124" site: efl }
placed { cell: "LUT__3125" site: efl }
placed { cell: "LUT__3126" site: efl }
placed { cell: "LUT__3127" site: eft }
placed { cell: "LUT__3128" site: eft }
placed { cell: "LUT__3130" site: eft }
placed { cell: "LUT__3131" site: efl }
placed { cell: "LUT__3132" site: efl }
placed { cell: "LUT__3133" site: efl }
placed { cell: "LUT__3134" site: efl }
placed { cell: "LUT__3135" site: efl }
placed { cell: "LUT__3136" site: eft }
placed { cell: "LUT__3137" site: eft }
placed { cell: "LUT__3138" site: eft }
placed { cell: "LUT__3140" site: eft }
placed { cell: "LUT__3141" site: efl }
placed { cell: "LUT__3142" site: efl }
placed { cell: "LUT__3143" site: eft }
placed { cell: "LUT__3144" site: efl }
placed { cell: "LUT__3145" site: eft }
placed { cell: "LUT__3146" site: eft }
placed { cell: "LUT__3147" site: eft }
placed { cell: "LUT__3148" site: efl }
placed { cell: "LUT__3149" site: efl }
placed { cell: "LUT__3151" site: eft }
placed { cell: "LUT__3152" site: eft }
placed { cell: "LUT__3153" site: eft }
placed { cell: "LUT__3154" site: efl }
placed { cell: "LUT__3155" site: eft }
placed { cell: "LUT__3157" site: efl }
placed { cell: "LUT__3158" site: eft }
placed { cell: "LUT__3159" site: eft }
placed { cell: "LUT__3160" site: efl }
placed { cell: "LUT__3161" site: eft }
placed { cell: "LUT__3162" site: efl }
placed { cell: "LUT__3163" site: eft }
placed { cell: "LUT__3165" site: efl }
placed { cell: "LUT__3166" site: eft }
placed { cell: "LUT__3168" site: efl }
placed { cell: "LUT__3170" site: efl }
placed { cell: "LUT__3172" site: eft }
placed { cell: "LUT__3174" site: eft }
placed { cell: "LUT__3176" site: eft }
placed { cell: "LUT__3178" site: eft }
placed { cell: "LUT__3179" site: efl }
placed { cell: "LUT__3180" site: efl }
placed { cell: "LUT__3182" site: efl }
placed { cell: "LUT__3183" site: efl }
placed { cell: "LUT__3184" site: efl }
placed { cell: "LUT__3185" site: eft }
placed { cell: "LUT__3187" site: efl }
placed { cell: "LUT__3188" site: eft }
placed { cell: "LUT__3190" site: efl }
placed { cell: "LUT__3191" site: eft }
placed { cell: "LUT__3192" site: eft }
placed { cell: "LUT__3193" site: eft }
placed { cell: "LUT__3195" site: eft }
placed { cell: "LUT__3196" site: efl }
placed { cell: "LUT__3197" site: eft }
placed { cell: "LUT__3198" site: efl }
placed { cell: "LUT__3200" site: efl }
placed { cell: "LUT__3201" site: eft }
placed { cell: "LUT__3202" site: efl }
placed { cell: "LUT__3203" site: efl }
placed { cell: "LUT__3205" site: efl }
placed { cell: "LUT__3206" site: eft }
placed { cell: "LUT__3208" site: efl }
placed { cell: "LUT__3209" site: eft }
placed { cell: "LUT__3210" site: efl }
placed { cell: "LUT__3211" site: eft }
placed { cell: "LUT__3212" site: efl }
placed { cell: "LUT__3213" site: efl }
placed { cell: "LUT__3215" site: eft }
placed { cell: "LUT__3216" site: efl }
placed { cell: "LUT__3217" site: efl }
placed { cell: "LUT__3219" site: efl }
placed { cell: "LUT__3220" site: efl }
placed { cell: "LUT__3221" site: efl }
placed { cell: "LUT__3222" site: efl }
placed { cell: "LUT__3223" site: efl }
placed { cell: "LUT__3225" site: efl }
placed { cell: "LUT__3226" site: eft }
placed { cell: "LUT__3228" site: efl }
placed { cell: "LUT__3229" site: efl }
placed { cell: "LUT__3230" site: eft }
placed { cell: "LUT__3231" site: eft }
placed { cell: "LUT__3233" site: efl }
placed { cell: "LUT__3234" site: eft }
placed { cell: "LUT__3235" site: efl }
placed { cell: "LUT__3236" site: eft }
placed { cell: "LUT__3238" site: eft }
placed { cell: "LUT__3239" site: efl }
placed { cell: "LUT__3241" site: efl }
placed { cell: "LUT__3242" site: efl }
placed { cell: "LUT__3247" site: eft }
placed { cell: "LUT__3248" site: efl }
placed { cell: "LUT__3249" site: eft }
placed { cell: "LUT__3250" site: eft }
placed { cell: "LUT__3251" site: eft }
placed { cell: "LUT__3252" site: efl }
placed { cell: "LUT__3253" site: efl }
placed { cell: "LUT__3254" site: efl }
placed { cell: "LUT__3255" site: eft }
placed { cell: "LUT__3256" site: eft }
placed { cell: "LUT__3257" site: eft }
placed { cell: "LUT__3258" site: efl }
placed { cell: "LUT__3260" site: eft }
placed { cell: "LUT__3261" site: efl }
placed { cell: "LUT__3262" site: efl }
placed { cell: "LUT__3263" site: eft }
placed { cell: "LUT__3264" site: eft }
placed { cell: "LUT__3265" site: efl }
placed { cell: "LUT__3266" site: eft }
placed { cell: "LUT__3267" site: eft }
placed { cell: "LUT__3268" site: efl }
placed { cell: "LUT__3269" site: eft }
placed { cell: "LUT__3270" site: eft }
placed { cell: "LUT__3271" site: eft }
placed { cell: "LUT__3273" site: eft }
placed { cell: "LUT__3274" site: eft }
placed { cell: "LUT__3275" site: eft }
placed { cell: "LUT__3277" site: efl }
placed { cell: "LUT__3282" site: eft }
placed { cell: "LUT__3283" site: eft }
placed { cell: "LUT__3284" site: efl }
placed { cell: "LUT__3285" site: eft }
placed { cell: "LUT__3286" site: efl }
placed { cell: "LUT__3287" site: eft }
placed { cell: "LUT__3288" site: eft }
placed { cell: "LUT__3289" site: eft }
placed { cell: "LUT__3290" site: eft }
placed { cell: "LUT__3291" site: eft }
placed { cell: "LUT__3292" site: eft }
placed { cell: "LUT__3294" site: eft }
placed { cell: "LUT__3295" site: eft }
placed { cell: "LUT__3296" site: eft }
placed { cell: "LUT__3297" site: efl }
placed { cell: "LUT__3298" site: efl }
placed { cell: "LUT__3299" site: eft }
placed { cell: "LUT__3300" site: efl }
placed { cell: "LUT__3301" site: efl }
placed { cell: "LUT__3302" site: efl }
placed { cell: "LUT__3303" site: eft }
placed { cell: "LUT__3304" site: efl }
placed { cell: "LUT__3306" site: efl }
placed { cell: "LUT__3307" site: eft }
placed { cell: "LUT__3308" site: efl }
placed { cell: "LUT__3309" site: efl }
placed { cell: "LUT__3310" site: eft }
placed { cell: "LUT__3311" site: eft }
placed { cell: "LUT__3312" site: efl }
placed { cell: "LUT__3313" site: efl }
placed { cell: "LUT__3314" site: eft }
placed { cell: "LUT__3315" site: efl }
placed { cell: "LUT__3316" site: eft }
placed { cell: "LUT__3318" site: efl }
placed { cell: "LUT__3319" site: efl }
placed { cell: "LUT__3320" site: efl }
placed { cell: "LUT__3321" site: eft }
placed { cell: "LUT__3322" site: eft }
placed { cell: "LUT__3323" site: eft }
placed { cell: "LUT__3324" site: efl }
placed { cell: "LUT__3325" site: eft }
placed { cell: "LUT__3326" site: efl }
placed { cell: "LUT__3327" site: efl }
placed { cell: "LUT__3328" site: efl }
placed { cell: "LUT__3329" site: efl }
placed { cell: "LUT__3330" site: efl }
placed { cell: "LUT__3331" site: eft }
placed { cell: "LUT__3332" site: efl }
placed { cell: "LUT__3333" site: efl }
placed { cell: "LUT__3335" site: eft }
placed { cell: "LUT__3336" site: eft }
placed { cell: "LUT__3337" site: efl }
placed { cell: "LUT__3338" site: efl }
placed { cell: "LUT__3339" site: eft }
placed { cell: "LUT__3340" site: efl }
placed { cell: "LUT__3341" site: efl }
placed { cell: "LUT__3342" site: eft }
placed { cell: "LUT__3343" site: eft }
placed { cell: "LUT__3344" site: efl }
placed { cell: "LUT__3345" site: efl }
placed { cell: "LUT__3346" site: efl }
placed { cell: "LUT__3347" site: eft }
placed { cell: "LUT__3348" site: efl }
placed { cell: "LUT__3349" site: efl }
placed { cell: "LUT__3350" site: eft }
placed { cell: "LUT__3352" site: efl }
placed { cell: "LUT__3353" site: eft }
placed { cell: "LUT__3354" site: eft }
placed { cell: "LUT__3355" site: eft }
placed { cell: "LUT__3356" site: eft }
placed { cell: "LUT__3357" site: eft }
placed { cell: "LUT__3358" site: efl }
placed { cell: "LUT__3359" site: eft }
placed { cell: "LUT__3360" site: eft }
placed { cell: "LUT__3361" site: eft }
placed { cell: "LUT__3362" site: eft }
placed { cell: "LUT__3364" site: efl }
placed { cell: "LUT__3365" site: efl }
placed { cell: "LUT__3366" site: efl }
placed { cell: "LUT__3367" site: efl }
placed { cell: "LUT__3368" site: efl }
placed { cell: "LUT__3369" site: eft }
placed { cell: "LUT__3370" site: efl }
placed { cell: "LUT__3371" site: efl }
placed { cell: "LUT__3372" site: efl }
placed { cell: "LUT__3373" site: efl }
placed { cell: "LUT__3374" site: efl }
placed { cell: "LUT__3375" site: eft }
placed { cell: "LUT__3376" site: efl }
placed { cell: "LUT__3377" site: efl }
placed { cell: "LUT__3378" site: efl }
placed { cell: "LUT__3379" site: efl }
placed { cell: "LUT__3381" site: efl }
placed { cell: "LUT__3382" site: eft }
placed { cell: "LUT__3383" site: efl }
placed { cell: "LUT__3385" site: eft }
placed { cell: "LUT__3386" site: eft }
placed { cell: "LUT__3387" site: efl }
placed { cell: "LUT__3389" site: eft }
placed { cell: "LUT__3390" site: eft }
placed { cell: "LUT__3391" site: efl }
placed { cell: "LUT__3393" site: efl }
placed { cell: "LUT__3394" site: eft }
placed { cell: "LUT__3395" site: eft }
placed { cell: "LUT__3397" site: eft }
placed { cell: "LUT__3398" site: efl }
placed { cell: "LUT__3399" site: eft }
placed { cell: "LUT__3401" site: efl }
placed { cell: "LUT__3402" site: eft }
placed { cell: "LUT__3403" site: eft }
placed { cell: "LUT__3405" site: eft }
placed { cell: "LUT__3406" site: eft }
placed { cell: "LUT__3407" site: efl }
placed { cell: "LUT__3409" site: eft }
placed { cell: "LUT__3410" site: eft }
placed { cell: "LUT__3412" site: eft }
placed { cell: "LUT__3413" site: eft }
placed { cell: "LUT__3419" site: eft }
placed { cell: "LUT__3420" site: eft }
placed { cell: "LUT__3421" site: eft }
placed { cell: "LUT__3422" site: eft }
placed { cell: "LUT__3423" site: efl }
placed { cell: "LUT__3424" site: eft }
placed { cell: "LUT__3425" site: eft }
placed { cell: "LUT__3427" site: efl }
placed { cell: "LUT__3428" site: eft }
placed { cell: "LUT__3429" site: eft }
placed { cell: "LUT__3430" site: eft }
placed { cell: "LUT__3431" site: efl }
placed { cell: "LUT__3432" site: efl }
placed { cell: "LUT__3433" site: eft }
placed { cell: "LUT__3435" site: eft }
placed { cell: "LUT__3436" site: efl }
placed { cell: "LUT__3437" site: eft }
placed { cell: "LUT__3438" site: eft }
placed { cell: "LUT__3439" site: efl }
placed { cell: "LUT__3440" site: efl }
placed { cell: "LUT__3441" site: efl }
placed { cell: "LUT__3442" site: efl }
placed { cell: "LUT__3444" site: eft }
placed { cell: "LUT__3445" site: eft }
placed { cell: "LUT__3446" site: efl }
placed { cell: "LUT__3447" site: eft }
placed { cell: "LUT__3448" site: efl }
placed { cell: "LUT__3449" site: efl }
placed { cell: "LUT__3450" site: eft }
placed { cell: "LUT__3452" site: eft }
placed { cell: "LUT__3453" site: efl }
placed { cell: "LUT__3454" site: efl }
placed { cell: "LUT__3455" site: efl }
placed { cell: "LUT__3456" site: efl }
placed { cell: "LUT__3457" site: efl }
placed { cell: "LUT__3458" site: efl }
placed { cell: "LUT__3459" site: efl }
placed { cell: "LUT__3460" site: efl }
placed { cell: "LUT__3462" site: eft }
placed { cell: "LUT__3463" site: eft }
placed { cell: "LUT__3464" site: efl }
placed { cell: "LUT__3465" site: efl }
placed { cell: "LUT__3466" site: efl }
placed { cell: "LUT__3467" site: eft }
placed { cell: "LUT__3468" site: eft }
placed { cell: "LUT__3470" site: efl }
placed { cell: "LUT__3471" site: efl }
placed { cell: "LUT__3472" site: eft }
placed { cell: "LUT__3473" site: efl }
placed { cell: "LUT__3474" site: efl }
placed { cell: "LUT__3475" site: efl }
placed { cell: "LUT__3476" site: eft }
placed { cell: "LUT__3478" site: eft }
placed { cell: "LUT__3479" site: eft }
placed { cell: "LUT__3480" site: efl }
placed { cell: "LUT__3481" site: efl }
placed { cell: "LUT__3482" site: eft }
placed { cell: "LUT__3483" site: efl }
placed { cell: "LUT__3484" site: efl }
placed { cell: "LUT__3485" site: eft }
placed { cell: "LUT__3486" site: eft }
placed { cell: "LUT__3488" site: eft }
placed { cell: "LUT__3489" site: eft }
placed { cell: "LUT__3490" site: eft }
placed { cell: "LUT__3491" site: eft }
placed { cell: "LUT__3492" site: efl }
placed { cell: "LUT__3493" site: eft }
placed { cell: "LUT__3494" site: eft }
placed { cell: "LUT__3496" site: eft }
placed { cell: "LUT__3497" site: eft }
placed { cell: "LUT__3498" site: eft }
placed { cell: "LUT__3499" site: eft }
placed { cell: "LUT__3500" site: eft }
placed { cell: "LUT__3501" site: eft }
placed { cell: "LUT__3502" site: eft }
placed { cell: "LUT__3504" site: eft }
placed { cell: "LUT__3505" site: eft }
placed { cell: "LUT__3506" site: efl }
placed { cell: "LUT__3507" site: eft }
placed { cell: "LUT__3508" site: eft }
placed { cell: "LUT__3509" site: efl }
placed { cell: "LUT__3510" site: efl }
placed { cell: "LUT__3511" site: efl }
placed { cell: "LUT__3512" site: eft }
placed { cell: "LUT__3514" site: efl }
placed { cell: "LUT__3515" site: efl }
placed { cell: "LUT__3516" site: efl }
placed { cell: "LUT__3517" site: eft }
placed { cell: "LUT__3518" site: eft }
placed { cell: "LUT__3519" site: eft }
placed { cell: "LUT__3520" site: eft }
placed { cell: "LUT__3522" site: efl }
placed { cell: "LUT__3523" site: eft }
placed { cell: "LUT__3524" site: efl }
placed { cell: "LUT__3525" site: efl }
placed { cell: "LUT__3526" site: eft }
placed { cell: "LUT__3527" site: eft }
placed { cell: "LUT__3528" site: eft }
placed { cell: "LUT__3530" site: eft }
placed { cell: "LUT__3531" site: eft }
placed { cell: "LUT__3532" site: eft }
placed { cell: "LUT__3533" site: eft }
placed { cell: "LUT__3534" site: eft }
placed { cell: "LUT__3535" site: efl }
placed { cell: "LUT__3536" site: efl }
placed { cell: "LUT__3537" site: efl }
placed { cell: "LUT__3538" site: eft }
placed { cell: "LUT__3540" site: eft }
placed { cell: "LUT__3541" site: eft }
placed { cell: "LUT__3542" site: eft }
placed { cell: "LUT__3543" site: efl }
placed { cell: "LUT__3544" site: efl }
placed { cell: "LUT__3545" site: efl }
placed { cell: "LUT__3546" site: efl }
placed { cell: "LUT__3548" site: efl }
placed { cell: "LUT__3549" site: eft }
placed { cell: "LUT__3551" site: efl }
placed { cell: "LUT__3552" site: eft }
placed { cell: "LUT__3554" site: eft }
placed { cell: "LUT__3555" site: eft }
placed { cell: "LUT__3557" site: eft }
placed { cell: "LUT__3558" site: eft }
placed { cell: "LUT__3560" site: eft }
placed { cell: "LUT__3561" site: eft }
placed { cell: "LUT__3563" site: eft }
placed { cell: "LUT__3564" site: eft }
placed { cell: "LUT__3566" site: eft }
placed { cell: "LUT__3567" site: eft }
placed { cell: "LUT__3570" site: eft }
placed { cell: "LUT__3571" site: eft }
placed { cell: "LUT__3572" site: eft }
placed { cell: "LUT__3573" site: eft }
placed { cell: "LUT__3574" site: eft }
placed { cell: "LUT__3575" site: eft }
placed { cell: "LUT__3576" site: eft }
placed { cell: "LUT__3577" site: efl }
placed { cell: "LUT__3578" site: eft }
placed { cell: "LUT__3579" site: eft }
placed { cell: "LUT__3580" site: eft }
placed { cell: "LUT__3581" site: eft }
placed { cell: "LUT__3582" site: efl }
placed { cell: "LUT__3583" site: efl }
placed { cell: "LUT__3584" site: eft }
placed { cell: "LUT__3585" site: efl }
placed { cell: "LUT__3586" site: efl }
placed { cell: "LUT__3587" site: efl }
placed { cell: "LUT__3588" site: eft }
placed { cell: "LUT__3589" site: efl }
placed { cell: "LUT__3592" site: eft }
placed { cell: "LUT__3594" site: eft }
placed { cell: "LUT__3595" site: efl }
placed { cell: "LUT__3596" site: efl }
placed { cell: "LUT__3597" site: eft }
placed { cell: "LUT__3598" site: efl }
placed { cell: "LUT__3601" site: efl }
placed { cell: "LUT__3603" site: eft }
placed { cell: "LUT__3605" site: efl }
placed { cell: "LUT__3606" site: efl }
placed { cell: "LUT__3607" site: eft }
placed { cell: "LUT__3608" site: efl }
placed { cell: "LUT__3609" site: efl }
placed { cell: "LUT__3610" site: efl }
placed { cell: "LUT__3611" site: efl }
placed { cell: "LUT__3613" site: eft }
placed { cell: "LUT__3614" site: eft }
placed { cell: "LUT__3615" site: eft }
placed { cell: "LUT__3616" site: eft }
placed { cell: "LUT__3617" site: eft }
placed { cell: "LUT__3619" site: eft }
placed { cell: "LUT__3620" site: efl }
placed { cell: "LUT__3621" site: eft }
placed { cell: "LUT__3622" site: eft }
placed { cell: "LUT__3624" site: eft }
placed { cell: "LUT__3625" site: eft }
placed { cell: "LUT__3626" site: efl }
placed { cell: "LUT__3628" site: efl }
placed { cell: "LUT__3629" site: efl }
placed { cell: "LUT__3630" site: efl }
placed { cell: "LUT__3632" site: efl }
placed { cell: "LUT__3633" site: eft }
placed { cell: "LUT__3635" site: eft }
placed { cell: "LUT__3636" site: eft }
placed { cell: "LUT__3638" site: efl }
placed { cell: "LUT__3639" site: eft }
placed { cell: "LUT__3640" site: eft }
placed { cell: "LUT__3641" site: efl }
placed { cell: "LUT__3643" site: eft }
placed { cell: "LUT__3644" site: eft }
placed { cell: "LUT__3645" site: efl }
placed { cell: "LUT__3646" site: eft }
placed { cell: "LUT__3647" site: efl }
placed { cell: "LUT__3648" site: eft }
placed { cell: "LUT__3649" site: eft }
placed { cell: "LUT__3650" site: eft }
placed { cell: "LUT__3651" site: eft }
placed { cell: "LUT__3652" site: eft }
placed { cell: "LUT__3653" site: efl }
placed { cell: "LUT__3654" site: eft }
placed { cell: "LUT__3655" site: eft }
placed { cell: "LUT__3692" site: eft }
placed { cell: "LUT__3693" site: eft }
placed { cell: "LUT__3694" site: eft }
placed { cell: "LUT__3695" site: eft }
placed { cell: "LUT__3696" site: eft }
placed { cell: "CLKBUF__4" site: gbuf_block }
placed { cell: "CLKBUF__3" site: gbuf_block }
placed { cell: "CLKBUF__2" site: gbuf_block }
placed { cell: "CLKBUF__1" site: gbuf_block }
placed { cell: "CLKBUF__0" site: gbuf_block }
placed { cell: "AUX_ADD_CI__i140/cpu1/u0/alu/add_17/i2" site: eft }
placed { cell: "AUX_ADD_CO__i140/cpu1/u0/alu/add_17/i5" site: eft }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "z80_n_mreq~FF" port: "I[0]" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "z80_n_rfsh~FF" port: "I[1]" } delay_max: 1885 delay_min: 0  }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "LUT__1917" port: "I[0]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "LUT__1939" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "LUT__1948" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "LUT__1952" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "LUT__1957" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "LUT__2078" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "LUT__2347" port: "I[0]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "LUT__2352" port: "I[3]" } delay_max: 2275 delay_min: 0  }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "LUT__2409" port: "I[1]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "LUT__2411" port: "I[2]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "LUT__2721" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__1800" port: "O" } sink { cell: "LUT__3003" port: "I[3]" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "z80_n_mreq~FF" port: "I[1]" } delay_max: 2156 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "z80_n_rfsh~FF" port: "I[2]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__1917" port: "I[2]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__1948" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__1952" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2078" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2216" port: "I[2]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2218" port: "I[0]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2221" port: "I[1]" } delay_max: 1430 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2234" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2236" port: "I[2]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2253" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2254" port: "I[0]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2262" port: "I[1]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2273" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2285" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2292" port: "I[2]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2294" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2295" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2299" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2310" port: "I[1]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2312" port: "I[3]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2317" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2319" port: "I[0]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2324" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2329" port: "I[0]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2335" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2340" port: "I[2]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2395" port: "I[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2418" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2451" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2502" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2507" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2516" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2529" port: "I[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2545" port: "I[1]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2646" port: "I[2]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2651" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2653" port: "I[1]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2677" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2684" port: "I[1]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2701" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "LUT__1799" port: "O" } sink { cell: "LUT__2752" port: "I[0]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "LUT__1877" port: "O" } sink { cell: "z80_n_mreq~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1877" port: "O" } sink { cell: "z80_n_iorq~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1886" port: "O" } sink { cell: "z80_n_mreq~FF" port: "I[3]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "LUT__1886" port: "O" } sink { cell: "z80_n_iorq~FF" port: "I[1]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "LUT__1886" port: "O" } sink { cell: "i140/cpu1/u0/Auto_Wait_t1~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "z80_n_mreq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "z80_n_iorq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "z80_n_wr~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "diagLED~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i140/cpuClkCount[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "z80_n_rd~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "z80_n_rfsh~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i140/cpu1/u0/BusReq_s~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i140/cpu1/u0/No_BTR~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i140/cpu1/u0/Auto_Wait_t1~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i140/cpuClkCount[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i140/cpuClkCount[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "liorq~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "psyncend~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "spare_P32~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "z80_n_HoldIn_2~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "statDisable~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ctlDisable~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "s100_PHI~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "counter[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "outPrn[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "outPrn[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "outPrn[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "outPrn[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "outPrn[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "outPrn[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "outPrn[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "outPrn[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "outPrnStrobe~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "out8255_n_cs" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "idePorts_n_rd" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "idePorts_n_wr" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "outIDE_n_rd" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "outIDE_n_wr" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "seg7[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "highRomLED" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "lowRomLED" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "highRamLED" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "s100PhantomLED" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "prnAckLED" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "usbTXbusyLED" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "usbRXbusyLED" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "test_rom/rom__D$2" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "test_rom/rom__D$b12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "test_rom/rom__D$12" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "test_rom/rom__D$c1" port: "RCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "CLKBUF__4" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "CLKBUF__3" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "CLKBUF__2" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "CLKBUF__1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "CLKBUF__0" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "AUX_ADD_CI__i140/cpu1/u0/alu/add_17/i2" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "z80_n_mreq~FF" port: "RE" } delay_max: 4232 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "z80_n_iorq~FF" port: "RE" } delay_max: 4390 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "z80_n_wr~FF" port: "RE" } delay_max: 4183 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/DI_Reg[0]~FF" port: "RE" } delay_max: 4845 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "z80_n_rd~FF" port: "RE" } delay_max: 4427 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "counter[0]~FF" port: "RE" } delay_max: 3652 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[0]~FF" port: "RE" } delay_max: 5460 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "RE" } delay_max: 5503 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/IR[0]~FF" port: "RE" } delay_max: 5050 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ISet[0]~FF" port: "RE" } delay_max: 5012 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/XY_State[0]~FF" port: "RE" } delay_max: 4770 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/MCycles[0]~FF" port: "RE" } delay_max: 4170 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "biData_OUT[0]~FF" port: "RE" } delay_max: 5328 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/F[0]~FF" port: "RE" } delay_max: 4809 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Ap[0]~FF" port: "RE" } delay_max: 5678 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Fp[0]~FF" port: "RE" } delay_max: 4780 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/I[0]~FF" port: "RE" } delay_max: 5672 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/R[0]~FF" port: "RE" } delay_max: 5718 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[0]~FF" port: "RE" } delay_max: 5260 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" port: "RE" } delay_max: 4736 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Alternate~FF" port: "RE" } delay_max: 4584 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "RE" } delay_max: 4806 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Arith16_r~FF" port: "RE" } delay_max: 4563 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/BTR_r~FF" port: "RE" } delay_max: 5090 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Z16_r~FF" port: "RE" } delay_max: 4858 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "RE" } delay_max: 4573 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PreserveC_r~FF" port: "RE" } delay_max: 4391 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/XY_Ind~FF" port: "RE" } delay_max: 4839 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/MCycle[0]~FF" port: "RE" } delay_max: 4807 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "z80_n_rfsh~FF" port: "RE" } delay_max: 3548 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/BusReq_s~FF" port: "RE" } delay_max: 4632 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/TState[0]~FF" port: "RE" } delay_max: 5056 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[0]~FF" port: "RE" } delay_max: 4391 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Halt_FF~FF" port: "RE" } delay_max: 4855 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "s100_pHLDA~FF" port: "RE" } delay_max: 4638 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/IntE_FF2~FF" port: "RE" } delay_max: 4841 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/No_BTR~FF" port: "RE" } delay_max: 5046 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Auto_Wait_t1~FF" port: "RE" } delay_max: 5069 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "z80_n_m1~FF" port: "RE" } delay_max: 4598 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[0]~FF" port: "RE" } delay_max: 5087 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "RE" } delay_max: 5477 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[1]~FF" port: "RE" } delay_max: 5065 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[2]~FF" port: "RE" } delay_max: 5062 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[3]~FF" port: "RE" } delay_max: 5052 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[4]~FF" port: "RE" } delay_max: 5198 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[5]~FF" port: "RE" } delay_max: 5263 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[6]~FF" port: "RE" } delay_max: 5504 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[7]~FF" port: "RE" } delay_max: 4979 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[8]~FF" port: "RE" } delay_max: 5504 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[9]~FF" port: "RE" } delay_max: 5480 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[10]~FF" port: "RE" } delay_max: 5274 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[11]~FF" port: "RE" } delay_max: 5638 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[12]~FF" port: "RE" } delay_max: 5712 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[13]~FF" port: "RE" } delay_max: 5232 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[14]~FF" port: "RE" } delay_max: 5725 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "cpuAddress[15]~FF" port: "RE" } delay_max: 5725 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[1]~FF" port: "RE" } delay_max: 5715 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[2]~FF" port: "RE" } delay_max: 5711 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[3]~FF" port: "RE" } delay_max: 5296 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[4]~FF" port: "RE" } delay_max: 5668 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[5]~FF" port: "RE" } delay_max: 5507 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[6]~FF" port: "RE" } delay_max: 5503 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[7]~FF" port: "RE" } delay_max: 5462 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[8]~FF" port: "RE" } delay_max: 5672 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[9]~FF" port: "RE" } delay_max: 5274 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[10]~FF" port: "RE" } delay_max: 5987 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "RE" } delay_max: 5033 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[12]~FF" port: "RE" } delay_max: 5748 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[13]~FF" port: "RE" } delay_max: 5507 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[14]~FF" port: "RE" } delay_max: 5507 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/TmpAddr[15]~FF" port: "RE" } delay_max: 5296 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/IR[1]~FF" port: "RE" } delay_max: 5050 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/IR[2]~FF" port: "RE" } delay_max: 5050 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/IR[3]~FF" port: "RE" } delay_max: 4851 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/IR[4]~FF" port: "RE" } delay_max: 4858 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/IR[5]~FF" port: "RE" } delay_max: 4858 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/IR[6]~FF" port: "RE" } delay_max: 4576 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/IR[7]~FF" port: "RE" } delay_max: 4610 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ISet[1]~FF" port: "RE" } delay_max: 4783 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/XY_State[1]~FF" port: "RE" } delay_max: 4780 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/MCycles[1]~FF" port: "RE" } delay_max: 4641 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/MCycles[2]~FF" port: "RE" } delay_max: 4393 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "biData_OUT[1]~FF" port: "RE" } delay_max: 5266 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "s100_DO[2]~FF" port: "RE" } delay_max: 5297 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "s100_DO[3]~FF" port: "RE" } delay_max: 5253 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "s100_DO[4]~FF" port: "RE" } delay_max: 5535 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "s100_DO[5]~FF" port: "RE" } delay_max: 5439 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "s100_DO[6]~FF" port: "RE" } delay_max: 5510 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "s100_DO[7]~FF" port: "RE" } delay_max: 5303 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/F[1]~FF" port: "RE" } delay_max: 5065 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/F[2]~FF" port: "RE" } delay_max: 4542 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/F[3]~FF" port: "RE" } delay_max: 4805 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/F[4]~FF" port: "RE" } delay_max: 5065 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/F[5]~FF" port: "RE" } delay_max: 5263 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/F[6]~FF" port: "RE" } delay_max: 5065 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/F[7]~FF" port: "RE" } delay_max: 4809 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Ap[1]~FF" port: "RE" } delay_max: 5394 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Ap[2]~FF" port: "RE" } delay_max: 5680 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Ap[3]~FF" port: "RE" } delay_max: 5392 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Ap[4]~FF" port: "RE" } delay_max: 5461 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Ap[5]~FF" port: "RE" } delay_max: 5206 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Ap[6]~FF" port: "RE" } delay_max: 5439 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Ap[7]~FF" port: "RE" } delay_max: 5470 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Fp[1]~FF" port: "RE" } delay_max: 4979 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Fp[2]~FF" port: "RE" } delay_max: 5013 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Fp[3]~FF" port: "RE" } delay_max: 5065 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Fp[4]~FF" port: "RE" } delay_max: 5024 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Fp[5]~FF" port: "RE" } delay_max: 5266 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Fp[6]~FF" port: "RE" } delay_max: 4814 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Fp[7]~FF" port: "RE" } delay_max: 5053 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/I[1]~FF" port: "RE" } delay_max: 5436 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/I[2]~FF" port: "RE" } delay_max: 5672 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/I[3]~FF" port: "RE" } delay_max: 5461 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/I[4]~FF" port: "RE" } delay_max: 5708 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/I[5]~FF" port: "RE" } delay_max: 5402 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/I[6]~FF" port: "RE" } delay_max: 5668 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/I[7]~FF" port: "RE" } delay_max: 5712 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/R[1]~FF" port: "RE" } delay_max: 5461 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/R[2]~FF" port: "RE" } delay_max: 5206 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/R[3]~FF" port: "RE" } delay_max: 5206 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/R[4]~FF" port: "RE" } delay_max: 5919 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/R[5]~FF" port: "RE" } delay_max: 5680 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/R[6]~FF" port: "RE" } delay_max: 5721 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/R[7]~FF" port: "RE" } delay_max: 5428 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[1]~FF" port: "RE" } delay_max: 5232 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[2]~FF" port: "RE" } delay_max: 5260 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[3]~FF" port: "RE" } delay_max: 5483 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[4]~FF" port: "RE" } delay_max: 5013 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[5]~FF" port: "RE" } delay_max: 5470 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[6]~FF" port: "RE" } delay_max: 5471 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[7]~FF" port: "RE" } delay_max: 4757 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[8]~FF" port: "RE" } delay_max: 5480 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[9]~FF" port: "RE" } delay_max: 5678 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[10]~FF" port: "RE" } delay_max: 5467 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[11]~FF" port: "RE" } delay_max: 5431 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[12]~FF" port: "RE" } delay_max: 5220 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[13]~FF" port: "RE" } delay_max: 5467 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[14]~FF" port: "RE" } delay_max: 5439 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/SP[15]~FF" port: "RE" } delay_max: 5678 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[1]~FF" port: "RE" } delay_max: 4791 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[2]~FF" port: "RE" } delay_max: 4979 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[3]~FF" port: "RE" } delay_max: 5016 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[4]~FF" port: "RE" } delay_max: 4601 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "RE" } delay_max: 4809 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "RE" } delay_max: 5065 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "RE" } delay_max: 4809 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/MCycle[1]~FF" port: "RE" } delay_max: 4597 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/MCycle[2]~FF" port: "RE" } delay_max: 4597 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/TState[1]~FF" port: "RE" } delay_max: 5056 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/TState[2]~FF" port: "RE" } delay_max: 5056 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[1]~FF" port: "RE" } delay_max: 4601 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[2]~FF" port: "RE" } delay_max: 4601 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[1]~FF" port: "RE" } delay_max: 5291 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[2]~FF" port: "RE" } delay_max: 5341 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[3]~FF" port: "RE" } delay_max: 5255 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[4]~FF" port: "RE" } delay_max: 5013 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[5]~FF" port: "RE" } delay_max: 5504 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[6]~FF" port: "RE" } delay_max: 5253 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[7]~FF" port: "RE" } delay_max: 5224 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[8]~FF" port: "RE" } delay_max: 5012 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[9]~FF" port: "RE" } delay_max: 5089 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[10]~FF" port: "RE" } delay_max: 5517 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[11]~FF" port: "RE" } delay_max: 5548 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[12]~FF" port: "RE" } delay_max: 5539 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[13]~FF" port: "RE" } delay_max: 5548 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[14]~FF" port: "RE" } delay_max: 5533 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/PC[15]~FF" port: "RE" } delay_max: 5047 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "RE" } delay_max: 5467 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "RE" } delay_max: 5678 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "RE" } delay_max: 5678 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "RE" } delay_max: 5678 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "RE" } delay_max: 4965 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "RE" } delay_max: 5687 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "RE" } delay_max: 5471 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/DI_Reg[1]~FF" port: "RE" } delay_max: 4563 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/DI_Reg[2]~FF" port: "RE" } delay_max: 4845 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/DI_Reg[3]~FF" port: "RE" } delay_max: 5056 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/DI_Reg[4]~FF" port: "RE" } delay_max: 4820 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/DI_Reg[5]~FF" port: "RE" } delay_max: 4858 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/DI_Reg[6]~FF" port: "RE" } delay_max: 4563 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "i140/cpu1/DI_Reg[7]~FF" port: "RE" } delay_max: 4807 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "out255[0]~FF" port: "RE" } delay_max: 4260 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "out255[1]~FF" port: "RE" } delay_max: 4009 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "out255[2]~FF" port: "RE" } delay_max: 4301 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "out255[3]~FF" port: "RE" } delay_max: 4043 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "out255[4]~FF" port: "RE" } delay_max: 3977 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "out255[5]~FF" port: "RE" } delay_max: 3985 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "out255[6]~FF" port: "RE" } delay_max: 4196 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "out255[7]~FF" port: "RE" } delay_max: 3975 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "counter[1]~FF" port: "RE" } delay_max: 3807 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "counter[2]~FF" port: "RE" } delay_max: 3805 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "counter[3]~FF" port: "RE" } delay_max: 3595 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "counter[4]~FF" port: "RE" } delay_max: 3596 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "counter[5]~FF" port: "RE" } delay_max: 3815 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "counter[6]~FF" port: "RE" } delay_max: 3818 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "counter[7]~FF" port: "RE" } delay_max: 3608 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "counter[8]~FF" port: "RE" } delay_max: 3595 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "counter[9]~FF" port: "RE" } delay_max: 3807 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "counter[10]~FF" port: "RE" } delay_max: 3805 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "counter[11]~FF" port: "RE" } delay_max: 3604 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "outPrn[0]~FF" port: "RE" } delay_max: 3442 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "outPrn[1]~FF" port: "RE" } delay_max: 3599 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "outPrn[2]~FF" port: "RE" } delay_max: 3598 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "outPrn[3]~FF" port: "RE" } delay_max: 3387 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "outPrn[4]~FF" port: "RE" } delay_max: 3389 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "outPrn[5]~FF" port: "RE" } delay_max: 3608 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "outPrn[6]~FF" port: "RE" } delay_max: 3611 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "outPrn[7]~FF" port: "RE" } delay_max: 3400 delay_min: 0  }
route { driver { cell: "s100_n_RESET" port: "inpad" } sink { cell: "outPrnStrobe~FF" port: "RE" } delay_max: 3397 delay_min: 0  }
route { driver { cell: "z80_n_mreq~FF" port: "O_seq" } sink { cell: "s100_sMEMR~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "z80_n_mreq~FF" port: "O_seq" } sink { cell: "LUT__1761" port: "I[0]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "z80_n_mreq~FF" port: "O_seq" } sink { cell: "LUT__1787" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "z80_n_mreq~FF" port: "O_seq" } sink { cell: "LUT__1792" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "z80_n_mreq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "z80_n_iorq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "z80_n_wr~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/DI_Reg[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "z80_n_rd~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/IR[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ISet[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/XY_State[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/MCycles[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "biData_OUT[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/F[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Ap[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Fp[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/I[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/R[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Alternate~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Arith16_r~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BTR_r~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Z16_r~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegAddrA_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PreserveC_r~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/XY_Ind~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegAddrB_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/IncDecZ~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusB[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusA[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/MCycle[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "z80_n_rfsh~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusReq_s~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/TState[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Halt_FF~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "s100_pHLDA~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/IntE_FF2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/No_BTR~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Auto_Wait_t1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "z80_n_m1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "cpuAddress[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/TmpAddr[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/IR[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/IR[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/IR[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/IR[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/IR[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/IR[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/IR[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ISet[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/XY_State[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/MCycles[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/MCycles[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "biData_OUT[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "s100_DO[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "s100_DO[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "s100_DO[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "s100_DO[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "s100_DO[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "s100_DO[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/F[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/F[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/F[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/F[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/F[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/F[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/F[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Ap[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Ap[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Ap[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Ap[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Ap[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Ap[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Ap[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Fp[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Fp[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Fp[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Fp[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Fp[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Fp[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Fp[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/I[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/I[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/I[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/I[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/I[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/I[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/I[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/R[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/R[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/R[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/R[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/R[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/R[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/R[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/SP[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegAddrA_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegAddrA_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegAddrB_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/RegBusA_r[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusB[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusB[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusB[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusB[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusB[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusB[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusB[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusA[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusA[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusA[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusA[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusA[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusA[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/BusA[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/MCycle[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/MCycle[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/TState[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/TState[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/PC[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/DI_Reg[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/DI_Reg[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/DI_Reg[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/DI_Reg[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/DI_Reg[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/DI_Reg[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i140/cpu1/DI_Reg[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__2" port: "clkout" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "s100_sOUT~FF" port: "I[0]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "s100_sINP~FF" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "s100_sINTA~FF" port: "I[0]" } delay_max: 2659 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "S100adr0_15[8]~FF" port: "I[0]" } delay_max: 1893 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "S100adr0_15[9]~FF" port: "I[0]" } delay_max: 2199 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "S100adr0_15[10]~FF" port: "I[0]" } delay_max: 2134 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "S100adr0_15[11]~FF" port: "I[0]" } delay_max: 1923 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "S100adr0_15[12]~FF" port: "I[0]" } delay_max: 2134 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "S100adr0_15[13]~FF" port: "I[0]" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "S100adr0_15[14]~FF" port: "I[0]" } delay_max: 2163 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "S100adr0_15[15]~FF" port: "I[0]" } delay_max: 2418 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "liorq~FF" port: "I[1]" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "liorq~FF" port: "RE" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "z80_n_iorq~FF" port: "O_seq" } sink { cell: "LUT__1765" port: "I[1]" } delay_max: 2863 delay_min: 0  }
route { driver { cell: "LUT__1846" port: "O" } sink { cell: "z80_n_wr~FF" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__1846" port: "O" } sink { cell: "z80_n_rd~FF" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__1847" port: "O" } sink { cell: "z80_n_wr~FF" port: "I[1]" } delay_max: 1762 delay_min: 0  }
route { driver { cell: "LUT__1847" port: "O" } sink { cell: "LUT__1868" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__1847" port: "O" } sink { cell: "LUT__1889" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__1847" port: "O" } sink { cell: "LUT__1917" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__1847" port: "O" } sink { cell: "LUT__1947" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1847" port: "O" } sink { cell: "LUT__1948" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1847" port: "O" } sink { cell: "LUT__1951" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1847" port: "O" } sink { cell: "LUT__1952" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1847" port: "O" } sink { cell: "LUT__2724" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "z80_n_wr~FF" port: "O" } sink { cell: "LUT__1877" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "z80_n_wr~FF" port: "O_seq" } sink { cell: "s100_sOUT~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "z80_n_wr~FF" port: "O_seq" } sink { cell: "s100_n_sWO~FF" port: "I[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "z80_n_wr~FF" port: "O_seq" } sink { cell: "LUT__1764" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "z80_n_wr~FF" port: "O_seq" } sink { cell: "LUT__1792" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3587" port: "O" } sink { cell: "i140/cpu1/DI_Reg[0]~FF" port: "I[0]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O" } sink { cell: "i140/cpu1/DI_Reg[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O" } sink { cell: "i140/cpu1/u0/IR[0]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O" } sink { cell: "LUT__1791" port: "I[0]" } delay_max: 2632 delay_min: 0  }
route { driver { cell: "LUT__3575" port: "O" } sink { cell: "i140/cpu1/DI_Reg[0]~FF" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__3575" port: "O" } sink { cell: "i140/cpu1/DI_Reg[1]~FF" port: "I[2]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "LUT__3575" port: "O" } sink { cell: "i140/cpu1/DI_Reg[2]~FF" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__3575" port: "O" } sink { cell: "i140/cpu1/DI_Reg[3]~FF" port: "I[2]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "LUT__3575" port: "O" } sink { cell: "i140/cpu1/DI_Reg[4]~FF" port: "I[2]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "LUT__3575" port: "O" } sink { cell: "i140/cpu1/DI_Reg[5]~FF" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__3575" port: "O" } sink { cell: "i140/cpu1/DI_Reg[6]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__3575" port: "O" } sink { cell: "i140/cpu1/DI_Reg[7]~FF" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "i140/cpu1/DI_Reg[0]~FF" port: "CE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "z80_n_rfsh~FF" port: "I[0]" } delay_max: 1247 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "i140/cpu1/u0/PC[0]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "i140/cpu1/DI_Reg[1]~FF" port: "CE" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "i140/cpu1/DI_Reg[2]~FF" port: "CE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "i140/cpu1/DI_Reg[3]~FF" port: "CE" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "i140/cpu1/DI_Reg[4]~FF" port: "CE" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "i140/cpu1/DI_Reg[5]~FF" port: "CE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "i140/cpu1/DI_Reg[6]~FF" port: "CE" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "i140/cpu1/DI_Reg[7]~FF" port: "CE" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__2078" port: "I[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__2285" port: "I[0]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__2354" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__2359" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__2418" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__2747" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__2750" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__2752" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3423" port: "I[3]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3425" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3427" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3439" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3447" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3460" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3465" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3473" port: "I[3]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3486" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3491" port: "I[3]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3499" port: "I[3]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3512" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3517" port: "I[3]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3525" port: "I[3]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3538" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__1889" port: "O" } sink { cell: "LUT__3543" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "I[1]" } delay_max: 1796 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[8]~FF" port: "I[1]" } delay_max: 2256 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i1" port: "I[1]" } delay_max: 1491 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i1" port: "I[1]" } delay_max: 2213 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O_seq" } sink { cell: "LUT__2196" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O_seq" } sink { cell: "LUT__2241" port: "I[1]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O_seq" } sink { cell: "LUT__2663" port: "I[0]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O_seq" } sink { cell: "LUT__2692" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O_seq" } sink { cell: "LUT__2872" port: "I[0]" } delay_max: 1512 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O_seq" } sink { cell: "LUT__2878" port: "I[1]" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O_seq" } sink { cell: "LUT__3112" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O_seq" } sink { cell: "LUT__3153" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[0]~FF" port: "O_seq" } sink { cell: "LUT__3484" port: "I[0]" } delay_max: 1949 delay_min: 0  }
route { driver { cell: "i140/cpuClkCount[1]~FF" port: "O_seq" } sink { cell: "diagLED~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpuClkCount[1]~FF" port: "O_seq" } sink { cell: "i140/cpuClkCount[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpuClkCount[2]~FF" port: "O_seq" } sink { cell: "diagLED~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpuClkCount[2]~FF" port: "O_seq" } sink { cell: "i140/cpuClkCount[0]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpuClkCount[2]~FF" port: "O_seq" } sink { cell: "i140/cpuClkCount[1]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpuClkCount[2]~FF" port: "O_seq" } sink { cell: "i140/cpuClkCount[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpuClkCount[2]~FF" port: "O_seq" } sink { cell: "i140/cpuClkCount[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "diagLED~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrA_r[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrB_r[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/IncDecZ~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusB[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusA[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrA_r[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrA_r[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrB_r[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusB[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusB[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusB[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusB[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusB[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusB[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusB[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusA[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusA[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusA[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusA[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusA[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusA[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpu1/u0/BusA[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i140/cpuClkCount[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "s100_sHLTA~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "s100_sOUT~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "s100_sINP~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "s100_sMEMR~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "s100_n_sWO~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "s100_sM1~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "s100_sINTA~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr0_15[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "z80_n_HoldIn_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "ctlDisable~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "s100_PHI~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "counter[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "counter[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "counter[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "counter[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "counter[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "counter[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "counter[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "counter[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "outPrn[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "outPrn[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "outPrn[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "outPrn[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "outPrn[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "outPrn[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "outPrn[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "outPrn[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "outPrnStrobe~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr16_19[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr16_19[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr16_19[1]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "S100adr16_19[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "s100_PHANTOM" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "ram_A16" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "ram_A17" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "ram_A18" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "test_OUT" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "test_OE" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "seg7[6]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "seg7[5]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "seg7[4]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "seg7[3]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "seg7[2]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "seg7[0]" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "F_add_oe" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "F_bus_stat_oe" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "F_out_DO_oe" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "F_out_DI_oe" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "F_bus_ctl_oe" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "AUX_ADD_CO__i140/cpu1/u0/alu/add_17/i5" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O" } sink { cell: "AUX_ADD_CO__i140/cpu1/u0/alu/add_17/i5" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "diagLED~FF" port: "O_seq" } sink { cell: "cpuClkOut_P19" port: "outpad" } delay_max: 3474 delay_min: 0  }
route { driver { cell: "diagLED~FF" port: "O_seq" } sink { cell: "diagLED" port: "outpad" } delay_max: 2802 delay_min: 0  }
route { driver { cell: "diagLED~FF" port: "O_seq" } sink { cell: "CLKBUF__2" port: "I[1]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "diagLED~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "i140/cpuClkCount[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "i140/cpuClkCount[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "i140/cpuClkCount[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "s100_sHLTA~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "s100_sOUT~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "s100_sINP~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "s100_sMEMR~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "s100_n_sWO~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "s100_sM1~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "s100_sINTA~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "S100adr0_15[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "out255[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "out255[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "out255[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "out255[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "out255[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "out255[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "out255[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "out255[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "liorq~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "psyncend~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "z80_n_HoldIn_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "statDisable~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "ctlDisable~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "test_rom/rom__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "test_rom/rom__D$b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "test_rom/rom__D$12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__1" port: "clkout" } sink { cell: "test_rom/rom__D$c1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpuClkCount[0]~FF" port: "O_seq" } sink { cell: "i140/cpuClkCount[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpuClkCount[0]~FF" port: "O_seq" } sink { cell: "i140/cpuClkCount[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2069" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2069" port: "O" } sink { cell: "LUT__3306" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1941" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2061" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__1941" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__2111" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__2134" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__2162" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__3592" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__3597" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__3598" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__3603" port: "I[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__3611" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__3617" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__3622" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__3632" port: "I[3]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__3635" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__1940" port: "O" } sink { cell: "LUT__3636" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2082" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2082" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2082" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2082" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2082" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2082" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "CE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__2082" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][7]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2082" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][4]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][3]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "O_seq" } sink { cell: "LUT__2058" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "O_seq" } sink { cell: "LUT__2064" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][3]~FF" port: "O_seq" } sink { cell: "LUT__2916" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2087" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__2087" port: "O" } sink { cell: "LUT__3294" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2104" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2104" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2111" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "O_seq" } sink { cell: "LUT__2031" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "O_seq" } sink { cell: "LUT__2083" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][2]~FF" port: "O_seq" } sink { cell: "LUT__2900" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][2]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][6]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][5]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "CE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][0]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][3]~FF" port: "CE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][2]~FF" port: "O_seq" } sink { cell: "LUT__2031" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][2]~FF" port: "O_seq" } sink { cell: "LUT__2083" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][2]~FF" port: "O_seq" } sink { cell: "LUT__2899" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2118" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__2118" port: "O" } sink { cell: "LUT__3282" port: "I[1]" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "LUT__2131" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2131" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2134" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "O_seq" } sink { cell: "LUT__2036" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "O_seq" } sink { cell: "LUT__2114" port: "I[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][1]~FF" port: "O_seq" } sink { cell: "LUT__2884" port: "I[1]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "LUT__1875" port: "O" } sink { cell: "z80_n_rd~FF" port: "I[1]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "z80_n_rd~FF" port: "O" } sink { cell: "LUT__1877" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "z80_n_rd~FF" port: "O_seq" } sink { cell: "s100_sINP~FF" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "z80_n_rd~FF" port: "O_seq" } sink { cell: "s100_sMEMR~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "z80_n_rd~FF" port: "O_seq" } sink { cell: "LUT__1789" port: "I[1]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "z80_n_rd~FF" port: "O_seq" } sink { cell: "LUT__1796" port: "I[1]" } delay_max: 2139 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][1]~FF" port: "O_seq" } sink { cell: "LUT__2036" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][1]~FF" port: "O_seq" } sink { cell: "LUT__2114" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][1]~FF" port: "O_seq" } sink { cell: "LUT__2883" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__2183" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2183" port: "O" } sink { cell: "LUT__2577" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[14]~FF" port: "O_seq" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__1941" port: "I[3]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__2061" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__2104" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__2111" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__2131" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__2134" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__2162" port: "I[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__2198" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__2205" port: "I[3]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__3592" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__3603" port: "I[2]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__3611" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__3617" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__3622" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__3624" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__3626" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__3628" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__3630" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__3632" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__3638" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1920" port: "O" } sink { cell: "LUT__3641" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2162" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][6]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][6]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "O_seq" } sink { cell: "LUT__2157" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "O_seq" } sink { cell: "LUT__2179" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][6]~FF" port: "O_seq" } sink { cell: "LUT__2964" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__2205" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2198" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][0]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "O_seq" } sink { cell: "LUT__2045" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "O_seq" } sink { cell: "LUT__2199" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][0]~FF" port: "O_seq" } sink { cell: "LUT__2867" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "counter[0]~FF" port: "O_seq" } sink { cell: "counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[0]~FF" port: "O_seq" } sink { cell: "s100_PHI~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "counter[0]~FF" port: "O_seq" } sink { cell: "counter[1]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "counter[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "outPrn[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "outPrn[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "outPrn[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "outPrn[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "outPrn[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "outPrn[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "outPrn[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "outPrn[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__3" port: "clkout" } sink { cell: "outPrnStrobe~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2268" port: "O" } sink { cell: "cpuAddress[0]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2264" port: "O" } sink { cell: "cpuAddress[0]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2280" port: "O" } sink { cell: "cpuAddress[0]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2280" port: "O" } sink { cell: "cpuAddress[1]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2280" port: "O" } sink { cell: "cpuAddress[2]~FF" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__2280" port: "O" } sink { cell: "cpuAddress[3]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2280" port: "O" } sink { cell: "cpuAddress[5]~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2280" port: "O" } sink { cell: "cpuAddress[7]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2280" port: "O" } sink { cell: "LUT__2816" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2280" port: "O" } sink { cell: "LUT__2845" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2283" port: "O" } sink { cell: "cpuAddress[0]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[0]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[1]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[2]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[3]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[4]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[5]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[6]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[7]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[8]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[9]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[10]~FF" port: "CE" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[11]~FF" port: "CE" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[12]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[13]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[14]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "cpuAddress[15]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "cpuAddress[0]~FF" port: "O_seq" } sink { cell: "S100adr0_15[0]~FF" port: "I[1]" } delay_max: 1978 delay_min: 0  }
route { driver { cell: "cpuAddress[0]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$2" port: "RADDR[9]" } delay_max: 2464 delay_min: 0  }
route { driver { cell: "cpuAddress[0]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$b12" port: "RADDR[9]" } delay_max: 2469 delay_min: 0  }
route { driver { cell: "cpuAddress[0]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$12" port: "RADDR[9]" } delay_max: 2253 delay_min: 0  }
route { driver { cell: "cpuAddress[0]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$c1" port: "RADDR[9]" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "cpuAddress[0]~FF" port: "O_seq" } sink { cell: "LUT__3594" port: "I[0]" } delay_max: 2711 delay_min: 0  }
route { driver { cell: "LUT__2352" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "I[0]" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "LUT__2352" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[1]~FF" port: "I[0]" } delay_max: 1632 delay_min: 0  }
route { driver { cell: "LUT__2352" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[2]~FF" port: "I[0]" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "LUT__2352" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[3]~FF" port: "I[2]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2352" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[4]~FF" port: "I[2]" } delay_max: 1475 delay_min: 0  }
route { driver { cell: "LUT__2352" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[5]~FF" port: "I[2]" } delay_max: 1707 delay_min: 0  }
route { driver { cell: "LUT__2352" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[6]~FF" port: "I[0]" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "LUT__2352" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[7]~FF" port: "I[0]" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "LUT__2352" port: "O" } sink { cell: "LUT__2356" port: "I[0]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[1]~FF" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[2]~FF" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[6]~FF" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[7]~FF" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[8]~FF" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[9]~FF" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[10]~FF" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[12]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[13]~FF" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[14]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[15]~FF" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "LUT__2355" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "LUT__2994" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "LUT__2996" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2347" port: "O" } sink { cell: "LUT__2998" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i1" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[1]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[2]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[3]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[4]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[5]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[6]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2356" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[7]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "O_seq" } sink { cell: "LUT__2240" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "O_seq" } sink { cell: "LUT__2266" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "O_seq" } sink { cell: "LUT__2283" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "O_seq" } sink { cell: "LUT__2746" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "O_seq" } sink { cell: "LUT__2762" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "O_seq" } sink { cell: "LUT__2776" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[0]~FF" port: "O_seq" } sink { cell: "LUT__2811" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/IR[0]~FF" port: "I[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/ISet[0]~FF" port: "I[1]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/XY_Ind~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[0]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/IR[1]~FF" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/IR[2]~FF" port: "I[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/IR[3]~FF" port: "I[0]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/IR[4]~FF" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/IR[5]~FF" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/IR[6]~FF" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/IR[7]~FF" port: "I[0]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[1]~FF" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[2]~FF" port: "I[3]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[3]~FF" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[4]~FF" port: "I[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[5]~FF" port: "I[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[6]~FF" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[7]~FF" port: "I[3]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[8]~FF" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[9]~FF" port: "I[3]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[10]~FF" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[11]~FF" port: "I[3]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[12]~FF" port: "I[3]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[13]~FF" port: "I[3]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[14]~FF" port: "I[3]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "i140/cpu1/u0/PC[15]~FF" port: "I[3]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2274" port: "I[1]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2282" port: "I[3]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2358" port: "I[2]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2403" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2408" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2419" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2448" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2750" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2760" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2773" port: "I[3]" } delay_max: 1902 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2787" port: "I[3]" } delay_max: 1947 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2801" port: "I[3]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2817" port: "I[3]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2832" port: "I[3]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2846" port: "I[3]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2860" port: "I[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2877" port: "I[3]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2893" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2909" port: "I[3]" } delay_max: 1677 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2925" port: "I[3]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2941" port: "I[3]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2957" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2973" port: "I[3]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__2989" port: "I[3]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2273" port: "O" } sink { cell: "LUT__3087" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Halt_FF~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/IR[0]~FF" port: "I[1]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Halt_FF~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/IR[1]~FF" port: "I[1]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Halt_FF~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/IR[2]~FF" port: "I[1]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Halt_FF~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/IR[3]~FF" port: "I[1]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Halt_FF~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/IR[4]~FF" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Halt_FF~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/IR[5]~FF" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Halt_FF~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/IR[6]~FF" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Halt_FF~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/IR[7]~FF" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Halt_FF~FF" port: "O_seq" } sink { cell: "s100_sHLTA~FF" port: "I[1]" } delay_max: 2173 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Halt_FF~FF" port: "O_seq" } sink { cell: "LUT__2750" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "i140/cpu1/u0/IR[0]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "i140/cpu1/u0/IR[1]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "i140/cpu1/u0/IR[2]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "i140/cpu1/u0/IR[3]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "i140/cpu1/u0/IR[4]~FF" port: "CE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "i140/cpu1/u0/IR[5]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "i140/cpu1/u0/IR[6]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2359" port: "O" } sink { cell: "i140/cpu1/u0/IR[7]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1806" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1808" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1815" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1827" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1828" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1832" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1838" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1840" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1863" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1870" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1880" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1891" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1900" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1903" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__1907" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2023" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2253" port: "I[2]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2275" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2300" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2315" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2317" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2330" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2372" port: "I[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2425" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2446" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2471" port: "I[0]" } delay_max: 1462 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2480" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2520" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2553" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2648" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2653" port: "I[2]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2658" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2661" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2683" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2684" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2735" port: "I[3]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__2738" port: "I[1]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__3002" port: "I[1]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__3024" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__3025" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__3030" port: "I[2]" } delay_max: 1333 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__3031" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__3034" port: "I[2]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[0]~FF" port: "O_seq" } sink { cell: "LUT__3265" port: "I[3]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__2360" port: "O" } sink { cell: "i140/cpu1/u0/ISet[0]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2360" port: "O" } sink { cell: "LUT__2362" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2360" port: "O" } sink { cell: "LUT__2365" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2362" port: "O" } sink { cell: "i140/cpu1/u0/ISet[0]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2362" port: "O" } sink { cell: "i140/cpu1/u0/ISet[1]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O" } sink { cell: "i140/cpu1/u0/ISet[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Z16_r~FF" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__1818" port: "I[1]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__1820" port: "I[2]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__1846" port: "I[0]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__1849" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__1865" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__1882" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__2232" port: "I[0]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__2308" port: "I[3]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__2310" port: "I[2]" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__2324" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__2327" port: "I[0]" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__2375" port: "I[3]" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__2451" port: "I[3]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__2452" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__2484" port: "I[3]" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__2499" port: "I[2]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__2509" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__3029" port: "I[2]" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__3255" port: "I[3]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__3263" port: "I[0]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[0]~FF" port: "O_seq" } sink { cell: "LUT__3274" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "i140/cpu1/u0/XY_State[0]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "i140/cpu1/u0/ISet[1]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "i140/cpu1/u0/XY_State[1]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "LUT__2514" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1884" port: "O" } sink { cell: "i140/cpu1/u0/XY_State[0]~FF" port: "I[1]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "LUT__1884" port: "O" } sink { cell: "LUT__1885" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__1884" port: "O" } sink { cell: "LUT__1924" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1884" port: "O" } sink { cell: "LUT__2224" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1884" port: "O" } sink { cell: "LUT__2614" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1884" port: "O" } sink { cell: "LUT__2678" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1884" port: "O" } sink { cell: "LUT__2753" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2365" port: "O" } sink { cell: "i140/cpu1/u0/XY_State[0]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2365" port: "O" } sink { cell: "i140/cpu1/u0/XY_State[1]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2365" port: "O" } sink { cell: "LUT__2514" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/XY_State[0]~FF" port: "O_seq" } sink { cell: "LUT__1945" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "i140/cpu1/u0/MCycles[0]~FF" port: "I[0]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "i140/cpu1/u0/MCycles[2]~FF" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "LUT__1844" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "LUT__1880" port: "I[2]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "LUT__1942" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "LUT__2236" port: "I[3]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "LUT__2259" port: "I[0]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "LUT__2312" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "LUT__2330" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "LUT__2442" port: "I[2]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "LUT__2462" port: "I[1]" } delay_max: 1297 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "LUT__2508" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "LUT__2533" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "LUT__2556" port: "I[2]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "LUT__1833" port: "O" } sink { cell: "LUT__2682" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "LUT__2366" port: "O" } sink { cell: "i140/cpu1/u0/MCycles[0]~FF" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__2375" port: "O" } sink { cell: "i140/cpu1/u0/MCycles[0]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/MCycles[0]~FF" port: "I[3]" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/MCycles[1]~FF" port: "I[0]" } delay_max: 1544 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/MCycles[2]~FF" port: "I[2]" } delay_max: 1303 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__1845" port: "I[3]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__1846" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__1849" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__1858" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__1861" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__1865" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__1878" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__1882" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2232" port: "I[2]" } delay_max: 1303 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2238" port: "I[2]" } delay_max: 1925 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2259" port: "I[3]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2310" port: "I[3]" } delay_max: 1533 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2313" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2333" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2443" port: "I[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2461" port: "I[1]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2484" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2500" port: "I[3]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2510" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2533" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2557" port: "I[3]" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2660" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__2687" port: "I[2]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__3257" port: "I[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__3264" port: "I[3]" } delay_max: 1462 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__3271" port: "I[3]" } delay_max: 1672 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ISet[1]~FF" port: "O_seq" } sink { cell: "LUT__3277" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/MCycles[0]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" port: "CE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "CE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Arith16_r~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Z16_r~FF" port: "CE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrA_r[0]~FF" port: "CE" } delay_max: 1804 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/PreserveC_r~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrB_r[0]~FF" port: "CE" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "CE" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[0]~FF" port: "CE" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/BusB[0]~FF" port: "CE" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/MCycles[1]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/MCycles[2]~FF" port: "CE" } delay_max: 825 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[1]~FF" port: "CE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[2]~FF" port: "CE" } delay_max: 1752 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[3]~FF" port: "CE" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[4]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "CE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrA_r[1]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrA_r[2]~FF" port: "CE" } delay_max: 1271 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "CE" } delay_max: 2049 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrB_r[2]~FF" port: "CE" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "CE" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "CE" } delay_max: 1772 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "CE" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" port: "CE" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "CE" } delay_max: 2011 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "CE" } delay_max: 2011 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "CE" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "CE" } delay_max: 1696 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "CE" } delay_max: 1772 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "CE" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "CE" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "CE" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[12]~FF" port: "CE" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[13]~FF" port: "CE" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[14]~FF" port: "CE" } delay_max: 1949 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegBusA_r[15]~FF" port: "CE" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/BusB[1]~FF" port: "CE" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/BusB[2]~FF" port: "CE" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/BusB[3]~FF" port: "CE" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/BusB[4]~FF" port: "CE" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/BusB[5]~FF" port: "CE" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/BusB[6]~FF" port: "CE" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/BusB[7]~FF" port: "CE" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "statDisable~FF" port: "I[1]" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "statDisable~FF" port: "RE" } delay_max: 2180 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "s100_pHLDA" port: "outpad" } delay_max: 4449 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2080" port: "I[3]" } delay_max: 2024 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2345" port: "I[2]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2356" port: "I[2]" } delay_max: 1804 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2359" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2362" port: "I[3]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2365" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2383" port: "I[2]" } delay_max: 1522 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2407" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2408" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2410" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2413" port: "I[2]" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2420" port: "I[2]" } delay_max: 1420 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2448" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2464" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2515" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2644" port: "I[3]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2699" port: "I[3]" } delay_max: 1733 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2715" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2751" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__2761" port: "I[3]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__3005" port: "I[2]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__3088" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__3119" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__3157" port: "I[2]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__3178" port: "I[0]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__3215" port: "I[2]" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O_seq" } sink { cell: "LUT__3613" port: "I[3]" } delay_max: 2472 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/MCycles[0]~FF" port: "O_seq" } sink { cell: "LUT__2705" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2197" port: "O" } sink { cell: "biData_OUT[0]~FF" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__2197" port: "O" } sink { cell: "i140/cpu1/u0/F[0]~FF" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__2197" port: "O" } sink { cell: "i140/cpu1/u0/SP[0]~FF" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2197" port: "O" } sink { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "I[2]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "LUT__2197" port: "O" } sink { cell: "i140/cpu1/u0/SP[8]~FF" port: "I[1]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "LUT__2197" port: "O" } sink { cell: "LUT__2198" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__2197" port: "O" } sink { cell: "LUT__3611" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[0]~FF" port: "O_seq" } sink { cell: "biData_OUT[0]~FF" port: "I[1]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/alu/add_17/i2" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[0]~FF" port: "O_seq" } sink { cell: "LUT__2124" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[0]~FF" port: "O_seq" } sink { cell: "LUT__2186" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[0]~FF" port: "O_seq" } sink { cell: "LUT__2194" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[0]~FF" port: "O_seq" } sink { cell: "LUT__2388" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[0]~FF" port: "O_seq" } sink { cell: "LUT__2606" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[0]~FF" port: "O_seq" } sink { cell: "LUT__2631" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[0]~FF" port: "O_seq" } sink { cell: "LUT__3048" port: "I[1]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[0]~FF" port: "O_seq" } sink { cell: "LUT__3094" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "biData_OUT[0]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "biData_OUT[1]~FF" port: "I[2]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "s100_DO[2]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "s100_DO[3]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "s100_DO[4]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "s100_DO[5]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "s100_DO[6]~FF" port: "I[2]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "s100_DO[7]~FF" port: "I[2]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "LUT__2381" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "LUT__3042" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "LUT__3044" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "LUT__3046" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "LUT__3048" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "LUT__3058" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "LUT__3067" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__2379" port: "O" } sink { cell: "LUT__3069" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2381" port: "O" } sink { cell: "biData_OUT[0]~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2383" port: "O" } sink { cell: "biData_OUT[0]~FF" port: "CE" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__2383" port: "O" } sink { cell: "biData_OUT[1]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2383" port: "O" } sink { cell: "s100_DO[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2383" port: "O" } sink { cell: "s100_DO[3]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2383" port: "O" } sink { cell: "s100_DO[4]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2383" port: "O" } sink { cell: "s100_DO[5]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__2383" port: "O" } sink { cell: "s100_DO[6]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2383" port: "O" } sink { cell: "s100_DO[7]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "biData_OUT[0]~FF" port: "O_seq" } sink { cell: "out255[0]~FF" port: "I[1]" } delay_max: 2142 delay_min: 0  }
route { driver { cell: "biData_OUT[0]~FF" port: "O_seq" } sink { cell: "s100_DO[0]" port: "outpad" } delay_max: 4025 delay_min: 0  }
route { driver { cell: "biData_OUT[0]~FF" port: "O_seq" } sink { cell: "biData_OUT[0]" port: "outpad" } delay_max: 869 delay_min: 0  }
route { driver { cell: "biData_OUT[0]~FF" port: "O_seq" } sink { cell: "LUT__1791" port: "I[1]" } delay_max: 2130 delay_min: 0  }
route { driver { cell: "LUT__2399" port: "O" } sink { cell: "i140/cpu1/u0/F[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2401" port: "O" } sink { cell: "i140/cpu1/u0/F[0]~FF" port: "I[2]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "LUT__2401" port: "O" } sink { cell: "i140/cpu1/u0/F[1]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2401" port: "O" } sink { cell: "i140/cpu1/u0/F[2]~FF" port: "I[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__2401" port: "O" } sink { cell: "i140/cpu1/u0/F[3]~FF" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2401" port: "O" } sink { cell: "i140/cpu1/u0/F[4]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2401" port: "O" } sink { cell: "i140/cpu1/u0/F[5]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2401" port: "O" } sink { cell: "i140/cpu1/u0/F[6]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2401" port: "O" } sink { cell: "i140/cpu1/u0/F[7]~FF" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2401" port: "O" } sink { cell: "LUT__2403" port: "I[3]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "LUT__2401" port: "O" } sink { cell: "LUT__2404" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2401" port: "O" } sink { cell: "LUT__3087" port: "I[2]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__2401" port: "O" } sink { cell: "LUT__3115" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2407" port: "O" } sink { cell: "i140/cpu1/u0/F[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Fp[0]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[0]~FF" port: "O_seq" } sink { cell: "LUT__1897" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[0]~FF" port: "O_seq" } sink { cell: "LUT__2147" port: "I[3]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[0]~FF" port: "O_seq" } sink { cell: "LUT__2189" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[0]~FF" port: "O_seq" } sink { cell: "LUT__2368" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[0]~FF" port: "O_seq" } sink { cell: "LUT__2385" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[0]~FF" port: "O_seq" } sink { cell: "LUT__2606" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[0]~FF" port: "O_seq" } sink { cell: "LUT__2623" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[0]~FF" port: "O_seq" } sink { cell: "LUT__2673" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[0]~FF" port: "O_seq" } sink { cell: "LUT__3134" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[0]~FF" port: "O_seq" } sink { cell: "LUT__3655" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Ap[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/I[0]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "O_seq" } sink { cell: "LUT__2669" port: "I[0]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "O_seq" } sink { cell: "LUT__2691" port: "I[0]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "O_seq" } sink { cell: "LUT__2755" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "O_seq" } sink { cell: "LUT__2874" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Ap[0]~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Fp[0]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Ap[1]~FF" port: "CE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Ap[2]~FF" port: "CE" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Ap[3]~FF" port: "CE" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Ap[4]~FF" port: "CE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Ap[5]~FF" port: "CE" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Ap[6]~FF" port: "CE" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Ap[7]~FF" port: "CE" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Fp[1]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Fp[2]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Fp[3]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Fp[4]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Fp[5]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Fp[6]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2408" port: "O" } sink { cell: "i140/cpu1/u0/Fp[7]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Ap[0]~FF" port: "O_seq" } sink { cell: "LUT__2755" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Fp[0]~FF" port: "O_seq" } sink { cell: "LUT__2387" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "i140/cpu1/u0/I[0]~FF" port: "CE" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "i140/cpu1/u0/I[1]~FF" port: "CE" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "i140/cpu1/u0/I[2]~FF" port: "CE" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "i140/cpu1/u0/I[3]~FF" port: "CE" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "i140/cpu1/u0/I[4]~FF" port: "CE" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "i140/cpu1/u0/I[5]~FF" port: "CE" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "i140/cpu1/u0/I[6]~FF" port: "CE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2410" port: "O" } sink { cell: "i140/cpu1/u0/I[7]~FF" port: "CE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[0]~FF" port: "O_seq" } sink { cell: "LUT__2756" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[0]~FF" port: "O_seq" } sink { cell: "LUT__2877" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[1]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[0]~FF" port: "O_seq" } sink { cell: "LUT__2282" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[0]~FF" port: "O_seq" } sink { cell: "LUT__2756" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[0]~FF" port: "O_seq" } sink { cell: "LUT__3168" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "i140/cpu1/u0/R[0]~FF" port: "I[2]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "i140/cpu1/u0/R[1]~FF" port: "I[3]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "i140/cpu1/u0/R[2]~FF" port: "I[3]" } delay_max: 1420 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "i140/cpu1/u0/R[3]~FF" port: "I[2]" } delay_max: 1420 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "i140/cpu1/u0/R[4]~FF" port: "I[3]" } delay_max: 1455 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "i140/cpu1/u0/R[5]~FF" port: "I[3]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "i140/cpu1/u0/R[6]~FF" port: "I[2]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "LUT__2413" port: "I[1]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "LUT__2411" port: "O" } sink { cell: "LUT__3178" port: "I[1]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "i140/cpu1/u0/R[0]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "i140/cpu1/u0/R[1]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "i140/cpu1/u0/R[2]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "i140/cpu1/u0/R[3]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "i140/cpu1/u0/R[4]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "i140/cpu1/u0/R[5]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__2413" port: "O" } sink { cell: "i140/cpu1/u0/R[6]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2415" port: "O" } sink { cell: "i140/cpu1/u0/SP[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2416" port: "O" } sink { cell: "i140/cpu1/u0/SP[0]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2416" port: "O" } sink { cell: "i140/cpu1/u0/SP[1]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2416" port: "O" } sink { cell: "i140/cpu1/u0/SP[3]~FF" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__2416" port: "O" } sink { cell: "i140/cpu1/u0/SP[6]~FF" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2416" port: "O" } sink { cell: "i140/cpu1/u0/SP[7]~FF" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2416" port: "O" } sink { cell: "LUT__2420" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2416" port: "O" } sink { cell: "LUT__3182" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2416" port: "O" } sink { cell: "LUT__3185" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "i140/cpu1/u0/SP[0]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "i140/cpu1/u0/SP[1]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "i140/cpu1/u0/SP[2]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "i140/cpu1/u0/SP[3]~FF" port: "CE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "i140/cpu1/u0/SP[4]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "i140/cpu1/u0/SP[5]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "i140/cpu1/u0/SP[6]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2420" port: "O" } sink { cell: "i140/cpu1/u0/SP[7]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[0]~FF" port: "O_seq" } sink { cell: "LUT__2241" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[0]~FF" port: "O_seq" } sink { cell: "LUT__2415" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[0]~FF" port: "O_seq" } sink { cell: "LUT__2672" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[0]~FF" port: "O_seq" } sink { cell: "LUT__2697" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[0]~FF" port: "O_seq" } sink { cell: "LUT__3179" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[0]~FF" port: "O_seq" } sink { cell: "LUT__3184" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[0]~FF" port: "O_seq" } sink { cell: "LUT__3187" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[0]~FF" port: "O_seq" } sink { cell: "LUT__3191" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[0]~FF" port: "O_seq" } sink { cell: "LUT__3192" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__2691" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__2692" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__2697" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__2699" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3381" port: "I[3]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3382" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3383" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3385" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3386" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3387" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3389" port: "I[3]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3390" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3391" port: "I[2]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3393" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3394" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3395" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3397" port: "I[3]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3398" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3399" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3401" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3402" port: "I[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3403" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3405" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3406" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2446" port: "O" } sink { cell: "LUT__3407" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2424" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" port: "I[1]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "LUT__2424" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[1]~FF" port: "I[1]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "LUT__2424" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[2]~FF" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "LUT__2424" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[3]~FF" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "LUT__2424" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[4]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "I[3]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/TState[0]~FF" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/u0/Halt_FF~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "s100_pHLDA~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/u0/Auto_Wait_t1~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[1]~FF" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[2]~FF" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[3]~FF" port: "I[2]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[4]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "I[3]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/TState[1]~FF" port: "I[0]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "i140/cpu1/TState[2]~FF" port: "I[2]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__2345" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__2407" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__2464" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__2709" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__2744" port: "I[2]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__2747" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__2761" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3078" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3088" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3441" port: "I[0]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3449" port: "I[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3458" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3467" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3475" port: "I[0]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3485" port: "I[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3494" port: "I[3]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3502" port: "I[3]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3511" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3520" port: "I[3]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3528" port: "I[3]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3537" port: "I[3]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "LUT__3546" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2080" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2378" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2401" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2416" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2757" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3210" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3613" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Alternate~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Alternate~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Alternate~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrA_r[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Alternate~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrB_r[2]~FF" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Alternate~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Alternate~FF" port: "O_seq" } sink { cell: "LUT__1959" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Alternate~FF" port: "O_seq" } sink { cell: "LUT__2068" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2448" port: "O" } sink { cell: "i140/cpu1/u0/Alternate~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2459" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "I[0]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "LUT__2459" port: "O" } sink { cell: "i140/cpu1/u0/Z16_r~FF" port: "I[0]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "LUT__2453" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__1921" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__1922" port: "I[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__1925" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__1927" port: "I[2]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__1928" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__1932" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2073" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2088" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2091" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2093" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2094" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2119" port: "I[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2120" port: "I[3]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2125" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2126" port: "I[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2136" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2142" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2144" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2185" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2186" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2192" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2193" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2392" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2396" port: "I[2]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2593" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2597" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2601" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2618" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2621" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2634" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2637" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3050" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3051" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3059" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3060" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3070" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3086" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3101" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3121" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3131" port: "I[3]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3132" port: "I[0]" } delay_max: 1229 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3143" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3158" port: "I[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3159" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[0]~FF" port: "O_seq" } sink { cell: "LUT__3655" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1871" port: "O" } sink { cell: "i140/cpu1/u0/Arith16_r~FF" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1871" port: "O" } sink { cell: "LUT__2504" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "LUT__1871" port: "O" } sink { cell: "LUT__2654" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "LUT__1871" port: "O" } sink { cell: "LUT__3261" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1871" port: "O" } sink { cell: "LUT__3274" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1865" port: "O" } sink { cell: "i140/cpu1/u0/Arith16_r~FF" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "LUT__1865" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1865" port: "O" } sink { cell: "LUT__1866" port: "I[1]" } delay_max: 1297 delay_min: 0  }
route { driver { cell: "LUT__1865" port: "O" } sink { cell: "LUT__1911" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1865" port: "O" } sink { cell: "LUT__2213" port: "I[1]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "LUT__1865" port: "O" } sink { cell: "LUT__2256" port: "I[2]" } delay_max: 1477 delay_min: 0  }
route { driver { cell: "LUT__1865" port: "O" } sink { cell: "LUT__2384" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "LUT__1865" port: "O" } sink { cell: "LUT__2423" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "LUT__1865" port: "O" } sink { cell: "LUT__2512" port: "I[3]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "LUT__1865" port: "O" } sink { cell: "LUT__2759" port: "I[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Arith16_r~FF" port: "O" } sink { cell: "LUT__1873" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Arith16_r~FF" port: "O_seq" } sink { cell: "LUT__2596" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Arith16_r~FF" port: "O_seq" } sink { cell: "LUT__2605" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/No_BTR~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/BTR_r~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/No_BTR~FF" port: "O_seq" } sink { cell: "LUT__2705" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2462" port: "O" } sink { cell: "i140/cpu1/u0/BTR_r~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2462" port: "O" } sink { cell: "i140/cpu1/u0/No_BTR~FF" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2464" port: "O" } sink { cell: "i140/cpu1/u0/BTR_r~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__2752" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3421" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3423" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3427" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3431" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3436" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3438" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3446" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3455" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3464" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3472" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3482" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3490" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3498" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3508" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3516" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3524" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3534" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BTR_r~FF" port: "O_seq" } sink { cell: "LUT__3542" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2466" port: "O" } sink { cell: "i140/cpu1/u0/Z16_r~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2466" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "I[0]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "LUT__2461" port: "O" } sink { cell: "i140/cpu1/u0/Z16_r~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2461" port: "O" } sink { cell: "LUT__2462" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Z16_r~FF" port: "O_seq" } sink { cell: "LUT__2605" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2486" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrA_r[0]~FF" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__2486" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrA_r[2]~FF" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2500" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrA_r[0]~FF" port: "I[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "LUT__2500" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[1]~FF" port: "I[0]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "LUT__2500" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrA_r[2]~FF" port: "I[2]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "LUT__2500" port: "O" } sink { cell: "LUT__2690" port: "I[1]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "LUT__2500" port: "O" } sink { cell: "LUT__2696" port: "I[0]" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__2500" port: "O" } sink { cell: "LUT__2699" port: "I[2]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrA_r[0]~FF" port: "O_seq" } sink { cell: "LUT__1964" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2506" port: "O" } sink { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__2508" port: "O" } sink { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2510" port: "O" } sink { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "O_seq" } sink { cell: "LUT__1936" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "O_seq" } sink { cell: "LUT__2074" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "O_seq" } sink { cell: "LUT__2102" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "O_seq" } sink { cell: "LUT__2129" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "O_seq" } sink { cell: "LUT__2155" port: "I[2]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "O_seq" } sink { cell: "LUT__2196" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "O_seq" } sink { cell: "LUT__2397" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "O_seq" } sink { cell: "LUT__2644" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "O_seq" } sink { cell: "LUT__3055" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "O_seq" } sink { cell: "LUT__3064" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Save_ALU_r~FF" port: "O_seq" } sink { cell: "LUT__3075" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/PreserveC_r~FF" port: "I[0]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1806" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1808" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1816" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1826" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1829" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1832" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1838" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1841" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1863" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1881" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1893" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1903" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1904" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1907" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__1942" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2023" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2217" port: "I[1]" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2236" port: "I[0]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2249" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2253" port: "I[3]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2255" port: "I[0]" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2275" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2315" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2319" port: "I[1]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2330" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2348" port: "I[0]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2351" port: "I[0]" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2369" port: "I[3]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2440" port: "I[0]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2442" port: "I[0]" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2471" port: "I[3]" } delay_max: 1462 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2479" port: "I[1]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2495" port: "I[1]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2499" port: "I[1]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2507" port: "I[2]" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2518" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2520" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2532" port: "I[1]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2542" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2544" port: "I[1]" } delay_max: 1320 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2550" port: "I[1]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2552" port: "I[1]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2559" port: "I[2]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2684" port: "I[3]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2731" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2733" port: "I[1]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2734" port: "I[0]" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__2735" port: "I[2]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__3023" port: "I[2]" } delay_max: 1235 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__3030" port: "I[3]" } delay_max: 1544 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__3031" port: "I[3]" } delay_max: 1792 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__3034" port: "I[0]" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__3250" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[1]~FF" port: "O_seq" } sink { cell: "LUT__3266" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__1840" port: "O" } sink { cell: "i140/cpu1/u0/PreserveC_r~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__1840" port: "O" } sink { cell: "LUT__1842" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__1840" port: "O" } sink { cell: "LUT__2249" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__1840" port: "O" } sink { cell: "LUT__2325" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1840" port: "O" } sink { cell: "LUT__2351" port: "I[2]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "LUT__1840" port: "O" } sink { cell: "LUT__2427" port: "I[3]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__1840" port: "O" } sink { cell: "LUT__2437" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "LUT__1840" port: "O" } sink { cell: "LUT__2507" port: "I[0]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "LUT__1840" port: "O" } sink { cell: "LUT__2679" port: "I[0]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "LUT__1862" port: "O" } sink { cell: "i140/cpu1/u0/PreserveC_r~FF" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__1862" port: "O" } sink { cell: "LUT__1874" port: "I[0]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "LUT__1862" port: "O" } sink { cell: "LUT__2025" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1862" port: "O" } sink { cell: "LUT__2257" port: "I[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__2512" port: "O" } sink { cell: "i140/cpu1/u0/PreserveC_r~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PreserveC_r~FF" port: "O_seq" } sink { cell: "LUT__2398" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PreserveC_r~FF" port: "O_seq" } sink { cell: "LUT__2406" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2515" port: "O" } sink { cell: "i140/cpu1/u0/XY_Ind~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/XY_Ind~FF" port: "O_seq" } sink { cell: "LUT__2265" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2541" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrB_r[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2541" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrB_r[2]~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrB_r[0]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrB_r[2]~FF" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__2662" port: "I[0]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__2670" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__2671" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__2672" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3289" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3290" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3301" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3302" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3313" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3314" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3330" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3331" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3347" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3348" port: "I[3]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3359" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3360" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3376" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2559" port: "O" } sink { cell: "LUT__3377" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrB_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2063" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2561" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2561" port: "O" } sink { cell: "LUT__2562" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2240" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2241" port: "I[2]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2763" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2764" port: "I[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2777" port: "I[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2778" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2790" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2792" port: "I[3]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2813" port: "I[3]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2814" port: "I[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2821" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2822" port: "I[2]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2842" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2844" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2849" port: "I[2]" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2851" port: "I[3]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2873" port: "I[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2889" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2905" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2921" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2937" port: "I[3]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2953" port: "I[3]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2969" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2978" port: "I[3]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__2562" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2562" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "I[2]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2207" port: "I[2]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2208" port: "I[3]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2209" port: "I[2]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2210" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2766" port: "I[2]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2767" port: "I[3]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2768" port: "I[2]" } delay_max: 1606 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2769" port: "I[2]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2780" port: "I[2]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2781" port: "I[3]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2782" port: "I[2]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2783" port: "I[2]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2794" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2795" port: "I[3]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2796" port: "I[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2797" port: "I[2]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2804" port: "I[2]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2805" port: "I[3]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2806" port: "I[2]" } delay_max: 1596 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2807" port: "I[2]" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2824" port: "I[2]" } delay_max: 1271 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2825" port: "I[3]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2826" port: "I[2]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2827" port: "I[2]" } delay_max: 1775 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2835" port: "I[2]" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2836" port: "I[3]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2837" port: "I[2]" } delay_max: 2024 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2838" port: "I[2]" } delay_max: 1983 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2853" port: "I[2]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2854" port: "I[3]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2855" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2856" port: "I[2]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2864" port: "I[2]" } delay_max: 2234 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2865" port: "I[3]" } delay_max: 2024 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2866" port: "I[2]" } delay_max: 2024 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2867" port: "I[2]" } delay_max: 1918 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2881" port: "I[2]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2882" port: "I[3]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2883" port: "I[2]" } delay_max: 2197 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2884" port: "I[2]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2897" port: "I[2]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2898" port: "I[3]" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2899" port: "I[2]" } delay_max: 1977 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2900" port: "I[2]" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2913" port: "I[2]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2914" port: "I[3]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2915" port: "I[2]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2916" port: "I[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2929" port: "I[2]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2930" port: "I[3]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2931" port: "I[2]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2932" port: "I[2]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2945" port: "I[2]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2946" port: "I[3]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2947" port: "I[2]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2948" port: "I[2]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2961" port: "I[2]" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2962" port: "I[3]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2963" port: "I[2]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2964" port: "I[2]" } delay_max: 1993 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2981" port: "I[2]" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2982" port: "I[3]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2983" port: "I[2]" } delay_max: 1804 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[0]~FF" port: "O_seq" } sink { cell: "LUT__2984" port: "I[2]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "LUT__2015" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[0]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2015" port: "O" } sink { cell: "LUT__2027" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__2015" port: "O" } sink { cell: "LUT__2050" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2012" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[0]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__2012" port: "O" } sink { cell: "LUT__2027" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__2012" port: "O" } sink { cell: "LUT__2050" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[0]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "I[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[12]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[13]~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[14]~FF" port: "I[3]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[15]~FF" port: "I[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "LUT__1986" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "LUT__1992" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "LUT__2027" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "LUT__2050" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "LUT__2081" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "LUT__3606" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "LUT__3614" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "LUT__3646" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[0]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[0]~FF" port: "O" } sink { cell: "LUT__2574" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[0]~FF" port: "O" } sink { cell: "LUT__2691" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[0]~FF" port: "O" } sink { cell: "LUT__3616" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[0]~FF" port: "O_seq" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2578" port: "O" } sink { cell: "i140/cpu1/u0/IncDecZ~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2578" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2591" port: "O" } sink { cell: "i140/cpu1/u0/IncDecZ~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2577" port: "O" } sink { cell: "i140/cpu1/u0/IncDecZ~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2642" port: "O" } sink { cell: "i140/cpu1/u0/IncDecZ~FF" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2644" port: "O" } sink { cell: "i140/cpu1/u0/IncDecZ~FF" port: "CE" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IncDecZ~FF" port: "O_seq" } sink { cell: "LUT__2706" port: "I[1]" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IncDecZ~FF" port: "O_seq" } sink { cell: "LUT__3115" port: "I[1]" } delay_max: 1464 delay_min: 0  }
route { driver { cell: "LUT__2669" port: "O" } sink { cell: "i140/cpu1/u0/BusB[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2663" port: "O" } sink { cell: "i140/cpu1/u0/BusB[0]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2674" port: "O" } sink { cell: "i140/cpu1/u0/BusB[0]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2688" port: "O" } sink { cell: "i140/cpu1/u0/BusB[0]~FF" port: "I[3]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "LUT__2688" port: "O" } sink { cell: "i140/cpu1/u0/BusB[1]~FF" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2688" port: "O" } sink { cell: "i140/cpu1/u0/BusB[2]~FF" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__2688" port: "O" } sink { cell: "i140/cpu1/u0/BusB[3]~FF" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2688" port: "O" } sink { cell: "i140/cpu1/u0/BusB[4]~FF" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2688" port: "O" } sink { cell: "i140/cpu1/u0/BusB[5]~FF" port: "I[3]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "LUT__2688" port: "O" } sink { cell: "i140/cpu1/u0/BusB[6]~FF" port: "I[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2688" port: "O" } sink { cell: "i140/cpu1/u0/BusB[7]~FF" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[0]~FF" port: "O_seq" } sink { cell: "s100_DO[4]~FF" port: "I[1]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[0]~FF" port: "O_seq" } sink { cell: "LUT__2185" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[0]~FF" port: "O_seq" } sink { cell: "LUT__2186" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[0]~FF" port: "O_seq" } sink { cell: "LUT__2193" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[0]~FF" port: "O_seq" } sink { cell: "LUT__2197" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[0]~FF" port: "O_seq" } sink { cell: "LUT__2381" port: "I[0]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[0]~FF" port: "O_seq" } sink { cell: "LUT__2617" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[0]~FF" port: "O_seq" } sink { cell: "LUT__3654" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2692" port: "O" } sink { cell: "i140/cpu1/u0/BusA[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2691" port: "O" } sink { cell: "i140/cpu1/u0/BusA[0]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2695" port: "O" } sink { cell: "i140/cpu1/u0/BusA[0]~FF" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2695" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[3]~FF" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__2695" port: "O" } sink { cell: "i140/cpu1/u0/BusA[1]~FF" port: "I[2]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "LUT__2695" port: "O" } sink { cell: "i140/cpu1/u0/BusA[2]~FF" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2695" port: "O" } sink { cell: "i140/cpu1/u0/BusA[3]~FF" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2695" port: "O" } sink { cell: "i140/cpu1/u0/BusA[4]~FF" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2695" port: "O" } sink { cell: "i140/cpu1/u0/BusA[5]~FF" port: "I[2]" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "LUT__2695" port: "O" } sink { cell: "i140/cpu1/u0/BusA[6]~FF" port: "I[2]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "LUT__2695" port: "O" } sink { cell: "i140/cpu1/u0/BusA[7]~FF" port: "I[2]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "LUT__2695" port: "O" } sink { cell: "LUT__2696" port: "I[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__2695" port: "O" } sink { cell: "LUT__2699" port: "I[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "LUT__2697" port: "O" } sink { cell: "i140/cpu1/u0/BusA[0]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2699" port: "O" } sink { cell: "i140/cpu1/u0/BusA[0]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2699" port: "O" } sink { cell: "i140/cpu1/u0/BusA[1]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2699" port: "O" } sink { cell: "i140/cpu1/u0/BusA[2]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2699" port: "O" } sink { cell: "i140/cpu1/u0/BusA[3]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2699" port: "O" } sink { cell: "i140/cpu1/u0/BusA[4]~FF" port: "CE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__2699" port: "O" } sink { cell: "i140/cpu1/u0/BusA[5]~FF" port: "CE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__2699" port: "O" } sink { cell: "i140/cpu1/u0/BusA[6]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2699" port: "O" } sink { cell: "i140/cpu1/u0/BusA[7]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2703" port: "O" } sink { cell: "i140/cpu1/MCycle[0]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2703" port: "O" } sink { cell: "i140/cpu1/MCycle[1]~FF" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2703" port: "O" } sink { cell: "i140/cpu1/MCycle[2]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2703" port: "O" } sink { cell: "LUT__2718" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2703" port: "O" } sink { cell: "LUT__2728" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2707" port: "O" } sink { cell: "i140/cpu1/MCycle[0]~FF" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "LUT__2709" port: "O" } sink { cell: "i140/cpu1/MCycle[0]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2709" port: "O" } sink { cell: "i140/cpu1/MCycle[1]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__2709" port: "O" } sink { cell: "i140/cpu1/MCycle[2]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2709" port: "O" } sink { cell: "LUT__2718" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2709" port: "O" } sink { cell: "LUT__2728" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[0]~FF" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__1799" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__1801" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__1814" port: "I[2]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__1819" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__1823" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__1837" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__1880" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__1881" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__1891" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__1894" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__1900" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__1942" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2016" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2023" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2227" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2228" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2244" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2246" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2270" port: "I[3]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2287" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2346" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2426" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2435" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2441" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2478" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2479" port: "I[0]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2523" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2534" port: "I[0]" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2645" port: "I[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2654" port: "I[1]" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2683" port: "I[0]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2693" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2705" port: "I[2]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2707" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2731" port: "I[2]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2733" port: "I[0]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__2735" port: "I[0]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__3265" port: "I[0]" } delay_max: 1092 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[0]~FF" port: "O_seq" } sink { cell: "LUT__3410" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "z80_n_rfsh~FF" port: "O_seq" } sink { cell: "LUT__1761" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "z80_n_rfsh~FF" port: "O_seq" } sink { cell: "LUT__1762" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "z80_n_HoldIn_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/BusReq_s~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusReq_s~FF" port: "O_seq" } sink { cell: "s100_pHLDA~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusReq_s~FF" port: "O_seq" } sink { cell: "LUT__2709" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusReq_s~FF" port: "O_seq" } sink { cell: "LUT__2715" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2711" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][0]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2711" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][1]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2711" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][2]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2711" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][3]~FF" port: "CE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__2711" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][4]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2711" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][5]~FF" port: "CE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__2711" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2711" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][7]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][0]~FF" port: "O_seq" } sink { cell: "LUT__2044" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][0]~FF" port: "O_seq" } sink { cell: "LUT__2200" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][0]~FF" port: "O_seq" } sink { cell: "LUT__2867" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/TState[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/TState[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/TState[2]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[0]~FF" port: "O_seq" } sink { cell: "LUT__1800" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[0]~FF" port: "O_seq" } sink { cell: "LUT__1847" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[0]~FF" port: "O_seq" } sink { cell: "LUT__1869" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[0]~FF" port: "O_seq" } sink { cell: "LUT__1918" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[0]~FF" port: "O_seq" } sink { cell: "LUT__2072" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[0]~FF" port: "O_seq" } sink { cell: "LUT__2343" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[0]~FF" port: "O_seq" } sink { cell: "LUT__2418" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[0]~FF" port: "O_seq" } sink { cell: "LUT__2729" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[0]~FF" port: "O_seq" } sink { cell: "LUT__3083" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2717" port: "O" } sink { cell: "i140/cpu1/TState[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2717" port: "O" } sink { cell: "i140/cpu1/TState[1]~FF" port: "CE" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "LUT__2717" port: "O" } sink { cell: "i140/cpu1/TState[2]~FF" port: "CE" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "LUT__1851" port: "O" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1851" port: "O" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[1]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1851" port: "O" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[2]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1851" port: "O" } sink { cell: "LUT__2700" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__2718" port: "O" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[0]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2718" port: "O" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2718" port: "O" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[2]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Pre_XY_F_M[0]~FF" port: "O" } sink { cell: "LUT__1853" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Pre_XY_F_M[0]~FF" port: "O_seq" } sink { cell: "LUT__2707" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Pre_XY_F_M[0]~FF" port: "O_seq" } sink { cell: "LUT__3409" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Pre_XY_F_M[0]~FF" port: "O_seq" } sink { cell: "LUT__3412" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2715" port: "O" } sink { cell: "i140/cpu1/u0/Halt_FF~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2715" port: "O" } sink { cell: "s100_pHLDA~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2715" port: "O" } sink { cell: "LUT__2716" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2719" port: "O" } sink { cell: "i140/cpu1/u0/Halt_FF~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2719" port: "O" } sink { cell: "LUT__2750" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Halt_FF~FF" port: "O" } sink { cell: "i140/cpu1/u0/Halt_FF~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "s100_pHLDA~FF" port: "O" } sink { cell: "LUT__2716" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2721" port: "O" } sink { cell: "i140/cpu1/u0/IntE_FF2~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2721" port: "O" } sink { cell: "LUT__2724" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2724" port: "O" } sink { cell: "i140/cpu1/u0/IntE_FF2~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IntE_FF2~FF" port: "O_seq" } sink { cell: "LUT__3110" port: "I[0]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "LUT__1863" port: "O" } sink { cell: "i140/cpu1/u0/No_BTR~FF" port: "I[0]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "LUT__1863" port: "O" } sink { cell: "LUT__1864" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1863" port: "O" } sink { cell: "LUT__1896" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1863" port: "O" } sink { cell: "LUT__1901" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1863" port: "O" } sink { cell: "LUT__1912" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1863" port: "O" } sink { cell: "LUT__2017" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1863" port: "O" } sink { cell: "LUT__2288" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1863" port: "O" } sink { cell: "LUT__2321" port: "I[2]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "LUT__1863" port: "O" } sink { cell: "LUT__2338" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1863" port: "O" } sink { cell: "LUT__2455" port: "I[1]" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "LUT__1863" port: "O" } sink { cell: "LUT__2502" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__1863" port: "O" } sink { cell: "LUT__2647" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__1863" port: "O" } sink { cell: "LUT__2677" port: "I[2]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[6]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/No_BTR~FF" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[6]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Fp[6]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[6]~FF" port: "O_seq" } sink { cell: "LUT__1898" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[6]~FF" port: "O_seq" } sink { cell: "LUT__2370" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[6]~FF" port: "O_seq" } sink { cell: "LUT__2605" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[6]~FF" port: "O_seq" } sink { cell: "LUT__2622" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[6]~FF" port: "O_seq" } sink { cell: "LUT__2637" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[6]~FF" port: "O_seq" } sink { cell: "LUT__3361" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "LUT__2726" port: "O" } sink { cell: "i140/cpu1/u0/No_BTR~FF" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Auto_Wait_t1~FF" port: "O" } sink { cell: "LUT__2717" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Auto_Wait_t1~FF" port: "O_seq" } sink { cell: "LUT__2072" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Auto_Wait_t1~FF" port: "O_seq" } sink { cell: "LUT__2717" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2729" port: "O" } sink { cell: "z80_n_m1~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2729" port: "O" } sink { cell: "LUT__2730" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2730" port: "O" } sink { cell: "z80_n_m1~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "z80_n_m1~FF" port: "O_seq" } sink { cell: "s100_sM1~FF" port: "I[1]" } delay_max: 1848 delay_min: 0  }
route { driver { cell: "z80_n_m1~FF" port: "O_seq" } sink { cell: "s100_sINTA~FF" port: "I[1]" } delay_max: 2604 delay_min: 0  }
route { driver { cell: "LUT__2741" port: "O" } sink { cell: "i140/cpu1/u0/PC[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2748" port: "O" } sink { cell: "i140/cpu1/u0/PC[0]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2752" port: "O" } sink { cell: "i140/cpu1/u0/PC[0]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[0]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i1" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[0]~FF" port: "O_seq" } sink { cell: "LUT__2240" port: "I[0]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[0]~FF" port: "O_seq" } sink { cell: "LUT__2266" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[0]~FF" port: "O_seq" } sink { cell: "LUT__2670" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[0]~FF" port: "O_seq" } sink { cell: "LUT__2741" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[0]~FF" port: "O_seq" } sink { cell: "LUT__2748" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[0]~FF" port: "O_seq" } sink { cell: "LUT__3419" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[0]~FF" port: "O_seq" } sink { cell: "LUT__3428" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2756" port: "O" } sink { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2755" port: "O" } sink { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2757" port: "O" } sink { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "I[3]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__2757" port: "O" } sink { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "I[3]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__2757" port: "O" } sink { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "I[3]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "LUT__2757" port: "O" } sink { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "I[3]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__2757" port: "O" } sink { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "I[3]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__2757" port: "O" } sink { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "I[3]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "LUT__2757" port: "O" } sink { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "I[3]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__2757" port: "O" } sink { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2757" port: "O" } sink { cell: "LUT__2760" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2761" port: "O" } sink { cell: "i140/cpu1/u0/ACC[0]_2~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2761" port: "O" } sink { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2761" port: "O" } sink { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "CE" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "LUT__2761" port: "O" } sink { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2761" port: "O" } sink { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2761" port: "O" } sink { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "CE" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "LUT__2761" port: "O" } sink { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2761" port: "O" } sink { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2772" port: "O" } sink { cell: "cpuAddress[1]~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2765" port: "O" } sink { cell: "cpuAddress[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2774" port: "O" } sink { cell: "cpuAddress[1]~FF" port: "I[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "cpuAddress[1]~FF" port: "O_seq" } sink { cell: "S100adr0_15[1]~FF" port: "I[1]" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "cpuAddress[1]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$2" port: "RADDR[10]" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "cpuAddress[1]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$b12" port: "RADDR[10]" } delay_max: 2154 delay_min: 0  }
route { driver { cell: "cpuAddress[1]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$12" port: "RADDR[10]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "cpuAddress[1]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$c1" port: "RADDR[10]" } delay_max: 1943 delay_min: 0  }
route { driver { cell: "cpuAddress[1]~FF" port: "O_seq" } sink { cell: "LUT__3571" port: "I[0]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "cpuAddress[1]~FF" port: "O_seq" } sink { cell: "LUT__3595" port: "I[0]" } delay_max: 2064 delay_min: 0  }
route { driver { cell: "LUT__2786" port: "O" } sink { cell: "cpuAddress[2]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2779" port: "O" } sink { cell: "cpuAddress[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2788" port: "O" } sink { cell: "cpuAddress[2]~FF" port: "I[3]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "cpuAddress[2]~FF" port: "O_seq" } sink { cell: "S100adr0_15[2]~FF" port: "I[1]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "cpuAddress[2]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$2" port: "RADDR[11]" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "cpuAddress[2]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$b12" port: "RADDR[11]" } delay_max: 2154 delay_min: 0  }
route { driver { cell: "cpuAddress[2]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$12" port: "RADDR[11]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "cpuAddress[2]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$c1" port: "RADDR[11]" } delay_max: 1943 delay_min: 0  }
route { driver { cell: "cpuAddress[2]~FF" port: "O_seq" } sink { cell: "LUT__3571" port: "I[1]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "cpuAddress[2]~FF" port: "O_seq" } sink { cell: "LUT__3595" port: "I[1]" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "LUT__2800" port: "O" } sink { cell: "cpuAddress[3]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2793" port: "O" } sink { cell: "cpuAddress[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2802" port: "O" } sink { cell: "cpuAddress[3]~FF" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "cpuAddress[3]~FF" port: "O_seq" } sink { cell: "S100adr0_15[3]~FF" port: "I[1]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "cpuAddress[3]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$2" port: "RADDR[0]" } delay_max: 1816 delay_min: 0  }
route { driver { cell: "cpuAddress[3]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$b12" port: "RADDR[0]" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "cpuAddress[3]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$12" port: "RADDR[0]" } delay_max: 1605 delay_min: 0  }
route { driver { cell: "cpuAddress[3]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$c1" port: "RADDR[0]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "cpuAddress[3]~FF" port: "O_seq" } sink { cell: "LUT__3571" port: "I[2]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "cpuAddress[3]~FF" port: "O_seq" } sink { cell: "LUT__3595" port: "I[2]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "LUT__2810" port: "O" } sink { cell: "cpuAddress[4]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "cpuAddress[4]~FF" port: "I[1]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2264" port: "I[3]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2268" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2702" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2765" port: "I[3]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2772" port: "I[2]" } delay_max: 1429 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2779" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2786" port: "I[2]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2793" port: "I[3]" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2800" port: "I[2]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2816" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2823" port: "I[2]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2831" port: "I[1]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2841" port: "I[2]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2845" port: "I[2]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2852" port: "I[3]" } delay_max: 1436 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2859" port: "I[2]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2875" port: "I[3]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2891" port: "I[3]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2907" port: "I[3]" } delay_max: 1674 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2923" port: "I[3]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2939" port: "I[3]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2955" port: "I[3]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2971" port: "I[3]" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2987" port: "I[3]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "LUT__2816" port: "O" } sink { cell: "cpuAddress[4]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2818" port: "O" } sink { cell: "cpuAddress[4]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "cpuAddress[4]~FF" port: "O_seq" } sink { cell: "S100adr0_15[4]~FF" port: "I[1]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "cpuAddress[4]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$2" port: "RADDR[1]" } delay_max: 2275 delay_min: 0  }
route { driver { cell: "cpuAddress[4]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$b12" port: "RADDR[1]" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "cpuAddress[4]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$12" port: "RADDR[1]" } delay_max: 2064 delay_min: 0  }
route { driver { cell: "cpuAddress[4]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$c1" port: "RADDR[1]" } delay_max: 1816 delay_min: 0  }
route { driver { cell: "cpuAddress[4]~FF" port: "O_seq" } sink { cell: "LUT__3571" port: "I[3]" } delay_max: 1791 delay_min: 0  }
route { driver { cell: "cpuAddress[4]~FF" port: "O_seq" } sink { cell: "LUT__3595" port: "I[3]" } delay_max: 2014 delay_min: 0  }
route { driver { cell: "LUT__2831" port: "O" } sink { cell: "cpuAddress[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2833" port: "O" } sink { cell: "cpuAddress[5]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "cpuAddress[5]~FF" port: "O_seq" } sink { cell: "S100adr0_15[5]~FF" port: "I[1]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "cpuAddress[5]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$2" port: "RADDR[2]" } delay_max: 1803 delay_min: 0  }
route { driver { cell: "cpuAddress[5]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$b12" port: "RADDR[2]" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "cpuAddress[5]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$12" port: "RADDR[2]" } delay_max: 1592 delay_min: 0  }
route { driver { cell: "cpuAddress[5]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$c1" port: "RADDR[2]" } delay_max: 1851 delay_min: 0  }
route { driver { cell: "cpuAddress[5]~FF" port: "O_seq" } sink { cell: "LUT__3570" port: "I[0]" } delay_max: 2268 delay_min: 0  }
route { driver { cell: "cpuAddress[5]~FF" port: "O_seq" } sink { cell: "LUT__3594" port: "I[1]" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "LUT__2841" port: "O" } sink { cell: "cpuAddress[6]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2845" port: "O" } sink { cell: "cpuAddress[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2847" port: "O" } sink { cell: "cpuAddress[6]~FF" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "cpuAddress[6]~FF" port: "O_seq" } sink { cell: "S100adr0_15[6]~FF" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "cpuAddress[6]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$2" port: "RADDR[3]" } delay_max: 2189 delay_min: 0  }
route { driver { cell: "cpuAddress[6]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$b12" port: "RADDR[3]" } delay_max: 2263 delay_min: 0  }
route { driver { cell: "cpuAddress[6]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$12" port: "RADDR[3]" } delay_max: 1978 delay_min: 0  }
route { driver { cell: "cpuAddress[6]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$c1" port: "RADDR[3]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "cpuAddress[6]~FF" port: "O_seq" } sink { cell: "LUT__3570" port: "I[1]" } delay_max: 2272 delay_min: 0  }
route { driver { cell: "cpuAddress[6]~FF" port: "O_seq" } sink { cell: "LUT__3594" port: "I[2]" } delay_max: 2032 delay_min: 0  }
route { driver { cell: "LUT__2859" port: "O" } sink { cell: "cpuAddress[7]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2852" port: "O" } sink { cell: "cpuAddress[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2861" port: "O" } sink { cell: "cpuAddress[7]~FF" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "cpuAddress[7]~FF" port: "O_seq" } sink { cell: "S100adr0_15[7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "cpuAddress[7]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$2" port: "RADDR[4]" } delay_max: 2479 delay_min: 0  }
route { driver { cell: "cpuAddress[7]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$b12" port: "RADDR[4]" } delay_max: 2222 delay_min: 0  }
route { driver { cell: "cpuAddress[7]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$12" port: "RADDR[4]" } delay_max: 2268 delay_min: 0  }
route { driver { cell: "cpuAddress[7]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$c1" port: "RADDR[4]" } delay_max: 2012 delay_min: 0  }
route { driver { cell: "cpuAddress[7]~FF" port: "O_seq" } sink { cell: "LUT__3570" port: "I[2]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "cpuAddress[7]~FF" port: "O_seq" } sink { cell: "LUT__3594" port: "I[3]" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "LUT__2875" port: "O" } sink { cell: "cpuAddress[8]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2876" port: "O" } sink { cell: "cpuAddress[8]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2878" port: "O" } sink { cell: "cpuAddress[8]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "cpuAddress[8]~FF" port: "O_seq" } sink { cell: "S100adr0_15[8]~FF" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "cpuAddress[8]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$2" port: "RADDR[5]" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "cpuAddress[8]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$b12" port: "RADDR[5]" } delay_max: 2395 delay_min: 0  }
route { driver { cell: "cpuAddress[8]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$12" port: "RADDR[5]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "cpuAddress[8]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$c1" port: "RADDR[5]" } delay_max: 2184 delay_min: 0  }
route { driver { cell: "LUT__2891" port: "O" } sink { cell: "cpuAddress[9]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2892" port: "O" } sink { cell: "cpuAddress[9]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2894" port: "O" } sink { cell: "cpuAddress[9]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "cpuAddress[9]~FF" port: "O_seq" } sink { cell: "S100adr0_15[9]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "cpuAddress[9]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$2" port: "RADDR[6]" } delay_max: 2014 delay_min: 0  }
route { driver { cell: "cpuAddress[9]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$b12" port: "RADDR[6]" } delay_max: 2272 delay_min: 0  }
route { driver { cell: "cpuAddress[9]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$12" port: "RADDR[6]" } delay_max: 1803 delay_min: 0  }
route { driver { cell: "cpuAddress[9]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$c1" port: "RADDR[6]" } delay_max: 2061 delay_min: 0  }
route { driver { cell: "LUT__2907" port: "O" } sink { cell: "cpuAddress[10]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2908" port: "O" } sink { cell: "cpuAddress[10]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2910" port: "O" } sink { cell: "cpuAddress[10]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "cpuAddress[10]~FF" port: "O_seq" } sink { cell: "S100adr0_15[10]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "cpuAddress[10]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$2" port: "RADDR[7]" } delay_max: 2475 delay_min: 0  }
route { driver { cell: "cpuAddress[10]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$b12" port: "RADDR[7]" } delay_max: 2724 delay_min: 0  }
route { driver { cell: "cpuAddress[10]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$12" port: "RADDR[7]" } delay_max: 2265 delay_min: 0  }
route { driver { cell: "cpuAddress[10]~FF" port: "O_seq" } sink { cell: "test_rom/rom__D$c1" port: "RADDR[7]" } delay_max: 2513 delay_min: 0  }
route { driver { cell: "LUT__2923" port: "O" } sink { cell: "cpuAddress[11]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2924" port: "O" } sink { cell: "cpuAddress[11]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2926" port: "O" } sink { cell: "cpuAddress[11]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "cpuAddress[11]~FF" port: "O_seq" } sink { cell: "S100adr0_15[11]~FF" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "LUT__2939" port: "O" } sink { cell: "cpuAddress[12]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2940" port: "O" } sink { cell: "cpuAddress[12]~FF" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__2942" port: "O" } sink { cell: "cpuAddress[12]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "cpuAddress[12]~FF" port: "O_seq" } sink { cell: "S100adr0_15[12]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2955" port: "O" } sink { cell: "cpuAddress[13]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2956" port: "O" } sink { cell: "cpuAddress[13]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__2958" port: "O" } sink { cell: "cpuAddress[13]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "cpuAddress[13]~FF" port: "O_seq" } sink { cell: "S100adr0_15[13]~FF" port: "I[1]" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "LUT__2971" port: "O" } sink { cell: "cpuAddress[14]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2972" port: "O" } sink { cell: "cpuAddress[14]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2974" port: "O" } sink { cell: "cpuAddress[14]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "cpuAddress[14]~FF" port: "O_seq" } sink { cell: "S100adr0_15[14]~FF" port: "I[1]" } delay_max: 1602 delay_min: 0  }
route { driver { cell: "LUT__2987" port: "O" } sink { cell: "cpuAddress[15]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2988" port: "O" } sink { cell: "cpuAddress[15]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2990" port: "O" } sink { cell: "cpuAddress[15]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "cpuAddress[15]~FF" port: "O_seq" } sink { cell: "S100adr0_15[15]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[1]~FF" port: "I[1]" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[9]~FF" port: "I[1]" } delay_max: 2256 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i2" port: "I[1]" } delay_max: 1936 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i2" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O_seq" } sink { cell: "LUT__2129" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O_seq" } sink { cell: "LUT__2764" port: "I[1]" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O_seq" } sink { cell: "LUT__2888" port: "I[0]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O_seq" } sink { cell: "LUT__2894" port: "I[1]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O_seq" } sink { cell: "LUT__3112" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O_seq" } sink { cell: "LUT__3153" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O_seq" } sink { cell: "LUT__3282" port: "I[0]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O_seq" } sink { cell: "LUT__3382" port: "I[0]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O_seq" } sink { cell: "LUT__3493" port: "I[0]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i2" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[1]~FF" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[1]~FF" port: "O_seq" } sink { cell: "LUT__2762" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[1]~FF" port: "O_seq" } sink { cell: "LUT__2771" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[1]~FF" port: "O_seq" } sink { cell: "LUT__2774" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[1]~FF" port: "O_seq" } sink { cell: "LUT__2776" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[1]~FF" port: "O_seq" } sink { cell: "LUT__2811" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[1]~FF" port: "O_seq" } sink { cell: "LUT__3422" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[2]~FF" port: "I[1]" } delay_max: 2007 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[10]~FF" port: "I[1]" } delay_max: 2181 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i3" port: "I[1]" } delay_max: 1784 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i3" port: "I[1]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O_seq" } sink { cell: "LUT__2102" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O_seq" } sink { cell: "LUT__2778" port: "I[1]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O_seq" } sink { cell: "LUT__2904" port: "I[0]" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O_seq" } sink { cell: "LUT__2910" port: "I[1]" } delay_max: 1804 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O_seq" } sink { cell: "LUT__3112" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O_seq" } sink { cell: "LUT__3153" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O_seq" } sink { cell: "LUT__3294" port: "I[0]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O_seq" } sink { cell: "LUT__3386" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O_seq" } sink { cell: "LUT__3501" port: "I[0]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i3" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[2]~FF" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[2]~FF" port: "O_seq" } sink { cell: "LUT__2777" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[2]~FF" port: "O_seq" } sink { cell: "LUT__2785" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[2]~FF" port: "O_seq" } sink { cell: "LUT__2788" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[2]~FF" port: "O_seq" } sink { cell: "LUT__2791" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[2]~FF" port: "O_seq" } sink { cell: "LUT__2811" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[2]~FF" port: "O_seq" } sink { cell: "LUT__3432" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[3]~FF" port: "I[0]" } delay_max: 1522 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "I[1]" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i4" port: "I[1]" } delay_max: 2045 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i4" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O_seq" } sink { cell: "LUT__1936" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O_seq" } sink { cell: "LUT__2790" port: "I[1]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O_seq" } sink { cell: "LUT__2920" port: "I[0]" } delay_max: 1813 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O_seq" } sink { cell: "LUT__2926" port: "I[1]" } delay_max: 2011 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O_seq" } sink { cell: "LUT__3112" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O_seq" } sink { cell: "LUT__3153" port: "I[3]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O_seq" } sink { cell: "LUT__3306" port: "I[0]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O_seq" } sink { cell: "LUT__3390" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O_seq" } sink { cell: "LUT__3510" port: "I[0]" } delay_max: 1804 delay_min: 0  }
route { driver { cell: "LUT__2994" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[3]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[3]~FF" port: "O_seq" } sink { cell: "LUT__2792" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[3]~FF" port: "O_seq" } sink { cell: "LUT__2799" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[3]~FF" port: "O_seq" } sink { cell: "LUT__2802" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[3]~FF" port: "O_seq" } sink { cell: "LUT__2811" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[3]~FF" port: "O_seq" } sink { cell: "LUT__3440" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[4]~FF" port: "I[0]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[12]~FF" port: "I[1]" } delay_max: 2045 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i5" port: "I[1]" } delay_max: 1796 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i5" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O_seq" } sink { cell: "LUT__2814" port: "I[1]" } delay_max: 1457 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O_seq" } sink { cell: "LUT__2936" port: "I[1]" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O_seq" } sink { cell: "LUT__2942" port: "I[1]" } delay_max: 1742 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O_seq" } sink { cell: "LUT__3055" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O_seq" } sink { cell: "LUT__3113" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O_seq" } sink { cell: "LUT__3152" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O_seq" } sink { cell: "LUT__3323" port: "I[0]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O_seq" } sink { cell: "LUT__3394" port: "I[0]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O_seq" } sink { cell: "LUT__3519" port: "I[0]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "LUT__2996" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[4]~FF" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[4]~FF" port: "O_seq" } sink { cell: "LUT__2809" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[4]~FF" port: "O_seq" } sink { cell: "LUT__2813" port: "I[2]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[4]~FF" port: "O_seq" } sink { cell: "LUT__2818" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[4]~FF" port: "O_seq" } sink { cell: "LUT__2820" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[4]~FF" port: "O_seq" } sink { cell: "LUT__2870" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[4]~FF" port: "O_seq" } sink { cell: "LUT__3448" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[5]~FF" port: "I[0]" } delay_max: 1522 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[13]~FF" port: "I[1]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i6" port: "I[1]" } delay_max: 2058 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i6" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O_seq" } sink { cell: "LUT__2822" port: "I[1]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O_seq" } sink { cell: "LUT__2952" port: "I[1]" } delay_max: 1700 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O_seq" } sink { cell: "LUT__2958" port: "I[1]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O_seq" } sink { cell: "LUT__3064" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O_seq" } sink { cell: "LUT__3113" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O_seq" } sink { cell: "LUT__3152" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O_seq" } sink { cell: "LUT__3340" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O_seq" } sink { cell: "LUT__3398" port: "I[0]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O_seq" } sink { cell: "LUT__3527" port: "I[0]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "LUT__2998" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[5]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[5]~FF" port: "O_seq" } sink { cell: "LUT__2821" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[5]~FF" port: "O_seq" } sink { cell: "LUT__2830" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[5]~FF" port: "O_seq" } sink { cell: "LUT__2833" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[5]~FF" port: "O_seq" } sink { cell: "LUT__2843" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[5]~FF" port: "O_seq" } sink { cell: "LUT__2850" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[5]~FF" port: "O_seq" } sink { cell: "LUT__2870" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[5]~FF" port: "O_seq" } sink { cell: "LUT__3457" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[6]~FF" port: "I[1]" } delay_max: 1946 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[14]~FF" port: "I[1]" } delay_max: 2256 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i7" port: "I[1]" } delay_max: 1983 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i7" port: "I[1]" } delay_max: 1349 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O_seq" } sink { cell: "LUT__2155" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O_seq" } sink { cell: "LUT__2844" port: "I[1]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O_seq" } sink { cell: "LUT__2968" port: "I[0]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O_seq" } sink { cell: "LUT__2974" port: "I[1]" } delay_max: 1906 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O_seq" } sink { cell: "LUT__3113" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O_seq" } sink { cell: "LUT__3152" port: "I[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O_seq" } sink { cell: "LUT__3352" port: "I[0]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O_seq" } sink { cell: "LUT__3401" port: "I[0]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O_seq" } sink { cell: "LUT__3536" port: "I[0]" } delay_max: 2017 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i7" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[6]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[6]~FF" port: "O_seq" } sink { cell: "LUT__2840" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[6]~FF" port: "O_seq" } sink { cell: "LUT__2843" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[6]~FF" port: "O_seq" } sink { cell: "LUT__2847" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[6]~FF" port: "O_seq" } sink { cell: "LUT__2850" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[6]~FF" port: "O_seq" } sink { cell: "LUT__2870" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[6]~FF" port: "O_seq" } sink { cell: "LUT__3466" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[7]~FF" port: "I[1]" } delay_max: 2014 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/TmpAddr[15]~FF" port: "I[1]" } delay_max: 1940 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i16" port: "I[1]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i15" port: "I[1]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i14" port: "I[1]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i13" port: "I[1]" } delay_max: 1742 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i12" port: "I[1]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i11" port: "I[1]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i10" port: "I[1]" } delay_max: 1730 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i9" port: "I[1]" } delay_max: 1729 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_170/i8" port: "I[1]" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i16" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i15" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i14" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i13" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i12" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i11" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i10" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i9" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i8" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "LUT__2849" port: "I[1]" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "LUT__2977" port: "I[1]" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "LUT__2990" port: "I[1]" } delay_max: 1733 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "LUT__3075" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "LUT__3113" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "LUT__3152" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "LUT__3163" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "LUT__3369" port: "I[0]" } delay_max: 1433 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "LUT__3405" port: "I[1]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O_seq" } sink { cell: "LUT__3545" port: "I[0]" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i8" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[7]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[7]~FF" port: "O_seq" } sink { cell: "LUT__2851" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[7]~FF" port: "O_seq" } sink { cell: "LUT__2858" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[7]~FF" port: "O_seq" } sink { cell: "LUT__2861" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[7]~FF" port: "O_seq" } sink { cell: "LUT__2870" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[7]~FF" port: "O_seq" } sink { cell: "LUT__3474" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3003" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[8]~FF" port: "I[0]" } delay_max: 1752 delay_min: 0  }
route { driver { cell: "LUT__3003" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[9]~FF" port: "I[0]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__3003" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[10]~FF" port: "I[0]" } delay_max: 1752 delay_min: 0  }
route { driver { cell: "LUT__3003" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__3003" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[12]~FF" port: "I[0]" } delay_max: 1225 delay_min: 0  }
route { driver { cell: "LUT__3003" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[13]~FF" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__3003" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[14]~FF" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__3003" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[15]~FF" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__3003" port: "O" } sink { cell: "LUT__3005" port: "I[0]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i9" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[8]~FF" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3005" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[8]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__3005" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[9]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__3005" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[10]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3005" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__3005" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[12]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3005" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[13]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3005" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[14]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3005" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[15]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[8]~FF" port: "O_seq" } sink { cell: "LUT__2863" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[8]~FF" port: "O_seq" } sink { cell: "LUT__2872" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[8]~FF" port: "O_seq" } sink { cell: "LUT__2876" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[8]~FF" port: "O_seq" } sink { cell: "LUT__2887" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[8]~FF" port: "O_seq" } sink { cell: "LUT__3483" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i10" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[9]~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[9]~FF" port: "O_seq" } sink { cell: "LUT__2880" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[9]~FF" port: "O_seq" } sink { cell: "LUT__2888" port: "I[2]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[9]~FF" port: "O_seq" } sink { cell: "LUT__2892" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[9]~FF" port: "O_seq" } sink { cell: "LUT__2903" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[9]~FF" port: "O_seq" } sink { cell: "LUT__3492" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i11" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[10]~FF" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[10]~FF" port: "O_seq" } sink { cell: "LUT__2896" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[10]~FF" port: "O_seq" } sink { cell: "LUT__2904" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[10]~FF" port: "O_seq" } sink { cell: "LUT__2908" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[10]~FF" port: "O_seq" } sink { cell: "LUT__2919" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[10]~FF" port: "O_seq" } sink { cell: "LUT__3500" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i12" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "O_seq" } sink { cell: "LUT__2912" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "O_seq" } sink { cell: "LUT__2920" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "O_seq" } sink { cell: "LUT__2924" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "O_seq" } sink { cell: "LUT__2935" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "O_seq" } sink { cell: "LUT__2951" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "O_seq" } sink { cell: "LUT__2967" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[11]~FF" port: "O_seq" } sink { cell: "LUT__3509" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i13" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[12]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[12]~FF" port: "O_seq" } sink { cell: "LUT__2928" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[12]~FF" port: "O_seq" } sink { cell: "LUT__2935" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[12]~FF" port: "O_seq" } sink { cell: "LUT__2940" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[12]~FF" port: "O_seq" } sink { cell: "LUT__2951" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[12]~FF" port: "O_seq" } sink { cell: "LUT__2967" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[12]~FF" port: "O_seq" } sink { cell: "LUT__3518" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i14" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[13]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[13]~FF" port: "O_seq" } sink { cell: "LUT__2944" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[13]~FF" port: "O_seq" } sink { cell: "LUT__2951" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[13]~FF" port: "O_seq" } sink { cell: "LUT__2956" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[13]~FF" port: "O_seq" } sink { cell: "LUT__2967" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[13]~FF" port: "O_seq" } sink { cell: "LUT__3526" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i15" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[14]~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[14]~FF" port: "O_seq" } sink { cell: "LUT__2960" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[14]~FF" port: "O_seq" } sink { cell: "LUT__2968" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[14]~FF" port: "O_seq" } sink { cell: "LUT__2972" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[14]~FF" port: "O_seq" } sink { cell: "LUT__2976" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[14]~FF" port: "O_seq" } sink { cell: "LUT__3535" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i16" port: "O" } sink { cell: "i140/cpu1/u0/TmpAddr[15]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[15]~FF" port: "O_seq" } sink { cell: "LUT__2976" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[15]~FF" port: "O_seq" } sink { cell: "LUT__2980" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[15]~FF" port: "O_seq" } sink { cell: "LUT__2988" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/TmpAddr[15]~FF" port: "O_seq" } sink { cell: "LUT__3544" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O" } sink { cell: "i140/cpu1/u0/IR[1]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O" } sink { cell: "i140/cpu1/DI_Reg[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[1]~FF" port: "O" } sink { cell: "LUT__1790" port: "I[1]" } delay_max: 2401 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O" } sink { cell: "i140/cpu1/u0/IR[2]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O" } sink { cell: "i140/cpu1/DI_Reg[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[2]~FF" port: "O" } sink { cell: "LUT__1788" port: "I[1]" } delay_max: 2659 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1807" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1810" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1811" port: "I[0]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1816" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1821" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1826" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1828" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1833" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1834" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1838" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1841" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1857" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1862" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1864" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1879" port: "I[0]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1896" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1901" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1904" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__1912" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2018" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2217" port: "I[2]" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2254" port: "I[2]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2271" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2276" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2277" port: "I[3]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2286" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2288" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2297" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2299" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2316" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2317" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2325" port: "I[0]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2338" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2348" port: "I[1]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2351" port: "I[1]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2369" port: "I[2]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2436" port: "I[0]" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2456" port: "I[0]" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2474" port: "I[0]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2484" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2494" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2503" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2516" port: "I[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2517" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2524" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2530" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2534" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2547" port: "I[2]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2549" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2647" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2732" port: "I[1]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2733" port: "I[2]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2734" port: "I[2]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__2735" port: "I[1]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__3025" port: "I[0]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__3030" port: "I[1]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__3031" port: "I[2]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__3034" port: "I[1]" } delay_max: 1308 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__3036" port: "I[1]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__3251" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__3263" port: "I[3]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[2]~FF" port: "O_seq" } sink { cell: "LUT__3265" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O" } sink { cell: "i140/cpu1/u0/IR[3]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O" } sink { cell: "i140/cpu1/DI_Reg[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[3]~FF" port: "O" } sink { cell: "LUT__1774" port: "I[0]" } delay_max: 2380 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__1803" port: "I[0]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__1817" port: "I[2]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__1823" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__1825" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__1829" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__1842" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__1854" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__1870" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__1895" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__1899" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__1905" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__1924" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__1926" port: "I[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2020" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2022" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2024" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2026" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2092" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2124" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2143" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2190" port: "I[2]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2191" port: "I[0]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2242" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2243" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2249" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2275" port: "I[2]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2286" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2296" port: "I[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2298" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2318" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2323" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2325" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2326" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2335" port: "I[3]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2368" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2369" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2370" port: "I[0]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2379" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2380" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2385" port: "I[0]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2388" port: "I[2]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2423" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2429" port: "I[0]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2431" port: "I[3]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2433" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2435" port: "I[2]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2436" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2439" port: "I[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2440" port: "I[1]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2453" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2454" port: "I[2]" } delay_max: 1894 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2458" port: "I[1]" } delay_max: 1996 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2473" port: "I[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2477" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2487" port: "I[3]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2521" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2526" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2528" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2536" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2537" port: "I[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2543" port: "I[2]" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2546" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2608" port: "I[2]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2609" port: "I[2]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2610" port: "I[2]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2614" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2646" port: "I[1]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2680" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2685" port: "I[2]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2731" port: "I[0]" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__2994" port: "I[1]" } delay_max: 1543 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__3022" port: "I[2]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__3134" port: "I[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[3]~FF" port: "O_seq" } sink { cell: "LUT__3266" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O" } sink { cell: "i140/cpu1/u0/IR[4]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O" } sink { cell: "i140/cpu1/DI_Reg[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[4]~FF" port: "O" } sink { cell: "LUT__1773" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__1803" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__1814" port: "I[3]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__1821" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__1824" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__1835" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__1854" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__1884" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__1897" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__1898" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__1913" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2189" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2219" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2223" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2247" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2251" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2305" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2372" port: "I[3]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2379" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2380" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2422" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2489" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2492" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2493" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2494" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2514" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2535" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2536" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2542" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2555" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2606" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2615" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2650" port: "I[0]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2675" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2676" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2726" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2731" port: "I[3]" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2734" port: "I[1]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__2996" port: "I[1]" } delay_max: 1851 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__3023" port: "I[1]" } delay_max: 1431 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__3030" port: "I[0]" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__3037" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__3049" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__3050" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__3264" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__3268" port: "I[2]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[4]~FF" port: "O_seq" } sink { cell: "LUT__3269" port: "I[0]" } delay_max: 1243 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O" } sink { cell: "i140/cpu1/u0/IR[5]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O" } sink { cell: "i140/cpu1/DI_Reg[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[5]~FF" port: "O" } sink { cell: "LUT__1771" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__1804" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__1817" port: "I[3]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__1821" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__1824" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__1833" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__1835" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__1854" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__1861" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__1884" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__1897" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__1898" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__1943" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2090" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2189" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2219" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2223" port: "I[3]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2242" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2248" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2252" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2256" port: "I[0]" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2261" port: "I[2]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2307" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2332" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2349" port: "I[1]" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2373" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2377" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2422" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2429" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2449" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2456" port: "I[2]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2466" port: "I[3]" } delay_max: 1303 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2471" port: "I[2]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2473" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2476" port: "I[2]" } delay_max: 1495 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2477" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2487" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2502" port: "I[3]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2530" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2537" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2538" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2553" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2606" port: "I[0]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2650" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2732" port: "I[0]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2734" port: "I[3]" } delay_max: 1721 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__2998" port: "I[1]" } delay_max: 1800 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__3022" port: "I[1]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__3023" port: "I[0]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__3032" port: "I[2]" } delay_max: 1738 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__3250" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__3261" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__3265" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[5]~FF" port: "O_seq" } sink { cell: "LUT__3275" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O" } sink { cell: "i140/cpu1/u0/IR[6]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O" } sink { cell: "i140/cpu1/DI_Reg[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[6]~FF" port: "O" } sink { cell: "LUT__1769" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__1802" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__1831" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__1833" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__1850" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__1858" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__1861" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__1865" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2215" port: "I[2]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2225" port: "I[3]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2226" port: "I[0]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2232" port: "I[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2260" port: "I[3]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2304" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2320" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2324" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2326" port: "I[3]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2328" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2336" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2337" port: "I[1]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2340" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2433" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2454" port: "I[3]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2456" port: "I[1]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2481" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2491" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2496" port: "I[3]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2497" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2509" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2517" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2527" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2544" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2656" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2658" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2681" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__2693" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__3028" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__3033" port: "I[1]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__3267" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[6]~FF" port: "O_seq" } sink { cell: "LUT__3268" port: "I[0]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O" } sink { cell: "i140/cpu1/u0/IR[7]~FF" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O" } sink { cell: "i140/cpu1/DI_Reg[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/DI_Reg[7]~FF" port: "O" } sink { cell: "LUT__1767" port: "I[1]" } delay_max: 1962 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__1802" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__1805" port: "I[3]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__1831" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__1833" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__1850" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__1858" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__1861" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__1865" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2216" port: "I[3]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2226" port: "I[2]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2232" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2260" port: "I[1]" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2295" port: "I[3]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2324" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2327" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2433" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2458" port: "I[0]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2459" port: "I[1]" } delay_max: 1758 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2466" port: "I[1]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2481" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2498" port: "I[2]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2506" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2527" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2558" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2651" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2658" port: "I[1]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2681" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__2693" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__3029" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__3262" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__3268" port: "I[3]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/IR[7]~FF" port: "O_seq" } sink { cell: "LUT__3269" port: "I[1]" } delay_max: 1672 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "i140/cpu1/u0/ISet[1]~FF" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__1836" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__1894" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__2016" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__2213" port: "I[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__2316" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__2427" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__2438" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__2468" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__2478" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__2532" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__2551" port: "I[0]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__2607" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__3036" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "LUT__1835" port: "O" } sink { cell: "LUT__3249" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "i140/cpu1/u0/XY_State[1]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2220" port: "I[3]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2291" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2296" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2384" port: "I[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2426" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2430" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2435" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2441" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2475" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2547" port: "I[3]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2645" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2654" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2679" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "LUT__2686" port: "I[2]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/XY_State[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrA_r[2]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/XY_State[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrB_r[2]~FF" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/XY_State[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/XY_State[1]~FF" port: "O_seq" } sink { cell: "LUT__1945" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/XY_State[1]~FF" port: "O_seq" } sink { cell: "LUT__1962" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__3033" port: "O" } sink { cell: "i140/cpu1/u0/MCycles[1]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3029" port: "O" } sink { cell: "i140/cpu1/u0/MCycles[1]~FF" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__3034" port: "O" } sink { cell: "i140/cpu1/u0/MCycles[1]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/MCycles[1]~FF" port: "O_seq" } sink { cell: "LUT__2704" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3036" port: "O" } sink { cell: "i140/cpu1/u0/MCycles[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3040" port: "O" } sink { cell: "i140/cpu1/u0/MCycles[2]~FF" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/MCycles[2]~FF" port: "O_seq" } sink { cell: "LUT__2704" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2130" port: "O" } sink { cell: "biData_OUT[1]~FF" port: "I[0]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "LUT__2130" port: "O" } sink { cell: "i140/cpu1/u0/F[1]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__2130" port: "O" } sink { cell: "i140/cpu1/u0/SP[1]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2130" port: "O" } sink { cell: "i140/cpu1/u0/SP[9]~FF" port: "I[1]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__2130" port: "O" } sink { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "I[2]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "LUT__2130" port: "O" } sink { cell: "LUT__2131" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "biData_OUT[1]~FF" port: "I[1]" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/alu/add_17/i3" port: "I[0]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "LUT__1929" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "LUT__1930" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "LUT__2092" port: "I[1]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "LUT__2095" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "LUT__2097" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "LUT__2120" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "LUT__2127" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "LUT__2149" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "LUT__2190" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "LUT__2631" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "LUT__3058" port: "I[1]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[1]~FF" port: "O_seq" } sink { cell: "LUT__3093" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3042" port: "O" } sink { cell: "biData_OUT[1]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "biData_OUT[1]~FF" port: "O_seq" } sink { cell: "out255[1]~FF" port: "I[1]" } delay_max: 2066 delay_min: 0  }
route { driver { cell: "biData_OUT[1]~FF" port: "O_seq" } sink { cell: "s100_DO[1]" port: "outpad" } delay_max: 3970 delay_min: 0  }
route { driver { cell: "biData_OUT[1]~FF" port: "O_seq" } sink { cell: "biData_OUT[1]" port: "outpad" } delay_max: 811 delay_min: 0  }
route { driver { cell: "biData_OUT[1]~FF" port: "O_seq" } sink { cell: "LUT__1790" port: "I[0]" } delay_max: 2066 delay_min: 0  }
route { driver { cell: "LUT__2103" port: "O" } sink { cell: "s100_DO[2]~FF" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2103" port: "O" } sink { cell: "i140/cpu1/u0/F[2]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2103" port: "O" } sink { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "I[2]" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "LUT__2103" port: "O" } sink { cell: "LUT__2104" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2103" port: "O" } sink { cell: "LUT__3183" port: "I[0]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2103" port: "O" } sink { cell: "LUT__3219" port: "I[0]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[2]~FF" port: "O_seq" } sink { cell: "s100_DO[2]~FF" port: "I[1]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[2]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/alu/add_17/i4" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[2]~FF" port: "O_seq" } sink { cell: "LUT__1926" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[2]~FF" port: "O_seq" } sink { cell: "LUT__1929" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[2]~FF" port: "O_seq" } sink { cell: "LUT__1930" port: "I[2]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[2]~FF" port: "O_seq" } sink { cell: "LUT__2088" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[2]~FF" port: "O_seq" } sink { cell: "LUT__2095" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[2]~FF" port: "O_seq" } sink { cell: "LUT__2097" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[2]~FF" port: "O_seq" } sink { cell: "LUT__2124" port: "I[1]" } delay_max: 1262 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[2]~FF" port: "O_seq" } sink { cell: "LUT__2149" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[2]~FF" port: "O_seq" } sink { cell: "LUT__3067" port: "I[1]" } delay_max: 1515 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[2]~FF" port: "O_seq" } sink { cell: "LUT__3094" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__3044" port: "O" } sink { cell: "s100_DO[2]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "s100_DO[2]~FF" port: "O_seq" } sink { cell: "out255[2]~FF" port: "I[1]" } delay_max: 2183 delay_min: 0  }
route { driver { cell: "s100_DO[2]~FF" port: "O_seq" } sink { cell: "s100_DO[2]" port: "outpad" } delay_max: 3805 delay_min: 0  }
route { driver { cell: "s100_DO[2]~FF" port: "O_seq" } sink { cell: "biData_OUT[2]" port: "outpad" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "s100_DO[2]~FF" port: "O_seq" } sink { cell: "LUT__1788" port: "I[0]" } delay_max: 2628 delay_min: 0  }
route { driver { cell: "LUT__1938" port: "O" } sink { cell: "s100_DO[3]~FF" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__1938" port: "O" } sink { cell: "i140/cpu1/u0/F[3]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1938" port: "O" } sink { cell: "i140/cpu1/u0/SP[3]~FF" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__1938" port: "O" } sink { cell: "i140/cpu1/u0/SP[11]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__1938" port: "O" } sink { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "I[2]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "LUT__1938" port: "O" } sink { cell: "LUT__1941" port: "I[0]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__1938" port: "O" } sink { cell: "LUT__3624" port: "I[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[3]~FF" port: "O_seq" } sink { cell: "s100_DO[3]~FF" port: "I[1]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[3]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/alu/add_17/i5" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[3]~FF" port: "O_seq" } sink { cell: "LUT__1921" port: "I[2]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[3]~FF" port: "O_seq" } sink { cell: "LUT__1929" port: "I[3]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[3]~FF" port: "O_seq" } sink { cell: "LUT__1930" port: "I[3]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[3]~FF" port: "O_seq" } sink { cell: "LUT__2092" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[3]~FF" port: "O_seq" } sink { cell: "LUT__2095" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[3]~FF" port: "O_seq" } sink { cell: "LUT__2149" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[3]~FF" port: "O_seq" } sink { cell: "LUT__2609" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[3]~FF" port: "O_seq" } sink { cell: "LUT__3069" port: "I[1]" } delay_max: 2018 delay_min: 0  }
route { driver { cell: "LUT__3046" port: "O" } sink { cell: "s100_DO[3]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "s100_DO[3]~FF" port: "O_seq" } sink { cell: "out255[3]~FF" port: "I[1]" } delay_max: 1427 delay_min: 0  }
route { driver { cell: "s100_DO[3]~FF" port: "O_seq" } sink { cell: "s100_DO[3]" port: "outpad" } delay_max: 4277 delay_min: 0  }
route { driver { cell: "s100_DO[3]~FF" port: "O_seq" } sink { cell: "biData_OUT[3]" port: "outpad" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "s100_DO[3]~FF" port: "O_seq" } sink { cell: "LUT__1774" port: "I[1]" } delay_max: 1864 delay_min: 0  }
route { driver { cell: "LUT__3056" port: "O" } sink { cell: "s100_DO[4]~FF" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__3056" port: "O" } sink { cell: "i140/cpu1/u0/F[4]~FF" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__3056" port: "O" } sink { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "I[2]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "LUT__3056" port: "O" } sink { cell: "LUT__3190" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__3056" port: "O" } sink { cell: "LUT__3229" port: "I[0]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "LUT__3056" port: "O" } sink { cell: "LUT__3603" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__3056" port: "O" } sink { cell: "LUT__3628" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__3048" port: "O" } sink { cell: "s100_DO[4]~FF" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "s100_DO[4]~FF" port: "O_seq" } sink { cell: "out255[4]~FF" port: "I[1]" } delay_max: 2377 delay_min: 0  }
route { driver { cell: "s100_DO[4]~FF" port: "O_seq" } sink { cell: "s100_DO[4]" port: "outpad" } delay_max: 4252 delay_min: 0  }
route { driver { cell: "s100_DO[4]~FF" port: "O_seq" } sink { cell: "biData_OUT[4]" port: "outpad" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "s100_DO[4]~FF" port: "O_seq" } sink { cell: "LUT__1773" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__3065" port: "O" } sink { cell: "s100_DO[5]~FF" port: "I[0]" } delay_max: 1297 delay_min: 0  }
route { driver { cell: "LUT__3065" port: "O" } sink { cell: "i140/cpu1/u0/F[5]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__3065" port: "O" } sink { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__3065" port: "O" } sink { cell: "LUT__3198" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__3065" port: "O" } sink { cell: "LUT__3233" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__3065" port: "O" } sink { cell: "LUT__3592" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__3065" port: "O" } sink { cell: "LUT__3632" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[1]~FF" port: "O_seq" } sink { cell: "s100_DO[5]~FF" port: "I[1]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[1]~FF" port: "O_seq" } sink { cell: "LUT__2119" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[1]~FF" port: "O_seq" } sink { cell: "LUT__2120" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[1]~FF" port: "O_seq" } sink { cell: "LUT__2125" port: "I[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[1]~FF" port: "O_seq" } sink { cell: "LUT__2130" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[1]~FF" port: "O_seq" } sink { cell: "LUT__2616" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[1]~FF" port: "O_seq" } sink { cell: "LUT__3042" port: "I[0]" } delay_max: 1823 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[1]~FF" port: "O_seq" } sink { cell: "LUT__3653" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__3058" port: "O" } sink { cell: "s100_DO[5]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "s100_DO[5]~FF" port: "O_seq" } sink { cell: "out255[5]~FF" port: "I[1]" } delay_max: 1634 delay_min: 0  }
route { driver { cell: "s100_DO[5]~FF" port: "O_seq" } sink { cell: "s100_DO[5]" port: "outpad" } delay_max: 4459 delay_min: 0  }
route { driver { cell: "s100_DO[5]~FF" port: "O_seq" } sink { cell: "biData_OUT[5]" port: "outpad" } delay_max: 2166 delay_min: 0  }
route { driver { cell: "s100_DO[5]~FF" port: "O_seq" } sink { cell: "LUT__1771" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__2156" port: "O" } sink { cell: "s100_DO[6]~FF" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2156" port: "O" } sink { cell: "i140/cpu1/u0/F[6]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2156" port: "O" } sink { cell: "i140/cpu1/u0/SP[6]~FF" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__2156" port: "O" } sink { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "I[2]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "LUT__2156" port: "O" } sink { cell: "LUT__2162" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2156" port: "O" } sink { cell: "LUT__3238" port: "I[0]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "LUT__2156" port: "O" } sink { cell: "LUT__3635" port: "I[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[2]~FF" port: "O_seq" } sink { cell: "s100_DO[6]~FF" port: "I[1]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[2]~FF" port: "O_seq" } sink { cell: "LUT__2088" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[2]~FF" port: "O_seq" } sink { cell: "LUT__2091" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[2]~FF" port: "O_seq" } sink { cell: "LUT__2094" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[2]~FF" port: "O_seq" } sink { cell: "LUT__2103" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[2]~FF" port: "O_seq" } sink { cell: "LUT__2614" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[2]~FF" port: "O_seq" } sink { cell: "LUT__3044" port: "I[0]" } delay_max: 1322 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[2]~FF" port: "O_seq" } sink { cell: "LUT__3652" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__3067" port: "O" } sink { cell: "s100_DO[6]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "s100_DO[6]~FF" port: "O_seq" } sink { cell: "out255[6]~FF" port: "I[1]" } delay_max: 1909 delay_min: 0  }
route { driver { cell: "s100_DO[6]~FF" port: "O_seq" } sink { cell: "s100_DO[6]" port: "outpad" } delay_max: 4382 delay_min: 0  }
route { driver { cell: "s100_DO[6]~FF" port: "O_seq" } sink { cell: "biData_OUT[6]" port: "outpad" } delay_max: 2148 delay_min: 0  }
route { driver { cell: "s100_DO[6]~FF" port: "O_seq" } sink { cell: "LUT__1769" port: "I[0]" } delay_max: 1460 delay_min: 0  }
route { driver { cell: "LUT__3076" port: "O" } sink { cell: "s100_DO[7]~FF" port: "I[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__3076" port: "O" } sink { cell: "i140/cpu1/u0/F[7]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__3076" port: "O" } sink { cell: "i140/cpu1/u0/SP[7]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__3076" port: "O" } sink { cell: "i140/cpu1/u0/SP[15]~FF" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__3076" port: "O" } sink { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__3076" port: "O" } sink { cell: "LUT__3597" port: "I[0]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "LUT__3076" port: "O" } sink { cell: "LUT__3638" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[3]~FF" port: "O_seq" } sink { cell: "s100_DO[7]~FF" port: "I[1]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[3]~FF" port: "O_seq" } sink { cell: "LUT__1921" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[3]~FF" port: "O_seq" } sink { cell: "LUT__1925" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[3]~FF" port: "O_seq" } sink { cell: "LUT__1928" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[3]~FF" port: "O_seq" } sink { cell: "LUT__1938" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[3]~FF" port: "O_seq" } sink { cell: "LUT__2614" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[3]~FF" port: "O_seq" } sink { cell: "LUT__3046" port: "I[0]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[3]~FF" port: "O_seq" } sink { cell: "LUT__3121" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[3]~FF" port: "O_seq" } sink { cell: "LUT__3124" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[3]~FF" port: "O_seq" } sink { cell: "LUT__3651" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__3069" port: "O" } sink { cell: "s100_DO[7]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "s100_DO[7]~FF" port: "O_seq" } sink { cell: "out255[7]~FF" port: "I[1]" } delay_max: 1922 delay_min: 0  }
route { driver { cell: "s100_DO[7]~FF" port: "O_seq" } sink { cell: "s100_DO[7]" port: "outpad" } delay_max: 4591 delay_min: 0  }
route { driver { cell: "s100_DO[7]~FF" port: "O_seq" } sink { cell: "biData_OUT[7]" port: "outpad" } delay_max: 2361 delay_min: 0  }
route { driver { cell: "s100_DO[7]~FF" port: "O_seq" } sink { cell: "LUT__1767" port: "I[0]" } delay_max: 2170 delay_min: 0  }
route { driver { cell: "LUT__3084" port: "O" } sink { cell: "i140/cpu1/u0/F[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3089" port: "O" } sink { cell: "i140/cpu1/u0/F[1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3089" port: "O" } sink { cell: "LUT__3142" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Fp[1]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[1]~FF" port: "O_seq" } sink { cell: "LUT__1931" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[1]~FF" port: "O_seq" } sink { cell: "LUT__2097" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[1]~FF" port: "O_seq" } sink { cell: "LUT__2152" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[1]~FF" port: "O_seq" } sink { cell: "LUT__2626" port: "I[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[1]~FF" port: "O_seq" } sink { cell: "LUT__2627" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[1]~FF" port: "O_seq" } sink { cell: "LUT__2629" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[1]~FF" port: "O_seq" } sink { cell: "LUT__3079" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[1]~FF" port: "O_seq" } sink { cell: "LUT__3080" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[1]~FF" port: "O_seq" } sink { cell: "LUT__3093" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[1]~FF" port: "O_seq" } sink { cell: "LUT__3141" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[1]~FF" port: "O_seq" } sink { cell: "LUT__3291" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__3115" port: "O" } sink { cell: "i140/cpu1/u0/F[2]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3120" port: "O" } sink { cell: "i140/cpu1/u0/F[2]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[2]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Fp[2]~FF" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[2]~FF" port: "O_seq" } sink { cell: "LUT__1898" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[2]~FF" port: "O_seq" } sink { cell: "LUT__2726" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[2]~FF" port: "O_seq" } sink { cell: "LUT__3103" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[2]~FF" port: "O_seq" } sink { cell: "LUT__3303" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__3128" port: "O" } sink { cell: "i140/cpu1/u0/F[3]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3130" port: "O" } sink { cell: "i140/cpu1/u0/F[3]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3130" port: "O" } sink { cell: "i140/cpu1/u0/F[5]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[3]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Fp[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[3]~FF" port: "O_seq" } sink { cell: "LUT__3125" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[3]~FF" port: "O_seq" } sink { cell: "LUT__3315" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3138" port: "O" } sink { cell: "i140/cpu1/u0/F[4]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3142" port: "O" } sink { cell: "i140/cpu1/u0/F[4]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[4]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Fp[4]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[4]~FF" port: "O_seq" } sink { cell: "LUT__1929" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[4]~FF" port: "O_seq" } sink { cell: "LUT__1930" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[4]~FF" port: "O_seq" } sink { cell: "LUT__2096" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[4]~FF" port: "O_seq" } sink { cell: "LUT__2149" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[4]~FF" port: "O_seq" } sink { cell: "LUT__3131" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[4]~FF" port: "O_seq" } sink { cell: "LUT__3135" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[4]~FF" port: "O_seq" } sink { cell: "LUT__3332" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3149" port: "O" } sink { cell: "i140/cpu1/u0/F[5]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[5]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Fp[5]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[5]~FF" port: "O_seq" } sink { cell: "LUT__3146" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[5]~FF" port: "O_seq" } sink { cell: "LUT__3349" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__3155" port: "O" } sink { cell: "i140/cpu1/u0/F[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3157" port: "O" } sink { cell: "i140/cpu1/u0/F[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3163" port: "O" } sink { cell: "i140/cpu1/u0/F[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3166" port: "O" } sink { cell: "i140/cpu1/u0/F[7]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Fp[7]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[7]~FF" port: "O_seq" } sink { cell: "LUT__1897" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[7]~FF" port: "O_seq" } sink { cell: "LUT__3158" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/F[7]~FF" port: "O_seq" } sink { cell: "LUT__3378" port: "I[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Ap[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/I[1]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[1]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "O_seq" } sink { cell: "LUT__2890" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "O_seq" } sink { cell: "LUT__3288" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "O_seq" } sink { cell: "LUT__3381" port: "I[0]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "O_seq" } sink { cell: "LUT__3548" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Ap[1]~FF" port: "O_seq" } sink { cell: "LUT__3548" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Ap[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/I[2]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[2]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "O_seq" } sink { cell: "LUT__2906" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "O_seq" } sink { cell: "LUT__3300" port: "I[0]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "O_seq" } sink { cell: "LUT__3385" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "O_seq" } sink { cell: "LUT__3551" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Ap[2]~FF" port: "O_seq" } sink { cell: "LUT__3551" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Ap[3]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/I[3]~FF" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[3]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "O_seq" } sink { cell: "LUT__2922" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "O_seq" } sink { cell: "LUT__3125" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "O_seq" } sink { cell: "LUT__3312" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "O_seq" } sink { cell: "LUT__3389" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "O_seq" } sink { cell: "LUT__3554" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Ap[3]~FF" port: "O_seq" } sink { cell: "LUT__3554" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Ap[4]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/I[4]~FF" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[4]~FF" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "O_seq" } sink { cell: "LUT__2938" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "O_seq" } sink { cell: "LUT__3329" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "O_seq" } sink { cell: "LUT__3393" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "O_seq" } sink { cell: "LUT__3557" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Ap[4]~FF" port: "O_seq" } sink { cell: "LUT__3557" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Ap[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/I[5]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[5]~FF" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "O_seq" } sink { cell: "LUT__2954" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "O_seq" } sink { cell: "LUT__3146" port: "I[3]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "O_seq" } sink { cell: "LUT__3346" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "O_seq" } sink { cell: "LUT__3397" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "O_seq" } sink { cell: "LUT__3560" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Ap[5]~FF" port: "O_seq" } sink { cell: "LUT__3560" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Ap[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/I[6]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[6]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "O_seq" } sink { cell: "LUT__2970" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "O_seq" } sink { cell: "LUT__3358" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "O_seq" } sink { cell: "LUT__3402" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "O_seq" } sink { cell: "LUT__3563" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Ap[6]~FF" port: "O_seq" } sink { cell: "LUT__3563" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Ap[7]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/I[7]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[7]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "O_seq" } sink { cell: "LUT__2979" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "O_seq" } sink { cell: "LUT__3375" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "O_seq" } sink { cell: "LUT__3405" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "O_seq" } sink { cell: "LUT__3566" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Ap[7]~FF" port: "O_seq" } sink { cell: "LUT__3566" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Fp[1]~FF" port: "O_seq" } sink { cell: "LUT__3081" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Fp[2]~FF" port: "O_seq" } sink { cell: "LUT__3110" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Fp[3]~FF" port: "O_seq" } sink { cell: "LUT__3126" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Fp[4]~FF" port: "O_seq" } sink { cell: "LUT__3136" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Fp[5]~FF" port: "O_seq" } sink { cell: "LUT__3147" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Fp[6]~FF" port: "O_seq" } sink { cell: "LUT__3151" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Fp[7]~FF" port: "O_seq" } sink { cell: "LUT__3162" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[1]~FF" port: "O_seq" } sink { cell: "LUT__2893" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[1]~FF" port: "O_seq" } sink { cell: "LUT__3549" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[2]~FF" port: "O_seq" } sink { cell: "LUT__2909" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[2]~FF" port: "O_seq" } sink { cell: "LUT__3552" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[3]~FF" port: "O_seq" } sink { cell: "LUT__2925" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[3]~FF" port: "O_seq" } sink { cell: "LUT__3555" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[4]~FF" port: "O_seq" } sink { cell: "LUT__2941" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[4]~FF" port: "O_seq" } sink { cell: "LUT__3558" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[5]~FF" port: "O_seq" } sink { cell: "LUT__2957" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[5]~FF" port: "O_seq" } sink { cell: "LUT__3561" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[6]~FF" port: "O_seq" } sink { cell: "LUT__2973" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[6]~FF" port: "O_seq" } sink { cell: "LUT__3564" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[7]~FF" port: "O_seq" } sink { cell: "LUT__2989" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/I[7]~FF" port: "O_seq" } sink { cell: "LUT__3567" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[1]~FF" port: "O_seq" } sink { cell: "LUT__2773" port: "I[0]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[1]~FF" port: "O_seq" } sink { cell: "LUT__3168" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[1]~FF" port: "O_seq" } sink { cell: "LUT__3549" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3168" port: "O" } sink { cell: "i140/cpu1/u0/R[2]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3168" port: "O" } sink { cell: "LUT__3170" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3168" port: "O" } sink { cell: "LUT__3172" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[2]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[2]~FF" port: "O_seq" } sink { cell: "LUT__2787" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[2]~FF" port: "O_seq" } sink { cell: "LUT__3170" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[2]~FF" port: "O_seq" } sink { cell: "LUT__3172" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[2]~FF" port: "O_seq" } sink { cell: "LUT__3552" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__3170" port: "O" } sink { cell: "i140/cpu1/u0/R[3]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[3]~FF" port: "O_seq" } sink { cell: "LUT__2801" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[3]~FF" port: "O_seq" } sink { cell: "LUT__3170" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[3]~FF" port: "O_seq" } sink { cell: "LUT__3172" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[3]~FF" port: "O_seq" } sink { cell: "LUT__3555" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3172" port: "O" } sink { cell: "i140/cpu1/u0/R[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3172" port: "O" } sink { cell: "LUT__3174" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[4]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[4]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[4]~FF" port: "O_seq" } sink { cell: "LUT__2817" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[4]~FF" port: "O_seq" } sink { cell: "LUT__3174" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[4]~FF" port: "O_seq" } sink { cell: "LUT__3558" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3174" port: "O" } sink { cell: "i140/cpu1/u0/R[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3174" port: "O" } sink { cell: "LUT__3176" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[5]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/R[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[5]~FF" port: "O_seq" } sink { cell: "LUT__2832" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[5]~FF" port: "O_seq" } sink { cell: "LUT__3176" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[5]~FF" port: "O_seq" } sink { cell: "LUT__3561" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3176" port: "O" } sink { cell: "i140/cpu1/u0/R[6]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[6]~FF" port: "O_seq" } sink { cell: "LUT__2846" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[6]~FF" port: "O_seq" } sink { cell: "LUT__3176" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[6]~FF" port: "O_seq" } sink { cell: "LUT__3564" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3178" port: "O" } sink { cell: "i140/cpu1/u0/R[7]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[7]~FF" port: "O_seq" } sink { cell: "LUT__2860" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/R[7]~FF" port: "O_seq" } sink { cell: "LUT__3567" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3180" port: "O" } sink { cell: "i140/cpu1/u0/SP[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[1]~FF" port: "O_seq" } sink { cell: "LUT__2764" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[1]~FF" port: "O_seq" } sink { cell: "LUT__3179" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[1]~FF" port: "O_seq" } sink { cell: "LUT__3184" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[1]~FF" port: "O_seq" } sink { cell: "LUT__3187" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[1]~FF" port: "O_seq" } sink { cell: "LUT__3191" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[1]~FF" port: "O_seq" } sink { cell: "LUT__3192" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[1]~FF" port: "O_seq" } sink { cell: "LUT__3290" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[1]~FF" port: "O_seq" } sink { cell: "LUT__3383" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__3184" port: "O" } sink { cell: "i140/cpu1/u0/SP[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3183" port: "O" } sink { cell: "i140/cpu1/u0/SP[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3185" port: "O" } sink { cell: "i140/cpu1/u0/SP[2]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3185" port: "O" } sink { cell: "i140/cpu1/u0/SP[4]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3185" port: "O" } sink { cell: "LUT__3196" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3185" port: "O" } sink { cell: "LUT__3198" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[2]~FF" port: "O_seq" } sink { cell: "LUT__2778" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[2]~FF" port: "O_seq" } sink { cell: "LUT__3184" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[2]~FF" port: "O_seq" } sink { cell: "LUT__3187" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[2]~FF" port: "O_seq" } sink { cell: "LUT__3191" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[2]~FF" port: "O_seq" } sink { cell: "LUT__3192" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[2]~FF" port: "O_seq" } sink { cell: "LUT__3302" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[2]~FF" port: "O_seq" } sink { cell: "LUT__3387" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__3188" port: "O" } sink { cell: "i140/cpu1/u0/SP[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[3]~FF" port: "O_seq" } sink { cell: "LUT__2790" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[3]~FF" port: "O_seq" } sink { cell: "LUT__3188" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[3]~FF" port: "O_seq" } sink { cell: "LUT__3191" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[3]~FF" port: "O_seq" } sink { cell: "LUT__3192" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[3]~FF" port: "O_seq" } sink { cell: "LUT__3314" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[3]~FF" port: "O_seq" } sink { cell: "LUT__3391" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3190" port: "O" } sink { cell: "i140/cpu1/u0/SP[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3193" port: "O" } sink { cell: "i140/cpu1/u0/SP[4]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[4]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/SP[4]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[4]~FF" port: "O_seq" } sink { cell: "LUT__2814" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[4]~FF" port: "O_seq" } sink { cell: "LUT__3195" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[4]~FF" port: "O_seq" } sink { cell: "LUT__3197" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[4]~FF" port: "O_seq" } sink { cell: "LUT__3201" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[4]~FF" port: "O_seq" } sink { cell: "LUT__3331" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[4]~FF" port: "O_seq" } sink { cell: "LUT__3395" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3198" port: "O" } sink { cell: "i140/cpu1/u0/SP[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3196" port: "O" } sink { cell: "i140/cpu1/u0/SP[5]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3182" port: "O" } sink { cell: "i140/cpu1/u0/SP[5]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3182" port: "O" } sink { cell: "LUT__3183" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3182" port: "O" } sink { cell: "LUT__3184" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3182" port: "O" } sink { cell: "LUT__3187" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3182" port: "O" } sink { cell: "LUT__3190" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3182" port: "O" } sink { cell: "LUT__3193" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3182" port: "O" } sink { cell: "LUT__3202" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3182" port: "O" } sink { cell: "LUT__3205" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[5]~FF" port: "O_seq" } sink { cell: "LUT__2822" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[5]~FF" port: "O_seq" } sink { cell: "LUT__3196" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[5]~FF" port: "O_seq" } sink { cell: "LUT__3197" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[5]~FF" port: "O_seq" } sink { cell: "LUT__3200" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[5]~FF" port: "O_seq" } sink { cell: "LUT__3201" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[5]~FF" port: "O_seq" } sink { cell: "LUT__3348" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[5]~FF" port: "O_seq" } sink { cell: "LUT__3399" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__3203" port: "O" } sink { cell: "i140/cpu1/u0/SP[6]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[6]~FF" port: "O_seq" } sink { cell: "LUT__2842" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[6]~FF" port: "O_seq" } sink { cell: "LUT__3202" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[6]~FF" port: "O_seq" } sink { cell: "LUT__3205" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[6]~FF" port: "O_seq" } sink { cell: "LUT__3208" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[6]~FF" port: "O_seq" } sink { cell: "LUT__3209" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[6]~FF" port: "O_seq" } sink { cell: "LUT__3360" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[6]~FF" port: "O_seq" } sink { cell: "LUT__3403" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3206" port: "O" } sink { cell: "i140/cpu1/u0/SP[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[7]~FF" port: "O_seq" } sink { cell: "LUT__2849" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[7]~FF" port: "O_seq" } sink { cell: "LUT__3206" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[7]~FF" port: "O_seq" } sink { cell: "LUT__3208" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[7]~FF" port: "O_seq" } sink { cell: "LUT__3209" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[7]~FF" port: "O_seq" } sink { cell: "LUT__3377" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[7]~FF" port: "O_seq" } sink { cell: "LUT__3407" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__3213" port: "O" } sink { cell: "i140/cpu1/u0/SP[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3210" port: "O" } sink { cell: "i140/cpu1/u0/SP[8]~FF" port: "I[2]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__3210" port: "O" } sink { cell: "i140/cpu1/u0/SP[9]~FF" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__3210" port: "O" } sink { cell: "i140/cpu1/u0/SP[11]~FF" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__3210" port: "O" } sink { cell: "i140/cpu1/u0/SP[15]~FF" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__3210" port: "O" } sink { cell: "LUT__3211" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__3210" port: "O" } sink { cell: "LUT__3215" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__3210" port: "O" } sink { cell: "LUT__3223" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__3215" port: "O" } sink { cell: "i140/cpu1/u0/SP[8]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3215" port: "O" } sink { cell: "i140/cpu1/u0/SP[9]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3215" port: "O" } sink { cell: "i140/cpu1/u0/SP[10]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3215" port: "O" } sink { cell: "i140/cpu1/u0/SP[11]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3215" port: "O" } sink { cell: "i140/cpu1/u0/SP[12]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3215" port: "O" } sink { cell: "i140/cpu1/u0/SP[13]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3215" port: "O" } sink { cell: "i140/cpu1/u0/SP[14]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3215" port: "O" } sink { cell: "i140/cpu1/u0/SP[15]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[8]~FF" port: "O_seq" } sink { cell: "LUT__2672" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[8]~FF" port: "O_seq" } sink { cell: "LUT__2697" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[8]~FF" port: "O_seq" } sink { cell: "LUT__2874" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[8]~FF" port: "O_seq" } sink { cell: "LUT__3212" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[8]~FF" port: "O_seq" } sink { cell: "LUT__3216" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[8]~FF" port: "O_seq" } sink { cell: "LUT__3220" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[8]~FF" port: "O_seq" } sink { cell: "LUT__3221" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3217" port: "O" } sink { cell: "i140/cpu1/u0/SP[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[9]~FF" port: "O_seq" } sink { cell: "LUT__2890" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[9]~FF" port: "O_seq" } sink { cell: "LUT__3217" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[9]~FF" port: "O_seq" } sink { cell: "LUT__3220" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[9]~FF" port: "O_seq" } sink { cell: "LUT__3221" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[9]~FF" port: "O_seq" } sink { cell: "LUT__3290" port: "I[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[9]~FF" port: "O_seq" } sink { cell: "LUT__3383" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3219" port: "O" } sink { cell: "i140/cpu1/u0/SP[10]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3222" port: "O" } sink { cell: "i140/cpu1/u0/SP[10]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[10]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/SP[10]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[10]~FF" port: "O_seq" } sink { cell: "LUT__2906" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[10]~FF" port: "O_seq" } sink { cell: "LUT__3225" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[10]~FF" port: "O_seq" } sink { cell: "LUT__3228" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[10]~FF" port: "O_seq" } sink { cell: "LUT__3230" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[10]~FF" port: "O_seq" } sink { cell: "LUT__3302" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[10]~FF" port: "O_seq" } sink { cell: "LUT__3387" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3223" port: "O" } sink { cell: "i140/cpu1/u0/SP[10]~FF" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__3223" port: "O" } sink { cell: "i140/cpu1/u0/SP[13]~FF" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3223" port: "O" } sink { cell: "i140/cpu1/u0/SP[14]~FF" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__3223" port: "O" } sink { cell: "LUT__3229" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3223" port: "O" } sink { cell: "LUT__3231" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3226" port: "O" } sink { cell: "i140/cpu1/u0/SP[11]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[11]~FF" port: "O_seq" } sink { cell: "LUT__2922" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[11]~FF" port: "O_seq" } sink { cell: "LUT__3226" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[11]~FF" port: "O_seq" } sink { cell: "LUT__3228" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[11]~FF" port: "O_seq" } sink { cell: "LUT__3230" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[11]~FF" port: "O_seq" } sink { cell: "LUT__3314" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[11]~FF" port: "O_seq" } sink { cell: "LUT__3391" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3231" port: "O" } sink { cell: "i140/cpu1/u0/SP[12]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3229" port: "O" } sink { cell: "i140/cpu1/u0/SP[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3211" port: "O" } sink { cell: "i140/cpu1/u0/SP[12]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3211" port: "O" } sink { cell: "LUT__3212" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3211" port: "O" } sink { cell: "LUT__3216" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__3211" port: "O" } sink { cell: "LUT__3219" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__3211" port: "O" } sink { cell: "LUT__3222" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__3211" port: "O" } sink { cell: "LUT__3225" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3211" port: "O" } sink { cell: "LUT__3233" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__3211" port: "O" } sink { cell: "LUT__3234" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3211" port: "O" } sink { cell: "LUT__3235" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3211" port: "O" } sink { cell: "LUT__3238" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[12]~FF" port: "O_seq" } sink { cell: "LUT__2938" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[12]~FF" port: "O_seq" } sink { cell: "LUT__3229" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[12]~FF" port: "O_seq" } sink { cell: "LUT__3231" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[12]~FF" port: "O_seq" } sink { cell: "LUT__3234" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[12]~FF" port: "O_seq" } sink { cell: "LUT__3235" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[12]~FF" port: "O_seq" } sink { cell: "LUT__3331" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[12]~FF" port: "O_seq" } sink { cell: "LUT__3395" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3233" port: "O" } sink { cell: "i140/cpu1/u0/SP[13]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3236" port: "O" } sink { cell: "i140/cpu1/u0/SP[13]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[13]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/SP[13]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[13]~FF" port: "O_seq" } sink { cell: "LUT__2954" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[13]~FF" port: "O_seq" } sink { cell: "LUT__3239" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[13]~FF" port: "O_seq" } sink { cell: "LUT__3241" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[13]~FF" port: "O_seq" } sink { cell: "LUT__3348" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[13]~FF" port: "O_seq" } sink { cell: "LUT__3399" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3239" port: "O" } sink { cell: "i140/cpu1/u0/SP[14]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3238" port: "O" } sink { cell: "i140/cpu1/u0/SP[14]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[14]~FF" port: "O_seq" } sink { cell: "LUT__2970" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[14]~FF" port: "O_seq" } sink { cell: "LUT__3239" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[14]~FF" port: "O_seq" } sink { cell: "LUT__3241" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[14]~FF" port: "O_seq" } sink { cell: "LUT__3360" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[14]~FF" port: "O_seq" } sink { cell: "LUT__3403" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3242" port: "O" } sink { cell: "i140/cpu1/u0/SP[15]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[15]~FF" port: "O_seq" } sink { cell: "LUT__2979" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[15]~FF" port: "O_seq" } sink { cell: "LUT__3242" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[15]~FF" port: "O_seq" } sink { cell: "LUT__3377" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/SP[15]~FF" port: "O_seq" } sink { cell: "LUT__3407" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2071" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2401" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2416" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3210" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrA_r[1]~FF" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[2]~FF" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrA_r[1]~FF" port: "O" } sink { cell: "LUT__2486" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrA_r[1]~FF" port: "O" } sink { cell: "LUT__2690" port: "I[0]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2071" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2401" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2416" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3210" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2075" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2378" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2400" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2757" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3258" port: "O" } sink { cell: "i140/cpu1/u0/Read_To_Reg_r[4]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Read_To_Reg_r[4]~FF" port: "O_seq" } sink { cell: "LUT__2074" port: "I[3]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__3262" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__3264" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3271" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__1921" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__1922" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__1925" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__1927" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__1932" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2073" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2088" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2091" port: "I[1]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2093" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2120" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2125" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2126" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2136" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2137" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2138" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2139" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2142" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2144" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2186" port: "I[0]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2192" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2193" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2390" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2391" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2393" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2396" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2592" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2593" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2597" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2598" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2601" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2602" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2621" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2634" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2637" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3049" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3050" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3059" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3060" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3070" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3071" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3086" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3097" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3103" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3104" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3131" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3132" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3140" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3158" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3651" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3652" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3653" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3654" port: "I[1]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3655" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__3275" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__1922" port: "I[2]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__1934" port: "I[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2073" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2098" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2100" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2122" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2389" port: "I[3]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2392" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2396" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2599" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2640" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3052" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3053" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3062" port: "I[3]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3071" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3079" port: "I[0]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3086" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3102" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3118" port: "I[0]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3131" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3132" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3140" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3160" port: "I[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3655" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2430" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2430" port: "O" } sink { cell: "LUT__2431" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3277" port: "O" } sink { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__1935" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2073" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2098" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2101" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2122" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2389" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2394" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2396" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2405" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2596" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2641" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3054" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3063" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3074" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3079" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3109" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3118" port: "I[2]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3123" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3124" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3133" port: "I[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3140" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3144" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3145" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/ALU_Op_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3161" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2442" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrA_r[1]~FF" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2442" port: "O" } sink { cell: "LUT__2444" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2442" port: "O" } sink { cell: "LUT__2458" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2442" port: "O" } sink { cell: "LUT__2500" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__2442" port: "O" } sink { cell: "LUT__3269" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2469" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrA_r[1]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__2443" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrA_r[1]~FF" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__2443" port: "O" } sink { cell: "LUT__2444" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2443" port: "O" } sink { cell: "LUT__2508" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2443" port: "O" } sink { cell: "LUT__3258" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2443" port: "O" } sink { cell: "LUT__3277" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2484" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrA_r[1]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrA_r[1]~FF" port: "O_seq" } sink { cell: "LUT__1955" port: "I[1]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrA_r[2]~FF" port: "O_seq" } sink { cell: "LUT__1960" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1849" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1849" port: "O" } sink { cell: "LUT__1853" port: "I[0]" } delay_max: 1353 delay_min: 0  }
route { driver { cell: "LUT__1849" port: "O" } sink { cell: "LUT__2230" port: "I[2]" } delay_max: 1613 delay_min: 0  }
route { driver { cell: "LUT__1849" port: "O" } sink { cell: "LUT__2231" port: "I[1]" } delay_max: 1613 delay_min: 0  }
route { driver { cell: "LUT__1849" port: "O" } sink { cell: "LUT__2358" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1849" port: "O" } sink { cell: "LUT__2446" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__1849" port: "O" } sink { cell: "LUT__2559" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__1849" port: "O" } sink { cell: "LUT__2661" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__2229" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "I[2]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "LUT__2229" port: "O" } sink { cell: "LUT__2230" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2229" port: "O" } sink { cell: "LUT__2314" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2229" port: "O" } sink { cell: "LUT__2333" port: "I[3]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__2229" port: "O" } sink { cell: "LUT__2342" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2229" port: "O" } sink { cell: "LUT__2358" port: "I[0]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "LUT__2229" port: "O" } sink { cell: "LUT__2559" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2229" port: "O" } sink { cell: "LUT__2661" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2229" port: "O" } sink { cell: "LUT__2688" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2229" port: "O" } sink { cell: "LUT__2707" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2229" port: "O" } sink { cell: "LUT__2728" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__2229" port: "O" } sink { cell: "LUT__3409" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2539" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "O" } sink { cell: "LUT__2541" port: "I[0]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "O" } sink { cell: "LUT__2662" port: "I[1]" } delay_max: 1543 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "O" } sink { cell: "LUT__2674" port: "I[2]" } delay_max: 1271 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "O" } sink { cell: "LUT__3292" port: "I[2]" } delay_max: 1766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "O" } sink { cell: "LUT__3304" port: "I[2]" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "O" } sink { cell: "LUT__3316" port: "I[2]" } delay_max: 2256 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "O" } sink { cell: "LUT__3333" port: "I[2]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "O" } sink { cell: "LUT__3350" port: "I[2]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "O" } sink { cell: "LUT__3362" port: "I[2]" } delay_max: 1543 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "O" } sink { cell: "LUT__3379" port: "I[2]" } delay_max: 1983 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrB_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2062" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrB_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2068" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1908" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "I[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__1908" port: "O" } sink { cell: "LUT__1909" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1908" port: "O" } sink { cell: "LUT__2022" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1908" port: "O" } sink { cell: "LUT__2270" port: "I[2]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "LUT__1908" port: "O" } sink { cell: "LUT__2271" port: "I[2]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__1908" port: "O" } sink { cell: "LUT__2276" port: "I[3]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "LUT__1908" port: "O" } sink { cell: "LUT__2354" port: "I[0]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "LUT__1908" port: "O" } sink { cell: "LUT__2363" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__1908" port: "O" } sink { cell: "LUT__2445" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__1908" port: "O" } sink { cell: "LUT__3002" port: "I[3]" } delay_max: 1333 delay_min: 0  }
route { driver { cell: "LUT__2252" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2257" port: "O" } sink { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2257" port: "O" } sink { cell: "LUT__2702" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2264" port: "I[2]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2267" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2765" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2779" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2793" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2815" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2823" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2842" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2844" port: "I[3]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2852" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2873" port: "I[2]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2874" port: "I[2]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2889" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2890" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2905" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2906" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2921" port: "I[2]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2922" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2937" port: "I[2]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2938" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2953" port: "I[2]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2954" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2969" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2970" port: "I[2]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2978" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O" } sink { cell: "LUT__2979" port: "I[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2207" port: "I[3]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2208" port: "I[2]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2209" port: "I[3]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2766" port: "I[3]" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2767" port: "I[2]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2768" port: "I[3]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2780" port: "I[3]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2781" port: "I[2]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2782" port: "I[3]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2794" port: "I[3]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2795" port: "I[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2796" port: "I[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2804" port: "I[3]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2805" port: "I[2]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2806" port: "I[3]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2824" port: "I[3]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2825" port: "I[2]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2826" port: "I[3]" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2835" port: "I[3]" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2836" port: "I[2]" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2837" port: "I[3]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2853" port: "I[3]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2854" port: "I[2]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2855" port: "I[3]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2864" port: "I[3]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2865" port: "I[2]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2866" port: "I[3]" } delay_max: 1509 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2881" port: "I[3]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2882" port: "I[2]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2883" port: "I[3]" } delay_max: 1444 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2897" port: "I[3]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2898" port: "I[2]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2899" port: "I[3]" } delay_max: 2188 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2913" port: "I[3]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2914" port: "I[2]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2915" port: "I[3]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2929" port: "I[3]" } delay_max: 1770 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2930" port: "I[2]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2931" port: "I[3]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2945" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2946" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2947" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2961" port: "I[3]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2962" port: "I[2]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2963" port: "I[3]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2981" port: "I[3]" } delay_max: 1301 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2982" port: "I[2]" } delay_max: 2015 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[1]~FF" port: "O_seq" } sink { cell: "LUT__2983" port: "I[3]" } delay_max: 2024 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2211" port: "I[3]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2770" port: "I[3]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2784" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2798" port: "I[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2808" port: "I[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2828" port: "I[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2839" port: "I[3]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2857" port: "I[3]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2868" port: "I[3]" } delay_max: 2200 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2885" port: "I[3]" } delay_max: 1981 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2901" port: "I[3]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2917" port: "I[3]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2933" port: "I[3]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2949" port: "I[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2965" port: "I[3]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegAddrC[2]~FF" port: "O_seq" } sink { cell: "LUT__2985" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2005" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2006" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2007" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2008" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "O" } sink { cell: "LUT__2028" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "O" } sink { cell: "LUT__2051" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "O" } sink { cell: "LUT__2571" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "O" } sink { cell: "LUT__3381" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "O" } sink { cell: "LUT__3616" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "O" } sink { cell: "LUT__3619" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "O" } sink { cell: "LUT__3620" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[1]~FF" port: "O_seq" } sink { cell: "LUT__3617" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2000" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2001" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2002" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2003" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "O" } sink { cell: "LUT__2028" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "O" } sink { cell: "LUT__2051" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "O" } sink { cell: "LUT__2572" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "O" } sink { cell: "LUT__3385" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "O" } sink { cell: "LUT__3621" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "O" } sink { cell: "LUT__3625" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[2]~FF" port: "O_seq" } sink { cell: "LUT__3622" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1995" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1996" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1997" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1998" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" port: "O" } sink { cell: "LUT__2028" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" port: "O" } sink { cell: "LUT__2051" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" port: "O" } sink { cell: "LUT__2572" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" port: "O" } sink { cell: "LUT__3389" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" port: "O" } sink { cell: "LUT__3626" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[3]~FF" port: "O_seq" } sink { cell: "LUT__3624" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1967" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1969" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1971" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1973" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "O" } sink { cell: "LUT__1994" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "O" } sink { cell: "LUT__2052" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "O" } sink { cell: "LUT__2105" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "O" } sink { cell: "LUT__2567" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "O" } sink { cell: "LUT__2569" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "O" } sink { cell: "LUT__3393" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "O" } sink { cell: "LUT__3630" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "O" } sink { cell: "LUT__3633" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[4]~FF" port: "O_seq" } sink { cell: "LUT__3628" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1975" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1976" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1977" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1978" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "O" } sink { cell: "LUT__1994" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "O" } sink { cell: "LUT__2052" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "O" } sink { cell: "LUT__2105" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "O" } sink { cell: "LUT__2567" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "O" } sink { cell: "LUT__2569" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "O" } sink { cell: "LUT__3397" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "O" } sink { cell: "LUT__3633" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[5]~FF" port: "O_seq" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1989" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1988" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1992" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "O" } sink { cell: "LUT__1994" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "O" } sink { cell: "LUT__2052" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "O" } sink { cell: "LUT__2106" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "O" } sink { cell: "LUT__2565" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "O" } sink { cell: "LUT__2576" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "O" } sink { cell: "LUT__2581" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "O" } sink { cell: "LUT__3402" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "O" } sink { cell: "LUT__3636" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "O" } sink { cell: "LUT__3639" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[6]~FF" port: "O_seq" } sink { cell: "LUT__3636" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1982" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1981" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1986" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "O" } sink { cell: "LUT__1994" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "O" } sink { cell: "LUT__2052" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "O" } sink { cell: "LUT__2106" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "O" } sink { cell: "LUT__2566" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "O" } sink { cell: "LUT__2581" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "O" } sink { cell: "LUT__3406" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "O" } sink { cell: "LUT__3641" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[7]~FF" port: "O_seq" } sink { cell: "LUT__3638" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2043" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2042" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2046" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "O" } sink { cell: "LUT__2048" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "O" } sink { cell: "LUT__2053" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "O" } sink { cell: "LUT__2106" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "O" } sink { cell: "LUT__2108" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "O" } sink { cell: "LUT__2133" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "O" } sink { cell: "LUT__2205" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "O" } sink { cell: "LUT__2566" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "O" } sink { cell: "LUT__2579" port: "I[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "O" } sink { cell: "LUT__2692" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[8]~FF" port: "O_seq" } sink { cell: "LUT__2198" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2037" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2036" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2040" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "O" } sink { cell: "LUT__2048" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "O" } sink { cell: "LUT__2053" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "O" } sink { cell: "LUT__2106" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "O" } sink { cell: "LUT__2108" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "O" } sink { cell: "LUT__2133" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "O" } sink { cell: "LUT__2579" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "O" } sink { cell: "LUT__3382" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[9]~FF" port: "O_seq" } sink { cell: "LUT__2134" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2031" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2030" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2034" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "O" } sink { cell: "LUT__2048" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "O" } sink { cell: "LUT__2053" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "O" } sink { cell: "LUT__2110" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "O" } sink { cell: "LUT__2568" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "O" } sink { cell: "LUT__2579" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "O" } sink { cell: "LUT__3386" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[10]~FF" port: "O_seq" } sink { cell: "LUT__2111" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__2056" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2055" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2059" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "O" } sink { cell: "LUT__2061" port: "I[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "O" } sink { cell: "LUT__2169" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "O" } sink { cell: "LUT__2171" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "O" } sink { cell: "LUT__2576" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "O" } sink { cell: "LUT__2579" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "O" } sink { cell: "LUT__2581" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "O" } sink { cell: "LUT__3390" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[11]~FF" port: "O_seq" } sink { cell: "LUT__1941" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2164" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[12]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2163" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[12]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__2167" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[12]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[12]~FF" port: "O" } sink { cell: "LUT__2169" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[12]~FF" port: "O" } sink { cell: "LUT__2171" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[12]~FF" port: "O" } sink { cell: "LUT__2583" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[12]~FF" port: "O" } sink { cell: "LUT__3394" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[12]~FF" port: "O_seq" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2174" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[13]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2173" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2176" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[13]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[13]~FF" port: "O" } sink { cell: "LUT__2183" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[13]~FF" port: "O" } sink { cell: "LUT__2578" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[13]~FF" port: "O" } sink { cell: "LUT__2584" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[13]~FF" port: "O" } sink { cell: "LUT__3398" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[13]~FF" port: "O_seq" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2179" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[14]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2178" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[14]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2181" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[14]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[14]~FF" port: "O" } sink { cell: "LUT__2183" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[14]~FF" port: "O" } sink { cell: "LUT__2584" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[14]~FF" port: "O" } sink { cell: "LUT__2585" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[14]~FF" port: "O" } sink { cell: "LUT__3401" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__2587" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[15]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2586" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[15]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2589" port: "O" } sink { cell: "i140/cpu1/u0/RegBusA_r[15]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[15]~FF" port: "O" } sink { cell: "LUT__2591" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[15]~FF" port: "O" } sink { cell: "LUT__3406" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[15]~FF" port: "O" } sink { cell: "LUT__3598" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/RegBusA_r[15]~FF" port: "O_seq" } sink { cell: "LUT__3598" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3288" port: "O" } sink { cell: "i140/cpu1/u0/BusB[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3282" port: "O" } sink { cell: "i140/cpu1/u0/BusB[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3292" port: "O" } sink { cell: "i140/cpu1/u0/BusB[1]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3300" port: "O" } sink { cell: "i140/cpu1/u0/BusB[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3294" port: "O" } sink { cell: "i140/cpu1/u0/BusB[2]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3304" port: "O" } sink { cell: "i140/cpu1/u0/BusB[2]~FF" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__3312" port: "O" } sink { cell: "i140/cpu1/u0/BusB[3]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3306" port: "O" } sink { cell: "i140/cpu1/u0/BusB[3]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__3316" port: "O" } sink { cell: "i140/cpu1/u0/BusB[3]~FF" port: "I[2]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "LUT__3329" port: "O" } sink { cell: "i140/cpu1/u0/BusB[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3323" port: "O" } sink { cell: "i140/cpu1/u0/BusB[4]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3333" port: "O" } sink { cell: "i140/cpu1/u0/BusB[4]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[4]~FF" port: "O_seq" } sink { cell: "LUT__2137" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[4]~FF" port: "O_seq" } sink { cell: "LUT__2185" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[4]~FF" port: "O_seq" } sink { cell: "LUT__2381" port: "I[1]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[4]~FF" port: "O_seq" } sink { cell: "LUT__2592" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[4]~FF" port: "O_seq" } sink { cell: "LUT__2593" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[4]~FF" port: "O_seq" } sink { cell: "LUT__2615" port: "I[2]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[4]~FF" port: "O_seq" } sink { cell: "LUT__3048" port: "I[0]" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[4]~FF" port: "O_seq" } sink { cell: "LUT__3051" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[4]~FF" port: "O_seq" } sink { cell: "LUT__3056" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3346" port: "O" } sink { cell: "i140/cpu1/u0/BusB[5]~FF" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__3340" port: "O" } sink { cell: "i140/cpu1/u0/BusB[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3350" port: "O" } sink { cell: "i140/cpu1/u0/BusB[5]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[5]~FF" port: "O_seq" } sink { cell: "LUT__2119" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[5]~FF" port: "O_seq" } sink { cell: "LUT__2138" port: "I[3]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[5]~FF" port: "O_seq" } sink { cell: "LUT__2597" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[5]~FF" port: "O_seq" } sink { cell: "LUT__2598" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[5]~FF" port: "O_seq" } sink { cell: "LUT__2617" port: "I[3]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[5]~FF" port: "O_seq" } sink { cell: "LUT__3042" port: "I[1]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[5]~FF" port: "O_seq" } sink { cell: "LUT__3058" port: "I[0]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[5]~FF" port: "O_seq" } sink { cell: "LUT__3059" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[5]~FF" port: "O_seq" } sink { cell: "LUT__3065" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[5]~FF" port: "O_seq" } sink { cell: "LUT__3143" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[5]~FF" port: "O_seq" } sink { cell: "LUT__3145" port: "I[1]" } delay_max: 1033 delay_min: 0  }
route { driver { cell: "LUT__3358" port: "O" } sink { cell: "i140/cpu1/u0/BusB[6]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3352" port: "O" } sink { cell: "i140/cpu1/u0/BusB[6]~FF" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__3362" port: "O" } sink { cell: "i140/cpu1/u0/BusB[6]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[6]~FF" port: "O_seq" } sink { cell: "LUT__2094" port: "I[0]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[6]~FF" port: "O_seq" } sink { cell: "LUT__2136" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[6]~FF" port: "O_seq" } sink { cell: "LUT__2139" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[6]~FF" port: "O_seq" } sink { cell: "LUT__2142" port: "I[3]" } delay_max: 1751 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[6]~FF" port: "O_seq" } sink { cell: "LUT__2156" port: "I[1]" } delay_max: 1351 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[6]~FF" port: "O_seq" } sink { cell: "LUT__2390" port: "I[3]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[6]~FF" port: "O_seq" } sink { cell: "LUT__2618" port: "I[1]" } delay_max: 1485 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[6]~FF" port: "O_seq" } sink { cell: "LUT__3044" port: "I[1]" } delay_max: 2231 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[6]~FF" port: "O_seq" } sink { cell: "LUT__3067" port: "I[0]" } delay_max: 2500 delay_min: 0  }
route { driver { cell: "LUT__3375" port: "O" } sink { cell: "i140/cpu1/u0/BusB[7]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3369" port: "O" } sink { cell: "i140/cpu1/u0/BusB[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3379" port: "O" } sink { cell: "i140/cpu1/u0/BusB[7]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[7]~FF" port: "O_seq" } sink { cell: "LUT__1928" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[7]~FF" port: "O_seq" } sink { cell: "LUT__2391" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[7]~FF" port: "O_seq" } sink { cell: "LUT__2601" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[7]~FF" port: "O_seq" } sink { cell: "LUT__2602" port: "I[2]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[7]~FF" port: "O_seq" } sink { cell: "LUT__2613" port: "I[1]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[7]~FF" port: "O_seq" } sink { cell: "LUT__3046" port: "I[1]" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[7]~FF" port: "O_seq" } sink { cell: "LUT__3069" port: "I[0]" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[7]~FF" port: "O_seq" } sink { cell: "LUT__3070" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[7]~FF" port: "O_seq" } sink { cell: "LUT__3076" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusB[7]~FF" port: "O_seq" } sink { cell: "LUT__3104" port: "I[3]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "LUT__3382" port: "O" } sink { cell: "i140/cpu1/u0/BusA[1]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3381" port: "O" } sink { cell: "i140/cpu1/u0/BusA[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3383" port: "O" } sink { cell: "i140/cpu1/u0/BusA[1]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3386" port: "O" } sink { cell: "i140/cpu1/u0/BusA[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3385" port: "O" } sink { cell: "i140/cpu1/u0/BusA[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3387" port: "O" } sink { cell: "i140/cpu1/u0/BusA[2]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3390" port: "O" } sink { cell: "i140/cpu1/u0/BusA[3]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3389" port: "O" } sink { cell: "i140/cpu1/u0/BusA[3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3391" port: "O" } sink { cell: "i140/cpu1/u0/BusA[3]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3394" port: "O" } sink { cell: "i140/cpu1/u0/BusA[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3393" port: "O" } sink { cell: "i140/cpu1/u0/BusA[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3395" port: "O" } sink { cell: "i140/cpu1/u0/BusA[4]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[4]~FF" port: "O_seq" } sink { cell: "LUT__1926" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[4]~FF" port: "O_seq" } sink { cell: "LUT__2137" port: "I[0]" } delay_max: 1462 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[4]~FF" port: "O_seq" } sink { cell: "LUT__2145" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[4]~FF" port: "O_seq" } sink { cell: "LUT__2150" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[4]~FF" port: "O_seq" } sink { cell: "LUT__2592" port: "I[2]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[4]~FF" port: "O_seq" } sink { cell: "LUT__2593" port: "I[2]" } delay_max: 1470 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[4]~FF" port: "O_seq" } sink { cell: "LUT__2610" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[4]~FF" port: "O_seq" } sink { cell: "LUT__2630" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[4]~FF" port: "O_seq" } sink { cell: "LUT__2635" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[4]~FF" port: "O_seq" } sink { cell: "LUT__3053" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[4]~FF" port: "O_seq" } sink { cell: "LUT__3091" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3398" port: "O" } sink { cell: "i140/cpu1/u0/BusA[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3397" port: "O" } sink { cell: "i140/cpu1/u0/BusA[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3399" port: "O" } sink { cell: "i140/cpu1/u0/BusA[5]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[5]~FF" port: "O_seq" } sink { cell: "LUT__2138" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[5]~FF" port: "O_seq" } sink { cell: "LUT__2143" port: "I[1]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[5]~FF" port: "O_seq" } sink { cell: "LUT__2146" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[5]~FF" port: "O_seq" } sink { cell: "LUT__2148" port: "I[2]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[5]~FF" port: "O_seq" } sink { cell: "LUT__2151" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[5]~FF" port: "O_seq" } sink { cell: "LUT__2597" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[5]~FF" port: "O_seq" } sink { cell: "LUT__2598" port: "I[3]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[5]~FF" port: "O_seq" } sink { cell: "LUT__2609" port: "I[0]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[5]~FF" port: "O_seq" } sink { cell: "LUT__2623" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[5]~FF" port: "O_seq" } sink { cell: "LUT__2625" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[5]~FF" port: "O_seq" } sink { cell: "LUT__2627" port: "I[2]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[5]~FF" port: "O_seq" } sink { cell: "LUT__3061" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[5]~FF" port: "O_seq" } sink { cell: "LUT__3091" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3402" port: "O" } sink { cell: "i140/cpu1/u0/BusA[6]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3401" port: "O" } sink { cell: "i140/cpu1/u0/BusA[6]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3403" port: "O" } sink { cell: "i140/cpu1/u0/BusA[6]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[6]~FF" port: "O_seq" } sink { cell: "LUT__2136" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[6]~FF" port: "O_seq" } sink { cell: "LUT__2139" port: "I[3]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[6]~FF" port: "O_seq" } sink { cell: "LUT__2141" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[6]~FF" port: "O_seq" } sink { cell: "LUT__2146" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[6]~FF" port: "O_seq" } sink { cell: "LUT__2152" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[6]~FF" port: "O_seq" } sink { cell: "LUT__2390" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[6]~FF" port: "O_seq" } sink { cell: "LUT__2608" port: "I[1]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[6]~FF" port: "O_seq" } sink { cell: "LUT__2610" port: "I[0]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[6]~FF" port: "O_seq" } sink { cell: "LUT__2623" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[6]~FF" port: "O_seq" } sink { cell: "LUT__2625" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[6]~FF" port: "O_seq" } sink { cell: "LUT__3091" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__3406" port: "O" } sink { cell: "i140/cpu1/u0/BusA[7]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3405" port: "O" } sink { cell: "i140/cpu1/u0/BusA[7]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3407" port: "O" } sink { cell: "i140/cpu1/u0/BusA[7]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__2143" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__2147" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__2189" port: "I[1]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__2388" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__2391" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__2601" port: "I[2]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__2602" port: "I[3]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__2607" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__2624" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__2626" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__2634" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__3073" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__3091" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/BusA[7]~FF" port: "O_seq" } sink { cell: "LUT__3104" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3410" port: "O" } sink { cell: "i140/cpu1/MCycle[1]~FF" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[1]~FF" port: "I[1]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__1799" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__1801" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__1809" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__1812" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__1819" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__1822" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__1837" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__1875" port: "I[1]" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__1878" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__1891" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__1900" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2023" port: "I[1]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2024" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2227" port: "I[2]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2228" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2244" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2246" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2288" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2305" port: "I[2]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2315" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2330" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2346" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2479" port: "I[2]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2683" port: "I[2]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2704" port: "I[1]" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__2740" port: "I[2]" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[1]~FF" port: "O_seq" } sink { cell: "LUT__3410" port: "I[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__3413" port: "O" } sink { cell: "i140/cpu1/MCycle[2]~FF" port: "I[1]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/Pre_XY_F_M[2]~FF" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__1799" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__1801" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__1809" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__1812" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__1819" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__1821" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__1822" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__1837" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__1853" port: "I[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__1878" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__1891" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__1900" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__2025" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__2229" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__2230" port: "I[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__2244" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__2246" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__2287" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__2346" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__2479" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__2683" port: "I[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__2704" port: "I[3]" } delay_max: 1320 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__2739" port: "I[3]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "i140/cpu1/MCycle[2]~FF" port: "O_seq" } sink { cell: "LUT__3413" port: "I[3]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/TState[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/TState[2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[1]~FF" port: "O_seq" } sink { cell: "LUT__1800" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[1]~FF" port: "O_seq" } sink { cell: "LUT__1847" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[1]~FF" port: "O_seq" } sink { cell: "LUT__1869" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[1]~FF" port: "O_seq" } sink { cell: "LUT__1918" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[1]~FF" port: "O_seq" } sink { cell: "LUT__2072" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[1]~FF" port: "O_seq" } sink { cell: "LUT__2343" port: "I[2]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[1]~FF" port: "O_seq" } sink { cell: "LUT__2418" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[1]~FF" port: "O_seq" } sink { cell: "LUT__2729" port: "I[0]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[1]~FF" port: "O_seq" } sink { cell: "LUT__3083" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[2]~FF" port: "O_seq" } sink { cell: "i140/cpu1/TState[2]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[2]~FF" port: "O_seq" } sink { cell: "LUT__1800" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[2]~FF" port: "O_seq" } sink { cell: "LUT__1847" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[2]~FF" port: "O_seq" } sink { cell: "LUT__1869" port: "I[0]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[2]~FF" port: "O_seq" } sink { cell: "LUT__1918" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[2]~FF" port: "O_seq" } sink { cell: "LUT__2072" port: "I[2]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[2]~FF" port: "O_seq" } sink { cell: "LUT__2273" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[2]~FF" port: "O_seq" } sink { cell: "LUT__2344" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[2]~FF" port: "O_seq" } sink { cell: "LUT__2729" port: "I[1]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "i140/cpu1/TState[2]~FF" port: "O_seq" } sink { cell: "LUT__3083" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Pre_XY_F_M[1]~FF" port: "O_seq" } sink { cell: "LUT__3409" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Pre_XY_F_M[1]~FF" port: "O_seq" } sink { cell: "LUT__3412" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/Pre_XY_F_M[2]~FF" port: "O_seq" } sink { cell: "LUT__3412" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3425" port: "O" } sink { cell: "i140/cpu1/u0/PC[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3419" port: "O" } sink { cell: "i140/cpu1/u0/PC[1]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__3419" port: "O" } sink { cell: "LUT__3420" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[1]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[2]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[3]~FF" port: "CE" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[4]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[5]~FF" port: "CE" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[6]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[7]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[8]~FF" port: "CE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[9]~FF" port: "CE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[10]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[11]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[12]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[13]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[14]~FF" port: "CE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "i140/cpu1/u0/PC[15]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2751" port: "O" } sink { cell: "LUT__2752" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[1]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i2" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[1]~FF" port: "O_seq" } sink { cell: "LUT__2763" port: "I[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[1]~FF" port: "O_seq" } sink { cell: "LUT__2771" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[1]~FF" port: "O_seq" } sink { cell: "LUT__3289" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[1]~FF" port: "O_seq" } sink { cell: "LUT__3419" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[1]~FF" port: "O_seq" } sink { cell: "LUT__3421" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[1]~FF" port: "O_seq" } sink { cell: "LUT__3424" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[1]~FF" port: "O_seq" } sink { cell: "LUT__3427" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[1]~FF" port: "O_seq" } sink { cell: "LUT__3428" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[1]~FF" port: "O_seq" } sink { cell: "LUT__3437" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[1]~FF" port: "O_seq" } sink { cell: "LUT__3445" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[1]~FF" port: "O_seq" } sink { cell: "LUT__3453" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__3433" port: "O" } sink { cell: "i140/cpu1/u0/PC[2]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3431" port: "O" } sink { cell: "i140/cpu1/u0/PC[2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3429" port: "O" } sink { cell: "i140/cpu1/u0/PC[2]~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3429" port: "O" } sink { cell: "LUT__3430" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[2]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i3" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[2]~FF" port: "O_seq" } sink { cell: "LUT__2777" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[2]~FF" port: "O_seq" } sink { cell: "LUT__2785" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[2]~FF" port: "O_seq" } sink { cell: "LUT__3301" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[2]~FF" port: "O_seq" } sink { cell: "LUT__3427" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[2]~FF" port: "O_seq" } sink { cell: "LUT__3429" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[2]~FF" port: "O_seq" } sink { cell: "LUT__3433" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[2]~FF" port: "O_seq" } sink { cell: "LUT__3435" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[2]~FF" port: "O_seq" } sink { cell: "LUT__3437" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[2]~FF" port: "O_seq" } sink { cell: "LUT__3444" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[2]~FF" port: "O_seq" } sink { cell: "LUT__3445" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[2]~FF" port: "O_seq" } sink { cell: "LUT__3452" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[2]~FF" port: "O_seq" } sink { cell: "LUT__3453" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3442" port: "O" } sink { cell: "i140/cpu1/u0/PC[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3439" port: "O" } sink { cell: "i140/cpu1/u0/PC[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3435" port: "O" } sink { cell: "i140/cpu1/u0/PC[3]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3435" port: "O" } sink { cell: "LUT__3439" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[3]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i4" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[3]~FF" port: "O_seq" } sink { cell: "LUT__2792" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[3]~FF" port: "O_seq" } sink { cell: "LUT__2799" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[3]~FF" port: "O_seq" } sink { cell: "LUT__3313" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[3]~FF" port: "O_seq" } sink { cell: "LUT__3435" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[3]~FF" port: "O_seq" } sink { cell: "LUT__3437" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[3]~FF" port: "O_seq" } sink { cell: "LUT__3442" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[3]~FF" port: "O_seq" } sink { cell: "LUT__3444" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[3]~FF" port: "O_seq" } sink { cell: "LUT__3445" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[3]~FF" port: "O_seq" } sink { cell: "LUT__3452" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[3]~FF" port: "O_seq" } sink { cell: "LUT__3453" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3450" port: "O" } sink { cell: "i140/cpu1/u0/PC[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3447" port: "O" } sink { cell: "i140/cpu1/u0/PC[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3444" port: "O" } sink { cell: "i140/cpu1/u0/PC[4]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3444" port: "O" } sink { cell: "LUT__3447" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[4]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i5" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[4]~FF" port: "O_seq" } sink { cell: "LUT__2809" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[4]~FF" port: "O_seq" } sink { cell: "LUT__2813" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[4]~FF" port: "O_seq" } sink { cell: "LUT__3330" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[4]~FF" port: "O_seq" } sink { cell: "LUT__3444" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[4]~FF" port: "O_seq" } sink { cell: "LUT__3445" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[4]~FF" port: "O_seq" } sink { cell: "LUT__3450" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[4]~FF" port: "O_seq" } sink { cell: "LUT__3452" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[4]~FF" port: "O_seq" } sink { cell: "LUT__3453" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3460" port: "O" } sink { cell: "i140/cpu1/u0/PC[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3452" port: "O" } sink { cell: "i140/cpu1/u0/PC[5]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3452" port: "O" } sink { cell: "LUT__3456" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3452" port: "O" } sink { cell: "LUT__3462" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3452" port: "O" } sink { cell: "LUT__3470" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3452" port: "O" } sink { cell: "LUT__3478" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/PC[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i6" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "LUT__2821" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "LUT__2830" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "LUT__3347" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "LUT__3454" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "LUT__3456" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "LUT__3459" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "LUT__3462" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "LUT__3463" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "LUT__3470" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "LUT__3471" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "LUT__3478" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[5]~FF" port: "O_seq" } sink { cell: "LUT__3480" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__3468" port: "O" } sink { cell: "i140/cpu1/u0/PC[6]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3465" port: "O" } sink { cell: "i140/cpu1/u0/PC[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3462" port: "O" } sink { cell: "i140/cpu1/u0/PC[6]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3462" port: "O" } sink { cell: "LUT__3465" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[6]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i7" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[6]~FF" port: "O_seq" } sink { cell: "LUT__2840" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[6]~FF" port: "O_seq" } sink { cell: "LUT__2842" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[6]~FF" port: "O_seq" } sink { cell: "LUT__3359" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[6]~FF" port: "O_seq" } sink { cell: "LUT__3462" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[6]~FF" port: "O_seq" } sink { cell: "LUT__3463" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[6]~FF" port: "O_seq" } sink { cell: "LUT__3468" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[6]~FF" port: "O_seq" } sink { cell: "LUT__3470" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[6]~FF" port: "O_seq" } sink { cell: "LUT__3471" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[6]~FF" port: "O_seq" } sink { cell: "LUT__3478" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[6]~FF" port: "O_seq" } sink { cell: "LUT__3480" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__3476" port: "O" } sink { cell: "i140/cpu1/u0/PC[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3473" port: "O" } sink { cell: "i140/cpu1/u0/PC[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3470" port: "O" } sink { cell: "i140/cpu1/u0/PC[7]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3470" port: "O" } sink { cell: "LUT__3473" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[7]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i8" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[7]~FF" port: "O_seq" } sink { cell: "LUT__2851" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[7]~FF" port: "O_seq" } sink { cell: "LUT__2858" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[7]~FF" port: "O_seq" } sink { cell: "LUT__3376" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[7]~FF" port: "O_seq" } sink { cell: "LUT__3470" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[7]~FF" port: "O_seq" } sink { cell: "LUT__3471" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[7]~FF" port: "O_seq" } sink { cell: "LUT__3476" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[7]~FF" port: "O_seq" } sink { cell: "LUT__3478" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[7]~FF" port: "O_seq" } sink { cell: "LUT__3480" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3486" port: "O" } sink { cell: "i140/cpu1/u0/PC[8]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3478" port: "O" } sink { cell: "i140/cpu1/u0/PC[8]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3478" port: "O" } sink { cell: "LUT__3479" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3478" port: "O" } sink { cell: "LUT__3488" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3478" port: "O" } sink { cell: "LUT__3496" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3478" port: "O" } sink { cell: "LUT__3504" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/PC[8]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i9" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "LUT__2670" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "LUT__2863" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "LUT__2873" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "LUT__3479" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "LUT__3481" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "LUT__3483" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "LUT__3485" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "LUT__3488" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "LUT__3489" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "LUT__3496" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "LUT__3497" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "LUT__3504" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[8]~FF" port: "O_seq" } sink { cell: "LUT__3506" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3494" port: "O" } sink { cell: "i140/cpu1/u0/PC[9]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3491" port: "O" } sink { cell: "i140/cpu1/u0/PC[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3488" port: "O" } sink { cell: "i140/cpu1/u0/PC[9]~FF" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3488" port: "O" } sink { cell: "LUT__3491" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[9]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i10" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[9]~FF" port: "O_seq" } sink { cell: "LUT__2880" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[9]~FF" port: "O_seq" } sink { cell: "LUT__2889" port: "I[0]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[9]~FF" port: "O_seq" } sink { cell: "LUT__3289" port: "I[2]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[9]~FF" port: "O_seq" } sink { cell: "LUT__3488" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[9]~FF" port: "O_seq" } sink { cell: "LUT__3489" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[9]~FF" port: "O_seq" } sink { cell: "LUT__3492" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[9]~FF" port: "O_seq" } sink { cell: "LUT__3494" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[9]~FF" port: "O_seq" } sink { cell: "LUT__3496" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[9]~FF" port: "O_seq" } sink { cell: "LUT__3497" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[9]~FF" port: "O_seq" } sink { cell: "LUT__3504" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[9]~FF" port: "O_seq" } sink { cell: "LUT__3506" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__3502" port: "O" } sink { cell: "i140/cpu1/u0/PC[10]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3499" port: "O" } sink { cell: "i140/cpu1/u0/PC[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3496" port: "O" } sink { cell: "i140/cpu1/u0/PC[10]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3496" port: "O" } sink { cell: "LUT__3499" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[10]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i11" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[10]~FF" port: "O_seq" } sink { cell: "LUT__2896" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[10]~FF" port: "O_seq" } sink { cell: "LUT__2905" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[10]~FF" port: "O_seq" } sink { cell: "LUT__3301" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[10]~FF" port: "O_seq" } sink { cell: "LUT__3496" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[10]~FF" port: "O_seq" } sink { cell: "LUT__3497" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[10]~FF" port: "O_seq" } sink { cell: "LUT__3500" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[10]~FF" port: "O_seq" } sink { cell: "LUT__3502" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[10]~FF" port: "O_seq" } sink { cell: "LUT__3504" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[10]~FF" port: "O_seq" } sink { cell: "LUT__3506" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__3512" port: "O" } sink { cell: "i140/cpu1/u0/PC[11]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3504" port: "O" } sink { cell: "i140/cpu1/u0/PC[11]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3504" port: "O" } sink { cell: "LUT__3505" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3504" port: "O" } sink { cell: "LUT__3514" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3504" port: "O" } sink { cell: "LUT__3522" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3504" port: "O" } sink { cell: "LUT__3530" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/PC[11]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i12" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "LUT__2912" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "LUT__2921" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "LUT__3313" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "LUT__3505" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "LUT__3507" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "LUT__3509" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "LUT__3511" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "LUT__3514" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "LUT__3515" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "LUT__3522" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "LUT__3523" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "LUT__3530" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[11]~FF" port: "O_seq" } sink { cell: "LUT__3533" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__3520" port: "O" } sink { cell: "i140/cpu1/u0/PC[12]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3517" port: "O" } sink { cell: "i140/cpu1/u0/PC[12]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3514" port: "O" } sink { cell: "i140/cpu1/u0/PC[12]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3514" port: "O" } sink { cell: "LUT__3517" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[12]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i13" port: "I[0]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[12]~FF" port: "O_seq" } sink { cell: "LUT__2928" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[12]~FF" port: "O_seq" } sink { cell: "LUT__2937" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[12]~FF" port: "O_seq" } sink { cell: "LUT__3330" port: "I[2]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[12]~FF" port: "O_seq" } sink { cell: "LUT__3514" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[12]~FF" port: "O_seq" } sink { cell: "LUT__3515" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[12]~FF" port: "O_seq" } sink { cell: "LUT__3518" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[12]~FF" port: "O_seq" } sink { cell: "LUT__3520" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[12]~FF" port: "O_seq" } sink { cell: "LUT__3522" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[12]~FF" port: "O_seq" } sink { cell: "LUT__3523" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[12]~FF" port: "O_seq" } sink { cell: "LUT__3530" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[12]~FF" port: "O_seq" } sink { cell: "LUT__3533" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__3528" port: "O" } sink { cell: "i140/cpu1/u0/PC[13]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3525" port: "O" } sink { cell: "i140/cpu1/u0/PC[13]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3522" port: "O" } sink { cell: "i140/cpu1/u0/PC[13]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3522" port: "O" } sink { cell: "LUT__3525" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[13]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i14" port: "I[0]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[13]~FF" port: "O_seq" } sink { cell: "LUT__2944" port: "I[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[13]~FF" port: "O_seq" } sink { cell: "LUT__2953" port: "I[0]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[13]~FF" port: "O_seq" } sink { cell: "LUT__3347" port: "I[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[13]~FF" port: "O_seq" } sink { cell: "LUT__3522" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[13]~FF" port: "O_seq" } sink { cell: "LUT__3523" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[13]~FF" port: "O_seq" } sink { cell: "LUT__3526" port: "I[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[13]~FF" port: "O_seq" } sink { cell: "LUT__3528" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[13]~FF" port: "O_seq" } sink { cell: "LUT__3530" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[13]~FF" port: "O_seq" } sink { cell: "LUT__3533" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__3538" port: "O" } sink { cell: "i140/cpu1/u0/PC[14]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3530" port: "O" } sink { cell: "i140/cpu1/u0/PC[14]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__3530" port: "O" } sink { cell: "LUT__3531" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3530" port: "O" } sink { cell: "LUT__3540" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[14]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/PC[14]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[14]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i15" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[14]~FF" port: "O_seq" } sink { cell: "LUT__2960" port: "I[0]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[14]~FF" port: "O_seq" } sink { cell: "LUT__2969" port: "I[0]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[14]~FF" port: "O_seq" } sink { cell: "LUT__3359" port: "I[2]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[14]~FF" port: "O_seq" } sink { cell: "LUT__3531" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[14]~FF" port: "O_seq" } sink { cell: "LUT__3534" port: "I[2]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[14]~FF" port: "O_seq" } sink { cell: "LUT__3535" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[14]~FF" port: "O_seq" } sink { cell: "LUT__3537" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[14]~FF" port: "O_seq" } sink { cell: "LUT__3540" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[14]~FF" port: "O_seq" } sink { cell: "LUT__3541" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__3546" port: "O" } sink { cell: "i140/cpu1/u0/PC[15]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3543" port: "O" } sink { cell: "i140/cpu1/u0/PC[15]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3540" port: "O" } sink { cell: "i140/cpu1/u0/PC[15]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3540" port: "O" } sink { cell: "LUT__3543" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[15]~FF" port: "O_seq" } sink { cell: "i140/cpu1/u0/add_155/i16" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[15]~FF" port: "O_seq" } sink { cell: "LUT__2978" port: "I[0]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[15]~FF" port: "O_seq" } sink { cell: "LUT__2980" port: "I[0]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[15]~FF" port: "O_seq" } sink { cell: "LUT__3376" port: "I[2]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[15]~FF" port: "O_seq" } sink { cell: "LUT__3540" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[15]~FF" port: "O_seq" } sink { cell: "LUT__3541" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[15]~FF" port: "O_seq" } sink { cell: "LUT__3544" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/PC[15]~FF" port: "O_seq" } sink { cell: "LUT__3546" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3549" port: "O" } sink { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3548" port: "O" } sink { cell: "i140/cpu1/u0/ACC[1]_2~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3552" port: "O" } sink { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3551" port: "O" } sink { cell: "i140/cpu1/u0/ACC[2]_2~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3555" port: "O" } sink { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3554" port: "O" } sink { cell: "i140/cpu1/u0/ACC[3]_2~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3558" port: "O" } sink { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__3557" port: "O" } sink { cell: "i140/cpu1/u0/ACC[4]_2~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3561" port: "O" } sink { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3560" port: "O" } sink { cell: "i140/cpu1/u0/ACC[5]_2~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3564" port: "O" } sink { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__3563" port: "O" } sink { cell: "i140/cpu1/u0/ACC[6]_2~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3567" port: "O" } sink { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3566" port: "O" } sink { cell: "i140/cpu1/u0/ACC[7]_2~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__3589" port: "O" } sink { cell: "i140/cpu1/DI_Reg[1]~FF" port: "I[0]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "LUT__3574" port: "O" } sink { cell: "i140/cpu1/DI_Reg[2]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__3577" port: "O" } sink { cell: "i140/cpu1/DI_Reg[3]~FF" port: "I[0]" } delay_max: 1349 delay_min: 0  }
route { driver { cell: "LUT__3579" port: "O" } sink { cell: "i140/cpu1/DI_Reg[4]~FF" port: "I[0]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "LUT__3581" port: "O" } sink { cell: "i140/cpu1/DI_Reg[5]~FF" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__3583" port: "O" } sink { cell: "i140/cpu1/DI_Reg[6]~FF" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__3585" port: "O" } sink { cell: "i140/cpu1/DI_Reg[7]~FF" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "i140/cpuClkCount[1]~FF" port: "cout" } sink { cell: "i140/cpuClkCount[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "s100_sHLTA~FF" port: "CE" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "s100_sOUT~FF" port: "CE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "s100_sINP~FF" port: "CE" } delay_max: 2020 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "s100_sMEMR~FF" port: "CE" } delay_max: 1775 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "s100_n_sWO~FF" port: "CE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "s100_sM1~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "s100_sINTA~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[0]~FF" port: "CE" } delay_max: 3064 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[1]~FF" port: "CE" } delay_max: 2973 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[2]~FF" port: "CE" } delay_max: 3185 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[3]~FF" port: "CE" } delay_max: 3460 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[4]~FF" port: "CE" } delay_max: 3193 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[5]~FF" port: "CE" } delay_max: 2786 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[6]~FF" port: "CE" } delay_max: 3475 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[7]~FF" port: "CE" } delay_max: 2524 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[8]~FF" port: "CE" } delay_max: 2772 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[9]~FF" port: "CE" } delay_max: 2996 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[10]~FF" port: "CE" } delay_max: 2525 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[11]~FF" port: "CE" } delay_max: 2736 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[12]~FF" port: "CE" } delay_max: 2525 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[13]~FF" port: "CE" } delay_max: 3193 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[14]~FF" port: "CE" } delay_max: 3268 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "S100adr0_15[15]~FF" port: "CE" } delay_max: 2985 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "spare_P17" port: "outpad" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "LUT__3693" port: "I[0]" } delay_max: 2030 delay_min: 0  }
route { driver { cell: "LUT__1763" port: "O" } sink { cell: "CLKBUF__0" port: "I[1]" } delay_max: 1847 delay_min: 0  }
route { driver { cell: "s100_sHLTA~FF" port: "O_seq" } sink { cell: "s100_sHLTA" port: "outpad" } delay_max: 3865 delay_min: 0  }
route { driver { cell: "s100_sOUT~FF" port: "O" } sink { cell: "LUT__3596" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "s100_sOUT~FF" port: "O_seq" } sink { cell: "s100_sOUT" port: "outpad" } delay_max: 3855 delay_min: 0  }
route { driver { cell: "s100_sOUT~FF" port: "O_seq" } sink { cell: "LUT__1766" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "s100_sINP~FF" port: "O" } sink { cell: "LUT__3570" port: "I[3]" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "s100_sINP~FF" port: "O_seq" } sink { cell: "s100_sINP" port: "outpad" } delay_max: 4272 delay_min: 0  }
route { driver { cell: "s100_sINP~FF" port: "O_seq" } sink { cell: "LUT__1768" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "s100_sMEMR~FF" port: "O" } sink { cell: "LUT__1784" port: "I[3]" } delay_max: 2150 delay_min: 0  }
route { driver { cell: "s100_sMEMR~FF" port: "O" } sink { cell: "LUT__1793" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "s100_sMEMR~FF" port: "O" } sink { cell: "LUT__3575" port: "I[1]" } delay_max: 992 delay_min: 0  }
route { driver { cell: "s100_sMEMR~FF" port: "O" } sink { cell: "LUT__3696" port: "I[0]" } delay_max: 2029 delay_min: 0  }
route { driver { cell: "s100_sMEMR~FF" port: "O_seq" } sink { cell: "s100_sMEMR" port: "outpad" } delay_max: 4517 delay_min: 0  }
route { driver { cell: "s100_sMEMR~FF" port: "O_seq" } sink { cell: "LUT__1770" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "s100_n_sWO~FF" port: "O_seq" } sink { cell: "s100_n_sWO" port: "outpad" } delay_max: 3856 delay_min: 0  }
route { driver { cell: "s100_sM1~FF" port: "O_seq" } sink { cell: "s100_sM1" port: "outpad" } delay_max: 2920 delay_min: 0  }
route { driver { cell: "s100_sINTA~FF" port: "O" } sink { cell: "LUT__1796" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "s100_sINTA~FF" port: "O_seq" } sink { cell: "s100_sINTA" port: "outpad" } delay_max: 2480 delay_min: 0  }
route { driver { cell: "S100adr0_15[0]~FF" port: "O_seq" } sink { cell: "S100adr0_15[0]" port: "outpad" } delay_max: 404 delay_min: 0  }
route { driver { cell: "S100adr0_15[1]~FF" port: "O_seq" } sink { cell: "S100adr0_15[1]" port: "outpad" } delay_max: 774 delay_min: 0  }
route { driver { cell: "S100adr0_15[2]~FF" port: "O_seq" } sink { cell: "S100adr0_15[2]" port: "outpad" } delay_max: 799 delay_min: 0  }
route { driver { cell: "S100adr0_15[3]~FF" port: "O_seq" } sink { cell: "S100adr0_15[3]" port: "outpad" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "S100adr0_15[4]~FF" port: "O_seq" } sink { cell: "S100adr0_15[4]" port: "outpad" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "S100adr0_15[5]~FF" port: "O_seq" } sink { cell: "S100adr0_15[5]" port: "outpad" } delay_max: 2154 delay_min: 0  }
route { driver { cell: "S100adr0_15[6]~FF" port: "O_seq" } sink { cell: "S100adr0_15[6]" port: "outpad" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "S100adr0_15[7]~FF" port: "O_seq" } sink { cell: "S100adr0_15[7]" port: "outpad" } delay_max: 992 delay_min: 0  }
route { driver { cell: "S100adr0_15[8]~FF" port: "O_seq" } sink { cell: "S100adr0_15[8]" port: "outpad" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "S100adr0_15[9]~FF" port: "O" } sink { cell: "LUT__1779" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "S100adr0_15[9]~FF" port: "O_seq" } sink { cell: "S100adr0_15[9]" port: "outpad" } delay_max: 1441 delay_min: 0  }
route { driver { cell: "S100adr0_15[10]~FF" port: "O" } sink { cell: "LUT__1779" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "S100adr0_15[10]~FF" port: "O_seq" } sink { cell: "S100adr0_15[10]" port: "outpad" } delay_max: 1637 delay_min: 0  }
route { driver { cell: "S100adr0_15[11]~FF" port: "O" } sink { cell: "LUT__1779" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "S100adr0_15[11]~FF" port: "O_seq" } sink { cell: "S100adr0_15[11]" port: "outpad" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "S100adr0_15[12]~FF" port: "O" } sink { cell: "LUT__1779" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "S100adr0_15[12]~FF" port: "O_seq" } sink { cell: "S100adr0_15[12]" port: "outpad" } delay_max: 2429 delay_min: 0  }
route { driver { cell: "S100adr0_15[13]~FF" port: "O" } sink { cell: "LUT__1784" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "S100adr0_15[13]~FF" port: "O_seq" } sink { cell: "S100adr0_15[13]" port: "outpad" } delay_max: 992 delay_min: 0  }
route { driver { cell: "S100adr0_15[14]~FF" port: "O" } sink { cell: "LUT__1784" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "S100adr0_15[14]~FF" port: "O_seq" } sink { cell: "S100adr0_15[14]" port: "outpad" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "S100adr0_15[15]~FF" port: "O" } sink { cell: "LUT__1784" port: "I[2]" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "S100adr0_15[15]~FF" port: "O_seq" } sink { cell: "S100adr0_15[15]" port: "outpad" } delay_max: 1421 delay_min: 0  }
route { driver { cell: "LUT__3592" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][5]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "O_seq" } sink { cell: "LUT__2175" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "O_seq" } sink { cell: "LUT__2948" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][5]~FF" port: "O_seq" } sink { cell: "LUT__3335" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3596" port: "O" } sink { cell: "out255[0]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3596" port: "O" } sink { cell: "out255[1]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3596" port: "O" } sink { cell: "out255[2]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3596" port: "O" } sink { cell: "out255[3]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3596" port: "O" } sink { cell: "out255[4]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__3596" port: "O" } sink { cell: "out255[5]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3596" port: "O" } sink { cell: "out255[6]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3596" port: "O" } sink { cell: "out255[7]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "out255[0]~FF" port: "O_seq" } sink { cell: "LUT__1794" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "out255[1]~FF" port: "O_seq" } sink { cell: "LUT__1789" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "out255[2]~FF" port: "O_seq" } sink { cell: "LUT__1787" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "out255[3]~FF" port: "O_seq" } sink { cell: "LUT__1786" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "out255[4]~FF" port: "O_seq" } sink { cell: "LUT__1772" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "out255[5]~FF" port: "O_seq" } sink { cell: "LUT__1770" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "out255[6]~FF" port: "O_seq" } sink { cell: "LUT__1768" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "out255[7]~FF" port: "O_seq" } sink { cell: "LUT__1766" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "liorq~FF" port: "O_seq" } sink { cell: "LUT__1761" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3598" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3597" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][7]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "O_seq" } sink { cell: "LUT__2587" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "O_seq" } sink { cell: "LUT__2983" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][7]~FF" port: "O_seq" } sink { cell: "LUT__3364" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1761" port: "O" } sink { cell: "psyncend~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1761" port: "O" } sink { cell: "psyncend~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1761" port: "O" } sink { cell: "LUT__1762" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "psyncend~FF" port: "O_seq" } sink { cell: "LUT__1762" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "psyncend~FF" port: "O_seq" } sink { cell: "LUT__1764" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1796" port: "O" } sink { cell: "spare_P32~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1796" port: "O" } sink { cell: "spare_P1" port: "outpad" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O_seq" } sink { cell: "spare_P32" port: "outpad" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O_seq" } sink { cell: "LUT__1772" port: "I[1]" } delay_max: 2224 delay_min: 0  }
route { driver { cell: "spare_P32~FF" port: "O_seq" } sink { cell: "LUT__3692" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "spare_P32~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][6]~FF" port: "O_seq" } sink { cell: "LUT__2157" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][6]~FF" port: "O_seq" } sink { cell: "LUT__2179" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][6]~FF" port: "O_seq" } sink { cell: "LUT__2963" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "s100_HOLD" port: "inpad" } sink { cell: "z80_n_HoldIn_2~FF" port: "I[1]" } delay_max: 4323 delay_min: 0  }
route { driver { cell: "s100_HOLD" port: "inpad" } sink { cell: "ctlDisable~FF" port: "I[0]" } delay_max: 5187 delay_min: 0  }
route { driver { cell: "statDisable~FF" port: "O_seq" } sink { cell: "ctlDisable~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "statDisable~FF" port: "O_seq" } sink { cell: "LUT__3694" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][5]~FF" port: "O_seq" } sink { cell: "LUT__2175" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][5]~FF" port: "O_seq" } sink { cell: "LUT__2947" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][5]~FF" port: "O_seq" } sink { cell: "LUT__3335" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ctlDisable~FF" port: "O_seq" } sink { cell: "LUT__3695" port: "I[0]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "outPrn[0]~FF" port: "O_seq" } sink { cell: "s100_PHI~FF" port: "I[0]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "outPrn[0]~FF" port: "O_seq" } sink { cell: "outPrn[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[0]~FF" port: "O_seq" } sink { cell: "outPrn[0]" port: "outpad" } delay_max: 4226 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[7]" port: "inpad" } sink { cell: "s100_PHI~FF" port: "I[2]" } delay_max: 1565 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[7]" port: "inpad" } sink { cell: "LUT__3601" port: "I[2]" } delay_max: 1589 delay_min: 0  }
route { driver { cell: "LUT__3601" port: "O" } sink { cell: "s100_PHI~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "s100_PHI~FF" port: "O_seq" } sink { cell: "s100_PHI" port: "outpad" } delay_max: 2907 delay_min: 0  }
route { driver { cell: "s100_PHI~FF" port: "O_seq" } sink { cell: "LUT__1763" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "s100_PHI~FF" port: "O_seq" } sink { cell: "CLKBUF__1" port: "I[1]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "CLKBUF__4" port: "clkout" } sink { cell: "s100_PHI~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2583" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2583" port: "O" } sink { cell: "LUT__2591" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3603" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "O_seq" } sink { cell: "LUT__2166" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "O_seq" } sink { cell: "LUT__2931" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][4]~FF" port: "O_seq" } sink { cell: "LUT__3318" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][0]~FF" port: "O_seq" } sink { cell: "LUT__2045" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][0]~FF" port: "O_seq" } sink { cell: "LUT__2199" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][0]~FF" port: "O_seq" } sink { cell: "LUT__2866" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][3]~FF" port: "O_seq" } sink { cell: "LUT__2058" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][3]~FF" port: "O_seq" } sink { cell: "LUT__2064" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[1][3]~FF" port: "O_seq" } sink { cell: "LUT__2915" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][7]~FF" port: "O_seq" } sink { cell: "LUT__2587" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][7]~FF" port: "O_seq" } sink { cell: "LUT__2984" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][7]~FF" port: "O_seq" } sink { cell: "LUT__3364" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "counter[1]~FF" port: "O_seq" } sink { cell: "counter[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[1]~FF" port: "cout" } sink { cell: "counter[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[2]~FF" port: "O_seq" } sink { cell: "counter[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[2]~FF" port: "cout" } sink { cell: "counter[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[3]~FF" port: "O_seq" } sink { cell: "counter[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[3]~FF" port: "cout" } sink { cell: "counter[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[4]~FF" port: "O_seq" } sink { cell: "counter[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[4]~FF" port: "cout" } sink { cell: "counter[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[5]~FF" port: "O_seq" } sink { cell: "counter[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[5]~FF" port: "O_seq" } sink { cell: "LUT__3601" port: "I[1]" } delay_max: 1817 delay_min: 0  }
route { driver { cell: "counter[5]~FF" port: "cout" } sink { cell: "counter[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[6]~FF" port: "O_seq" } sink { cell: "counter[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[6]~FF" port: "cout" } sink { cell: "counter[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[7]~FF" port: "O_seq" } sink { cell: "counter[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[7]~FF" port: "cout" } sink { cell: "counter[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[8]~FF" port: "O_seq" } sink { cell: "counter[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[8]~FF" port: "cout" } sink { cell: "counter[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[9]~FF" port: "O_seq" } sink { cell: "counter[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[9]~FF" port: "cout" } sink { cell: "counter[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[10]~FF" port: "O_seq" } sink { cell: "counter[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[10]~FF" port: "cout" } sink { cell: "counter[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[11]~FF" port: "O_seq" } sink { cell: "counter[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "counter[11]~FF" port: "cout" } sink { cell: "outPrn[0]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[0]~FF" port: "cout" } sink { cell: "outPrn[1]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[1]~FF" port: "O_seq" } sink { cell: "outPrn[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[1]~FF" port: "O_seq" } sink { cell: "outPrn[1]" port: "outpad" } delay_max: 3977 delay_min: 0  }
route { driver { cell: "outPrn[1]~FF" port: "cout" } sink { cell: "outPrn[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[2]~FF" port: "O_seq" } sink { cell: "outPrn[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[2]~FF" port: "O_seq" } sink { cell: "outPrn[2]" port: "outpad" } delay_max: 3744 delay_min: 0  }
route { driver { cell: "outPrn[2]~FF" port: "cout" } sink { cell: "outPrn[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[3]~FF" port: "O_seq" } sink { cell: "outPrn[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[3]~FF" port: "O_seq" } sink { cell: "outPrn[3]" port: "outpad" } delay_max: 3744 delay_min: 0  }
route { driver { cell: "outPrn[3]~FF" port: "cout" } sink { cell: "outPrn[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[4]~FF" port: "O_seq" } sink { cell: "outPrn[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[4]~FF" port: "O_seq" } sink { cell: "outPrn[4]" port: "outpad" } delay_max: 4029 delay_min: 0  }
route { driver { cell: "outPrn[4]~FF" port: "cout" } sink { cell: "outPrn[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[5]~FF" port: "O_seq" } sink { cell: "outPrn[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[5]~FF" port: "O_seq" } sink { cell: "outPrn[5]" port: "outpad" } delay_max: 2250 delay_min: 0  }
route { driver { cell: "outPrn[5]~FF" port: "cout" } sink { cell: "outPrn[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[6]~FF" port: "O_seq" } sink { cell: "outPrn[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[6]~FF" port: "O_seq" } sink { cell: "outPrn[6]" port: "outpad" } delay_max: 2249 delay_min: 0  }
route { driver { cell: "outPrn[6]~FF" port: "cout" } sink { cell: "outPrn[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[7]~FF" port: "O_seq" } sink { cell: "outPrn[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrn[7]~FF" port: "O_seq" } sink { cell: "outPrn[7]" port: "outpad" } delay_max: 2459 delay_min: 0  }
route { driver { cell: "outPrn[7]~FF" port: "cout" } sink { cell: "outPrnStrobe~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrnStrobe~FF" port: "O_seq" } sink { cell: "outPrnStrobe~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "outPrnStrobe~FF" port: "O_seq" } sink { cell: "outPrnStrobe" port: "outpad" } delay_max: 2469 delay_min: 0  }
route { driver { cell: "outPrnStrobe~FF" port: "O_seq" } sink { cell: "LUT__1798" port: "I[0]" } delay_max: 2644 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][4]~FF" port: "O_seq" } sink { cell: "LUT__2166" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][4]~FF" port: "O_seq" } sink { cell: "LUT__2932" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[0][4]~FF" port: "O_seq" } sink { cell: "LUT__3318" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][1]~FF" port: "O_seq" } sink { cell: "LUT__2037" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][1]~FF" port: "O_seq" } sink { cell: "LUT__2115" port: "I[0]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][1]~FF" port: "O_seq" } sink { cell: "LUT__2884" port: "I[0]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][2]~FF" port: "O_seq" } sink { cell: "LUT__2030" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][2]~FF" port: "O_seq" } sink { cell: "LUT__2084" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][2]~FF" port: "O_seq" } sink { cell: "LUT__2900" port: "I[0]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][3]~FF" port: "O_seq" } sink { cell: "LUT__2057" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][3]~FF" port: "O_seq" } sink { cell: "LUT__2065" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][3]~FF" port: "O_seq" } sink { cell: "LUT__2916" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][4]~FF" port: "O_seq" } sink { cell: "LUT__2165" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][4]~FF" port: "O_seq" } sink { cell: "LUT__2932" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][4]~FF" port: "O_seq" } sink { cell: "LUT__3319" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][5]~FF" port: "O_seq" } sink { cell: "LUT__2176" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][5]~FF" port: "O_seq" } sink { cell: "LUT__2948" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][5]~FF" port: "O_seq" } sink { cell: "LUT__3336" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][6]~FF" port: "O_seq" } sink { cell: "LUT__2158" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][6]~FF" port: "O_seq" } sink { cell: "LUT__2178" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][6]~FF" port: "O_seq" } sink { cell: "LUT__2964" port: "I[0]" } delay_max: 1229 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][7]~FF" port: "O_seq" } sink { cell: "LUT__2586" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][7]~FF" port: "O_seq" } sink { cell: "LUT__2984" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[2][7]~FF" port: "O_seq" } sink { cell: "LUT__3365" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3605" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][0]~FF" port: "CE" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__3605" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3605" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][2]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3605" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][3]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__3605" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][4]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__3605" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][5]~FF" port: "CE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__3605" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][6]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3605" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][7]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][0]~FF" port: "O_seq" } sink { cell: "LUT__2044" port: "I[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][0]~FF" port: "O_seq" } sink { cell: "LUT__2200" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][0]~FF" port: "O_seq" } sink { cell: "LUT__2866" port: "I[0]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][1]~FF" port: "O_seq" } sink { cell: "LUT__2037" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][1]~FF" port: "O_seq" } sink { cell: "LUT__2115" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][1]~FF" port: "O_seq" } sink { cell: "LUT__2883" port: "I[0]" } delay_max: 1489 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][2]~FF" port: "O_seq" } sink { cell: "LUT__2030" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][2]~FF" port: "O_seq" } sink { cell: "LUT__2084" port: "I[1]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][2]~FF" port: "O_seq" } sink { cell: "LUT__2899" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][3]~FF" port: "O_seq" } sink { cell: "LUT__2057" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][3]~FF" port: "O_seq" } sink { cell: "LUT__2065" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][3]~FF" port: "O_seq" } sink { cell: "LUT__2915" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][4]~FF" port: "O_seq" } sink { cell: "LUT__2165" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][4]~FF" port: "O_seq" } sink { cell: "LUT__2931" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][4]~FF" port: "O_seq" } sink { cell: "LUT__3319" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][5]~FF" port: "O_seq" } sink { cell: "LUT__2176" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][5]~FF" port: "O_seq" } sink { cell: "LUT__2947" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][5]~FF" port: "O_seq" } sink { cell: "LUT__3336" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][6]~FF" port: "O_seq" } sink { cell: "LUT__2158" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][6]~FF" port: "O_seq" } sink { cell: "LUT__2178" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][6]~FF" port: "O_seq" } sink { cell: "LUT__2963" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][7]~FF" port: "O_seq" } sink { cell: "LUT__2586" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][7]~FF" port: "O_seq" } sink { cell: "LUT__2983" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[3][7]~FF" port: "O_seq" } sink { cell: "LUT__3365" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3607" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][0]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__3607" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][1]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3607" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][2]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3607" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3607" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][4]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3607" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][5]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3607" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][6]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3607" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][7]~FF" port: "CE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][0]~FF" port: "O_seq" } sink { cell: "LUT__2042" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][0]~FF" port: "O_seq" } sink { cell: "LUT__2201" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][0]~FF" port: "O_seq" } sink { cell: "LUT__2864" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][1]~FF" port: "O_seq" } sink { cell: "LUT__2039" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][1]~FF" port: "O_seq" } sink { cell: "LUT__2116" port: "I[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][1]~FF" port: "O_seq" } sink { cell: "LUT__2881" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][2]~FF" port: "O_seq" } sink { cell: "LUT__2033" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][2]~FF" port: "O_seq" } sink { cell: "LUT__2085" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][2]~FF" port: "O_seq" } sink { cell: "LUT__2897" port: "I[1]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][3]~FF" port: "O_seq" } sink { cell: "LUT__2056" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][3]~FF" port: "O_seq" } sink { cell: "LUT__2066" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][3]~FF" port: "O_seq" } sink { cell: "LUT__2913" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][4]~FF" port: "O_seq" } sink { cell: "LUT__2163" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][4]~FF" port: "O_seq" } sink { cell: "LUT__2929" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][4]~FF" port: "O_seq" } sink { cell: "LUT__3320" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][5]~FF" port: "O_seq" } sink { cell: "LUT__2173" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][5]~FF" port: "O_seq" } sink { cell: "LUT__2945" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][5]~FF" port: "O_seq" } sink { cell: "LUT__3337" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][6]~FF" port: "O_seq" } sink { cell: "LUT__2159" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][6]~FF" port: "O_seq" } sink { cell: "LUT__2180" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][6]~FF" port: "O_seq" } sink { cell: "LUT__2961" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][7]~FF" port: "O_seq" } sink { cell: "LUT__2588" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][7]~FF" port: "O_seq" } sink { cell: "LUT__2981" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[4][7]~FF" port: "O_seq" } sink { cell: "LUT__3366" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3608" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3608" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][1]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3608" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][2]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3608" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][3]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__3608" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][4]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3608" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][5]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3608" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][6]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3608" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][7]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][0]~FF" port: "O_seq" } sink { cell: "LUT__2042" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][0]~FF" port: "O_seq" } sink { cell: "LUT__2202" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][0]~FF" port: "O_seq" } sink { cell: "LUT__2865" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][1]~FF" port: "O_seq" } sink { cell: "LUT__2039" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][1]~FF" port: "O_seq" } sink { cell: "LUT__2117" port: "I[1]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][1]~FF" port: "O_seq" } sink { cell: "LUT__2882" port: "I[1]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][2]~FF" port: "O_seq" } sink { cell: "LUT__2033" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][2]~FF" port: "O_seq" } sink { cell: "LUT__2086" port: "I[1]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][2]~FF" port: "O_seq" } sink { cell: "LUT__2898" port: "I[1]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][3]~FF" port: "O_seq" } sink { cell: "LUT__2056" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][3]~FF" port: "O_seq" } sink { cell: "LUT__2067" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][3]~FF" port: "O_seq" } sink { cell: "LUT__2914" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][4]~FF" port: "O_seq" } sink { cell: "LUT__2163" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][4]~FF" port: "O_seq" } sink { cell: "LUT__2930" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][4]~FF" port: "O_seq" } sink { cell: "LUT__3321" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][5]~FF" port: "O_seq" } sink { cell: "LUT__2173" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][5]~FF" port: "O_seq" } sink { cell: "LUT__2946" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][5]~FF" port: "O_seq" } sink { cell: "LUT__3338" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][6]~FF" port: "O_seq" } sink { cell: "LUT__2160" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][6]~FF" port: "O_seq" } sink { cell: "LUT__2180" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][6]~FF" port: "O_seq" } sink { cell: "LUT__2962" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][7]~FF" port: "O_seq" } sink { cell: "LUT__2588" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][7]~FF" port: "O_seq" } sink { cell: "LUT__2982" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[5][7]~FF" port: "O_seq" } sink { cell: "LUT__3367" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__3609" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][0]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3609" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][1]~FF" port: "CE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__3609" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][2]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3609" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][3]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3609" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][4]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__3609" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][5]~FF" port: "CE" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "LUT__3609" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][6]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__3609" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][7]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][0]~FF" port: "O_seq" } sink { cell: "LUT__2043" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][0]~FF" port: "O_seq" } sink { cell: "LUT__2201" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][0]~FF" port: "O_seq" } sink { cell: "LUT__2864" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][1]~FF" port: "O_seq" } sink { cell: "LUT__2038" port: "I[1]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][1]~FF" port: "O_seq" } sink { cell: "LUT__2116" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][1]~FF" port: "O_seq" } sink { cell: "LUT__2881" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][2]~FF" port: "O_seq" } sink { cell: "LUT__2032" port: "I[1]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][2]~FF" port: "O_seq" } sink { cell: "LUT__2085" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][2]~FF" port: "O_seq" } sink { cell: "LUT__2897" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][3]~FF" port: "O_seq" } sink { cell: "LUT__2055" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][3]~FF" port: "O_seq" } sink { cell: "LUT__2066" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][3]~FF" port: "O_seq" } sink { cell: "LUT__2913" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][4]~FF" port: "O_seq" } sink { cell: "LUT__2164" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][4]~FF" port: "O_seq" } sink { cell: "LUT__2929" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][4]~FF" port: "O_seq" } sink { cell: "LUT__3320" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][5]~FF" port: "O_seq" } sink { cell: "LUT__2174" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][5]~FF" port: "O_seq" } sink { cell: "LUT__2945" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][5]~FF" port: "O_seq" } sink { cell: "LUT__3337" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][6]~FF" port: "O_seq" } sink { cell: "LUT__2159" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][6]~FF" port: "O_seq" } sink { cell: "LUT__2181" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][6]~FF" port: "O_seq" } sink { cell: "LUT__2961" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][7]~FF" port: "O_seq" } sink { cell: "LUT__2589" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][7]~FF" port: "O_seq" } sink { cell: "LUT__2981" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[6][7]~FF" port: "O_seq" } sink { cell: "LUT__3366" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__3610" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][0]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3610" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][1]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3610" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][2]~FF" port: "CE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__3610" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][3]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3610" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][4]~FF" port: "CE" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__3610" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][5]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3610" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][6]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__3610" port: "O" } sink { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][7]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][0]~FF" port: "O_seq" } sink { cell: "LUT__2043" port: "I[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][0]~FF" port: "O_seq" } sink { cell: "LUT__2202" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][0]~FF" port: "O_seq" } sink { cell: "LUT__2865" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][1]~FF" port: "O_seq" } sink { cell: "LUT__2038" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][1]~FF" port: "O_seq" } sink { cell: "LUT__2117" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][1]~FF" port: "O_seq" } sink { cell: "LUT__2882" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][2]~FF" port: "O_seq" } sink { cell: "LUT__2032" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][2]~FF" port: "O_seq" } sink { cell: "LUT__2086" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][2]~FF" port: "O_seq" } sink { cell: "LUT__2898" port: "I[0]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][3]~FF" port: "O_seq" } sink { cell: "LUT__2055" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][3]~FF" port: "O_seq" } sink { cell: "LUT__2067" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][3]~FF" port: "O_seq" } sink { cell: "LUT__2914" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][4]~FF" port: "O_seq" } sink { cell: "LUT__2164" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][4]~FF" port: "O_seq" } sink { cell: "LUT__2930" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][4]~FF" port: "O_seq" } sink { cell: "LUT__3321" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][5]~FF" port: "O_seq" } sink { cell: "LUT__2174" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][5]~FF" port: "O_seq" } sink { cell: "LUT__2946" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][5]~FF" port: "O_seq" } sink { cell: "LUT__3338" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][6]~FF" port: "O_seq" } sink { cell: "LUT__2160" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][6]~FF" port: "O_seq" } sink { cell: "LUT__2181" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][6]~FF" port: "O_seq" } sink { cell: "LUT__2962" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][7]~FF" port: "O_seq" } sink { cell: "LUT__2589" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][7]~FF" port: "O_seq" } sink { cell: "LUT__2982" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i193/i140/cpu1/u0/Regs/RegsH[7][7]~FF" port: "O_seq" } sink { cell: "LUT__3367" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3611" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3615" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "CE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__3615" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3615" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__3615" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "CE" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "LUT__3615" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__3615" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__3615" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "CE" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__3615" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][0]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][0]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "O_seq" } sink { cell: "LUT__2014" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "O_seq" } sink { cell: "LUT__2210" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][0]~FF" port: "O_seq" } sink { cell: "LUT__2664" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3287" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__3287" port: "O" } sink { cell: "LUT__3288" port: "I[1]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "LUT__3617" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "O_seq" } sink { cell: "LUT__2006" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "O_seq" } sink { cell: "LUT__2769" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][1]~FF" port: "O_seq" } sink { cell: "LUT__3283" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3299" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__3299" port: "O" } sink { cell: "LUT__3300" port: "I[1]" } delay_max: 1316 delay_min: 0  }
route { driver { cell: "LUT__3622" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][2]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][2]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][2]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][2]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][2]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "O_seq" } sink { cell: "LUT__2003" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "O_seq" } sink { cell: "LUT__2783" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][2]~FF" port: "O_seq" } sink { cell: "LUT__3295" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__3626" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3624" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "O_seq" } sink { cell: "LUT__1998" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "O_seq" } sink { cell: "LUT__2797" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][3]~FF" port: "O_seq" } sink { cell: "LUT__3307" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__3630" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3628" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][4]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][4]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "O_seq" } sink { cell: "LUT__1973" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "O_seq" } sink { cell: "LUT__2807" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][4]~FF" port: "O_seq" } sink { cell: "LUT__3324" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3633" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3632" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][5]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "O_seq" } sink { cell: "LUT__1978" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "O_seq" } sink { cell: "LUT__2827" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][5]~FF" port: "O_seq" } sink { cell: "LUT__3341" port: "I[0]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "LUT__3636" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__3635" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "O_seq" } sink { cell: "LUT__1989" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "O_seq" } sink { cell: "LUT__2838" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][6]~FF" port: "O_seq" } sink { cell: "LUT__3353" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3641" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3638" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][7]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "O_seq" } sink { cell: "LUT__1982" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "O_seq" } sink { cell: "LUT__2856" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[0][7]~FF" port: "O_seq" } sink { cell: "LUT__3370" port: "I[0]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "LUT__3643" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][0]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__3643" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3643" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][2]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__3643" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][3]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__3643" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3643" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][5]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__3643" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][6]~FF" port: "CE" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__3643" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][7]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][0]~FF" port: "O_seq" } sink { cell: "LUT__2014" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][0]~FF" port: "O_seq" } sink { cell: "LUT__2209" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][0]~FF" port: "O_seq" } sink { cell: "LUT__2664" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][1]~FF" port: "O_seq" } sink { cell: "LUT__2005" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][1]~FF" port: "O_seq" } sink { cell: "LUT__2768" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][1]~FF" port: "O_seq" } sink { cell: "LUT__3283" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][2]~FF" port: "O_seq" } sink { cell: "LUT__2002" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][2]~FF" port: "O_seq" } sink { cell: "LUT__2782" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][2]~FF" port: "O_seq" } sink { cell: "LUT__3295" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][3]~FF" port: "O_seq" } sink { cell: "LUT__1997" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][3]~FF" port: "O_seq" } sink { cell: "LUT__2796" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][3]~FF" port: "O_seq" } sink { cell: "LUT__3307" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][4]~FF" port: "O_seq" } sink { cell: "LUT__1971" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][4]~FF" port: "O_seq" } sink { cell: "LUT__2806" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][4]~FF" port: "O_seq" } sink { cell: "LUT__3324" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][5]~FF" port: "O_seq" } sink { cell: "LUT__1977" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][5]~FF" port: "O_seq" } sink { cell: "LUT__2826" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][5]~FF" port: "O_seq" } sink { cell: "LUT__3341" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][6]~FF" port: "O_seq" } sink { cell: "LUT__1989" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][6]~FF" port: "O_seq" } sink { cell: "LUT__2837" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][6]~FF" port: "O_seq" } sink { cell: "LUT__3353" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][7]~FF" port: "O_seq" } sink { cell: "LUT__1982" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][7]~FF" port: "O_seq" } sink { cell: "LUT__2855" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[1][7]~FF" port: "O_seq" } sink { cell: "LUT__3370" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__3644" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][0]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3644" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][1]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3644" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][2]~FF" port: "CE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__3644" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][3]~FF" port: "CE" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "LUT__3644" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][4]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__3644" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][5]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__3644" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][6]~FF" port: "CE" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__3644" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][7]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][0]~FF" port: "O_seq" } sink { cell: "LUT__2013" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][0]~FF" port: "O_seq" } sink { cell: "LUT__2210" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][0]~FF" port: "O_seq" } sink { cell: "LUT__2665" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][1]~FF" port: "O_seq" } sink { cell: "LUT__2006" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][1]~FF" port: "O_seq" } sink { cell: "LUT__2769" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][1]~FF" port: "O_seq" } sink { cell: "LUT__3284" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][2]~FF" port: "O_seq" } sink { cell: "LUT__2003" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][2]~FF" port: "O_seq" } sink { cell: "LUT__2783" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][2]~FF" port: "O_seq" } sink { cell: "LUT__3296" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][3]~FF" port: "O_seq" } sink { cell: "LUT__1998" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][3]~FF" port: "O_seq" } sink { cell: "LUT__2797" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][3]~FF" port: "O_seq" } sink { cell: "LUT__3308" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][4]~FF" port: "O_seq" } sink { cell: "LUT__1973" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][4]~FF" port: "O_seq" } sink { cell: "LUT__2807" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][4]~FF" port: "O_seq" } sink { cell: "LUT__3325" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][5]~FF" port: "O_seq" } sink { cell: "LUT__1978" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][5]~FF" port: "O_seq" } sink { cell: "LUT__2827" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][5]~FF" port: "O_seq" } sink { cell: "LUT__3342" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][6]~FF" port: "O_seq" } sink { cell: "LUT__1988" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][6]~FF" port: "O_seq" } sink { cell: "LUT__2838" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][6]~FF" port: "O_seq" } sink { cell: "LUT__3354" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][7]~FF" port: "O_seq" } sink { cell: "LUT__1981" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][7]~FF" port: "O_seq" } sink { cell: "LUT__2856" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[2][7]~FF" port: "O_seq" } sink { cell: "LUT__3371" port: "I[0]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__3645" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][0]~FF" port: "CE" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__3645" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][1]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3645" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][2]~FF" port: "CE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__3645" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][3]~FF" port: "CE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__3645" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][4]~FF" port: "CE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__3645" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][5]~FF" port: "CE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__3645" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][6]~FF" port: "CE" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__3645" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][7]~FF" port: "CE" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][0]~FF" port: "O_seq" } sink { cell: "LUT__2013" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][0]~FF" port: "O_seq" } sink { cell: "LUT__2209" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][0]~FF" port: "O_seq" } sink { cell: "LUT__2665" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][1]~FF" port: "O_seq" } sink { cell: "LUT__2005" port: "I[1]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][1]~FF" port: "O_seq" } sink { cell: "LUT__2768" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][1]~FF" port: "O_seq" } sink { cell: "LUT__3284" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][2]~FF" port: "O_seq" } sink { cell: "LUT__2002" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][2]~FF" port: "O_seq" } sink { cell: "LUT__2782" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][2]~FF" port: "O_seq" } sink { cell: "LUT__3296" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][3]~FF" port: "O_seq" } sink { cell: "LUT__1997" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][3]~FF" port: "O_seq" } sink { cell: "LUT__2796" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][3]~FF" port: "O_seq" } sink { cell: "LUT__3308" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][4]~FF" port: "O_seq" } sink { cell: "LUT__1971" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][4]~FF" port: "O_seq" } sink { cell: "LUT__2806" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][4]~FF" port: "O_seq" } sink { cell: "LUT__3325" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][5]~FF" port: "O_seq" } sink { cell: "LUT__1977" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][5]~FF" port: "O_seq" } sink { cell: "LUT__2826" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][5]~FF" port: "O_seq" } sink { cell: "LUT__3342" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][6]~FF" port: "O_seq" } sink { cell: "LUT__1988" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][6]~FF" port: "O_seq" } sink { cell: "LUT__2837" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][6]~FF" port: "O_seq" } sink { cell: "LUT__3354" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][7]~FF" port: "O_seq" } sink { cell: "LUT__1981" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][7]~FF" port: "O_seq" } sink { cell: "LUT__2855" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[3][7]~FF" port: "O_seq" } sink { cell: "LUT__3371" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__3647" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][0]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__3647" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][1]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3647" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][2]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__3647" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][3]~FF" port: "CE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__3647" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][4]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__3647" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3647" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][6]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__3647" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][7]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][0]~FF" port: "O_seq" } sink { cell: "LUT__2011" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][0]~FF" port: "O_seq" } sink { cell: "LUT__2207" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][0]~FF" port: "O_seq" } sink { cell: "LUT__2666" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][1]~FF" port: "O_seq" } sink { cell: "LUT__2008" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][1]~FF" port: "O_seq" } sink { cell: "LUT__2766" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][1]~FF" port: "O_seq" } sink { cell: "LUT__3285" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][2]~FF" port: "O_seq" } sink { cell: "LUT__2000" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][2]~FF" port: "O_seq" } sink { cell: "LUT__2780" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][2]~FF" port: "O_seq" } sink { cell: "LUT__3297" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][3]~FF" port: "O_seq" } sink { cell: "LUT__1995" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][3]~FF" port: "O_seq" } sink { cell: "LUT__2794" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][3]~FF" port: "O_seq" } sink { cell: "LUT__3309" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][4]~FF" port: "O_seq" } sink { cell: "LUT__1967" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][4]~FF" port: "O_seq" } sink { cell: "LUT__2804" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][4]~FF" port: "O_seq" } sink { cell: "LUT__3326" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][5]~FF" port: "O_seq" } sink { cell: "LUT__1975" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][5]~FF" port: "O_seq" } sink { cell: "LUT__2824" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][5]~FF" port: "O_seq" } sink { cell: "LUT__3343" port: "I[1]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][6]~FF" port: "O_seq" } sink { cell: "LUT__1991" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][6]~FF" port: "O_seq" } sink { cell: "LUT__2835" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][6]~FF" port: "O_seq" } sink { cell: "LUT__3355" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][7]~FF" port: "O_seq" } sink { cell: "LUT__1985" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][7]~FF" port: "O_seq" } sink { cell: "LUT__2853" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[4][7]~FF" port: "O_seq" } sink { cell: "LUT__3372" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "LUT__3648" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][0]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__3648" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][1]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3648" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][2]~FF" port: "CE" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "LUT__3648" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][3]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__3648" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][4]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__3648" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][5]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3648" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][6]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__3648" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][7]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][0]~FF" port: "O_seq" } sink { cell: "LUT__2011" port: "I[0]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][0]~FF" port: "O_seq" } sink { cell: "LUT__2208" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][0]~FF" port: "O_seq" } sink { cell: "LUT__2667" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][1]~FF" port: "O_seq" } sink { cell: "LUT__2007" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][1]~FF" port: "O_seq" } sink { cell: "LUT__2767" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][1]~FF" port: "O_seq" } sink { cell: "LUT__3286" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][2]~FF" port: "O_seq" } sink { cell: "LUT__2001" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][2]~FF" port: "O_seq" } sink { cell: "LUT__2781" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][2]~FF" port: "O_seq" } sink { cell: "LUT__3298" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][3]~FF" port: "O_seq" } sink { cell: "LUT__1996" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][3]~FF" port: "O_seq" } sink { cell: "LUT__2795" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][3]~FF" port: "O_seq" } sink { cell: "LUT__3310" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][4]~FF" port: "O_seq" } sink { cell: "LUT__1969" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][4]~FF" port: "O_seq" } sink { cell: "LUT__2805" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][4]~FF" port: "O_seq" } sink { cell: "LUT__3327" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][5]~FF" port: "O_seq" } sink { cell: "LUT__1976" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][5]~FF" port: "O_seq" } sink { cell: "LUT__2825" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][5]~FF" port: "O_seq" } sink { cell: "LUT__3344" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][6]~FF" port: "O_seq" } sink { cell: "LUT__1991" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][6]~FF" port: "O_seq" } sink { cell: "LUT__2836" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][6]~FF" port: "O_seq" } sink { cell: "LUT__3356" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][7]~FF" port: "O_seq" } sink { cell: "LUT__1985" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][7]~FF" port: "O_seq" } sink { cell: "LUT__2854" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[5][7]~FF" port: "O_seq" } sink { cell: "LUT__3373" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__3649" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][0]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__3649" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][1]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3649" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][2]~FF" port: "CE" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "LUT__3649" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][3]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__3649" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][4]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__3649" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][5]~FF" port: "CE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__3649" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][6]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__3649" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][7]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][0]~FF" port: "O_seq" } sink { cell: "LUT__2010" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][0]~FF" port: "O_seq" } sink { cell: "LUT__2207" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][0]~FF" port: "O_seq" } sink { cell: "LUT__2666" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][1]~FF" port: "O_seq" } sink { cell: "LUT__2008" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][1]~FF" port: "O_seq" } sink { cell: "LUT__2766" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][1]~FF" port: "O_seq" } sink { cell: "LUT__3285" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][2]~FF" port: "O_seq" } sink { cell: "LUT__2000" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][2]~FF" port: "O_seq" } sink { cell: "LUT__2780" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][2]~FF" port: "O_seq" } sink { cell: "LUT__3297" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][3]~FF" port: "O_seq" } sink { cell: "LUT__1995" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][3]~FF" port: "O_seq" } sink { cell: "LUT__2794" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][3]~FF" port: "O_seq" } sink { cell: "LUT__3309" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][4]~FF" port: "O_seq" } sink { cell: "LUT__1967" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][4]~FF" port: "O_seq" } sink { cell: "LUT__2804" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][4]~FF" port: "O_seq" } sink { cell: "LUT__3326" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][5]~FF" port: "O_seq" } sink { cell: "LUT__1975" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][5]~FF" port: "O_seq" } sink { cell: "LUT__2824" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][5]~FF" port: "O_seq" } sink { cell: "LUT__3343" port: "I[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][6]~FF" port: "O_seq" } sink { cell: "LUT__1990" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][6]~FF" port: "O_seq" } sink { cell: "LUT__2835" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][6]~FF" port: "O_seq" } sink { cell: "LUT__3355" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][7]~FF" port: "O_seq" } sink { cell: "LUT__1984" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][7]~FF" port: "O_seq" } sink { cell: "LUT__2853" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[6][7]~FF" port: "O_seq" } sink { cell: "LUT__3372" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__3650" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][0]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__3650" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][1]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3650" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][2]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3650" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][3]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__3650" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][4]~FF" port: "CE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3650" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][5]~FF" port: "CE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__3650" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][6]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__3650" port: "O" } sink { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][7]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][0]~FF" port: "O_seq" } sink { cell: "LUT__2010" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][0]~FF" port: "O_seq" } sink { cell: "LUT__2208" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][0]~FF" port: "O_seq" } sink { cell: "LUT__2667" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][1]~FF" port: "O_seq" } sink { cell: "LUT__2007" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][1]~FF" port: "O_seq" } sink { cell: "LUT__2767" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][1]~FF" port: "O_seq" } sink { cell: "LUT__3286" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][2]~FF" port: "O_seq" } sink { cell: "LUT__2001" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][2]~FF" port: "O_seq" } sink { cell: "LUT__2781" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][2]~FF" port: "O_seq" } sink { cell: "LUT__3298" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][3]~FF" port: "O_seq" } sink { cell: "LUT__1996" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][3]~FF" port: "O_seq" } sink { cell: "LUT__2795" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][3]~FF" port: "O_seq" } sink { cell: "LUT__3310" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][4]~FF" port: "O_seq" } sink { cell: "LUT__1969" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][4]~FF" port: "O_seq" } sink { cell: "LUT__2805" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][4]~FF" port: "O_seq" } sink { cell: "LUT__3327" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][5]~FF" port: "O_seq" } sink { cell: "LUT__1976" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][5]~FF" port: "O_seq" } sink { cell: "LUT__2825" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][5]~FF" port: "O_seq" } sink { cell: "LUT__3344" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][6]~FF" port: "O_seq" } sink { cell: "LUT__1990" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][6]~FF" port: "O_seq" } sink { cell: "LUT__2836" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][6]~FF" port: "O_seq" } sink { cell: "LUT__3356" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][7]~FF" port: "O_seq" } sink { cell: "LUT__1984" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][7]~FF" port: "O_seq" } sink { cell: "LUT__2854" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i194/i140/cpu1/u0/Regs/RegsL[7][7]~FF" port: "O_seq" } sink { cell: "LUT__3373" port: "I[0]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "pll0_2MHz" port: "inpad" } sink { cell: "s100_CLOCK" port: "outpad" } delay_max: 3414 delay_min: 0  }
route { driver { cell: "pll0_2MHz" port: "inpad" } sink { cell: "LUT__3601" port: "I[0]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "pll0_2MHz" port: "inpad" } sink { cell: "CLKBUF__3" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "pll0_100MHz" port: "inpad" } sink { cell: "CLKBUF__4" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "s100_DI[7]" port: "inpad" } sink { cell: "LUT__3584" port: "I[0]" } delay_max: 5065 delay_min: 0  }
route { driver { cell: "s100_DI[6]" port: "inpad" } sink { cell: "LUT__3582" port: "I[0]" } delay_max: 4573 delay_min: 0  }
route { driver { cell: "s100_DI[5]" port: "inpad" } sink { cell: "LUT__3580" port: "I[0]" } delay_max: 4563 delay_min: 0  }
route { driver { cell: "s100_DI[4]" port: "inpad" } sink { cell: "LUT__3578" port: "I[0]" } delay_max: 4879 delay_min: 0  }
route { driver { cell: "s100_DI[3]" port: "inpad" } sink { cell: "LUT__3576" port: "I[0]" } delay_max: 5069 delay_min: 0  }
route { driver { cell: "s100_DI[2]" port: "inpad" } sink { cell: "LUT__3573" port: "I[0]" } delay_max: 4531 delay_min: 0  }
route { driver { cell: "s100_DI[1]" port: "inpad" } sink { cell: "LUT__3588" port: "I[0]" } delay_max: 4105 delay_min: 0  }
route { driver { cell: "s100_DI[0]" port: "inpad" } sink { cell: "LUT__3586" port: "I[0]" } delay_max: 4542 delay_min: 0  }
route { driver { cell: "s100_xrdy" port: "inpad" } sink { cell: "LUT__1868" port: "I[0]" } delay_max: 3019 delay_min: 0  }
route { driver { cell: "s100_xrdy" port: "inpad" } sink { cell: "LUT__1889" port: "I[1]" } delay_max: 3010 delay_min: 0  }
route { driver { cell: "s100_rdy" port: "inpad" } sink { cell: "LUT__1868" port: "I[1]" } delay_max: 3016 delay_min: 0  }
route { driver { cell: "s100_rdy" port: "inpad" } sink { cell: "LUT__1889" port: "I[2]" } delay_max: 3006 delay_min: 0  }
route { driver { cell: "LUT__3692" port: "O" } sink { cell: "s100_pDBIN" port: "outpad" } delay_max: 2269 delay_min: 0  }
route { driver { cell: "LUT__1762" port: "O" } sink { cell: "s100_pSYNC" port: "outpad" } delay_max: 4057 delay_min: 0  }
route { driver { cell: "LUT__1762" port: "O" } sink { cell: "LUT__1763" port: "I[1]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__3693" port: "O" } sink { cell: "s100_pSTVAL" port: "outpad" } delay_max: 3431 delay_min: 0  }
route { driver { cell: "LUT__1764" port: "O" } sink { cell: "s100_n_pWR" port: "outpad" } delay_max: 4097 delay_min: 0  }
route { driver { cell: "LUT__1764" port: "O" } sink { cell: "LUT__1765" port: "I[0]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "LUT__1765" port: "O" } sink { cell: "s100_sMWRT" port: "outpad" } delay_max: 3403 delay_min: 0  }
route { driver { cell: "LUT__3694" port: "O" } sink { cell: "s100_ADSB" port: "outpad" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "LUT__3695" port: "O" } sink { cell: "s100_CDSB" port: "outpad" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__1767" port: "O" } sink { cell: "SBC_LEDs[7]" port: "outpad" } delay_max: 2142 delay_min: 0  }
route { driver { cell: "LUT__1769" port: "O" } sink { cell: "SBC_LEDs[6]" port: "outpad" } delay_max: 3261 delay_min: 0  }
route { driver { cell: "LUT__1771" port: "O" } sink { cell: "SBC_LEDs[5]" port: "outpad" } delay_max: 2986 delay_min: 0  }
route { driver { cell: "LUT__1773" port: "O" } sink { cell: "SBC_LEDs[4]" port: "outpad" } delay_max: 3357 delay_min: 0  }
route { driver { cell: "LUT__1786" port: "O" } sink { cell: "SBC_LEDs[3]" port: "outpad" } delay_max: 1972 delay_min: 0  }
route { driver { cell: "LUT__1788" port: "O" } sink { cell: "SBC_LEDs[2]" port: "outpad" } delay_max: 1645 delay_min: 0  }
route { driver { cell: "LUT__1790" port: "O" } sink { cell: "SBC_LEDs[1]" port: "outpad" } delay_max: 1434 delay_min: 0  }
route { driver { cell: "LUT__1794" port: "O" } sink { cell: "SBC_LEDs[0]" port: "outpad" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[6]" port: "inpad" } sink { cell: "LUT__3601" port: "I[3]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1766" port: "I[2]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1767" port: "I[2]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1768" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1769" port: "I[2]" } delay_max: 2352 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1770" port: "I[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1771" port: "I[2]" } delay_max: 2578 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1772" port: "I[2]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1773" port: "I[2]" } delay_max: 2571 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1774" port: "I[2]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1786" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1787" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1788" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1789" port: "I[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1790" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1791" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[5]" port: "inpad" } sink { cell: "LUT__1794" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[4]" port: "inpad" } sink { cell: "LUT__1766" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[4]" port: "inpad" } sink { cell: "LUT__1768" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[4]" port: "inpad" } sink { cell: "LUT__1770" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[4]" port: "inpad" } sink { cell: "LUT__1772" port: "I[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[4]" port: "inpad" } sink { cell: "LUT__1774" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[4]" port: "inpad" } sink { cell: "LUT__1787" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[4]" port: "inpad" } sink { cell: "LUT__1789" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "sw_IOBYTE[4]" port: "inpad" } sink { cell: "LUT__1791" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1785" port: "O" } sink { cell: "spare_P33" port: "outpad" } delay_max: 3714 delay_min: 0  }
route { driver { cell: "LUT__1785" port: "O" } sink { cell: "boardActive" port: "outpad" } delay_max: 5845 delay_min: 0  }
route { driver { cell: "LUT__1785" port: "O" } sink { cell: "LUT__1786" port: "I[0]" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "LUT__1785" port: "O" } sink { cell: "LUT__1793" port: "I[2]" } delay_max: 1443 delay_min: 0  }
route { driver { cell: "LUT__1785" port: "O" } sink { cell: "LUT__1797" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1785" port: "O" } sink { cell: "LUT__3574" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1785" port: "O" } sink { cell: "LUT__3577" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1785" port: "O" } sink { cell: "LUT__3579" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__1785" port: "O" } sink { cell: "LUT__3581" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1785" port: "O" } sink { cell: "LUT__3583" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__1785" port: "O" } sink { cell: "LUT__3585" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1785" port: "O" } sink { cell: "LUT__3587" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__1785" port: "O" } sink { cell: "LUT__3589" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1793" port: "O" } sink { cell: "ram_n_cs" port: "outpad" } delay_max: 3135 delay_min: 0  }
route { driver { cell: "LUT__1793" port: "O" } sink { cell: "LUT__1794" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__3696" port: "O" } sink { cell: "ram_n_oe" port: "outpad" } delay_max: 2045 delay_min: 0  }
route { driver { cell: "LUT__1792" port: "O" } sink { cell: "ram_n_wr" port: "outpad" } delay_max: 2951 delay_min: 0  }
route { driver { cell: "LUT__1792" port: "O" } sink { cell: "LUT__1793" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1792" port: "O" } sink { cell: "LUT__1797" port: "I[1]" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "LUT__1792" port: "O" } sink { cell: "LUT__3575" port: "I[2]" } delay_max: 1707 delay_min: 0  }
route { driver { cell: "biData_IN[7]" port: "inpad" } sink { cell: "LUT__3584" port: "I[1]" } delay_max: 2176 delay_min: 0  }
route { driver { cell: "biData_IN[6]" port: "inpad" } sink { cell: "LUT__3582" port: "I[1]" } delay_max: 1931 delay_min: 0  }
route { driver { cell: "biData_IN[5]" port: "inpad" } sink { cell: "LUT__3580" port: "I[1]" } delay_max: 1668 delay_min: 0  }
route { driver { cell: "biData_IN[4]" port: "inpad" } sink { cell: "LUT__3578" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "biData_IN[3]" port: "inpad" } sink { cell: "LUT__3576" port: "I[1]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "biData_IN[2]" port: "inpad" } sink { cell: "LUT__3573" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "biData_IN[1]" port: "inpad" } sink { cell: "LUT__3588" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "biData_IN[0]" port: "inpad" } sink { cell: "LUT__3586" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1797" port: "O" } sink { cell: "biData_OE[7]" port: "outpad" } delay_max: 2608 delay_min: 0  }
route { driver { cell: "LUT__1797" port: "O" } sink { cell: "biData_OE[6]" port: "outpad" } delay_max: 2354 delay_min: 0  }
route { driver { cell: "LUT__1797" port: "O" } sink { cell: "biData_OE[5]" port: "outpad" } delay_max: 2361 delay_min: 0  }
route { driver { cell: "LUT__1797" port: "O" } sink { cell: "biData_OE[4]" port: "outpad" } delay_max: 1699 delay_min: 0  }
route { driver { cell: "LUT__1797" port: "O" } sink { cell: "biData_OE[3]" port: "outpad" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "LUT__1797" port: "O" } sink { cell: "biData_OE[2]" port: "outpad" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1797" port: "O" } sink { cell: "biData_OE[1]" port: "outpad" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1797" port: "O" } sink { cell: "biData_OE[0]" port: "outpad" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1798" port: "O" } sink { cell: "seg7_dp" port: "outpad" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i1" port: "O" } sink { cell: "LUT__2741" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i1" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2211" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i1" port: "I[0]" } delay_max: 2006 delay_min: 0  }
route { driver { cell: "LUT__2211" port: "O" } sink { cell: "LUT__2268" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "LUT__2211" port: "O" } sink { cell: "LUT__2282" port: "I[1]" } delay_max: 2268 delay_min: 0  }
route { driver { cell: "LUT__2211" port: "O" } sink { cell: "LUT__2415" port: "I[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "LUT__2211" port: "O" } sink { cell: "LUT__2746" port: "I[2]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i1" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__3651" port: "O" } sink { cell: "i140/cpu1/u0/alu/add_17/i5" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/alu/add_17/i4" port: "cout" } sink { cell: "i140/cpu1/u0/alu/add_17/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/alu/add_17/i5" port: "O" } sink { cell: "LUT__1923" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/alu/add_17/i5" port: "cout" } sink { cell: "AUX_ADD_CO__i140/cpu1/u0/alu/add_17/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__3652" port: "O" } sink { cell: "i140/cpu1/u0/alu/add_17/i4" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/alu/add_17/i3" port: "cout" } sink { cell: "i140/cpu1/u0/alu/add_17/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/alu/add_17/i4" port: "O" } sink { cell: "LUT__2089" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3653" port: "O" } sink { cell: "i140/cpu1/u0/alu/add_17/i3" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/alu/add_17/i2" port: "cout" } sink { cell: "i140/cpu1/u0/alu/add_17/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/alu/add_17/i3" port: "O" } sink { cell: "LUT__2121" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3654" port: "O" } sink { cell: "i140/cpu1/u0/alu/add_17/i2" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__i140/cpu1/u0/alu/add_17/i2" port: "cout" } sink { cell: "i140/cpu1/u0/alu/add_17/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/alu/add_17/i2" port: "O" } sink { cell: "LUT__2187" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2985" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i16" port: "I[0]" } delay_max: 2054 delay_min: 0  }
route { driver { cell: "LUT__2985" port: "O" } sink { cell: "LUT__2986" port: "I[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "LUT__2985" port: "O" } sink { cell: "LUT__2989" port: "I[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "LUT__2985" port: "O" } sink { cell: "LUT__3242" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2985" port: "O" } sink { cell: "LUT__3545" port: "I[1]" } delay_max: 1978 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i15" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2965" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i15" port: "I[0]" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "LUT__2965" port: "O" } sink { cell: "LUT__2966" port: "I[0]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "LUT__2965" port: "O" } sink { cell: "LUT__2973" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2965" port: "O" } sink { cell: "LUT__3238" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2965" port: "O" } sink { cell: "LUT__3536" port: "I[1]" } delay_max: 1277 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i14" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2949" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i14" port: "I[0]" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "LUT__2949" port: "O" } sink { cell: "LUT__2950" port: "I[0]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "LUT__2949" port: "O" } sink { cell: "LUT__2957" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__2949" port: "O" } sink { cell: "LUT__3233" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2949" port: "O" } sink { cell: "LUT__3527" port: "I[1]" } delay_max: 1515 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i13" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2933" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i13" port: "I[0]" } delay_max: 1769 delay_min: 0  }
route { driver { cell: "LUT__2933" port: "O" } sink { cell: "LUT__2934" port: "I[0]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "LUT__2933" port: "O" } sink { cell: "LUT__2941" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__2933" port: "O" } sink { cell: "LUT__3231" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2933" port: "O" } sink { cell: "LUT__3519" port: "I[1]" } delay_max: 1748 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i12" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2917" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i12" port: "I[0]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "LUT__2917" port: "O" } sink { cell: "LUT__2918" port: "I[0]" } delay_max: 1582 delay_min: 0  }
route { driver { cell: "LUT__2917" port: "O" } sink { cell: "LUT__2925" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__2917" port: "O" } sink { cell: "LUT__3226" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2917" port: "O" } sink { cell: "LUT__3510" port: "I[1]" } delay_max: 1771 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i11" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2901" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i11" port: "I[0]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "LUT__2901" port: "O" } sink { cell: "LUT__2902" port: "I[0]" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "LUT__2901" port: "O" } sink { cell: "LUT__2909" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "LUT__2901" port: "O" } sink { cell: "LUT__3219" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "LUT__2901" port: "O" } sink { cell: "LUT__3501" port: "I[1]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i10" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2885" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i10" port: "I[0]" } delay_max: 1715 delay_min: 0  }
route { driver { cell: "LUT__2885" port: "O" } sink { cell: "LUT__2886" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__2885" port: "O" } sink { cell: "LUT__2893" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "LUT__2885" port: "O" } sink { cell: "LUT__3217" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__2885" port: "O" } sink { cell: "LUT__3493" port: "I[1]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i9" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2868" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i9" port: "I[0]" } delay_max: 1922 delay_min: 0  }
route { driver { cell: "LUT__2868" port: "O" } sink { cell: "LUT__2869" port: "I[0]" } delay_max: 1706 delay_min: 0  }
route { driver { cell: "LUT__2868" port: "O" } sink { cell: "LUT__2877" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__2868" port: "O" } sink { cell: "LUT__3213" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "LUT__2868" port: "O" } sink { cell: "LUT__3484" port: "I[1]" } delay_max: 2003 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i8" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2857" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i8" port: "I[0]" } delay_max: 1787 delay_min: 0  }
route { driver { cell: "LUT__2857" port: "O" } sink { cell: "LUT__2859" port: "I[1]" } delay_max: 2049 delay_min: 0  }
route { driver { cell: "LUT__2857" port: "O" } sink { cell: "LUT__2860" port: "I[1]" } delay_max: 2058 delay_min: 0  }
route { driver { cell: "LUT__2857" port: "O" } sink { cell: "LUT__3206" port: "I[0]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "LUT__2857" port: "O" } sink { cell: "LUT__3474" port: "I[2]" } delay_max: 2051 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i7" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2839" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i7" port: "I[0]" } delay_max: 2238 delay_min: 0  }
route { driver { cell: "LUT__2839" port: "O" } sink { cell: "LUT__2841" port: "I[1]" } delay_max: 1243 delay_min: 0  }
route { driver { cell: "LUT__2839" port: "O" } sink { cell: "LUT__2846" port: "I[1]" } delay_max: 1525 delay_min: 0  }
route { driver { cell: "LUT__2839" port: "O" } sink { cell: "LUT__3203" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2839" port: "O" } sink { cell: "LUT__3466" port: "I[2]" } delay_max: 1473 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i6" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2828" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i6" port: "I[0]" } delay_max: 2293 delay_min: 0  }
route { driver { cell: "LUT__2828" port: "O" } sink { cell: "LUT__2829" port: "I[1]" } delay_max: 2064 delay_min: 0  }
route { driver { cell: "LUT__2828" port: "O" } sink { cell: "LUT__2832" port: "I[1]" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "LUT__2828" port: "O" } sink { cell: "LUT__3196" port: "I[0]" } delay_max: 1297 delay_min: 0  }
route { driver { cell: "LUT__2828" port: "O" } sink { cell: "LUT__3457" port: "I[2]" } delay_max: 2259 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i5" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i6" port: "O" } sink { cell: "LUT__2998" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2808" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i5" port: "I[0]" } delay_max: 2092 delay_min: 0  }
route { driver { cell: "LUT__2808" port: "O" } sink { cell: "LUT__2810" port: "I[1]" } delay_max: 1809 delay_min: 0  }
route { driver { cell: "LUT__2808" port: "O" } sink { cell: "LUT__2817" port: "I[1]" } delay_max: 2045 delay_min: 0  }
route { driver { cell: "LUT__2808" port: "O" } sink { cell: "LUT__3190" port: "I[0]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "LUT__2808" port: "O" } sink { cell: "LUT__3448" port: "I[2]" } delay_max: 2299 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i4" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i5" port: "O" } sink { cell: "LUT__2996" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2798" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i4" port: "I[0]" } delay_max: 2043 delay_min: 0  }
route { driver { cell: "LUT__2798" port: "O" } sink { cell: "LUT__2800" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2798" port: "O" } sink { cell: "LUT__2801" port: "I[1]" } delay_max: 2013 delay_min: 0  }
route { driver { cell: "LUT__2798" port: "O" } sink { cell: "LUT__3188" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "LUT__2798" port: "O" } sink { cell: "LUT__3440" port: "I[2]" } delay_max: 1986 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i3" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i4" port: "O" } sink { cell: "LUT__2994" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2784" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i3" port: "I[0]" } delay_max: 2284 delay_min: 0  }
route { driver { cell: "LUT__2784" port: "O" } sink { cell: "LUT__2786" port: "I[1]" } delay_max: 1555 delay_min: 0  }
route { driver { cell: "LUT__2784" port: "O" } sink { cell: "LUT__2787" port: "I[1]" } delay_max: 2401 delay_min: 0  }
route { driver { cell: "LUT__2784" port: "O" } sink { cell: "LUT__3183" port: "I[1]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__2784" port: "O" } sink { cell: "LUT__3432" port: "I[0]" } delay_max: 1796 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_170/i2" port: "cout" } sink { cell: "i140/cpu1/u0/add_170/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2770" port: "O" } sink { cell: "i140/cpu1/u0/add_170/i2" port: "I[0]" } delay_max: 2215 delay_min: 0  }
route { driver { cell: "LUT__2770" port: "O" } sink { cell: "LUT__2772" port: "I[1]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "LUT__2770" port: "O" } sink { cell: "LUT__2773" port: "I[1]" } delay_max: 1750 delay_min: 0  }
route { driver { cell: "LUT__2770" port: "O" } sink { cell: "LUT__3180" port: "I[1]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "LUT__2770" port: "O" } sink { cell: "LUT__3422" port: "I[0]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i15" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i16" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i16" port: "O" } sink { cell: "LUT__3542" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i14" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i15" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i15" port: "O" } sink { cell: "LUT__3532" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i13" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i14" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i14" port: "O" } sink { cell: "LUT__3524" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i12" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i13" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i13" port: "O" } sink { cell: "LUT__3516" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i11" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i12" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i12" port: "O" } sink { cell: "LUT__3508" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i10" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i11" port: "O" } sink { cell: "LUT__3498" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i9" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i10" port: "O" } sink { cell: "LUT__3490" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i8" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i9" port: "O" } sink { cell: "LUT__3482" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i7" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i8" port: "O" } sink { cell: "LUT__3472" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i6" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i7" port: "O" } sink { cell: "LUT__3464" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i5" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i6" port: "O" } sink { cell: "LUT__3455" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i4" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i5" port: "O" } sink { cell: "LUT__3446" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i3" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i4" port: "O" } sink { cell: "LUT__3438" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i2" port: "cout" } sink { cell: "i140/cpu1/u0/add_155/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i3" port: "O" } sink { cell: "LUT__3430" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i140/cpu1/u0/add_155/i2" port: "O" } sink { cell: "LUT__3420" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "test_rom/rom__D$2" port: "RDATA[10]" } sink { cell: "LUT__3587" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "test_rom/rom__D$2" port: "RDATA[11]" } sink { cell: "LUT__3589" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "test_rom/rom__D$b12" port: "RDATA[10]" } sink { cell: "LUT__3579" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "test_rom/rom__D$b12" port: "RDATA[11]" } sink { cell: "LUT__3581" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "test_rom/rom__D$12" port: "RDATA[10]" } sink { cell: "LUT__3574" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "test_rom/rom__D$12" port: "RDATA[11]" } sink { cell: "LUT__3577" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "test_rom/rom__D$c1" port: "RDATA[10]" } sink { cell: "LUT__3583" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "test_rom/rom__D$c1" port: "RDATA[11]" } sink { cell: "LUT__3585" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1766" port: "O" } sink { cell: "LUT__1767" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1768" port: "O" } sink { cell: "LUT__1769" port: "I[3]" } delay_max: 1943 delay_min: 0  }
route { driver { cell: "LUT__1770" port: "O" } sink { cell: "LUT__1771" port: "I[3]" } delay_max: 1847 delay_min: 0  }
route { driver { cell: "LUT__1772" port: "O" } sink { cell: "LUT__1773" port: "I[3]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "LUT__1774" port: "O" } sink { cell: "LUT__1786" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1779" port: "O" } sink { cell: "LUT__1785" port: "I[0]" } delay_max: 1816 delay_min: 0  }
route { driver { cell: "LUT__1784" port: "O" } sink { cell: "LUT__1785" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1787" port: "O" } sink { cell: "LUT__1788" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1789" port: "O" } sink { cell: "LUT__1790" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1791" port: "O" } sink { cell: "LUT__1794" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__1805" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__1815" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__1840" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__1855" port: "I[1]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2218" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2224" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2236" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2253" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2290" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2292" port: "I[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2309" port: "I[1]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2348" port: "I[3]" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2368" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2371" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2395" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2432" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2442" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2450" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2451" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2455" port: "I[0]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2471" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2491" port: "I[0]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2509" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2512" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2522" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2533" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2549" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2556" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2652" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__2706" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__3078" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__3252" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__3260" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1801" port: "O" } sink { cell: "LUT__3273" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__1805" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__1818" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__1843" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__1879" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__1937" port: "I[3]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2227" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2307" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2312" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2331" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2332" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2366" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2367" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2375" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2443" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2465" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2476" port: "I[3]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2489" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2510" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2545" port: "I[3]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2657" port: "I[3]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2660" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__2719" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__3036" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__3255" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1802" port: "O" } sink { cell: "LUT__3257" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1803" port: "O" } sink { cell: "LUT__1804" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1803" port: "O" } sink { cell: "LUT__2090" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1803" port: "O" } sink { cell: "LUT__2218" port: "I[3]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "LUT__1803" port: "O" } sink { cell: "LUT__2470" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__1803" port: "O" } sink { cell: "LUT__2476" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__1803" port: "O" } sink { cell: "LUT__2490" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1803" port: "O" } sink { cell: "LUT__2502" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1803" port: "O" } sink { cell: "LUT__3031" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1803" port: "O" } sink { cell: "LUT__3251" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__1803" port: "O" } sink { cell: "LUT__3273" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__1805" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__1851" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__1937" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2142" port: "I[2]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2144" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2215" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2260" port: "I[0]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2367" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2512" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2516" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2545" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2549" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2618" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2653" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2695" port: "I[0]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2719" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__2721" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__3247" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__3252" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1804" port: "O" } sink { cell: "LUT__3255" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1805" port: "O" } sink { cell: "LUT__1820" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1806" port: "O" } sink { cell: "LUT__1807" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1806" port: "O" } sink { cell: "LUT__1811" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1806" port: "O" } sink { cell: "LUT__1856" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__1806" port: "O" } sink { cell: "LUT__2278" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1806" port: "O" } sink { cell: "LUT__2373" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__1806" port: "O" } sink { cell: "LUT__2503" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1806" port: "O" } sink { cell: "LUT__2516" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1806" port: "O" } sink { cell: "LUT__2547" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "LUT__1806" port: "O" } sink { cell: "LUT__3252" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__1818" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__1851" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__1937" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2215" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2216" port: "I[1]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2231" port: "I[0]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2260" port: "I[2]" } delay_max: 1111 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2309" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2367" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2371" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2375" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2432" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2451" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2491" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2509" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2545" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__2719" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__3029" port: "I[3]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__3121" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1807" port: "O" } sink { cell: "LUT__3143" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1808" port: "O" } sink { cell: "LUT__1810" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1808" port: "O" } sink { cell: "LUT__1823" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1808" port: "O" } sink { cell: "LUT__1834" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1808" port: "O" } sink { cell: "LUT__2311" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1808" port: "O" } sink { cell: "LUT__2318" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1808" port: "O" } sink { cell: "LUT__2439" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1808" port: "O" } sink { cell: "LUT__2494" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1808" port: "O" } sink { cell: "LUT__2528" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1808" port: "O" } sink { cell: "LUT__2549" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__1808" port: "O" } sink { cell: "LUT__2650" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__1808" port: "O" } sink { cell: "LUT__3036" port: "I[2]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1809" port: "O" } sink { cell: "LUT__1810" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__1809" port: "O" } sink { cell: "LUT__1829" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1809" port: "O" } sink { cell: "LUT__1856" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__1809" port: "O" } sink { cell: "LUT__1871" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1809" port: "O" } sink { cell: "LUT__1893" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1809" port: "O" } sink { cell: "LUT__1895" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1809" port: "O" } sink { cell: "LUT__1905" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1809" port: "O" } sink { cell: "LUT__2235" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "LUT__1809" port: "O" } sink { cell: "LUT__2269" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1809" port: "O" } sink { cell: "LUT__2425" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "LUT__1809" port: "O" } sink { cell: "LUT__3266" port: "I[2]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "LUT__1810" port: "O" } sink { cell: "LUT__1814" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1811" port: "O" } sink { cell: "LUT__1813" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1811" port: "O" } sink { cell: "LUT__2213" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1811" port: "O" } sink { cell: "LUT__2220" port: "I[0]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "LUT__1811" port: "O" } sink { cell: "LUT__2221" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1811" port: "O" } sink { cell: "LUT__2222" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1811" port: "O" } sink { cell: "LUT__2421" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1811" port: "O" } sink { cell: "LUT__2655" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__1811" port: "O" } sink { cell: "LUT__3039" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__1812" port: "O" } sink { cell: "LUT__1813" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1812" port: "O" } sink { cell: "LUT__1827" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1812" port: "O" } sink { cell: "LUT__1839" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1812" port: "O" } sink { cell: "LUT__2439" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1813" port: "O" } sink { cell: "LUT__1814" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1813" port: "O" } sink { cell: "LUT__2472" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1813" port: "O" } sink { cell: "LUT__3253" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1814" port: "O" } sink { cell: "LUT__1817" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1815" port: "O" } sink { cell: "LUT__1816" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1815" port: "O" } sink { cell: "LUT__2217" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__1815" port: "O" } sink { cell: "LUT__2259" port: "I[1]" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "LUT__1815" port: "O" } sink { cell: "LUT__2440" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1815" port: "O" } sink { cell: "LUT__2468" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__1815" port: "O" } sink { cell: "LUT__2495" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1815" port: "O" } sink { cell: "LUT__2518" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1815" port: "O" } sink { cell: "LUT__3247" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__1816" port: "O" } sink { cell: "LUT__1817" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1816" port: "O" } sink { cell: "LUT__2306" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1816" port: "O" } sink { cell: "LUT__2350" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1816" port: "O" } sink { cell: "LUT__2422" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1817" port: "O" } sink { cell: "LUT__1818" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1818" port: "O" } sink { cell: "LUT__1820" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__1820" port: "I[1]" } delay_max: 1431 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__1844" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__1860" port: "I[0]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__1867" port: "I[1]" } delay_max: 1297 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__1885" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__1899" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__1903" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__1912" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2220" port: "I[1]" } delay_max: 1320 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2222" port: "I[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2233" port: "I[0]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2276" port: "I[2]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2277" port: "I[0]" } delay_max: 1462 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2354" port: "I[3]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2443" port: "I[2]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2461" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2488" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2528" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2531" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2547" port: "I[0]" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2554" port: "I[0]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2648" port: "I[3]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2655" port: "I[1]" } delay_max: 1439 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__2725" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__3003" port: "I[2]" } delay_max: 2052 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__3024" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "LUT__1819" port: "O" } sink { cell: "LUT__3026" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "LUT__1820" port: "O" } sink { cell: "LUT__1846" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1821" port: "O" } sink { cell: "LUT__1830" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1822" port: "O" } sink { cell: "LUT__1823" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1822" port: "O" } sink { cell: "LUT__1894" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1823" port: "O" } sink { cell: "LUT__1830" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1824" port: "O" } sink { cell: "LUT__1825" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__1824" port: "O" } sink { cell: "LUT__1867" port: "I[0]" } delay_max: 1571 delay_min: 0  }
route { driver { cell: "LUT__1824" port: "O" } sink { cell: "LUT__1909" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1824" port: "O" } sink { cell: "LUT__2021" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1824" port: "O" } sink { cell: "LUT__2191" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__1824" port: "O" } sink { cell: "LUT__2275" port: "I[0]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "LUT__1824" port: "O" } sink { cell: "LUT__2289" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__1824" port: "O" } sink { cell: "LUT__2339" port: "I[1]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "LUT__1824" port: "O" } sink { cell: "LUT__2521" port: "I[2]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "LUT__1825" port: "O" } sink { cell: "LUT__1827" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1825" port: "O" } sink { cell: "LUT__2126" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__1825" port: "O" } sink { cell: "LUT__2301" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1825" port: "O" } sink { cell: "LUT__2360" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1825" port: "O" } sink { cell: "LUT__2386" port: "I[1]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "LUT__1825" port: "O" } sink { cell: "LUT__2411" port: "I[1]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "LUT__1825" port: "O" } sink { cell: "LUT__2616" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__1825" port: "O" } sink { cell: "LUT__2648" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__1825" port: "O" } sink { cell: "LUT__2700" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1825" port: "O" } sink { cell: "LUT__2732" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__1825" port: "O" } sink { cell: "LUT__3002" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__1825" port: "O" } sink { cell: "LUT__3038" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__1827" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__2290" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__2301" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__2363" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__2449" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__2505" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__2512" port: "I[2]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__2546" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__2551" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__2649" port: "I[3]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__2675" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__2678" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__3002" port: "I[2]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__3024" port: "I[3]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__1826" port: "O" } sink { cell: "LUT__3273" port: "I[2]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "LUT__1827" port: "O" } sink { cell: "LUT__1830" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1827" port: "O" } sink { cell: "LUT__2270" port: "I[0]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__1828" port: "O" } sink { cell: "LUT__1829" port: "I[3]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1828" port: "O" } sink { cell: "LUT__1893" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1828" port: "O" } sink { cell: "LUT__2320" port: "I[1]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "LUT__1828" port: "O" } sink { cell: "LUT__2449" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1829" port: "O" } sink { cell: "LUT__1830" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1830" port: "O" } sink { cell: "LUT__1845" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1831" port: "O" } sink { cell: "LUT__1845" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1831" port: "O" } sink { cell: "LUT__1883" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__1831" port: "O" } sink { cell: "LUT__1908" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1831" port: "O" } sink { cell: "LUT__1950" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1831" port: "O" } sink { cell: "LUT__2348" port: "I[2]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__1831" port: "O" } sink { cell: "LUT__2453" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__1831" port: "O" } sink { cell: "LUT__2700" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "LUT__1831" port: "O" } sink { cell: "LUT__2733" port: "I[3]" } delay_max: 1709 delay_min: 0  }
route { driver { cell: "LUT__1831" port: "O" } sink { cell: "LUT__3040" port: "I[0]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "LUT__1832" port: "O" } sink { cell: "LUT__1844" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1832" port: "O" } sink { cell: "LUT__1860" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__1832" port: "O" } sink { cell: "LUT__2271" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1832" port: "O" } sink { cell: "LUT__2277" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__1832" port: "O" } sink { cell: "LUT__2297" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1832" port: "O" } sink { cell: "LUT__2450" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1832" port: "O" } sink { cell: "LUT__2529" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1832" port: "O" } sink { cell: "LUT__2646" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__1832" port: "O" } sink { cell: "LUT__2736" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1832" port: "O" } sink { cell: "LUT__2737" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1832" port: "O" } sink { cell: "LUT__3263" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__1836" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__1855" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__2269" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__2305" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__2307" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__2332" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__2354" port: "I[1]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__2377" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__2384" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__2409" port: "I[0]" } delay_max: 1522 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__2411" port: "I[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__2430" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__2531" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__2651" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__2759" port: "I[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__1834" port: "O" } sink { cell: "LUT__3261" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1836" port: "O" } sink { cell: "LUT__1843" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1836" port: "O" } sink { cell: "LUT__2235" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__1836" port: "O" } sink { cell: "LUT__2366" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1836" port: "O" } sink { cell: "LUT__2443" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1836" port: "O" } sink { cell: "LUT__2488" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__1843" port: "I[0]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__1860" port: "I[2]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__1901" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__1903" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__1907" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__2214" port: "I[1]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__2222" port: "I[1]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__2233" port: "I[1]" } delay_max: 1266 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__2311" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__2377" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__2421" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__2520" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__2528" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__1837" port: "O" } sink { cell: "LUT__2554" port: "I[1]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__1839" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__1883" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__1894" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__1911" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__1915" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__1951" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2212" port: "I[0]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2224" port: "I[0]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2233" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2246" port: "I[3]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2295" port: "I[1]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2325" port: "I[3]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2337" port: "I[0]" } delay_max: 1780 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2522" port: "I[0]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2554" port: "I[3]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2700" port: "I[0]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__3022" port: "I[0]" } delay_max: 1499 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__3037" port: "I[1]" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "LUT__1839" port: "O" } sink { cell: "LUT__1842" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1839" port: "O" } sink { cell: "LUT__2016" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1839" port: "O" } sink { cell: "LUT__2487" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__1839" port: "O" } sink { cell: "LUT__2694" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1841" port: "O" } sink { cell: "LUT__1842" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1841" port: "O" } sink { cell: "LUT__1871" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1841" port: "O" } sink { cell: "LUT__1892" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1841" port: "O" } sink { cell: "LUT__1895" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1841" port: "O" } sink { cell: "LUT__1905" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1841" port: "O" } sink { cell: "LUT__2234" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "LUT__1841" port: "O" } sink { cell: "LUT__2245" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1841" port: "O" } sink { cell: "LUT__2366" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "LUT__1841" port: "O" } sink { cell: "LUT__2425" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__1841" port: "O" } sink { cell: "LUT__2427" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1841" port: "O" } sink { cell: "LUT__2725" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1842" port: "O" } sink { cell: "LUT__1843" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1843" port: "O" } sink { cell: "LUT__1844" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1844" port: "O" } sink { cell: "LUT__1845" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1845" port: "O" } sink { cell: "LUT__1846" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__1851" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__1915" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__1951" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__2261" port: "I[3]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__2349" port: "I[0]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__2374" port: "I[2]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__2434" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__2452" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__2483" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__2538" port: "I[3]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__2550" port: "I[3]" } delay_max: 1551 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__2737" port: "I[3]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__3253" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__3263" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__3274" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1853" port: "O" } sink { cell: "LUT__1875" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__1853" port: "O" } sink { cell: "LUT__2740" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__1855" port: "I[2]" } delay_max: 1810 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__1919" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__1939" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__1957" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__2272" port: "I[1]" } delay_max: 1557 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__2617" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__2759" port: "I[1]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__3059" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__3060" port: "I[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__3253" port: "I[1]" } delay_max: 1253 delay_min: 0  }
route { driver { cell: "LUT__1855" port: "O" } sink { cell: "LUT__1859" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1856" port: "O" } sink { cell: "LUT__1857" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1856" port: "O" } sink { cell: "LUT__2469" port: "I[1]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "LUT__1856" port: "O" } sink { cell: "LUT__2530" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1856" port: "O" } sink { cell: "LUT__2534" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1856" port: "O" } sink { cell: "LUT__2645" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1856" port: "O" } sink { cell: "LUT__2685" port: "I[0]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "LUT__1856" port: "O" } sink { cell: "LUT__3247" port: "I[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__1857" port: "O" } sink { cell: "LUT__1859" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__1857" port: "O" } sink { cell: "LUT__2454" port: "I[0]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "LUT__1857" port: "O" } sink { cell: "LUT__2465" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1857" port: "O" } sink { cell: "LUT__2553" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1857" port: "O" } sink { cell: "LUT__3268" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__1859" port: "I[2]" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__1893" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__2212" port: "I[1]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__2255" port: "I[2]" } delay_max: 1235 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__2277" port: "I[2]" } delay_max: 1777 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__2351" port: "I[3]" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__2377" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__2409" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__2411" port: "I[3]" } delay_max: 1316 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__2424" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__2694" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__3034" port: "I[3]" } delay_max: 1987 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__3078" port: "I[3]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "LUT__1859" port: "O" } sink { cell: "LUT__1875" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1860" port: "O" } sink { cell: "LUT__1874" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "LUT__1862" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "LUT__1892" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "LUT__1912" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "LUT__2725" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1864" port: "O" } sink { cell: "LUT__1866" port: "I[0]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__1864" port: "O" } sink { cell: "LUT__2242" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1864" port: "O" } sink { cell: "LUT__2250" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1864" port: "O" } sink { cell: "LUT__2328" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__1864" port: "O" } sink { cell: "LUT__2371" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1864" port: "O" } sink { cell: "LUT__3078" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__1866" port: "O" } sink { cell: "LUT__1867" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1866" port: "O" } sink { cell: "LUT__2386" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1866" port: "O" } sink { cell: "LUT__2395" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__1873" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__2741" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__2745" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3420" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3423" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3430" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3438" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3446" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3455" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3464" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3472" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3482" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3490" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3498" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3508" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3516" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3524" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3532" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__3542" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1868" port: "O" } sink { cell: "LUT__1869" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1868" port: "O" } sink { cell: "LUT__2716" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1869" port: "O" } sink { cell: "LUT__1873" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1870" port: "O" } sink { cell: "LUT__1871" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__1870" port: "O" } sink { cell: "LUT__1909" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1870" port: "O" } sink { cell: "LUT__2292" port: "I[1]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "LUT__1870" port: "O" } sink { cell: "LUT__2363" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__1870" port: "O" } sink { cell: "LUT__3251" port: "I[1]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "LUT__1873" port: "O" } sink { cell: "LUT__1874" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1874" port: "O" } sink { cell: "LUT__1875" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1878" port: "O" } sink { cell: "LUT__1886" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1878" port: "O" } sink { cell: "LUT__1942" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1879" port: "O" } sink { cell: "LUT__1881" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1879" port: "O" } sink { cell: "LUT__2444" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1879" port: "O" } sink { cell: "LUT__2469" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1879" port: "O" } sink { cell: "LUT__2686" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1879" port: "O" } sink { cell: "LUT__3248" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1880" port: "O" } sink { cell: "LUT__1881" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1881" port: "O" } sink { cell: "LUT__1886" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__1883" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__1908" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__1916" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__1937" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__1947" port: "I[0]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__2239" port: "I[0]" } delay_max: 1361 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__2262" port: "I[3]" } delay_max: 1705 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__2352" port: "I[1]" } delay_max: 2001 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__2434" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__2506" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__2539" port: "I[2]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__2552" port: "I[3]" } delay_max: 2210 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__2621" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__2658" port: "I[3]" } delay_max: 1464 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__2688" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__2695" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__2719" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__2739" port: "I[1]" } delay_max: 2034 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__3040" port: "I[3]" } delay_max: 1291 delay_min: 0  }
route { driver { cell: "LUT__1882" port: "O" } sink { cell: "LUT__3119" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__1883" port: "O" } sink { cell: "LUT__1885" port: "I[0]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "LUT__1883" port: "O" } sink { cell: "LUT__1919" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1883" port: "O" } sink { cell: "LUT__1939" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1883" port: "O" } sink { cell: "LUT__1958" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1883" port: "O" } sink { cell: "LUT__1960" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__1883" port: "O" } sink { cell: "LUT__2360" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1883" port: "O" } sink { cell: "LUT__2721" port: "I[0]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "LUT__1883" port: "O" } sink { cell: "LUT__2724" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1885" port: "O" } sink { cell: "LUT__1886" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1885" port: "O" } sink { cell: "LUT__2423" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1891" port: "O" } sink { cell: "LUT__1892" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1891" port: "O" } sink { cell: "LUT__2316" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1892" port: "O" } sink { cell: "LUT__1916" port: "I[1]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "LUT__1892" port: "O" } sink { cell: "LUT__1949" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1892" port: "O" } sink { cell: "LUT__1951" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1892" port: "O" } sink { cell: "LUT__1953" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1893" port: "O" } sink { cell: "LUT__1913" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1893" port: "O" } sink { cell: "LUT__1916" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1893" port: "O" } sink { cell: "LUT__1943" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1894" port: "O" } sink { cell: "LUT__1895" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1894" port: "O" } sink { cell: "LUT__2298" port: "I[0]" } delay_max: 1263 delay_min: 0  }
route { driver { cell: "LUT__1894" port: "O" } sink { cell: "LUT__2335" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__1895" port: "O" } sink { cell: "LUT__1910" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1896" port: "O" } sink { cell: "LUT__1902" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__1896" port: "O" } sink { cell: "LUT__2424" port: "I[0]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "LUT__1896" port: "O" } sink { cell: "LUT__2454" port: "I[1]" } delay_max: 1960 delay_min: 0  }
route { driver { cell: "LUT__1896" port: "O" } sink { cell: "LUT__2465" port: "I[1]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "LUT__1896" port: "O" } sink { cell: "LUT__2488" port: "I[2]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "LUT__1896" port: "O" } sink { cell: "LUT__2531" port: "I[2]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "LUT__1896" port: "O" } sink { cell: "LUT__2694" port: "I[2]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "LUT__1896" port: "O" } sink { cell: "LUT__3026" port: "I[2]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__1896" port: "O" } sink { cell: "LUT__3260" port: "I[2]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__1896" port: "O" } sink { cell: "LUT__3267" port: "I[2]" } delay_max: 1235 delay_min: 0  }
route { driver { cell: "LUT__1897" port: "O" } sink { cell: "LUT__1899" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1897" port: "O" } sink { cell: "LUT__2243" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "LUT__1899" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "LUT__2243" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__1899" port: "O" } sink { cell: "LUT__1902" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1899" port: "O" } sink { cell: "LUT__1906" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1899" port: "O" } sink { cell: "LUT__2017" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1899" port: "O" } sink { cell: "LUT__2019" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1899" port: "O" } sink { cell: "LUT__2520" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1900" port: "O" } sink { cell: "LUT__1901" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1900" port: "O" } sink { cell: "LUT__1904" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1900" port: "O" } sink { cell: "LUT__1907" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1900" port: "O" } sink { cell: "LUT__2245" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1900" port: "O" } sink { cell: "LUT__2249" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1900" port: "O" } sink { cell: "LUT__2254" port: "I[1]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "LUT__1900" port: "O" } sink { cell: "LUT__2518" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__1900" port: "O" } sink { cell: "LUT__2524" port: "I[0]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "LUT__1900" port: "O" } sink { cell: "LUT__2649" port: "I[0]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "LUT__1901" port: "O" } sink { cell: "LUT__1902" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1901" port: "O" } sink { cell: "LUT__1950" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1902" port: "O" } sink { cell: "LUT__1910" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1902" port: "O" } sink { cell: "LUT__2016" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1902" port: "O" } sink { cell: "LUT__2248" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1903" port: "O" } sink { cell: "LUT__1906" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1903" port: "O" } sink { cell: "LUT__2019" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1904" port: "O" } sink { cell: "LUT__1906" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1904" port: "O" } sink { cell: "LUT__2020" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1904" port: "O" } sink { cell: "LUT__2680" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__1905" port: "O" } sink { cell: "LUT__1906" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1906" port: "O" } sink { cell: "LUT__1910" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1906" port: "O" } sink { cell: "LUT__1954" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1906" port: "O" } sink { cell: "LUT__1961" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1907" port: "O" } sink { cell: "LUT__1909" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1907" port: "O" } sink { cell: "LUT__2018" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__1909" port: "O" } sink { cell: "LUT__1910" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1909" port: "O" } sink { cell: "LUT__2076" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "LUT__1914" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "LUT__1944" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "LUT__1963" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1911" port: "O" } sink { cell: "LUT__1913" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1911" port: "O" } sink { cell: "LUT__1943" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1911" port: "O" } sink { cell: "LUT__2026" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1912" port: "O" } sink { cell: "LUT__1913" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1912" port: "O" } sink { cell: "LUT__3083" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__1913" port: "O" } sink { cell: "LUT__1914" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1913" port: "O" } sink { cell: "LUT__1946" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1913" port: "O" } sink { cell: "LUT__1963" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1914" port: "O" } sink { cell: "LUT__1915" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1914" port: "O" } sink { cell: "LUT__2077" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1914" port: "O" } sink { cell: "LUT__2573" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1915" port: "O" } sink { cell: "LUT__1916" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1916" port: "O" } sink { cell: "LUT__1917" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1916" port: "O" } sink { cell: "LUT__2079" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1916" port: "O" } sink { cell: "LUT__2573" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1917" port: "O" } sink { cell: "LUT__1920" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1917" port: "O" } sink { cell: "LUT__1940" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1918" port: "O" } sink { cell: "LUT__1919" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1918" port: "O" } sink { cell: "LUT__1957" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1919" port: "O" } sink { cell: "LUT__1920" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1919" port: "O" } sink { cell: "LUT__1955" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1919" port: "O" } sink { cell: "LUT__1964" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1921" port: "O" } sink { cell: "LUT__1923" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1922" port: "O" } sink { cell: "LUT__1923" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1922" port: "O" } sink { cell: "LUT__2089" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1922" port: "O" } sink { cell: "LUT__2121" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1922" port: "O" } sink { cell: "LUT__2140" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1922" port: "O" } sink { cell: "LUT__2187" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1922" port: "O" } sink { cell: "LUT__2594" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1922" port: "O" } sink { cell: "LUT__2599" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1922" port: "O" } sink { cell: "LUT__2603" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1922" port: "O" } sink { cell: "LUT__3108" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1923" port: "O" } sink { cell: "LUT__1935" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1923" port: "O" } sink { cell: "LUT__2595" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1923" port: "O" } sink { cell: "LUT__3105" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1923" port: "O" } sink { cell: "LUT__3124" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1924" port: "O" } sink { cell: "LUT__1925" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__1924" port: "O" } sink { cell: "LUT__1927" port: "I[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__1924" port: "O" } sink { cell: "LUT__2448" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__1924" port: "O" } sink { cell: "LUT__2548" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__1924" port: "O" } sink { cell: "LUT__2754" port: "I[1]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "LUT__1925" port: "O" } sink { cell: "LUT__1934" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1926" port: "O" } sink { cell: "LUT__1927" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1926" port: "O" } sink { cell: "LUT__2611" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1926" port: "O" } sink { cell: "LUT__3098" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1926" port: "O" } sink { cell: "LUT__3121" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__1927" port: "O" } sink { cell: "LUT__1934" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1928" port: "O" } sink { cell: "LUT__1933" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1928" port: "O" } sink { cell: "LUT__2636" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1928" port: "O" } sink { cell: "LUT__3092" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1929" port: "O" } sink { cell: "LUT__1931" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1930" port: "O" } sink { cell: "LUT__1931" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1931" port: "O" } sink { cell: "LUT__1933" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1931" port: "O" } sink { cell: "LUT__2632" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1931" port: "O" } sink { cell: "LUT__3095" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1932" port: "O" } sink { cell: "LUT__1933" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1932" port: "O" } sink { cell: "LUT__2098" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1932" port: "O" } sink { cell: "LUT__2406" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1932" port: "O" } sink { cell: "LUT__2611" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1932" port: "O" } sink { cell: "LUT__2631" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__1932" port: "O" } sink { cell: "LUT__3052" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1932" port: "O" } sink { cell: "LUT__3061" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1932" port: "O" } sink { cell: "LUT__3072" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1932" port: "O" } sink { cell: "LUT__3073" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1932" port: "O" } sink { cell: "LUT__3118" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__1933" port: "O" } sink { cell: "LUT__1934" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1933" port: "O" } sink { cell: "LUT__3123" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1934" port: "O" } sink { cell: "LUT__1935" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1935" port: "O" } sink { cell: "LUT__1936" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1935" port: "O" } sink { cell: "LUT__3128" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1936" port: "O" } sink { cell: "LUT__1938" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1937" port: "O" } sink { cell: "LUT__1938" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1937" port: "O" } sink { cell: "LUT__2103" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1937" port: "O" } sink { cell: "LUT__2130" port: "I[2]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__1937" port: "O" } sink { cell: "LUT__2156" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__1937" port: "O" } sink { cell: "LUT__2197" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__1937" port: "O" } sink { cell: "LUT__3056" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__1937" port: "O" } sink { cell: "LUT__3065" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__1937" port: "O" } sink { cell: "LUT__3076" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__1939" port: "O" } sink { cell: "LUT__1940" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1939" port: "O" } sink { cell: "LUT__1955" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1939" port: "O" } sink { cell: "LUT__1964" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1939" port: "O" } sink { cell: "LUT__2062" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__1939" port: "O" } sink { cell: "LUT__2063" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1939" port: "O" } sink { cell: "LUT__2068" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1939" port: "O" } sink { cell: "LUT__2104" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__1939" port: "O" } sink { cell: "LUT__2131" port: "I[1]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "LUT__1942" port: "O" } sink { cell: "LUT__1943" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1943" port: "O" } sink { cell: "LUT__1944" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1943" port: "O" } sink { cell: "LUT__1946" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1943" port: "O" } sink { cell: "LUT__2076" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1944" port: "O" } sink { cell: "LUT__1956" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1945" port: "O" } sink { cell: "LUT__1946" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1945" port: "O" } sink { cell: "LUT__1952" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1945" port: "O" } sink { cell: "LUT__2265" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1945" port: "O" } sink { cell: "LUT__2267" port: "I[0]" } delay_max: 1767 delay_min: 0  }
route { driver { cell: "LUT__1945" port: "O" } sink { cell: "LUT__2562" port: "I[1]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "LUT__1945" port: "O" } sink { cell: "LUT__2830" port: "I[1]" } delay_max: 1512 delay_min: 0  }
route { driver { cell: "LUT__1946" port: "O" } sink { cell: "LUT__1956" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__1946" port: "O" } sink { cell: "LUT__1962" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1946" port: "O" } sink { cell: "LUT__1965" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1947" port: "O" } sink { cell: "LUT__1949" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1947" port: "O" } sink { cell: "LUT__1953" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1948" port: "O" } sink { cell: "LUT__1949" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__1948" port: "O" } sink { cell: "LUT__2573" port: "I[0]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "LUT__1949" port: "O" } sink { cell: "LUT__1956" port: "I[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__1949" port: "O" } sink { cell: "LUT__1961" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1950" port: "O" } sink { cell: "LUT__1954" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1950" port: "O" } sink { cell: "LUT__1961" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1951" port: "O" } sink { cell: "LUT__1954" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1951" port: "O" } sink { cell: "LUT__1961" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1952" port: "O" } sink { cell: "LUT__1953" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1953" port: "O" } sink { cell: "LUT__1954" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__1954" port: "O" } sink { cell: "LUT__1955" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1954" port: "O" } sink { cell: "LUT__1959" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1954" port: "O" } sink { cell: "LUT__1963" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1955" port: "O" } sink { cell: "LUT__1956" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1967" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1969" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1971" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1973" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1975" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1976" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1977" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1978" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1981" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1982" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1986" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1988" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1989" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1992" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1995" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1996" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1997" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__1998" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2000" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2001" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2002" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2003" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2005" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2006" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2007" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2008" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2012" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2015" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2030" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2031" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2034" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2036" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2037" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2040" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2042" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2043" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2046" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2055" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2056" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2059" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2082" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2113" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2163" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2164" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2167" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2173" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2174" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2175" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2176" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2178" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2179" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2180" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2181" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2586" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2587" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2588" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2589" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__2711" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__3605" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__3607" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__3608" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__3609" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__3610" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__3615" port: "I[1]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__3643" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__3644" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__3645" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__3647" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__3648" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__3649" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__1956" port: "O" } sink { cell: "LUT__3650" port: "I[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__1957" port: "O" } sink { cell: "LUT__1958" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1957" port: "O" } sink { cell: "LUT__1960" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__1958" port: "O" } sink { cell: "LUT__1959" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__1958" port: "O" } sink { cell: "LUT__2079" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1959" port: "O" } sink { cell: "LUT__1966" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1959" port: "O" } sink { cell: "LUT__1968" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1959" port: "O" } sink { cell: "LUT__1970" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1959" port: "O" } sink { cell: "LUT__1972" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1959" port: "O" } sink { cell: "LUT__1983" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1960" port: "O" } sink { cell: "LUT__1962" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1961" port: "O" } sink { cell: "LUT__1962" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1961" port: "O" } sink { cell: "LUT__1965" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1962" port: "O" } sink { cell: "LUT__1966" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1962" port: "O" } sink { cell: "LUT__1968" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__1962" port: "O" } sink { cell: "LUT__1970" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1962" port: "O" } sink { cell: "LUT__1972" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1962" port: "O" } sink { cell: "LUT__1983" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__1966" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__1968" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__1970" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__1972" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__1980" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__1984" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__1985" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__1990" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__1991" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2010" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2011" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2013" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2014" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2032" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2033" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2038" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2039" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2044" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2045" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2057" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2058" port: "I[2]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2165" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "LUT__2166" port: "I[2]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__1964" port: "O" } sink { cell: "LUT__1965" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__1966" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__1968" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__1970" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__1972" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__1980" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__1984" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__1985" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__1990" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__1991" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2010" port: "I[3]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2011" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2013" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2014" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2032" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2033" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2038" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2039" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2044" port: "I[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2045" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2057" port: "I[3]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2058" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2165" port: "I[3]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__2166" port: "I[3]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__1966" port: "O" } sink { cell: "LUT__1967" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1966" port: "O" } sink { cell: "LUT__1975" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1966" port: "O" } sink { cell: "LUT__1995" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1966" port: "O" } sink { cell: "LUT__2000" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1966" port: "O" } sink { cell: "LUT__2008" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1968" port: "O" } sink { cell: "LUT__1969" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1968" port: "O" } sink { cell: "LUT__1976" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__1968" port: "O" } sink { cell: "LUT__1996" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1968" port: "O" } sink { cell: "LUT__2001" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1968" port: "O" } sink { cell: "LUT__2007" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1970" port: "O" } sink { cell: "LUT__1971" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1970" port: "O" } sink { cell: "LUT__1977" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1970" port: "O" } sink { cell: "LUT__1997" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1970" port: "O" } sink { cell: "LUT__2002" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1970" port: "O" } sink { cell: "LUT__2005" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1972" port: "O" } sink { cell: "LUT__1973" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1972" port: "O" } sink { cell: "LUT__1978" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1972" port: "O" } sink { cell: "LUT__1998" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1972" port: "O" } sink { cell: "LUT__2003" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1972" port: "O" } sink { cell: "LUT__2006" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__1981" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__1982" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__1988" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__1989" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2030" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2031" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2036" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2037" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2042" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2043" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2055" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2056" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2082" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2113" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2163" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2164" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2173" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2174" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2175" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2178" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2179" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2180" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2586" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2587" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2588" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__2711" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__3605" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__3607" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__3608" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__3609" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__3610" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__3615" port: "I[0]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__3643" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__3644" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__3645" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__3647" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__3648" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__3649" port: "I[1]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__3650" port: "I[2]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__1984" port: "O" } sink { cell: "LUT__1986" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1985" port: "O" } sink { cell: "LUT__1986" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1990" port: "O" } sink { cell: "LUT__1992" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1991" port: "O" } sink { cell: "LUT__1992" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1994" port: "O" } sink { cell: "LUT__2029" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__1994" port: "O" } sink { cell: "LUT__2109" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1994" port: "O" } sink { cell: "LUT__2172" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__1994" port: "O" } sink { cell: "LUT__2580" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2010" port: "O" } sink { cell: "LUT__2012" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2011" port: "O" } sink { cell: "LUT__2012" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2013" port: "O" } sink { cell: "LUT__2015" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2014" port: "O" } sink { cell: "LUT__2015" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2016" port: "O" } sink { cell: "LUT__2022" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2017" port: "O" } sink { cell: "LUT__2018" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2017" port: "O" } sink { cell: "LUT__2299" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__2017" port: "O" } sink { cell: "LUT__2317" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__2018" port: "O" } sink { cell: "LUT__2021" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__2018" port: "O" } sink { cell: "LUT__2242" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2018" port: "O" } sink { cell: "LUT__2250" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2019" port: "O" } sink { cell: "LUT__2020" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2019" port: "O" } sink { cell: "LUT__2519" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2020" port: "O" } sink { cell: "LUT__2021" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2020" port: "O" } sink { cell: "LUT__2251" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2021" port: "O" } sink { cell: "LUT__2022" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2021" port: "O" } sink { cell: "LUT__2680" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2022" port: "O" } sink { cell: "LUT__2026" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2023" port: "O" } sink { cell: "LUT__2024" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2024" port: "O" } sink { cell: "LUT__2025" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2025" port: "O" } sink { cell: "LUT__2026" port: "I[3]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "LUT__2026" port: "O" } sink { cell: "LUT__2027" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2026" port: "O" } sink { cell: "LUT__2050" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2026" port: "O" } sink { cell: "LUT__2571" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2026" port: "O" } sink { cell: "LUT__3179" port: "I[0]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__2026" port: "O" } sink { cell: "LUT__3182" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "LUT__2026" port: "O" } sink { cell: "LUT__3211" port: "I[1]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__2026" port: "O" } sink { cell: "LUT__3616" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__2027" port: "O" } sink { cell: "LUT__2028" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2027" port: "O" } sink { cell: "LUT__3620" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2028" port: "O" } sink { cell: "LUT__2029" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2028" port: "O" } sink { cell: "LUT__2109" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2028" port: "O" } sink { cell: "LUT__2172" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2028" port: "O" } sink { cell: "LUT__2570" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2028" port: "O" } sink { cell: "LUT__2583" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2028" port: "O" } sink { cell: "LUT__3629" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__2028" port: "O" } sink { cell: "LUT__3633" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2028" port: "O" } sink { cell: "LUT__3639" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2029" port: "O" } sink { cell: "LUT__2049" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2029" port: "O" } sink { cell: "LUT__2133" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2029" port: "O" } sink { cell: "LUT__2204" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2032" port: "O" } sink { cell: "LUT__2034" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2033" port: "O" } sink { cell: "LUT__2034" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2038" port: "O" } sink { cell: "LUT__2040" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2039" port: "O" } sink { cell: "LUT__2040" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2044" port: "O" } sink { cell: "LUT__2046" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2045" port: "O" } sink { cell: "LUT__2046" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2048" port: "O" } sink { cell: "LUT__2049" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2048" port: "O" } sink { cell: "LUT__2172" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2049" port: "O" } sink { cell: "LUT__2061" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2050" port: "O" } sink { cell: "LUT__2051" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2050" port: "O" } sink { cell: "LUT__3619" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2051" port: "O" } sink { cell: "LUT__2054" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2051" port: "O" } sink { cell: "LUT__2107" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2051" port: "O" } sink { cell: "LUT__2132" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2051" port: "O" } sink { cell: "LUT__2170" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2051" port: "O" } sink { cell: "LUT__2565" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2051" port: "O" } sink { cell: "LUT__2567" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2051" port: "O" } sink { cell: "LUT__2570" port: "I[0]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2051" port: "O" } sink { cell: "LUT__2575" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__2051" port: "O" } sink { cell: "LUT__2582" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2051" port: "O" } sink { cell: "LUT__3629" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2051" port: "O" } sink { cell: "LUT__3633" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2052" port: "O" } sink { cell: "LUT__2054" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2052" port: "O" } sink { cell: "LUT__2132" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2052" port: "O" } sink { cell: "LUT__2170" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2053" port: "O" } sink { cell: "LUT__2054" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2053" port: "O" } sink { cell: "LUT__2170" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2053" port: "O" } sink { cell: "LUT__2582" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2054" port: "O" } sink { cell: "LUT__2061" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2054" port: "O" } sink { cell: "LUT__2585" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2057" port: "O" } sink { cell: "LUT__2059" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2058" port: "O" } sink { cell: "LUT__2059" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2064" port: "I[2]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2065" port: "I[3]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2066" port: "I[3]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2083" port: "I[2]" } delay_max: 1521 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2084" port: "I[3]" } delay_max: 1980 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2085" port: "I[3]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2114" port: "I[2]" } delay_max: 1990 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2115" port: "I[3]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2116" port: "I[3]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2157" port: "I[2]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2158" port: "I[3]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2159" port: "I[3]" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2199" port: "I[2]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2200" port: "I[3]" } delay_max: 1457 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2201" port: "I[3]" } delay_max: 1666 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2664" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2665" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__2666" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3283" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3284" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3285" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3295" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3296" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3297" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3307" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3308" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3309" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3318" port: "I[2]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3319" port: "I[3]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3320" port: "I[3]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3324" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3325" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3326" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3335" port: "I[2]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3336" port: "I[3]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3337" port: "I[3]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3341" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3342" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3343" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3353" port: "I[2]" } delay_max: 1467 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3354" port: "I[3]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3355" port: "I[3]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3364" port: "I[2]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3365" port: "I[3]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3366" port: "I[3]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3370" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3371" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "LUT__3372" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2064" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2065" port: "I[2]" } delay_max: 1229 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2066" port: "I[2]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2067" port: "I[2]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2083" port: "I[3]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2084" port: "I[2]" } delay_max: 1752 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2085" port: "I[2]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2086" port: "I[2]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2114" port: "I[3]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2115" port: "I[2]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2116" port: "I[2]" } delay_max: 1214 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2117" port: "I[2]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2157" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2158" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2159" port: "I[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2160" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2199" port: "I[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2200" port: "I[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2201" port: "I[2]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2202" port: "I[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2664" port: "I[3]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2665" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2666" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__2667" port: "I[2]" } delay_max: 1315 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3283" port: "I[3]" } delay_max: 1560 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3284" port: "I[2]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3285" port: "I[2]" } delay_max: 1107 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3286" port: "I[2]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3295" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3296" port: "I[2]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3297" port: "I[2]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3298" port: "I[2]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3307" port: "I[3]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3308" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3309" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3310" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3318" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3319" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3320" port: "I[2]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3321" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3324" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3325" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3326" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3327" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3335" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3336" port: "I[2]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3337" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3338" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3341" port: "I[3]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3342" port: "I[2]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3343" port: "I[2]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3344" port: "I[2]" } delay_max: 1563 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3353" port: "I[3]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3354" port: "I[2]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3355" port: "I[2]" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3356" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3364" port: "I[3]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3365" port: "I[2]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3366" port: "I[2]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3367" port: "I[2]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3370" port: "I[3]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3371" port: "I[2]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3372" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__2063" port: "O" } sink { cell: "LUT__3373" port: "I[2]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__2064" port: "O" } sink { cell: "LUT__2069" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2065" port: "O" } sink { cell: "LUT__2069" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2066" port: "O" } sink { cell: "LUT__2067" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2067" port: "O" } sink { cell: "LUT__2069" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__2069" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__2087" port: "I[3]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__2118" port: "I[3]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__2161" port: "I[3]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__2203" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__2668" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__3287" port: "I[3]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__3299" port: "I[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__3311" port: "I[3]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__3322" port: "I[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__3328" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__3339" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__3345" port: "I[3]" } delay_max: 1783 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__3357" port: "I[3]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__3368" port: "I[3]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "LUT__2068" port: "O" } sink { cell: "LUT__3374" port: "I[3]" } delay_max: 1348 delay_min: 0  }
route { driver { cell: "LUT__2071" port: "O" } sink { cell: "LUT__2075" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2071" port: "O" } sink { cell: "LUT__2378" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2071" port: "O" } sink { cell: "LUT__2757" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2072" port: "O" } sink { cell: "LUT__2074" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__2072" port: "O" } sink { cell: "LUT__2383" port: "I[1]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "LUT__2073" port: "O" } sink { cell: "LUT__2074" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2073" port: "O" } sink { cell: "LUT__3122" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2074" port: "O" } sink { cell: "LUT__2075" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2074" port: "O" } sink { cell: "LUT__2378" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__2074" port: "O" } sink { cell: "LUT__2400" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2074" port: "O" } sink { cell: "LUT__2757" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__2075" port: "O" } sink { cell: "LUT__2080" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__2075" port: "O" } sink { cell: "LUT__3613" port: "I[1]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "LUT__2076" port: "O" } sink { cell: "LUT__2077" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2076" port: "O" } sink { cell: "LUT__2573" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2077" port: "O" } sink { cell: "LUT__2079" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2077" port: "O" } sink { cell: "LUT__2419" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__2078" port: "O" } sink { cell: "LUT__2079" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2079" port: "O" } sink { cell: "LUT__2080" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2079" port: "O" } sink { cell: "LUT__3613" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2080" port: "O" } sink { cell: "LUT__2081" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2080" port: "O" } sink { cell: "LUT__3606" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2081" port: "O" } sink { cell: "LUT__2082" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2081" port: "O" } sink { cell: "LUT__2113" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2081" port: "O" } sink { cell: "LUT__2711" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2081" port: "O" } sink { cell: "LUT__3605" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2083" port: "O" } sink { cell: "LUT__2087" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2084" port: "O" } sink { cell: "LUT__2087" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2085" port: "O" } sink { cell: "LUT__2086" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2086" port: "O" } sink { cell: "LUT__2087" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2088" port: "O" } sink { cell: "LUT__2089" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2089" port: "O" } sink { cell: "LUT__2101" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2089" port: "O" } sink { cell: "LUT__2595" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2089" port: "O" } sink { cell: "LUT__3105" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2090" port: "O" } sink { cell: "LUT__2091" port: "I[2]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__2090" port: "O" } sink { cell: "LUT__2093" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__2090" port: "O" } sink { cell: "LUT__2328" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__2090" port: "O" } sink { cell: "LUT__2395" port: "I[3]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "LUT__2090" port: "O" } sink { cell: "LUT__2496" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2090" port: "O" } sink { cell: "LUT__2522" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__2090" port: "O" } sink { cell: "LUT__2554" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2090" port: "O" } sink { cell: "LUT__2677" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "LUT__2100" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2092" port: "O" } sink { cell: "LUT__2093" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2092" port: "O" } sink { cell: "LUT__2612" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2092" port: "O" } sink { cell: "LUT__3098" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2093" port: "O" } sink { cell: "LUT__2100" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2094" port: "O" } sink { cell: "LUT__2099" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2094" port: "O" } sink { cell: "LUT__2638" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2094" port: "O" } sink { cell: "LUT__3090" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2095" port: "O" } sink { cell: "LUT__2096" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2095" port: "O" } sink { cell: "LUT__2145" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2095" port: "O" } sink { cell: "LUT__2629" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2096" port: "O" } sink { cell: "LUT__2097" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2096" port: "O" } sink { cell: "LUT__2127" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2096" port: "O" } sink { cell: "LUT__2631" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2096" port: "O" } sink { cell: "LUT__3093" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2096" port: "O" } sink { cell: "LUT__3141" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2097" port: "O" } sink { cell: "LUT__2099" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2097" port: "O" } sink { cell: "LUT__2632" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2098" port: "O" } sink { cell: "LUT__2099" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2098" port: "O" } sink { cell: "LUT__2128" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__2098" port: "O" } sink { cell: "LUT__2154" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2098" port: "O" } sink { cell: "LUT__2195" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "LUT__2100" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2100" port: "O" } sink { cell: "LUT__2101" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2101" port: "O" } sink { cell: "LUT__2102" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2102" port: "O" } sink { cell: "LUT__2103" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2105" port: "O" } sink { cell: "LUT__2107" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2105" port: "O" } sink { cell: "LUT__2565" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2105" port: "O" } sink { cell: "LUT__2570" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__2105" port: "O" } sink { cell: "LUT__2582" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2106" port: "O" } sink { cell: "LUT__2107" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2107" port: "O" } sink { cell: "LUT__2110" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2107" port: "O" } sink { cell: "LUT__2568" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2108" port: "O" } sink { cell: "LUT__2109" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2109" port: "O" } sink { cell: "LUT__2110" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2110" port: "O" } sink { cell: "LUT__2111" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2114" port: "O" } sink { cell: "LUT__2118" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2115" port: "O" } sink { cell: "LUT__2118" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2116" port: "O" } sink { cell: "LUT__2117" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2117" port: "O" } sink { cell: "LUT__2118" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2119" port: "O" } sink { cell: "LUT__2123" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2119" port: "O" } sink { cell: "LUT__2636" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2119" port: "O" } sink { cell: "LUT__3092" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2120" port: "O" } sink { cell: "LUT__2121" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2121" port: "O" } sink { cell: "LUT__2123" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2121" port: "O" } sink { cell: "LUT__2600" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2121" port: "O" } sink { cell: "LUT__3106" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2122" port: "O" } sink { cell: "LUT__2123" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2122" port: "O" } sink { cell: "LUT__2127" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2122" port: "O" } sink { cell: "LUT__2141" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2122" port: "O" } sink { cell: "LUT__2153" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2122" port: "O" } sink { cell: "LUT__2188" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2122" port: "O" } sink { cell: "LUT__2194" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2122" port: "O" } sink { cell: "LUT__2604" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2122" port: "O" } sink { cell: "LUT__2639" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2122" port: "O" } sink { cell: "LUT__3073" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2122" port: "O" } sink { cell: "LUT__3122" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2123" port: "O" } sink { cell: "LUT__2128" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "LUT__2125" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "LUT__2612" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "LUT__3099" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2125" port: "O" } sink { cell: "LUT__2126" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2126" port: "O" } sink { cell: "LUT__2127" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2127" port: "O" } sink { cell: "LUT__2128" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2128" port: "O" } sink { cell: "LUT__2129" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2128" port: "O" } sink { cell: "LUT__3149" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2129" port: "O" } sink { cell: "LUT__2130" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2132" port: "O" } sink { cell: "LUT__2133" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2132" port: "O" } sink { cell: "LUT__2204" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2133" port: "O" } sink { cell: "LUT__2134" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2133" port: "O" } sink { cell: "LUT__2591" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2136" port: "O" } sink { cell: "LUT__2140" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "AUX_ADD_CO__i140/cpu1/u0/alu/add_17/i5" port: "O" } sink { cell: "LUT__2137" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "AUX_ADD_CO__i140/cpu1/u0/alu/add_17/i5" port: "O" } sink { cell: "LUT__2592" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "AUX_ADD_CO__i140/cpu1/u0/alu/add_17/i5" port: "O" } sink { cell: "LUT__3132" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2137" port: "O" } sink { cell: "LUT__2138" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2137" port: "O" } sink { cell: "LUT__2598" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2138" port: "O" } sink { cell: "LUT__2139" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2138" port: "O" } sink { cell: "LUT__2390" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2139" port: "O" } sink { cell: "LUT__2140" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2140" port: "O" } sink { cell: "LUT__2141" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2140" port: "O" } sink { cell: "LUT__2604" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2140" port: "O" } sink { cell: "LUT__3107" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2141" port: "O" } sink { cell: "LUT__2154" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2142" port: "O" } sink { cell: "LUT__2153" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2143" port: "O" } sink { cell: "LUT__2144" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2143" port: "O" } sink { cell: "LUT__2612" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2143" port: "O" } sink { cell: "LUT__3099" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__2144" port: "O" } sink { cell: "LUT__2153" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2145" port: "O" } sink { cell: "LUT__2147" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2145" port: "O" } sink { cell: "LUT__2148" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2145" port: "O" } sink { cell: "LUT__2623" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2145" port: "O" } sink { cell: "LUT__2624" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2145" port: "O" } sink { cell: "LUT__2627" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2146" port: "O" } sink { cell: "LUT__2147" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2146" port: "O" } sink { cell: "LUT__2624" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2146" port: "O" } sink { cell: "LUT__2635" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__2147" port: "O" } sink { cell: "LUT__2148" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2147" port: "O" } sink { cell: "LUT__2151" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2147" port: "O" } sink { cell: "LUT__2389" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__2147" port: "O" } sink { cell: "LUT__2625" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2147" port: "O" } sink { cell: "LUT__2628" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2148" port: "O" } sink { cell: "LUT__2152" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2149" port: "O" } sink { cell: "LUT__2150" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2149" port: "O" } sink { cell: "LUT__2629" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2150" port: "O" } sink { cell: "LUT__2151" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2150" port: "O" } sink { cell: "LUT__2625" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2150" port: "O" } sink { cell: "LUT__2627" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2151" port: "O" } sink { cell: "LUT__2152" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2152" port: "O" } sink { cell: "LUT__2153" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2152" port: "O" } sink { cell: "LUT__2633" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2152" port: "O" } sink { cell: "LUT__3096" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2153" port: "O" } sink { cell: "LUT__2154" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2154" port: "O" } sink { cell: "LUT__2155" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2155" port: "O" } sink { cell: "LUT__2156" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2157" port: "O" } sink { cell: "LUT__2161" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2158" port: "O" } sink { cell: "LUT__2161" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2159" port: "O" } sink { cell: "LUT__2160" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2160" port: "O" } sink { cell: "LUT__2161" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2161" port: "O" } sink { cell: "LUT__2162" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2161" port: "O" } sink { cell: "LUT__3352" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2165" port: "O" } sink { cell: "LUT__2167" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2166" port: "O" } sink { cell: "LUT__2167" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2169" port: "O" } sink { cell: "LUT__2170" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2169" port: "O" } sink { cell: "LUT__2584" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2170" port: "O" } sink { cell: "LUT__2183" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2170" port: "O" } sink { cell: "LUT__2578" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2171" port: "O" } sink { cell: "LUT__2172" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2172" port: "O" } sink { cell: "LUT__2183" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2172" port: "O" } sink { cell: "LUT__2578" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2172" port: "O" } sink { cell: "LUT__2585" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2175" port: "O" } sink { cell: "LUT__2176" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2180" port: "O" } sink { cell: "LUT__2181" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2185" port: "O" } sink { cell: "LUT__2188" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2185" port: "O" } sink { cell: "LUT__2635" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2185" port: "O" } sink { cell: "LUT__3090" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2186" port: "O" } sink { cell: "LUT__2187" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2187" port: "O" } sink { cell: "LUT__2188" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2187" port: "O" } sink { cell: "LUT__2595" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__2187" port: "O" } sink { cell: "LUT__3105" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2188" port: "O" } sink { cell: "LUT__2195" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2189" port: "O" } sink { cell: "LUT__2190" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2190" port: "O" } sink { cell: "LUT__2192" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2190" port: "O" } sink { cell: "LUT__2620" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2190" port: "O" } sink { cell: "LUT__3100" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2191" port: "O" } sink { cell: "LUT__2192" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__2191" port: "O" } sink { cell: "LUT__2193" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2191" port: "O" } sink { cell: "LUT__2410" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2191" port: "O" } sink { cell: "LUT__2617" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2192" port: "O" } sink { cell: "LUT__2194" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2193" port: "O" } sink { cell: "LUT__2194" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2194" port: "O" } sink { cell: "LUT__2195" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__2195" port: "O" } sink { cell: "LUT__2196" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2196" port: "O" } sink { cell: "LUT__2197" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2199" port: "O" } sink { cell: "LUT__2203" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2200" port: "O" } sink { cell: "LUT__2203" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2201" port: "O" } sink { cell: "LUT__2202" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2202" port: "O" } sink { cell: "LUT__2203" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2203" port: "O" } sink { cell: "LUT__2205" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2203" port: "O" } sink { cell: "LUT__2663" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "LUT__2204" port: "O" } sink { cell: "LUT__2205" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2207" port: "O" } sink { cell: "LUT__2211" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2208" port: "O" } sink { cell: "LUT__2211" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2209" port: "O" } sink { cell: "LUT__2210" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "LUT__2211" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2212" port: "O" } sink { cell: "LUT__2213" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2212" port: "O" } sink { cell: "LUT__2739" port: "I[2]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__2213" port: "O" } sink { cell: "LUT__2214" port: "I[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__2213" port: "O" } sink { cell: "LUT__3003" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2214" port: "O" } sink { cell: "LUT__2240" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__2214" port: "O" } sink { cell: "LUT__2762" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2214" port: "O" } sink { cell: "LUT__2776" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2214" port: "O" } sink { cell: "LUT__2812" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__2214" port: "O" } sink { cell: "LUT__2872" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2214" port: "O" } sink { cell: "LUT__2888" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2214" port: "O" } sink { cell: "LUT__2904" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2214" port: "O" } sink { cell: "LUT__2920" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2214" port: "O" } sink { cell: "LUT__2936" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2214" port: "O" } sink { cell: "LUT__2952" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2214" port: "O" } sink { cell: "LUT__2968" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2214" port: "O" } sink { cell: "LUT__2977" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__2215" port: "O" } sink { cell: "LUT__2216" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2215" port: "O" } sink { cell: "LUT__3033" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2216" port: "O" } sink { cell: "LUT__2226" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2217" port: "O" } sink { cell: "LUT__2218" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2217" port: "O" } sink { cell: "LUT__2428" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__2217" port: "O" } sink { cell: "LUT__2470" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2217" port: "O" } sink { cell: "LUT__2472" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2217" port: "O" } sink { cell: "LUT__2525" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2218" port: "O" } sink { cell: "LUT__2220" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2218" port: "O" } sink { cell: "LUT__2261" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2220" port: "O" } sink { cell: "LUT__2225" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2221" port: "O" } sink { cell: "LUT__2223" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2221" port: "O" } sink { cell: "LUT__2256" port: "I[1]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "LUT__2221" port: "O" } sink { cell: "LUT__2261" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__2221" port: "O" } sink { cell: "LUT__2537" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2221" port: "O" } sink { cell: "LUT__2546" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2222" port: "O" } sink { cell: "LUT__2223" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2222" port: "O" } sink { cell: "LUT__2535" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2223" port: "O" } sink { cell: "LUT__2225" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2224" port: "O" } sink { cell: "LUT__2225" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2224" port: "O" } sink { cell: "LUT__2543" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2225" port: "O" } sink { cell: "LUT__2226" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2226" port: "O" } sink { cell: "LUT__2239" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2227" port: "O" } sink { cell: "LUT__2230" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2228" port: "O" } sink { cell: "LUT__2229" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2228" port: "O" } sink { cell: "LUT__3413" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2230" port: "O" } sink { cell: "LUT__2231" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2231" port: "O" } sink { cell: "LUT__2239" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2231" port: "O" } sink { cell: "LUT__2263" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__2232" port: "O" } sink { cell: "LUT__2233" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2232" port: "O" } sink { cell: "LUT__2237" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2232" port: "O" } sink { cell: "LUT__2532" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2232" port: "O" } sink { cell: "LUT__2557" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2233" port: "O" } sink { cell: "LUT__2238" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2234" port: "O" } sink { cell: "LUT__2237" port: "I[1]" } delay_max: 1371 delay_min: 0  }
route { driver { cell: "LUT__2234" port: "O" } sink { cell: "LUT__2553" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2234" port: "O" } sink { cell: "LUT__3027" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2235" port: "O" } sink { cell: "LUT__2237" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2236" port: "O" } sink { cell: "LUT__2237" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2237" port: "O" } sink { cell: "LUT__2238" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2237" port: "O" } sink { cell: "LUT__2259" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__2238" port: "O" } sink { cell: "LUT__2239" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2240" port: "O" } sink { cell: "LUT__2264" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__2241" port: "O" } sink { cell: "LUT__2264" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2242" port: "O" } sink { cell: "LUT__2252" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2243" port: "O" } sink { cell: "LUT__2244" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2243" port: "O" } sink { cell: "LUT__2278" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__2243" port: "O" } sink { cell: "LUT__2300" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2243" port: "O" } sink { cell: "LUT__2648" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__2243" port: "O" } sink { cell: "LUT__3024" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__2243" port: "O" } sink { cell: "LUT__3026" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2244" port: "O" } sink { cell: "LUT__2245" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2244" port: "O" } sink { cell: "LUT__2250" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2245" port: "O" } sink { cell: "LUT__2248" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2245" port: "O" } sink { cell: "LUT__2251" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2246" port: "O" } sink { cell: "LUT__2247" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2247" port: "O" } sink { cell: "LUT__2248" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2247" port: "O" } sink { cell: "LUT__2523" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2248" port: "O" } sink { cell: "LUT__2252" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__2249" port: "O" } sink { cell: "LUT__2250" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2250" port: "O" } sink { cell: "LUT__2251" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2251" port: "O" } sink { cell: "LUT__2252" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2253" port: "O" } sink { cell: "LUT__2257" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2254" port: "O" } sink { cell: "LUT__2255" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2255" port: "O" } sink { cell: "LUT__2256" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2256" port: "O" } sink { cell: "LUT__2257" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2259" port: "O" } sink { cell: "LUT__2263" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2260" port: "O" } sink { cell: "LUT__2262" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2261" port: "O" } sink { cell: "LUT__2262" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2262" port: "O" } sink { cell: "LUT__2263" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2266" port: "I[2]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2486" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2541" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2703" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2771" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2785" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2799" port: "I[2]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2809" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2830" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2840" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2858" port: "I[2]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2863" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2880" port: "I[2]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2896" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2912" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2928" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2944" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2960" port: "I[2]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "LUT__2980" port: "I[2]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2266" port: "O" } sink { cell: "LUT__2268" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2268" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2772" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2786" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2800" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2810" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2829" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2841" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2859" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2869" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2886" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2902" port: "I[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2918" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2934" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2950" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2966" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2980" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "LUT__2986" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2269" port: "O" } sink { cell: "LUT__2270" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2280" port: "I[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2281" port: "I[0]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2742" port: "I[0]" } delay_max: 1314 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2875" port: "I[2]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2876" port: "I[0]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2891" port: "I[2]" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2892" port: "I[0]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2907" port: "I[2]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2908" port: "I[0]" } delay_max: 1773 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2923" port: "I[2]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2924" port: "I[0]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2939" port: "I[2]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2940" port: "I[0]" } delay_max: 1457 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2955" port: "I[2]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2956" port: "I[0]" } delay_max: 1980 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2971" port: "I[2]" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2972" port: "I[0]" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2987" port: "I[2]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "LUT__2988" port: "I[0]" } delay_max: 1501 delay_min: 0  }
route { driver { cell: "LUT__2271" port: "O" } sink { cell: "LUT__2272" port: "I[0]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "LUT__2271" port: "O" } sink { cell: "LUT__2414" port: "I[0]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "LUT__2271" port: "O" } sink { cell: "LUT__2448" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__2271" port: "O" } sink { cell: "LUT__2561" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2272" port: "O" } sink { cell: "LUT__2274" port: "I[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "LUT__2272" port: "O" } sink { cell: "LUT__2742" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2272" port: "O" } sink { cell: "LUT__2743" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__2272" port: "O" } sink { cell: "LUT__2746" port: "I[3]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2272" port: "O" } sink { cell: "LUT__2973" port: "I[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__2272" port: "O" } sink { cell: "LUT__3422" port: "I[2]" } delay_max: 1246 delay_min: 0  }
route { driver { cell: "LUT__2272" port: "O" } sink { cell: "LUT__3432" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__2272" port: "O" } sink { cell: "LUT__3440" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2272" port: "O" } sink { cell: "LUT__3448" port: "I[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__2272" port: "O" } sink { cell: "LUT__3457" port: "I[3]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__2272" port: "O" } sink { cell: "LUT__3466" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2272" port: "O" } sink { cell: "LUT__3474" port: "I[3]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2279" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2282" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2773" port: "I[2]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2787" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2801" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2817" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2832" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2846" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2860" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2877" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2893" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2909" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2925" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2941" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2957" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2274" port: "O" } sink { cell: "LUT__2989" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2275" port: "O" } sink { cell: "LUT__2276" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2275" port: "O" } sink { cell: "LUT__2350" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2276" port: "O" } sink { cell: "LUT__2278" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2277" port: "O" } sink { cell: "LUT__2278" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2278" port: "O" } sink { cell: "LUT__2279" port: "I[1]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "LUT__2278" port: "O" } sink { cell: "LUT__2281" port: "I[1]" } delay_max: 1523 delay_min: 0  }
route { driver { cell: "LUT__2278" port: "O" } sink { cell: "LUT__2743" port: "I[1]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "LUT__2278" port: "O" } sink { cell: "LUT__2878" port: "I[0]" } delay_max: 1454 delay_min: 0  }
route { driver { cell: "LUT__2278" port: "O" } sink { cell: "LUT__2894" port: "I[0]" } delay_max: 1739 delay_min: 0  }
route { driver { cell: "LUT__2278" port: "O" } sink { cell: "LUT__2910" port: "I[0]" } delay_max: 1745 delay_min: 0  }
route { driver { cell: "LUT__2278" port: "O" } sink { cell: "LUT__2926" port: "I[0]" } delay_max: 1741 delay_min: 0  }
route { driver { cell: "LUT__2278" port: "O" } sink { cell: "LUT__2942" port: "I[0]" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "LUT__2278" port: "O" } sink { cell: "LUT__2958" port: "I[0]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "LUT__2278" port: "O" } sink { cell: "LUT__2974" port: "I[0]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "LUT__2278" port: "O" } sink { cell: "LUT__2990" port: "I[0]" } delay_max: 1707 delay_min: 0  }
route { driver { cell: "LUT__2279" port: "O" } sink { cell: "LUT__2280" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2279" port: "O" } sink { cell: "LUT__2876" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2279" port: "O" } sink { cell: "LUT__2892" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2279" port: "O" } sink { cell: "LUT__2908" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2279" port: "O" } sink { cell: "LUT__2924" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2279" port: "O" } sink { cell: "LUT__2940" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2279" port: "O" } sink { cell: "LUT__2956" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2279" port: "O" } sink { cell: "LUT__2972" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2279" port: "O" } sink { cell: "LUT__2988" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__2283" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__2746" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__2774" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__2788" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__2802" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__2818" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__2833" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__2847" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__2861" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__3440" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__3448" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__3457" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__3466" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2281" port: "O" } sink { cell: "LUT__3474" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2282" port: "O" } sink { cell: "LUT__2283" port: "I[2]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__2285" port: "O" } sink { cell: "LUT__2345" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2285" port: "O" } sink { cell: "LUT__2362" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2285" port: "O" } sink { cell: "LUT__2365" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2285" port: "O" } sink { cell: "LUT__2413" port: "I[0]" } delay_max: 1732 delay_min: 0  }
route { driver { cell: "LUT__2285" port: "O" } sink { cell: "LUT__2730" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2286" port: "O" } sink { cell: "LUT__2294" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__2286" port: "O" } sink { cell: "LUT__2340" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2286" port: "O" } sink { cell: "LUT__2519" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__2287" port: "O" } sink { cell: "LUT__2288" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2287" port: "O" } sink { cell: "LUT__2301" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2287" port: "O" } sink { cell: "LUT__2306" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2287" port: "O" } sink { cell: "LUT__2311" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__2287" port: "O" } sink { cell: "LUT__2315" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2287" port: "O" } sink { cell: "LUT__2331" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2287" port: "O" } sink { cell: "LUT__2338" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2288" port: "O" } sink { cell: "LUT__2289" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2289" port: "O" } sink { cell: "LUT__2293" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2289" port: "O" } sink { cell: "LUT__2321" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2290" port: "O" } sink { cell: "LUT__2291" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2290" port: "O" } sink { cell: "LUT__2475" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__2290" port: "O" } sink { cell: "LUT__2492" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2290" port: "O" } sink { cell: "LUT__2676" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2291" port: "O" } sink { cell: "LUT__2293" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2291" port: "O" } sink { cell: "LUT__2326" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2291" port: "O" } sink { cell: "LUT__2338" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2292" port: "O" } sink { cell: "LUT__2293" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__2292" port: "O" } sink { cell: "LUT__2337" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2293" port: "O" } sink { cell: "LUT__2294" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2294" port: "O" } sink { cell: "LUT__2295" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2295" port: "O" } sink { cell: "LUT__2308" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2296" port: "O" } sink { cell: "LUT__2297" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2296" port: "O" } sink { cell: "LUT__2414" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2296" port: "O" } sink { cell: "LUT__2550" port: "I[0]" } delay_max: 1079 delay_min: 0  }
route { driver { cell: "LUT__2296" port: "O" } sink { cell: "LUT__2613" port: "I[0]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__2296" port: "O" } sink { cell: "LUT__2694" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2296" port: "O" } sink { cell: "LUT__2724" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__2296" port: "O" } sink { cell: "LUT__3070" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2297" port: "O" } sink { cell: "LUT__2298" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2297" port: "O" } sink { cell: "LUT__2321" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2297" port: "O" } sink { cell: "LUT__2335" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2298" port: "O" } sink { cell: "LUT__2304" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2299" port: "O" } sink { cell: "LUT__2303" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2299" port: "O" } sink { cell: "LUT__2318" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2300" port: "O" } sink { cell: "LUT__2302" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2300" port: "O" } sink { cell: "LUT__3027" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2301" port: "O" } sink { cell: "LUT__2302" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2302" port: "O" } sink { cell: "LUT__2303" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2302" port: "O" } sink { cell: "LUT__2322" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2303" port: "O" } sink { cell: "LUT__2304" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2303" port: "O" } sink { cell: "LUT__2336" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2304" port: "O" } sink { cell: "LUT__2308" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2305" port: "O" } sink { cell: "LUT__2306" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2306" port: "O" } sink { cell: "LUT__2307" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2306" port: "O" } sink { cell: "LUT__2332" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2307" port: "O" } sink { cell: "LUT__2308" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2307" port: "O" } sink { cell: "LUT__2313" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2308" port: "O" } sink { cell: "LUT__2314" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2309" port: "O" } sink { cell: "LUT__2310" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2309" port: "O" } sink { cell: "LUT__2445" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2309" port: "O" } sink { cell: "LUT__2480" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2309" port: "O" } sink { cell: "LUT__2482" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2309" port: "O" } sink { cell: "LUT__2543" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2309" port: "O" } sink { cell: "LUT__3249" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2310" port: "O" } sink { cell: "LUT__2314" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__2310" port: "O" } sink { cell: "LUT__2329" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2310" port: "O" } sink { cell: "LUT__2341" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2311" port: "O" } sink { cell: "LUT__2312" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2312" port: "O" } sink { cell: "LUT__2313" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2313" port: "O" } sink { cell: "LUT__2314" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2313" port: "O" } sink { cell: "LUT__2342" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2314" port: "O" } sink { cell: "LUT__2344" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2315" port: "O" } sink { cell: "LUT__2316" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2316" port: "O" } sink { cell: "LUT__2323" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2317" port: "O" } sink { cell: "LUT__2318" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2318" port: "O" } sink { cell: "LUT__2323" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2319" port: "O" } sink { cell: "LUT__2320" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2319" port: "O" } sink { cell: "LUT__2457" port: "I[0]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "LUT__2319" port: "O" } sink { cell: "LUT__2556" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2319" port: "O" } sink { cell: "LUT__2682" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2320" port: "O" } sink { cell: "LUT__2321" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2321" port: "O" } sink { cell: "LUT__2322" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2322" port: "O" } sink { cell: "LUT__2323" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2323" port: "O" } sink { cell: "LUT__2334" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2324" port: "O" } sink { cell: "LUT__2334" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2324" port: "O" } sink { cell: "LUT__2336" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2325" port: "O" } sink { cell: "LUT__2326" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2326" port: "O" } sink { cell: "LUT__2329" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2327" port: "O" } sink { cell: "LUT__2328" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2327" port: "O" } sink { cell: "LUT__2340" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2327" port: "O" } sink { cell: "LUT__3033" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2328" port: "O" } sink { cell: "LUT__2329" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2329" port: "O" } sink { cell: "LUT__2334" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2330" port: "O" } sink { cell: "LUT__2331" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2331" port: "O" } sink { cell: "LUT__2333" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2332" port: "O" } sink { cell: "LUT__2333" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2333" port: "O" } sink { cell: "LUT__2334" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2334" port: "O" } sink { cell: "LUT__2343" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2335" port: "O" } sink { cell: "LUT__2336" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2336" port: "O" } sink { cell: "LUT__2342" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2337" port: "O" } sink { cell: "LUT__2341" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2338" port: "O" } sink { cell: "LUT__2339" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2339" port: "O" } sink { cell: "LUT__2341" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2340" port: "O" } sink { cell: "LUT__2341" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2341" port: "O" } sink { cell: "LUT__2342" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2342" port: "O" } sink { cell: "LUT__2343" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2343" port: "O" } sink { cell: "LUT__2344" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "LUT__2347" port: "I[1]" } delay_max: 1577 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "LUT__2362" port: "I[0]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "LUT__2515" port: "I[0]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "LUT__2562" port: "I[2]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__2348" port: "O" } sink { cell: "LUT__2350" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2349" port: "O" } sink { cell: "LUT__2350" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__2349" port: "O" } sink { cell: "LUT__3039" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2350" port: "O" } sink { cell: "LUT__2352" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__2351" port: "O" } sink { cell: "LUT__2352" port: "I[2]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "LUT__2355" port: "I[0]" } delay_max: 1108 delay_min: 0  }
route { driver { cell: "LUT__2355" port: "O" } sink { cell: "LUT__2356" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2355" port: "O" } sink { cell: "LUT__3005" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2358" port: "O" } sink { cell: "LUT__2359" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2367" port: "O" } sink { cell: "LUT__2374" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2368" port: "O" } sink { cell: "LUT__2369" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2369" port: "O" } sink { cell: "LUT__2372" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2370" port: "O" } sink { cell: "LUT__2371" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2371" port: "O" } sink { cell: "LUT__2372" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2372" port: "O" } sink { cell: "LUT__2373" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2373" port: "O" } sink { cell: "LUT__2374" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2374" port: "O" } sink { cell: "LUT__2375" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "LUT__2379" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2377" port: "O" } sink { cell: "LUT__2380" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2378" port: "O" } sink { cell: "LUT__2379" port: "I[3]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "LUT__2378" port: "O" } sink { cell: "LUT__2380" port: "I[3]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "LUT__2378" port: "O" } sink { cell: "LUT__2383" port: "I[0]" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "LUT__2381" port: "I[3]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "LUT__3042" port: "I[3]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "LUT__3044" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "LUT__3046" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "LUT__3048" port: "I[3]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "LUT__3058" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "LUT__3067" port: "I[3]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__2380" port: "O" } sink { cell: "LUT__3069" port: "I[3]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__2384" port: "O" } sink { cell: "LUT__2385" port: "I[2]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__2384" port: "O" } sink { cell: "LUT__3080" port: "I[2]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "LUT__2384" port: "O" } sink { cell: "LUT__3125" port: "I[0]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__2384" port: "O" } sink { cell: "LUT__3135" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2384" port: "O" } sink { cell: "LUT__3146" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2385" port: "O" } sink { cell: "LUT__2387" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2386" port: "O" } sink { cell: "LUT__2387" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2386" port: "O" } sink { cell: "LUT__2403" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2386" port: "O" } sink { cell: "LUT__2408" port: "I[2]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2386" port: "O" } sink { cell: "LUT__2754" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2386" port: "O" } sink { cell: "LUT__2760" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2386" port: "O" } sink { cell: "LUT__3081" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2386" port: "O" } sink { cell: "LUT__3087" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2386" port: "O" } sink { cell: "LUT__3126" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2386" port: "O" } sink { cell: "LUT__3136" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2386" port: "O" } sink { cell: "LUT__3147" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__2387" port: "O" } sink { cell: "LUT__2399" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2388" port: "O" } sink { cell: "LUT__2389" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2389" port: "O" } sink { cell: "LUT__2394" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2390" port: "O" } sink { cell: "LUT__2391" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2390" port: "O" } sink { cell: "LUT__2602" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2390" port: "O" } sink { cell: "LUT__3104" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2391" port: "O" } sink { cell: "LUT__2394" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__2392" port: "O" } sink { cell: "LUT__2393" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2392" port: "O" } sink { cell: "LUT__3097" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2392" port: "O" } sink { cell: "LUT__3103" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2393" port: "O" } sink { cell: "LUT__2394" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2393" port: "O" } sink { cell: "LUT__3079" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2393" port: "O" } sink { cell: "LUT__3130" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2394" port: "O" } sink { cell: "LUT__2399" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2395" port: "O" } sink { cell: "LUT__2397" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2395" port: "O" } sink { cell: "LUT__2644" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__2395" port: "O" } sink { cell: "LUT__2706" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2396" port: "O" } sink { cell: "LUT__2397" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2397" port: "O" } sink { cell: "LUT__2398" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2397" port: "O" } sink { cell: "LUT__2404" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2397" port: "O" } sink { cell: "LUT__3082" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__2397" port: "O" } sink { cell: "LUT__3087" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2397" port: "O" } sink { cell: "LUT__3111" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2397" port: "O" } sink { cell: "LUT__3127" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2397" port: "O" } sink { cell: "LUT__3137" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2397" port: "O" } sink { cell: "LUT__3148" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2397" port: "O" } sink { cell: "LUT__3151" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__2397" port: "O" } sink { cell: "LUT__3162" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2398" port: "O" } sink { cell: "LUT__2399" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2398" port: "O" } sink { cell: "LUT__2403" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2400" port: "O" } sink { cell: "LUT__2401" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2400" port: "O" } sink { cell: "LUT__2416" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2400" port: "O" } sink { cell: "LUT__3210" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2403" port: "O" } sink { cell: "LUT__2407" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2404" port: "O" } sink { cell: "LUT__2405" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2404" port: "O" } sink { cell: "LUT__3117" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2404" port: "O" } sink { cell: "LUT__3119" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2404" port: "O" } sink { cell: "LUT__3140" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2404" port: "O" } sink { cell: "LUT__3165" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2405" port: "O" } sink { cell: "LUT__2406" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2405" port: "O" } sink { cell: "LUT__3086" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2405" port: "O" } sink { cell: "LUT__3130" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2406" port: "O" } sink { cell: "LUT__2407" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2409" port: "O" } sink { cell: "LUT__2410" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2409" port: "O" } sink { cell: "LUT__2753" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2409" port: "O" } sink { cell: "LUT__2754" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2414" port: "O" } sink { cell: "LUT__2415" port: "I[2]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2414" port: "O" } sink { cell: "LUT__2419" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2414" port: "O" } sink { cell: "LUT__3180" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2414" port: "O" } sink { cell: "LUT__3185" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2414" port: "O" } sink { cell: "LUT__3188" port: "I[3]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2414" port: "O" } sink { cell: "LUT__3203" port: "I[2]" } delay_max: 1424 delay_min: 0  }
route { driver { cell: "LUT__2414" port: "O" } sink { cell: "LUT__3206" port: "I[3]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__2414" port: "O" } sink { cell: "LUT__3213" port: "I[2]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__2414" port: "O" } sink { cell: "LUT__3217" port: "I[3]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "LUT__2414" port: "O" } sink { cell: "LUT__3223" port: "I[0]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__2414" port: "O" } sink { cell: "LUT__3226" port: "I[3]" } delay_max: 1281 delay_min: 0  }
route { driver { cell: "LUT__2414" port: "O" } sink { cell: "LUT__3242" port: "I[3]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "LUT__2418" port: "O" } sink { cell: "LUT__2419" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2419" port: "O" } sink { cell: "LUT__2420" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__2419" port: "O" } sink { cell: "LUT__3215" port: "I[0]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__2421" port: "O" } sink { cell: "LUT__2422" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2421" port: "O" } sink { cell: "LUT__2427" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2422" port: "O" } sink { cell: "LUT__2423" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2423" port: "O" } sink { cell: "LUT__2424" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__2426" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__2438" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__2470" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__2472" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__2473" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__2490" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__2496" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__2505" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__2536" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__2548" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__2675" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__2693" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__3249" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2425" port: "O" } sink { cell: "LUT__3253" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2426" port: "O" } sink { cell: "LUT__2431" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2427" port: "O" } sink { cell: "LUT__2428" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2428" port: "O" } sink { cell: "LUT__2431" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2429" port: "O" } sink { cell: "LUT__2430" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2429" port: "O" } sink { cell: "LUT__2468" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__2429" port: "O" } sink { cell: "LUT__2495" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2429" port: "O" } sink { cell: "LUT__2505" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__2429" port: "O" } sink { cell: "LUT__2561" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2429" port: "O" } sink { cell: "LUT__2676" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2431" port: "O" } sink { cell: "LUT__2434" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2432" port: "O" } sink { cell: "LUT__2433" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2432" port: "O" } sink { cell: "LUT__2476" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2432" port: "O" } sink { cell: "LUT__2481" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__2432" port: "O" } sink { cell: "LUT__2493" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2432" port: "O" } sink { cell: "LUT__2517" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2432" port: "O" } sink { cell: "LUT__2544" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2432" port: "O" } sink { cell: "LUT__3255" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2433" port: "O" } sink { cell: "LUT__2434" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2434" port: "O" } sink { cell: "LUT__2446" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2435" port: "O" } sink { cell: "LUT__2438" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2435" port: "O" } sink { cell: "LUT__2649" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2436" port: "O" } sink { cell: "LUT__2437" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2436" port: "O" } sink { cell: "LUT__2480" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2436" port: "O" } sink { cell: "LUT__2650" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2436" port: "O" } sink { cell: "LUT__2736" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__2437" port: "O" } sink { cell: "LUT__2438" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2438" port: "O" } sink { cell: "LUT__2445" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2439" port: "O" } sink { cell: "LUT__2441" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__2439" port: "O" } sink { cell: "LUT__2468" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__2439" port: "O" } sink { cell: "LUT__3247" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__2440" port: "O" } sink { cell: "LUT__2441" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2441" port: "O" } sink { cell: "LUT__2444" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2444" port: "O" } sink { cell: "LUT__2445" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2445" port: "O" } sink { cell: "LUT__2446" port: "I[3]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__2449" port: "O" } sink { cell: "LUT__2450" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2450" port: "O" } sink { cell: "LUT__2452" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2451" port: "O" } sink { cell: "LUT__2452" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2451" port: "O" } sink { cell: "LUT__2453" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2451" port: "O" } sink { cell: "LUT__2510" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2451" port: "O" } sink { cell: "LUT__3257" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2451" port: "O" } sink { cell: "LUT__3262" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2451" port: "O" } sink { cell: "LUT__3264" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__2451" port: "O" } sink { cell: "LUT__3275" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__2451" port: "O" } sink { cell: "LUT__3277" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2452" port: "O" } sink { cell: "LUT__2453" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2454" port: "O" } sink { cell: "LUT__2459" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2455" port: "O" } sink { cell: "LUT__2457" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__2455" port: "O" } sink { cell: "LUT__2487" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2456" port: "O" } sink { cell: "LUT__2457" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2456" port: "O" } sink { cell: "LUT__3270" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2457" port: "O" } sink { cell: "LUT__2458" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2457" port: "O" } sink { cell: "LUT__2466" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2458" port: "O" } sink { cell: "LUT__2459" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2465" port: "O" } sink { cell: "LUT__2466" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2465" port: "O" } sink { cell: "LUT__2508" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2468" port: "O" } sink { cell: "LUT__2469" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2470" port: "O" } sink { cell: "LUT__2475" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2471" port: "O" } sink { cell: "LUT__2474" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2472" port: "O" } sink { cell: "LUT__2474" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2473" port: "O" } sink { cell: "LUT__2474" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2474" port: "O" } sink { cell: "LUT__2475" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2475" port: "O" } sink { cell: "LUT__2483" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2476" port: "O" } sink { cell: "LUT__2483" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2477" port: "O" } sink { cell: "LUT__2478" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2477" port: "O" } sink { cell: "LUT__2493" port: "I[1]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "LUT__2477" port: "O" } sink { cell: "LUT__2503" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2477" port: "O" } sink { cell: "LUT__2504" port: "I[3]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__2477" port: "O" } sink { cell: "LUT__2523" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2477" port: "O" } sink { cell: "LUT__2615" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__2477" port: "O" } sink { cell: "LUT__2655" port: "I[2]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__2477" port: "O" } sink { cell: "LUT__3037" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2477" port: "O" } sink { cell: "LUT__3049" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2477" port: "O" } sink { cell: "LUT__3050" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2477" port: "O" } sink { cell: "LUT__3260" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2478" port: "O" } sink { cell: "LUT__2482" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2478" port: "O" } sink { cell: "LUT__2525" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2479" port: "O" } sink { cell: "LUT__2480" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2480" port: "O" } sink { cell: "LUT__2482" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2480" port: "O" } sink { cell: "LUT__3249" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2481" port: "O" } sink { cell: "LUT__2482" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2481" port: "O" } sink { cell: "LUT__3256" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2482" port: "O" } sink { cell: "LUT__2483" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2483" port: "O" } sink { cell: "LUT__2484" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2487" port: "O" } sink { cell: "LUT__2489" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2488" port: "O" } sink { cell: "LUT__2489" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2488" port: "O" } sink { cell: "LUT__2555" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2489" port: "O" } sink { cell: "LUT__2500" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__2490" port: "O" } sink { cell: "LUT__2491" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2491" port: "O" } sink { cell: "LUT__2498" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2492" port: "O" } sink { cell: "LUT__2497" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2492" port: "O" } sink { cell: "LUT__2504" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2493" port: "O" } sink { cell: "LUT__2497" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2494" port: "O" } sink { cell: "LUT__2495" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2495" port: "O" } sink { cell: "LUT__2496" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2496" port: "O" } sink { cell: "LUT__2497" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2497" port: "O" } sink { cell: "LUT__2498" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2498" port: "O" } sink { cell: "LUT__2499" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2499" port: "O" } sink { cell: "LUT__2500" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2502" port: "O" } sink { cell: "LUT__2503" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__2502" port: "O" } sink { cell: "LUT__2546" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2503" port: "O" } sink { cell: "LUT__2504" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2504" port: "O" } sink { cell: "LUT__2506" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2505" port: "O" } sink { cell: "LUT__2506" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "LUT__2508" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2507" port: "O" } sink { cell: "LUT__3270" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2509" port: "O" } sink { cell: "LUT__2510" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2509" port: "O" } sink { cell: "LUT__3262" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2514" port: "O" } sink { cell: "LUT__2515" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__2516" port: "O" } sink { cell: "LUT__2517" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2517" port: "O" } sink { cell: "LUT__2527" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2518" port: "O" } sink { cell: "LUT__2519" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2519" port: "O" } sink { cell: "LUT__2521" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2520" port: "O" } sink { cell: "LUT__2521" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2520" port: "O" } sink { cell: "LUT__2525" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__2520" port: "O" } sink { cell: "LUT__2679" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2521" port: "O" } sink { cell: "LUT__2526" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2522" port: "O" } sink { cell: "LUT__2523" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2523" port: "O" } sink { cell: "LUT__2526" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2524" port: "O" } sink { cell: "LUT__2525" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2524" port: "O" } sink { cell: "LUT__2542" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2525" port: "O" } sink { cell: "LUT__2526" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2526" port: "O" } sink { cell: "LUT__2527" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2527" port: "O" } sink { cell: "LUT__2539" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2528" port: "O" } sink { cell: "LUT__2529" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__2528" port: "O" } sink { cell: "LUT__2645" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2529" port: "O" } sink { cell: "LUT__2530" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2530" port: "O" } sink { cell: "LUT__2531" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2531" port: "O" } sink { cell: "LUT__2532" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2532" port: "O" } sink { cell: "LUT__2533" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2533" port: "O" } sink { cell: "LUT__2539" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2534" port: "O" } sink { cell: "LUT__2535" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2535" port: "O" } sink { cell: "LUT__2536" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2536" port: "O" } sink { cell: "LUT__2538" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2537" port: "O" } sink { cell: "LUT__2538" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2537" port: "O" } sink { cell: "LUT__2657" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2538" port: "O" } sink { cell: "LUT__2539" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2542" port: "O" } sink { cell: "LUT__2543" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2543" port: "O" } sink { cell: "LUT__2544" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2544" port: "O" } sink { cell: "LUT__2558" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2545" port: "O" } sink { cell: "LUT__2552" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2546" port: "O" } sink { cell: "LUT__2548" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2547" port: "O" } sink { cell: "LUT__2548" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2548" port: "O" } sink { cell: "LUT__2551" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2549" port: "O" } sink { cell: "LUT__2550" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__2550" port: "O" } sink { cell: "LUT__2551" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2551" port: "O" } sink { cell: "LUT__2552" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2552" port: "O" } sink { cell: "LUT__2558" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2553" port: "O" } sink { cell: "LUT__2555" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2554" port: "O" } sink { cell: "LUT__2555" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2555" port: "O" } sink { cell: "LUT__2557" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2556" port: "O" } sink { cell: "LUT__2557" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2557" port: "O" } sink { cell: "LUT__2558" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2558" port: "O" } sink { cell: "LUT__2559" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2565" port: "O" } sink { cell: "LUT__2566" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2565" port: "O" } sink { cell: "LUT__3640" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2566" port: "O" } sink { cell: "LUT__2577" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2567" port: "O" } sink { cell: "LUT__2568" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2568" port: "O" } sink { cell: "LUT__2577" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2569" port: "O" } sink { cell: "LUT__2570" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__2569" port: "O" } sink { cell: "LUT__3639" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2570" port: "O" } sink { cell: "LUT__2576" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__2570" port: "O" } sink { cell: "LUT__3636" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2571" port: "O" } sink { cell: "LUT__2575" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2572" port: "O" } sink { cell: "LUT__2575" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2573" port: "O" } sink { cell: "LUT__2574" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2573" port: "O" } sink { cell: "LUT__2642" port: "I[0]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "LUT__2573" port: "O" } sink { cell: "LUT__2644" port: "I[2]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__2574" port: "O" } sink { cell: "LUT__2575" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2575" port: "O" } sink { cell: "LUT__2576" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2576" port: "O" } sink { cell: "LUT__2577" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2579" port: "O" } sink { cell: "LUT__2580" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2580" port: "O" } sink { cell: "LUT__2583" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2581" port: "O" } sink { cell: "LUT__2582" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2582" port: "O" } sink { cell: "LUT__2583" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2584" port: "O" } sink { cell: "LUT__2585" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2585" port: "O" } sink { cell: "LUT__2591" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2585" port: "O" } sink { cell: "LUT__3598" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2588" port: "O" } sink { cell: "LUT__2589" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2592" port: "O" } sink { cell: "LUT__2594" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2593" port: "O" } sink { cell: "LUT__2594" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2594" port: "O" } sink { cell: "LUT__2595" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2594" port: "O" } sink { cell: "LUT__3054" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__2594" port: "O" } sink { cell: "LUT__3105" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2595" port: "O" } sink { cell: "LUT__2600" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2596" port: "O" } sink { cell: "LUT__2600" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2596" port: "O" } sink { cell: "LUT__3117" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "LUT__2596" port: "O" } sink { cell: "LUT__3165" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2597" port: "O" } sink { cell: "LUT__2599" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2598" port: "O" } sink { cell: "LUT__2599" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2599" port: "O" } sink { cell: "LUT__2600" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2599" port: "O" } sink { cell: "LUT__3063" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__2599" port: "O" } sink { cell: "LUT__3106" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2599" port: "O" } sink { cell: "LUT__3145" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__2600" port: "O" } sink { cell: "LUT__2604" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2601" port: "O" } sink { cell: "LUT__2603" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2602" port: "O" } sink { cell: "LUT__2603" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2603" port: "O" } sink { cell: "LUT__2604" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2603" port: "O" } sink { cell: "LUT__3074" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2603" port: "O" } sink { cell: "LUT__3107" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2603" port: "O" } sink { cell: "LUT__3161" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2604" port: "O" } sink { cell: "LUT__2605" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2605" port: "O" } sink { cell: "LUT__2641" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2606" port: "O" } sink { cell: "LUT__2607" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2607" port: "O" } sink { cell: "LUT__2608" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2608" port: "O" } sink { cell: "LUT__2620" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__2608" port: "O" } sink { cell: "LUT__3072" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2608" port: "O" } sink { cell: "LUT__3099" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__2608" port: "O" } sink { cell: "LUT__3159" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2609" port: "O" } sink { cell: "LUT__2611" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2609" port: "O" } sink { cell: "LUT__3049" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2609" port: "O" } sink { cell: "LUT__3100" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2610" port: "O" } sink { cell: "LUT__2611" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2610" port: "O" } sink { cell: "LUT__3060" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2610" port: "O" } sink { cell: "LUT__3100" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__2610" port: "O" } sink { cell: "LUT__3143" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__2611" port: "O" } sink { cell: "LUT__2612" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2612" port: "O" } sink { cell: "LUT__2620" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2613" port: "O" } sink { cell: "LUT__2619" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2613" port: "O" } sink { cell: "LUT__3071" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2613" port: "O" } sink { cell: "LUT__3159" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2614" port: "O" } sink { cell: "LUT__2619" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2615" port: "O" } sink { cell: "LUT__2616" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2616" port: "O" } sink { cell: "LUT__2619" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2617" port: "O" } sink { cell: "LUT__2618" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2618" port: "O" } sink { cell: "LUT__2619" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2619" port: "O" } sink { cell: "LUT__2620" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2619" port: "O" } sink { cell: "LUT__3101" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2620" port: "O" } sink { cell: "LUT__2622" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2621" port: "O" } sink { cell: "LUT__2622" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2622" port: "O" } sink { cell: "LUT__2640" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2623" port: "O" } sink { cell: "LUT__2624" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2624" port: "O" } sink { cell: "LUT__2626" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2625" port: "O" } sink { cell: "LUT__2626" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2626" port: "O" } sink { cell: "LUT__2639" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2626" port: "O" } sink { cell: "LUT__3073" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2626" port: "O" } sink { cell: "LUT__3096" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2626" port: "O" } sink { cell: "LUT__3158" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2627" port: "O" } sink { cell: "LUT__2628" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2628" port: "O" } sink { cell: "LUT__2633" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2628" port: "O" } sink { cell: "LUT__3061" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2628" port: "O" } sink { cell: "LUT__3096" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2629" port: "O" } sink { cell: "LUT__2630" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2629" port: "O" } sink { cell: "LUT__3052" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2630" port: "O" } sink { cell: "LUT__2632" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2630" port: "O" } sink { cell: "LUT__3095" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2631" port: "O" } sink { cell: "LUT__2632" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2632" port: "O" } sink { cell: "LUT__2633" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2633" port: "O" } sink { cell: "LUT__2639" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2634" port: "O" } sink { cell: "LUT__2638" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2634" port: "O" } sink { cell: "LUT__3160" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2635" port: "O" } sink { cell: "LUT__2636" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2636" port: "O" } sink { cell: "LUT__2638" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2637" port: "O" } sink { cell: "LUT__2638" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2638" port: "O" } sink { cell: "LUT__2639" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2639" port: "O" } sink { cell: "LUT__2640" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2640" port: "O" } sink { cell: "LUT__2641" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2641" port: "O" } sink { cell: "LUT__2642" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2641" port: "O" } sink { cell: "LUT__3151" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2645" port: "O" } sink { cell: "LUT__2646" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2646" port: "O" } sink { cell: "LUT__2647" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2647" port: "O" } sink { cell: "LUT__2660" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2648" port: "O" } sink { cell: "LUT__2649" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2649" port: "O" } sink { cell: "LUT__2659" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2650" port: "O" } sink { cell: "LUT__2652" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2651" port: "O" } sink { cell: "LUT__2652" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__2652" port: "O" } sink { cell: "LUT__2659" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2653" port: "O" } sink { cell: "LUT__2657" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2654" port: "O" } sink { cell: "LUT__2656" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2655" port: "O" } sink { cell: "LUT__2656" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2656" port: "O" } sink { cell: "LUT__2657" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2657" port: "O" } sink { cell: "LUT__2659" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2658" port: "O" } sink { cell: "LUT__2659" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2659" port: "O" } sink { cell: "LUT__2660" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2660" port: "O" } sink { cell: "LUT__2661" port: "I[0]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__2663" port: "I[3]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__2669" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__2670" port: "I[3]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__2671" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__2672" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3282" port: "I[3]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3288" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3289" port: "I[3]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3290" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3294" port: "I[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3300" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3301" port: "I[3]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3302" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3306" port: "I[3]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3312" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3313" port: "I[3]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3314" port: "I[2]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3323" port: "I[3]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3329" port: "I[2]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3330" port: "I[3]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3331" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3340" port: "I[3]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3346" port: "I[2]" } delay_max: 1423 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3347" port: "I[3]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3348" port: "I[2]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3352" port: "I[3]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3358" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3359" port: "I[3]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3360" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3369" port: "I[3]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3375" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3376" port: "I[3]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "LUT__2661" port: "O" } sink { cell: "LUT__3377" port: "I[2]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__2663" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__2669" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3282" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3288" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3294" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3300" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3306" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3312" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3323" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3329" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3340" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3346" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3352" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3358" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3369" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2662" port: "O" } sink { cell: "LUT__3375" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2664" port: "O" } sink { cell: "LUT__2668" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2665" port: "O" } sink { cell: "LUT__2668" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2666" port: "O" } sink { cell: "LUT__2667" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2667" port: "O" } sink { cell: "LUT__2668" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2668" port: "O" } sink { cell: "LUT__2669" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2668" port: "O" } sink { cell: "LUT__3611" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2670" port: "O" } sink { cell: "LUT__2674" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__2671" port: "O" } sink { cell: "LUT__2673" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2671" port: "O" } sink { cell: "LUT__3291" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2671" port: "O" } sink { cell: "LUT__3303" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2671" port: "O" } sink { cell: "LUT__3315" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2671" port: "O" } sink { cell: "LUT__3332" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2671" port: "O" } sink { cell: "LUT__3349" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2671" port: "O" } sink { cell: "LUT__3361" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2671" port: "O" } sink { cell: "LUT__3378" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2672" port: "O" } sink { cell: "LUT__2673" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2673" port: "O" } sink { cell: "LUT__2674" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2675" port: "O" } sink { cell: "LUT__2676" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2676" port: "O" } sink { cell: "LUT__2678" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2677" port: "O" } sink { cell: "LUT__2678" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2677" port: "O" } sink { cell: "LUT__3254" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2678" port: "O" } sink { cell: "LUT__2681" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2679" port: "O" } sink { cell: "LUT__2680" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2680" port: "O" } sink { cell: "LUT__2681" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2681" port: "O" } sink { cell: "LUT__2688" port: "I[0]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__2682" port: "O" } sink { cell: "LUT__2687" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2682" port: "O" } sink { cell: "LUT__3258" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__2683" port: "O" } sink { cell: "LUT__2684" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2684" port: "O" } sink { cell: "LUT__2685" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2685" port: "O" } sink { cell: "LUT__2686" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2686" port: "O" } sink { cell: "LUT__2687" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2687" port: "O" } sink { cell: "LUT__2688" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__2691" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__2692" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3381" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3382" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3385" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3386" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3389" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3390" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3393" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3394" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3397" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3398" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3401" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3402" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3405" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2690" port: "O" } sink { cell: "LUT__3406" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2693" port: "O" } sink { cell: "LUT__2695" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2694" port: "O" } sink { cell: "LUT__2695" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__2696" port: "O" } sink { cell: "LUT__2697" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2696" port: "O" } sink { cell: "LUT__3383" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2696" port: "O" } sink { cell: "LUT__3387" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2696" port: "O" } sink { cell: "LUT__3391" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2696" port: "O" } sink { cell: "LUT__3395" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2696" port: "O" } sink { cell: "LUT__3399" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2696" port: "O" } sink { cell: "LUT__3403" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2696" port: "O" } sink { cell: "LUT__3407" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2700" port: "O" } sink { cell: "LUT__2701" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2701" port: "O" } sink { cell: "LUT__2702" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2702" port: "O" } sink { cell: "LUT__2703" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2704" port: "O" } sink { cell: "LUT__2705" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2705" port: "O" } sink { cell: "LUT__2706" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2706" port: "O" } sink { cell: "LUT__2707" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2706" port: "O" } sink { cell: "LUT__2728" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2706" port: "O" } sink { cell: "LUT__3410" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2706" port: "O" } sink { cell: "LUT__3413" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2716" port: "O" } sink { cell: "LUT__2717" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2725" port: "O" } sink { cell: "LUT__2726" port: "I[0]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "LUT__2725" port: "O" } sink { cell: "LUT__3115" port: "I[3]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__2725" port: "O" } sink { cell: "LUT__3120" port: "I[1]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "LUT__2728" port: "O" } sink { cell: "LUT__2729" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2731" port: "O" } sink { cell: "LUT__2732" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2732" port: "O" } sink { cell: "LUT__2738" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2733" port: "O" } sink { cell: "LUT__2738" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2734" port: "O" } sink { cell: "LUT__2737" port: "I[1]" } delay_max: 1248 delay_min: 0  }
route { driver { cell: "LUT__2735" port: "O" } sink { cell: "LUT__2736" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2736" port: "O" } sink { cell: "LUT__2737" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2737" port: "O" } sink { cell: "LUT__2738" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2738" port: "O" } sink { cell: "LUT__2739" port: "I[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2739" port: "O" } sink { cell: "LUT__2740" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2740" port: "O" } sink { cell: "LUT__2741" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__2740" port: "O" } sink { cell: "LUT__2745" port: "I[0]" } delay_max: 1229 delay_min: 0  }
route { driver { cell: "LUT__2740" port: "O" } sink { cell: "LUT__3420" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__2740" port: "O" } sink { cell: "LUT__3423" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2740" port: "O" } sink { cell: "LUT__3436" port: "I[1]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__2742" port: "O" } sink { cell: "LUT__2744" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__2742" port: "O" } sink { cell: "LUT__3483" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2742" port: "O" } sink { cell: "LUT__3492" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2742" port: "O" } sink { cell: "LUT__3500" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__2742" port: "O" } sink { cell: "LUT__3509" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2742" port: "O" } sink { cell: "LUT__3518" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2742" port: "O" } sink { cell: "LUT__3526" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2742" port: "O" } sink { cell: "LUT__3535" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2742" port: "O" } sink { cell: "LUT__3544" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__2744" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3483" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3484" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3492" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3493" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3500" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3501" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3509" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3510" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3518" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3519" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3526" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3527" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3535" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3536" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3544" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2743" port: "O" } sink { cell: "LUT__3545" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2744" port: "O" } sink { cell: "LUT__2748" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2744" port: "O" } sink { cell: "LUT__3424" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2744" port: "O" } sink { cell: "LUT__3433" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2744" port: "O" } sink { cell: "LUT__3442" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2744" port: "O" } sink { cell: "LUT__3450" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2744" port: "O" } sink { cell: "LUT__3459" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2744" port: "O" } sink { cell: "LUT__3468" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__2744" port: "O" } sink { cell: "LUT__3476" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2745" port: "O" } sink { cell: "LUT__2747" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2745" port: "O" } sink { cell: "LUT__3431" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2746" port: "O" } sink { cell: "LUT__2747" port: "I[0]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "LUT__2747" port: "O" } sink { cell: "LUT__2748" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2750" port: "O" } sink { cell: "LUT__2751" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__2755" port: "I[2]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__2756" port: "I[3]" } delay_max: 1492 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__2760" port: "I[3]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3110" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3117" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3548" port: "I[2]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3549" port: "I[3]" } delay_max: 1289 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3551" port: "I[2]" } delay_max: 1749 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3552" port: "I[3]" } delay_max: 1711 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3554" port: "I[2]" } delay_max: 1736 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3555" port: "I[3]" } delay_max: 1707 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3557" port: "I[2]" } delay_max: 1959 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3558" port: "I[3]" } delay_max: 992 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3560" port: "I[2]" } delay_max: 1956 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3561" port: "I[3]" } delay_max: 1463 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3563" port: "I[2]" } delay_max: 1708 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3564" port: "I[3]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3566" port: "I[2]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "LUT__2753" port: "O" } sink { cell: "LUT__3567" port: "I[3]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__2755" port: "I[3]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__2756" port: "I[2]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3548" port: "I[3]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3549" port: "I[2]" } delay_max: 1752 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3551" port: "I[3]" } delay_max: 1490 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3552" port: "I[2]" } delay_max: 995 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3554" port: "I[3]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3555" port: "I[2]" } delay_max: 1267 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3557" port: "I[3]" } delay_max: 1503 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3558" port: "I[2]" } delay_max: 1212 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3560" port: "I[3]" } delay_max: 1026 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3561" port: "I[2]" } delay_max: 1752 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3563" port: "I[3]" } delay_max: 1500 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3564" port: "I[2]" } delay_max: 1424 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3566" port: "I[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__2754" port: "O" } sink { cell: "LUT__3567" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2759" port: "O" } sink { cell: "LUT__2761" port: "I[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__2759" port: "O" } sink { cell: "LUT__3080" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2759" port: "O" } sink { cell: "LUT__3125" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2759" port: "O" } sink { cell: "LUT__3135" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2759" port: "O" } sink { cell: "LUT__3146" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2760" port: "O" } sink { cell: "LUT__2761" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2762" port: "O" } sink { cell: "LUT__2763" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2763" port: "O" } sink { cell: "LUT__2765" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2764" port: "O" } sink { cell: "LUT__2765" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2766" port: "O" } sink { cell: "LUT__2770" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2767" port: "O" } sink { cell: "LUT__2770" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2768" port: "O" } sink { cell: "LUT__2769" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2769" port: "O" } sink { cell: "LUT__2770" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2771" port: "O" } sink { cell: "LUT__2772" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2773" port: "O" } sink { cell: "LUT__2774" port: "I[2]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__2776" port: "O" } sink { cell: "LUT__2777" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2776" port: "O" } sink { cell: "LUT__2791" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2777" port: "O" } sink { cell: "LUT__2779" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2778" port: "O" } sink { cell: "LUT__2779" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__2780" port: "O" } sink { cell: "LUT__2784" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2781" port: "O" } sink { cell: "LUT__2784" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2782" port: "O" } sink { cell: "LUT__2783" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2783" port: "O" } sink { cell: "LUT__2784" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2785" port: "O" } sink { cell: "LUT__2786" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2787" port: "O" } sink { cell: "LUT__2788" port: "I[2]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__2790" port: "O" } sink { cell: "LUT__2793" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2791" port: "O" } sink { cell: "LUT__2792" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2792" port: "O" } sink { cell: "LUT__2793" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2794" port: "O" } sink { cell: "LUT__2798" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2795" port: "O" } sink { cell: "LUT__2798" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2796" port: "O" } sink { cell: "LUT__2797" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2797" port: "O" } sink { cell: "LUT__2798" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2799" port: "O" } sink { cell: "LUT__2800" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2801" port: "O" } sink { cell: "LUT__2802" port: "I[2]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__2804" port: "O" } sink { cell: "LUT__2808" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2805" port: "O" } sink { cell: "LUT__2808" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2806" port: "O" } sink { cell: "LUT__2807" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2807" port: "O" } sink { cell: "LUT__2808" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2809" port: "O" } sink { cell: "LUT__2810" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2811" port: "O" } sink { cell: "LUT__2812" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2811" port: "O" } sink { cell: "LUT__2871" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2812" port: "O" } sink { cell: "LUT__2813" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2812" port: "O" } sink { cell: "LUT__2820" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2813" port: "O" } sink { cell: "LUT__2815" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2814" port: "O" } sink { cell: "LUT__2815" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2815" port: "O" } sink { cell: "LUT__2816" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2817" port: "O" } sink { cell: "LUT__2818" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__2820" port: "O" } sink { cell: "LUT__2821" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2820" port: "O" } sink { cell: "LUT__2843" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2820" port: "O" } sink { cell: "LUT__2850" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2821" port: "O" } sink { cell: "LUT__2823" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2822" port: "O" } sink { cell: "LUT__2823" port: "I[1]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "LUT__2823" port: "O" } sink { cell: "LUT__2831" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2824" port: "O" } sink { cell: "LUT__2828" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2825" port: "O" } sink { cell: "LUT__2828" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2826" port: "O" } sink { cell: "LUT__2827" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2827" port: "O" } sink { cell: "LUT__2828" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__2829" port: "O" } sink { cell: "LUT__2831" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__2830" port: "O" } sink { cell: "LUT__2831" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2832" port: "O" } sink { cell: "LUT__2833" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__2835" port: "O" } sink { cell: "LUT__2839" port: "I[1]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "LUT__2836" port: "O" } sink { cell: "LUT__2839" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__2837" port: "O" } sink { cell: "LUT__2838" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2838" port: "O" } sink { cell: "LUT__2839" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__2840" port: "O" } sink { cell: "LUT__2841" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2842" port: "O" } sink { cell: "LUT__2845" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2843" port: "O" } sink { cell: "LUT__2844" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2844" port: "O" } sink { cell: "LUT__2845" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2846" port: "O" } sink { cell: "LUT__2847" port: "I[2]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__2849" port: "O" } sink { cell: "LUT__2852" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__2850" port: "O" } sink { cell: "LUT__2851" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2851" port: "O" } sink { cell: "LUT__2852" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2853" port: "O" } sink { cell: "LUT__2857" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2854" port: "O" } sink { cell: "LUT__2857" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2855" port: "O" } sink { cell: "LUT__2856" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2856" port: "O" } sink { cell: "LUT__2857" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2858" port: "O" } sink { cell: "LUT__2859" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2860" port: "O" } sink { cell: "LUT__2861" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2863" port: "O" } sink { cell: "LUT__2869" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2864" port: "O" } sink { cell: "LUT__2868" port: "I[1]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "LUT__2865" port: "O" } sink { cell: "LUT__2868" port: "I[0]" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "LUT__2866" port: "O" } sink { cell: "LUT__2867" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2867" port: "O" } sink { cell: "LUT__2868" port: "I[2]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "LUT__2869" port: "O" } sink { cell: "LUT__2875" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2870" port: "O" } sink { cell: "LUT__2871" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2871" port: "O" } sink { cell: "LUT__2872" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2871" port: "O" } sink { cell: "LUT__2887" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2872" port: "O" } sink { cell: "LUT__2873" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2873" port: "O" } sink { cell: "LUT__2874" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2874" port: "O" } sink { cell: "LUT__2875" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2877" port: "O" } sink { cell: "LUT__2878" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__2880" port: "O" } sink { cell: "LUT__2886" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "LUT__2881" port: "O" } sink { cell: "LUT__2885" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__2882" port: "O" } sink { cell: "LUT__2885" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2883" port: "O" } sink { cell: "LUT__2884" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2884" port: "O" } sink { cell: "LUT__2885" port: "I[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__2886" port: "O" } sink { cell: "LUT__2891" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2887" port: "O" } sink { cell: "LUT__2888" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__2887" port: "O" } sink { cell: "LUT__2903" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2888" port: "O" } sink { cell: "LUT__2889" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2889" port: "O" } sink { cell: "LUT__2890" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2890" port: "O" } sink { cell: "LUT__2891" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2893" port: "O" } sink { cell: "LUT__2894" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2896" port: "O" } sink { cell: "LUT__2902" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2897" port: "O" } sink { cell: "LUT__2901" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2898" port: "O" } sink { cell: "LUT__2901" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2899" port: "O" } sink { cell: "LUT__2900" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2900" port: "O" } sink { cell: "LUT__2901" port: "I[2]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "LUT__2902" port: "O" } sink { cell: "LUT__2907" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2903" port: "O" } sink { cell: "LUT__2904" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2903" port: "O" } sink { cell: "LUT__2919" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2904" port: "O" } sink { cell: "LUT__2905" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2905" port: "O" } sink { cell: "LUT__2906" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2906" port: "O" } sink { cell: "LUT__2907" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2909" port: "O" } sink { cell: "LUT__2910" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__2912" port: "O" } sink { cell: "LUT__2918" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2913" port: "O" } sink { cell: "LUT__2917" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2914" port: "O" } sink { cell: "LUT__2917" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2915" port: "O" } sink { cell: "LUT__2916" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2916" port: "O" } sink { cell: "LUT__2917" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2918" port: "O" } sink { cell: "LUT__2923" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2919" port: "O" } sink { cell: "LUT__2920" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2919" port: "O" } sink { cell: "LUT__2935" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2919" port: "O" } sink { cell: "LUT__2951" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2919" port: "O" } sink { cell: "LUT__2967" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2920" port: "O" } sink { cell: "LUT__2921" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2921" port: "O" } sink { cell: "LUT__2922" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2922" port: "O" } sink { cell: "LUT__2923" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2925" port: "O" } sink { cell: "LUT__2926" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2928" port: "O" } sink { cell: "LUT__2934" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2929" port: "O" } sink { cell: "LUT__2933" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "LUT__2930" port: "O" } sink { cell: "LUT__2933" port: "I[0]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__2931" port: "O" } sink { cell: "LUT__2932" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2932" port: "O" } sink { cell: "LUT__2933" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2934" port: "O" } sink { cell: "LUT__2939" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2935" port: "O" } sink { cell: "LUT__2936" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2936" port: "O" } sink { cell: "LUT__2937" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2937" port: "O" } sink { cell: "LUT__2938" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2938" port: "O" } sink { cell: "LUT__2939" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2941" port: "O" } sink { cell: "LUT__2942" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2944" port: "O" } sink { cell: "LUT__2950" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2945" port: "O" } sink { cell: "LUT__2949" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2946" port: "O" } sink { cell: "LUT__2949" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2947" port: "O" } sink { cell: "LUT__2948" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2948" port: "O" } sink { cell: "LUT__2949" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2950" port: "O" } sink { cell: "LUT__2955" port: "I[1]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "LUT__2951" port: "O" } sink { cell: "LUT__2952" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2952" port: "O" } sink { cell: "LUT__2953" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2953" port: "O" } sink { cell: "LUT__2954" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2954" port: "O" } sink { cell: "LUT__2955" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2957" port: "O" } sink { cell: "LUT__2958" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2960" port: "O" } sink { cell: "LUT__2966" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2961" port: "O" } sink { cell: "LUT__2965" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2962" port: "O" } sink { cell: "LUT__2965" port: "I[0]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "LUT__2963" port: "O" } sink { cell: "LUT__2964" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2964" port: "O" } sink { cell: "LUT__2965" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__2966" port: "O" } sink { cell: "LUT__2971" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2967" port: "O" } sink { cell: "LUT__2968" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2967" port: "O" } sink { cell: "LUT__2976" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2968" port: "O" } sink { cell: "LUT__2969" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2969" port: "O" } sink { cell: "LUT__2970" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2970" port: "O" } sink { cell: "LUT__2971" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2973" port: "O" } sink { cell: "LUT__2974" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2976" port: "O" } sink { cell: "LUT__2977" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2977" port: "O" } sink { cell: "LUT__2978" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2978" port: "O" } sink { cell: "LUT__2979" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2979" port: "O" } sink { cell: "LUT__2987" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2980" port: "O" } sink { cell: "LUT__2986" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2981" port: "O" } sink { cell: "LUT__2985" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2982" port: "O" } sink { cell: "LUT__2985" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2983" port: "O" } sink { cell: "LUT__2984" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2984" port: "O" } sink { cell: "LUT__2985" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2986" port: "O" } sink { cell: "LUT__2987" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2989" port: "O" } sink { cell: "LUT__2990" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3002" port: "O" } sink { cell: "LUT__3003" port: "I[1]" } delay_max: 1558 delay_min: 0  }
route { driver { cell: "LUT__3022" port: "O" } sink { cell: "LUT__3028" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3023" port: "O" } sink { cell: "LUT__3025" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3024" port: "O" } sink { cell: "LUT__3025" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3024" port: "O" } sink { cell: "LUT__3038" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3025" port: "O" } sink { cell: "LUT__3028" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3026" port: "O" } sink { cell: "LUT__3027" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3026" port: "O" } sink { cell: "LUT__3037" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3027" port: "O" } sink { cell: "LUT__3028" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3028" port: "O" } sink { cell: "LUT__3029" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3030" port: "O" } sink { cell: "LUT__3032" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3031" port: "O" } sink { cell: "LUT__3032" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3032" port: "O" } sink { cell: "LUT__3033" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3037" port: "O" } sink { cell: "LUT__3038" port: "I[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__3038" port: "O" } sink { cell: "LUT__3040" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3039" port: "O" } sink { cell: "LUT__3040" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3049" port: "O" } sink { cell: "LUT__3051" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3050" port: "O" } sink { cell: "LUT__3051" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__3051" port: "O" } sink { cell: "LUT__3053" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3052" port: "O" } sink { cell: "LUT__3053" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__3052" port: "O" } sink { cell: "LUT__3133" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3053" port: "O" } sink { cell: "LUT__3054" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3054" port: "O" } sink { cell: "LUT__3055" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3055" port: "O" } sink { cell: "LUT__3056" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3059" port: "O" } sink { cell: "LUT__3062" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3060" port: "O" } sink { cell: "LUT__3062" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3061" port: "O" } sink { cell: "LUT__3062" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3061" port: "O" } sink { cell: "LUT__3144" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3062" port: "O" } sink { cell: "LUT__3063" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3063" port: "O" } sink { cell: "LUT__3064" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__3064" port: "O" } sink { cell: "LUT__3065" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3070" port: "O" } sink { cell: "LUT__3071" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3071" port: "O" } sink { cell: "LUT__3072" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3072" port: "O" } sink { cell: "LUT__3074" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3073" port: "O" } sink { cell: "LUT__3074" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3074" port: "O" } sink { cell: "LUT__3075" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3075" port: "O" } sink { cell: "LUT__3076" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3078" port: "O" } sink { cell: "LUT__3084" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__3078" port: "O" } sink { cell: "LUT__3089" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__3078" port: "O" } sink { cell: "LUT__3114" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3078" port: "O" } sink { cell: "LUT__3120" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__3078" port: "O" } sink { cell: "LUT__3138" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3078" port: "O" } sink { cell: "LUT__3155" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__3078" port: "O" } sink { cell: "LUT__3157" port: "I[0]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "LUT__3078" port: "O" } sink { cell: "LUT__3163" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3078" port: "O" } sink { cell: "LUT__3166" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3079" port: "O" } sink { cell: "LUT__3082" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3080" port: "O" } sink { cell: "LUT__3081" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3081" port: "O" } sink { cell: "LUT__3082" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3082" port: "O" } sink { cell: "LUT__3084" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__3083" port: "O" } sink { cell: "LUT__3084" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__3083" port: "O" } sink { cell: "LUT__3088" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3083" port: "O" } sink { cell: "LUT__3089" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3083" port: "O" } sink { cell: "LUT__3128" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__3083" port: "O" } sink { cell: "LUT__3130" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__3083" port: "O" } sink { cell: "LUT__3138" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__3083" port: "O" } sink { cell: "LUT__3149" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__3086" port: "O" } sink { cell: "LUT__3089" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3087" port: "O" } sink { cell: "LUT__3088" port: "I[2]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__3087" port: "O" } sink { cell: "LUT__3117" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__3087" port: "O" } sink { cell: "LUT__3157" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "LUT__3087" port: "O" } sink { cell: "LUT__3165" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__3088" port: "O" } sink { cell: "LUT__3089" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3088" port: "O" } sink { cell: "LUT__3130" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3088" port: "O" } sink { cell: "LUT__3141" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3090" port: "O" } sink { cell: "LUT__3092" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3091" port: "O" } sink { cell: "LUT__3092" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3092" port: "O" } sink { cell: "LUT__3097" port: "I[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__3092" port: "O" } sink { cell: "LUT__3102" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__3093" port: "O" } sink { cell: "LUT__3094" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3094" port: "O" } sink { cell: "LUT__3095" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3095" port: "O" } sink { cell: "LUT__3096" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__3096" port: "O" } sink { cell: "LUT__3097" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3097" port: "O" } sink { cell: "LUT__3109" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3098" port: "O" } sink { cell: "LUT__3099" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3099" port: "O" } sink { cell: "LUT__3100" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3100" port: "O" } sink { cell: "LUT__3101" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3101" port: "O" } sink { cell: "LUT__3102" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3102" port: "O" } sink { cell: "LUT__3103" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3103" port: "O" } sink { cell: "LUT__3109" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3104" port: "O" } sink { cell: "LUT__3108" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3105" port: "O" } sink { cell: "LUT__3106" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3106" port: "O" } sink { cell: "LUT__3107" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3107" port: "O" } sink { cell: "LUT__3108" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3108" port: "O" } sink { cell: "LUT__3109" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3109" port: "O" } sink { cell: "LUT__3111" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3110" port: "O" } sink { cell: "LUT__3111" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3111" port: "O" } sink { cell: "LUT__3114" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3112" port: "O" } sink { cell: "LUT__3114" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3113" port: "O" } sink { cell: "LUT__3114" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3114" port: "O" } sink { cell: "LUT__3115" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3117" port: "O" } sink { cell: "LUT__3120" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3118" port: "O" } sink { cell: "LUT__3119" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__3119" port: "O" } sink { cell: "LUT__3120" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3119" port: "O" } sink { cell: "LUT__3166" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3121" port: "O" } sink { cell: "LUT__3123" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3122" port: "O" } sink { cell: "LUT__3123" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3122" port: "O" } sink { cell: "LUT__3124" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3122" port: "O" } sink { cell: "LUT__3144" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3122" port: "O" } sink { cell: "LUT__3145" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3123" port: "O" } sink { cell: "LUT__3127" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3124" port: "O" } sink { cell: "LUT__3127" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3125" port: "O" } sink { cell: "LUT__3126" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3126" port: "O" } sink { cell: "LUT__3127" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__3127" port: "O" } sink { cell: "LUT__3128" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3131" port: "O" } sink { cell: "LUT__3133" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3132" port: "O" } sink { cell: "LUT__3133" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__3133" port: "O" } sink { cell: "LUT__3137" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3134" port: "O" } sink { cell: "LUT__3135" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3135" port: "O" } sink { cell: "LUT__3136" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3136" port: "O" } sink { cell: "LUT__3137" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3137" port: "O" } sink { cell: "LUT__3138" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3140" port: "O" } sink { cell: "LUT__3141" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__3140" port: "O" } sink { cell: "LUT__3165" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3141" port: "O" } sink { cell: "LUT__3142" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3143" port: "O" } sink { cell: "LUT__3144" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__3144" port: "O" } sink { cell: "LUT__3148" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3145" port: "O" } sink { cell: "LUT__3148" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3146" port: "O" } sink { cell: "LUT__3147" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3147" port: "O" } sink { cell: "LUT__3148" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__3148" port: "O" } sink { cell: "LUT__3149" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3151" port: "O" } sink { cell: "LUT__3155" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3152" port: "O" } sink { cell: "LUT__3154" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3153" port: "O" } sink { cell: "LUT__3154" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3154" port: "O" } sink { cell: "LUT__3155" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3158" port: "O" } sink { cell: "LUT__3160" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3159" port: "O" } sink { cell: "LUT__3160" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3160" port: "O" } sink { cell: "LUT__3161" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3161" port: "O" } sink { cell: "LUT__3162" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3162" port: "O" } sink { cell: "LUT__3163" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__3165" port: "O" } sink { cell: "LUT__3166" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3179" port: "O" } sink { cell: "LUT__3180" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3187" port: "O" } sink { cell: "LUT__3188" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3191" port: "O" } sink { cell: "LUT__3193" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3191" port: "O" } sink { cell: "LUT__3197" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3191" port: "O" } sink { cell: "LUT__3201" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3192" port: "O" } sink { cell: "LUT__3193" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3192" port: "O" } sink { cell: "LUT__3195" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__3195" port: "O" } sink { cell: "LUT__3196" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3195" port: "O" } sink { cell: "LUT__3200" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3197" port: "O" } sink { cell: "LUT__3198" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3200" port: "O" } sink { cell: "LUT__3202" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__3200" port: "O" } sink { cell: "LUT__3205" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__3200" port: "O" } sink { cell: "LUT__3208" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3201" port: "O" } sink { cell: "LUT__3202" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3201" port: "O" } sink { cell: "LUT__3205" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3201" port: "O" } sink { cell: "LUT__3209" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3202" port: "O" } sink { cell: "LUT__3203" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3205" port: "O" } sink { cell: "LUT__3206" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3208" port: "O" } sink { cell: "LUT__3212" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3208" port: "O" } sink { cell: "LUT__3216" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3208" port: "O" } sink { cell: "LUT__3221" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3209" port: "O" } sink { cell: "LUT__3212" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__3209" port: "O" } sink { cell: "LUT__3216" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3209" port: "O" } sink { cell: "LUT__3220" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3212" port: "O" } sink { cell: "LUT__3213" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3216" port: "O" } sink { cell: "LUT__3217" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3220" port: "O" } sink { cell: "LUT__3222" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3220" port: "O" } sink { cell: "LUT__3225" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3220" port: "O" } sink { cell: "LUT__3228" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3221" port: "O" } sink { cell: "LUT__3222" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3221" port: "O" } sink { cell: "LUT__3225" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3221" port: "O" } sink { cell: "LUT__3230" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3225" port: "O" } sink { cell: "LUT__3226" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3228" port: "O" } sink { cell: "LUT__3229" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3228" port: "O" } sink { cell: "LUT__3234" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3230" port: "O" } sink { cell: "LUT__3231" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3230" port: "O" } sink { cell: "LUT__3235" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3234" port: "O" } sink { cell: "LUT__3236" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3234" port: "O" } sink { cell: "LUT__3239" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__3234" port: "O" } sink { cell: "LUT__3241" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3235" port: "O" } sink { cell: "LUT__3236" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3235" port: "O" } sink { cell: "LUT__3239" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3235" port: "O" } sink { cell: "LUT__3241" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3241" port: "O" } sink { cell: "LUT__3242" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3247" port: "O" } sink { cell: "LUT__3248" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3248" port: "O" } sink { cell: "LUT__3258" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3249" port: "O" } sink { cell: "LUT__3256" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3250" port: "O" } sink { cell: "LUT__3251" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3251" port: "O" } sink { cell: "LUT__3252" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__3252" port: "O" } sink { cell: "LUT__3254" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3253" port: "O" } sink { cell: "LUT__3254" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3254" port: "O" } sink { cell: "LUT__3256" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3255" port: "O" } sink { cell: "LUT__3256" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3256" port: "O" } sink { cell: "LUT__3257" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3257" port: "O" } sink { cell: "LUT__3258" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3260" port: "O" } sink { cell: "LUT__3261" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3261" port: "O" } sink { cell: "LUT__3262" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3263" port: "O" } sink { cell: "LUT__3264" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3265" port: "O" } sink { cell: "LUT__3267" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3266" port: "O" } sink { cell: "LUT__3267" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3267" port: "O" } sink { cell: "LUT__3271" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__3268" port: "O" } sink { cell: "LUT__3271" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3269" port: "O" } sink { cell: "LUT__3270" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3270" port: "O" } sink { cell: "LUT__3271" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3273" port: "O" } sink { cell: "LUT__3274" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3274" port: "O" } sink { cell: "LUT__3275" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3283" port: "O" } sink { cell: "LUT__3287" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3284" port: "O" } sink { cell: "LUT__3287" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3285" port: "O" } sink { cell: "LUT__3286" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3286" port: "O" } sink { cell: "LUT__3287" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__3289" port: "O" } sink { cell: "LUT__3292" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__3290" port: "O" } sink { cell: "LUT__3291" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3291" port: "O" } sink { cell: "LUT__3292" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3295" port: "O" } sink { cell: "LUT__3299" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3296" port: "O" } sink { cell: "LUT__3299" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3297" port: "O" } sink { cell: "LUT__3298" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3298" port: "O" } sink { cell: "LUT__3299" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3301" port: "O" } sink { cell: "LUT__3304" port: "I[1]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "LUT__3302" port: "O" } sink { cell: "LUT__3303" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__3303" port: "O" } sink { cell: "LUT__3304" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3307" port: "O" } sink { cell: "LUT__3311" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3308" port: "O" } sink { cell: "LUT__3311" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3309" port: "O" } sink { cell: "LUT__3310" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3310" port: "O" } sink { cell: "LUT__3311" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3311" port: "O" } sink { cell: "LUT__3312" port: "I[1]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "LUT__3311" port: "O" } sink { cell: "LUT__3626" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__3313" port: "O" } sink { cell: "LUT__3316" port: "I[1]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__3314" port: "O" } sink { cell: "LUT__3315" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3315" port: "O" } sink { cell: "LUT__3316" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__3318" port: "O" } sink { cell: "LUT__3322" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3319" port: "O" } sink { cell: "LUT__3322" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3320" port: "O" } sink { cell: "LUT__3321" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3321" port: "O" } sink { cell: "LUT__3322" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3322" port: "O" } sink { cell: "LUT__3323" port: "I[1]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "LUT__3322" port: "O" } sink { cell: "LUT__3603" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3324" port: "O" } sink { cell: "LUT__3328" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3325" port: "O" } sink { cell: "LUT__3328" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3326" port: "O" } sink { cell: "LUT__3327" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3327" port: "O" } sink { cell: "LUT__3328" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3328" port: "O" } sink { cell: "LUT__3329" port: "I[1]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "LUT__3328" port: "O" } sink { cell: "LUT__3630" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3330" port: "O" } sink { cell: "LUT__3333" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "LUT__3331" port: "O" } sink { cell: "LUT__3332" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3332" port: "O" } sink { cell: "LUT__3333" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3335" port: "O" } sink { cell: "LUT__3339" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3336" port: "O" } sink { cell: "LUT__3339" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3337" port: "O" } sink { cell: "LUT__3338" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3338" port: "O" } sink { cell: "LUT__3339" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3339" port: "O" } sink { cell: "LUT__3340" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__3339" port: "O" } sink { cell: "LUT__3592" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3341" port: "O" } sink { cell: "LUT__3345" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3342" port: "O" } sink { cell: "LUT__3345" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3343" port: "O" } sink { cell: "LUT__3344" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__3344" port: "O" } sink { cell: "LUT__3345" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3345" port: "O" } sink { cell: "LUT__3346" port: "I[1]" } delay_max: 1600 delay_min: 0  }
route { driver { cell: "LUT__3345" port: "O" } sink { cell: "LUT__3632" port: "I[1]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__3347" port: "O" } sink { cell: "LUT__3350" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__3348" port: "O" } sink { cell: "LUT__3349" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3349" port: "O" } sink { cell: "LUT__3350" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3353" port: "O" } sink { cell: "LUT__3357" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3354" port: "O" } sink { cell: "LUT__3357" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3355" port: "O" } sink { cell: "LUT__3356" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3356" port: "O" } sink { cell: "LUT__3357" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3357" port: "O" } sink { cell: "LUT__3358" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "LUT__3357" port: "O" } sink { cell: "LUT__3635" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__3359" port: "O" } sink { cell: "LUT__3362" port: "I[1]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__3360" port: "O" } sink { cell: "LUT__3361" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3361" port: "O" } sink { cell: "LUT__3362" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3364" port: "O" } sink { cell: "LUT__3368" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3365" port: "O" } sink { cell: "LUT__3368" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3366" port: "O" } sink { cell: "LUT__3367" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3367" port: "O" } sink { cell: "LUT__3368" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3368" port: "O" } sink { cell: "LUT__3369" port: "I[1]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "LUT__3368" port: "O" } sink { cell: "LUT__3597" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3370" port: "O" } sink { cell: "LUT__3374" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3371" port: "O" } sink { cell: "LUT__3374" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3372" port: "O" } sink { cell: "LUT__3373" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3373" port: "O" } sink { cell: "LUT__3374" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3374" port: "O" } sink { cell: "LUT__3375" port: "I[1]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "LUT__3374" port: "O" } sink { cell: "LUT__3641" port: "I[0]" } delay_max: 1251 delay_min: 0  }
route { driver { cell: "LUT__3376" port: "O" } sink { cell: "LUT__3379" port: "I[1]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "LUT__3377" port: "O" } sink { cell: "LUT__3378" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3378" port: "O" } sink { cell: "LUT__3379" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3409" port: "O" } sink { cell: "LUT__3410" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3412" port: "O" } sink { cell: "LUT__3413" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3420" port: "O" } sink { cell: "LUT__3421" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3421" port: "O" } sink { cell: "LUT__3425" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3422" port: "O" } sink { cell: "LUT__3424" port: "I[0]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3424" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3433" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3441" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3449" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3458" port: "I[2]" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3467" port: "I[2]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3475" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3485" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3494" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3502" port: "I[2]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3511" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3520" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3528" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3537" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3423" port: "O" } sink { cell: "LUT__3546" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__3424" port: "O" } sink { cell: "LUT__3425" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3427" port: "O" } sink { cell: "LUT__3431" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3428" port: "O" } sink { cell: "LUT__3429" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3428" port: "O" } sink { cell: "LUT__3435" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3428" port: "O" } sink { cell: "LUT__3444" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3428" port: "O" } sink { cell: "LUT__3452" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3430" port: "O" } sink { cell: "LUT__3431" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3432" port: "O" } sink { cell: "LUT__3433" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "LUT__3436" port: "O" } sink { cell: "LUT__3439" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__3436" port: "O" } sink { cell: "LUT__3447" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__3436" port: "O" } sink { cell: "LUT__3456" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__3436" port: "O" } sink { cell: "LUT__3465" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__3436" port: "O" } sink { cell: "LUT__3473" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3436" port: "O" } sink { cell: "LUT__3479" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3436" port: "O" } sink { cell: "LUT__3491" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__3436" port: "O" } sink { cell: "LUT__3499" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__3436" port: "O" } sink { cell: "LUT__3505" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3436" port: "O" } sink { cell: "LUT__3517" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3436" port: "O" } sink { cell: "LUT__3525" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3436" port: "O" } sink { cell: "LUT__3531" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3436" port: "O" } sink { cell: "LUT__3543" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3437" port: "O" } sink { cell: "LUT__3438" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3438" port: "O" } sink { cell: "LUT__3439" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__3440" port: "O" } sink { cell: "LUT__3441" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3441" port: "O" } sink { cell: "LUT__3442" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3445" port: "O" } sink { cell: "LUT__3446" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3446" port: "O" } sink { cell: "LUT__3447" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3448" port: "O" } sink { cell: "LUT__3449" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__3449" port: "O" } sink { cell: "LUT__3450" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3453" port: "O" } sink { cell: "LUT__3454" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3453" port: "O" } sink { cell: "LUT__3463" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__3453" port: "O" } sink { cell: "LUT__3471" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3453" port: "O" } sink { cell: "LUT__3480" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3454" port: "O" } sink { cell: "LUT__3455" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3455" port: "O" } sink { cell: "LUT__3456" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__3456" port: "O" } sink { cell: "LUT__3460" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3457" port: "O" } sink { cell: "LUT__3458" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3458" port: "O" } sink { cell: "LUT__3459" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3459" port: "O" } sink { cell: "LUT__3460" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3463" port: "O" } sink { cell: "LUT__3464" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3464" port: "O" } sink { cell: "LUT__3465" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3466" port: "O" } sink { cell: "LUT__3467" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__3467" port: "O" } sink { cell: "LUT__3468" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3471" port: "O" } sink { cell: "LUT__3472" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3472" port: "O" } sink { cell: "LUT__3473" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3474" port: "O" } sink { cell: "LUT__3475" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__3475" port: "O" } sink { cell: "LUT__3476" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3479" port: "O" } sink { cell: "LUT__3486" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3480" port: "O" } sink { cell: "LUT__3481" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3480" port: "O" } sink { cell: "LUT__3489" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__3480" port: "O" } sink { cell: "LUT__3497" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3480" port: "O" } sink { cell: "LUT__3506" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3481" port: "O" } sink { cell: "LUT__3482" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3482" port: "O" } sink { cell: "LUT__3486" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3483" port: "O" } sink { cell: "LUT__3484" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3484" port: "O" } sink { cell: "LUT__3485" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "LUT__3485" port: "O" } sink { cell: "LUT__3486" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3489" port: "O" } sink { cell: "LUT__3490" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3490" port: "O" } sink { cell: "LUT__3491" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__3492" port: "O" } sink { cell: "LUT__3493" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3493" port: "O" } sink { cell: "LUT__3494" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__3497" port: "O" } sink { cell: "LUT__3498" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3498" port: "O" } sink { cell: "LUT__3499" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__3500" port: "O" } sink { cell: "LUT__3501" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3501" port: "O" } sink { cell: "LUT__3502" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3505" port: "O" } sink { cell: "LUT__3512" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3506" port: "O" } sink { cell: "LUT__3507" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__3506" port: "O" } sink { cell: "LUT__3515" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3506" port: "O" } sink { cell: "LUT__3523" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3506" port: "O" } sink { cell: "LUT__3533" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3507" port: "O" } sink { cell: "LUT__3508" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3508" port: "O" } sink { cell: "LUT__3512" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3509" port: "O" } sink { cell: "LUT__3510" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__3510" port: "O" } sink { cell: "LUT__3511" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__3511" port: "O" } sink { cell: "LUT__3512" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3515" port: "O" } sink { cell: "LUT__3516" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3516" port: "O" } sink { cell: "LUT__3517" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3518" port: "O" } sink { cell: "LUT__3519" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3519" port: "O" } sink { cell: "LUT__3520" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__3523" port: "O" } sink { cell: "LUT__3524" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3524" port: "O" } sink { cell: "LUT__3525" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__3526" port: "O" } sink { cell: "LUT__3527" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3527" port: "O" } sink { cell: "LUT__3528" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__3531" port: "O" } sink { cell: "LUT__3538" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3532" port: "O" } sink { cell: "LUT__3534" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3533" port: "O" } sink { cell: "LUT__3534" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3533" port: "O" } sink { cell: "LUT__3541" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3534" port: "O" } sink { cell: "LUT__3538" port: "I[0]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "LUT__3535" port: "O" } sink { cell: "LUT__3536" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__3536" port: "O" } sink { cell: "LUT__3537" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "LUT__3537" port: "O" } sink { cell: "LUT__3538" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3541" port: "O" } sink { cell: "LUT__3542" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3542" port: "O" } sink { cell: "LUT__3543" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3544" port: "O" } sink { cell: "LUT__3545" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3545" port: "O" } sink { cell: "LUT__3546" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__3570" port: "O" } sink { cell: "LUT__3572" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3571" port: "O" } sink { cell: "LUT__3572" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3572" port: "O" } sink { cell: "LUT__3573" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__3572" port: "O" } sink { cell: "LUT__3575" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__3572" port: "O" } sink { cell: "LUT__3576" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__3572" port: "O" } sink { cell: "LUT__3578" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__3572" port: "O" } sink { cell: "LUT__3580" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__3572" port: "O" } sink { cell: "LUT__3582" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3572" port: "O" } sink { cell: "LUT__3584" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3572" port: "O" } sink { cell: "LUT__3586" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__3572" port: "O" } sink { cell: "LUT__3588" port: "I[2]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__3573" port: "O" } sink { cell: "LUT__3574" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3576" port: "O" } sink { cell: "LUT__3577" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3578" port: "O" } sink { cell: "LUT__3579" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3580" port: "O" } sink { cell: "LUT__3581" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3582" port: "O" } sink { cell: "LUT__3583" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3584" port: "O" } sink { cell: "LUT__3585" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__3586" port: "O" } sink { cell: "LUT__3587" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__3588" port: "O" } sink { cell: "LUT__3589" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3594" port: "O" } sink { cell: "LUT__3596" port: "I[1]" } delay_max: 1920 delay_min: 0  }
route { driver { cell: "LUT__3595" port: "O" } sink { cell: "LUT__3596" port: "I[2]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "LUT__3606" port: "O" } sink { cell: "LUT__3607" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__3606" port: "O" } sink { cell: "LUT__3608" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3606" port: "O" } sink { cell: "LUT__3609" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3606" port: "O" } sink { cell: "LUT__3610" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3613" port: "O" } sink { cell: "LUT__3614" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3613" port: "O" } sink { cell: "LUT__3646" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3614" port: "O" } sink { cell: "LUT__3615" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3614" port: "O" } sink { cell: "LUT__3643" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3614" port: "O" } sink { cell: "LUT__3644" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__3614" port: "O" } sink { cell: "LUT__3645" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__3616" port: "O" } sink { cell: "LUT__3617" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3619" port: "O" } sink { cell: "LUT__3621" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3619" port: "O" } sink { cell: "LUT__3625" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__3620" port: "O" } sink { cell: "LUT__3621" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3620" port: "O" } sink { cell: "LUT__3625" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3621" port: "O" } sink { cell: "LUT__3622" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3625" port: "O" } sink { cell: "LUT__3626" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3629" port: "O" } sink { cell: "LUT__3630" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__3639" port: "O" } sink { cell: "LUT__3640" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3640" port: "O" } sink { cell: "LUT__3641" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3646" port: "O" } sink { cell: "LUT__3647" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__3646" port: "O" } sink { cell: "LUT__3648" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__3646" port: "O" } sink { cell: "LUT__3649" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3646" port: "O" } sink { cell: "LUT__3650" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__3655" port: "O" } sink { cell: "AUX_ADD_CI__i140/cpu1/u0/alu/add_17/i2" port: "I[0]" } delay_max: 370 delay_min: 0  }
