











<center> <font color=black size=7>Lab5</font></center>



<center> <font color=black size=9>Pipelined CPU</font></center>

<center> <font color=black size=6>2021-6-7</font></center>

<div STYLE="page-break-after: always;"></div>

<font color=6d8ab5 size = 6>Contents:</font>

<font size = 4>

[toc]

</font>



<div STYLE="page-break-after: always;"></div>



### 1 实验目的

+ 实现基础的RV32I Pipelined CPU， 对于各类Hazard， 只需要进行Stall解决即可
+ 理解RISC-V中RV32I子集指令，了解各种类型指令，以及其路径安排

  

### 2 实验内容

#### 2.1 基本Pipelined CPU

##### 2.1.1 指令：

+ lw, sw
+ beq, bne, blt, bge, bltu, bgeu
+ addi, slti, sltiu, xori, ori, andi, slli, srli, srai
+ add, sub, sll, slt, sltu, xor, srl, sra, or, and

##### 2.1.2 部件

+ 可大量复用lab4中的部件，如ALU，Comperator，IMem， DMem，Ctrl等

+ 需要设计的是四个寄存器，包括IfID，IdEx，ExMem，MemWb

##### 2.1.3 数据通路

<img src="C:\Users\蒋景伟\AppData\Roaming\Typora\typora-user-images\image-20210608080039918.png" alt="image-20210608080039918" style="zoom:67%;" />

#### 2.2 指令扩展

+ 在第一部分的基础上增加以下四条指令：
  + lui, auipc, jal, jalr
+ 增加一条指令：
  + 首先明白指令的行为；
  + 判断DataPath能否复用目前的设计，不行则需要增加部件；
  + 判断Control Unit是否需要增加更多的控制信号；



### 3 实验原理

#### 3.1 指令参考

+ 在RISC-V获取官方ISA，了解具体指令的行为，再进行实现；

#### 3.2 顶层通路

<img src="C:\Users\蒋景伟\AppData\Roaming\Typora\typora-user-images\image-20210525101830012.png" alt="image-20210525101830012" style="zoom:67%;" />

+ 外部提供时钟周期，内部实现指令后将需要显示的信号传递给VGA显示模块

#### 3.3 Hazard处理

+ 需要处理的冒险包括数据冒险与结构冒险

##### 3.3.1 数据冒险

+ IfId阶段指令需要用到的源寄存器是前阶段指令的写入寄存器
+ 根据不同类型指令用到的寄存器，在IfId阶段对比两寄存器，若冲突，则保持pc与IfId阶段的pc不变，在后续传出nop指令

##### 3.3.2 结构冒险

+ 这里采用了预测，预测分支不发生，当分支发生时，将三个寄存器的写指令置0，就相当于将其disable



### 4 主要仪器设备

+ 安装Vivado的电脑，型号为xc7k160tffg676-2L的Sword开发板；



### 5 实验步骤与调试

#### 5.0 基础准备

+ 创建Vivado工程，配置工程路径，选择PTL project，选择开发版型号xc7k160tffg676-2L
+ 导入实验材料中的模块
+ 导入之前lab4完成的ALU，Comparator，RegFile，Ctrl， IMem，DMem，ImmGen等模块

#### 5.1 基本Pipelined CPU

##### 5.1.1 设计IfId寄存器

+ 该寄存器的主要作用是接收pc与Imem读出的inst，再进行简单的逻辑判断：
  + 数据冒险时，inst不变
  + 结构冒险时，inst变为nop
+ 实现代码如下：

```verilog
`include "Defines.vh"
module IfId(
    input clk,
    input [31:0]pc,
    input [31:0]inst,
    input data_con,
    input IfId_valid,
    output reg[31:0]IfId_pc,
    output reg[31:0]IfId_inst
    );
    
    initial begin
        IfId_pc <= 0;
        IfId_inst <= 0;
    end
    always@(posedge clk) begin
        if(!data_con)begin
           if( !IfId_valid ) IfId_inst <= `NOP_INST;
           else begin
                IfId_pc <= pc;
                IfId_inst <= inst;
            end
        end
    end
endmodule
```

+ ID阶段需要完成寄存器的读取，立即数生成以及指令译码，在core模块完成，代码一同放在附录



##### 5.1.2 设计IdEx寄存器

+ 该寄存器接收来自IfId的pc与inst，以及在ID阶段产生的译码控制指令、立即数、寄存器地址与值
+ 需要将上述寄存器再传出
+ 逻辑判断：
  + 结构冒险，将所有写信号置为0

+ 代码如下：

```verilog
module IdEx(
    input clk,
    input branch,
    //input data_con,
    input [31:0]pc,
    input [31:0]inst,
    input [4:0]rs1,
    input [4:0]rs2,
    input [31:0]rs1_val,
    input [31:0]rs2_val,
    input [31:0]imm,
    output reg[31:0]IdEx_pc,
    output reg[31:0]IdEx_inst,
    output reg[4:0]IdEx_rs1,
    output reg[4:0]IdEx_rs2,
    output reg[31:0]IdEx_rs1_val,
    output reg[31:0]IdEx_rs2_val,
    output reg[4:0] IdEx_rd,
    output reg[31:0]IdEx_imm,
    
    input reg_wen,
    input is_imm,
    input mem_wen,
    input mem_ren,
    input is_branch,
    input [1:0]ALU_Op,
    input memtoreg,
    input pctoreg,
    input immtoreg,
    input immpctoreg,
    input jump,
    input pcsrc,
    
    output reg IdEx_reg_wen,
    output reg IdEx_is_imm,
    output reg IdEx_mem_wen,
    output reg IdEx_mem_ren,
    output reg IdEx_is_branch,
    output reg [1:0]IdEx_ALU_Op,
    output reg IdEx_memtoreg,
    output reg IdEx_pctoreg,
    output reg IdEx_immtoreg,
    output reg IdEx_immpctoreg,
    output reg IdEx_jump,
    output reg IdEx_pcsrc
    );
    
    always@( posedge clk )begin
        
        if( branch )begin
            IdEx_reg_wen <= 1'b0;
            IdEx_mem_wen <= 1'b0;
            IdEx_mem_ren <= 1'b0;
            IdEx_is_branch <= 1'b0;
        end
        else begin
            IdEx_pc <= pc;
            IdEx_inst <= inst;
            IdEx_rs1 <= rs1;
            IdEx_rs2 <= rs2;
            IdEx_rs1_val <= rs1_val;
            IdEx_rs2_val <= rs2_val;
            IdEx_rd <= inst[11:7];
            IdEx_imm <= imm;
            
            IdEx_reg_wen <= reg_wen;
            IdEx_is_imm <= is_imm;
            IdEx_mem_wen <= mem_wen;
            IdEx_mem_ren <= mem_ren;
            IdEx_is_branch <= is_branch;
            IdEx_ALU_Op <= ALU_Op;
            IdEx_memtoreg <= memtoreg;
            IdEx_pctoreg <= pctoreg;
            IdEx_immtoreg <= immtoreg;
            IdEx_immpctoreg <= immpctoreg;
            IdEx_jump <= jump;
            IdEx_pcsrc <= pcsrc;
         end
    end
endmodule
```

+ Ex模块，进行ALU译码，执行ALU



##### 5.1.3 设计ExMem寄存器

+ 接收来自IdEx的信号与Ex阶段结果，再传出
+ 逻辑判断
  + 结构冒险：将所有写指令置为0

+ 代码如下：

```verilog
module ExMem(
    input clk,branch,
    input [31:0]Pc,
    input [31:0]imm,
    input [31:0]inst,
    input Cmp_res,
    input [31:0]Alu_res,
    input [31:0]IdEx_rs2_val,
    input [4:0]Reg_addr,
    
    output reg[31:0]ExMem_pc,
    output reg[31:0]ExMem_imm,
    output reg[31:0]ExMem_inst,
    output reg ExMem_Cmp_res,
    output reg[31:0]ExMem_Alu_res,
    output reg[31:0]ExMem_rs2_val,
    output reg[4:0]ExMem_reg_addr,
    
    input IdEx_reg_wen,
    input IdEx_mem_wen,
    input IdEx_mem_ren,
    input IdEx_is_branch,
    input IdEx_pctoreg,
    input IdEx_immtoreg,
    input IdEx_immpctoreg,
    input IdEx_memtoreg,
    input IdEx_jump,
    input IdEx_pcsrc,
    
    output reg ExMem_reg_wen,
    output reg ExMem_mem_wen,
    output reg ExMem_mem_ren,
    output reg ExMem_is_branch,
    output reg ExMem_pctoreg,
    output reg ExMem_immtoreg,
    output reg ExMem_immpctoreg,
    output reg ExMem_memtoreg,
    output reg ExMem_jump,
    output reg ExMem_pcsrc
    );
    always@( posedge clk )begin
        if(branch)begin
            ExMem_mem_wen <= 1'b0;
            ExMem_is_branch <= 1'b0;
            ExMem_reg_wen <= 1'b0;        
        end
        else begin
            ExMem_pc <= Pc;
            ExMem_inst <= inst;
            ExMem_imm <= imm;
            ExMem_Cmp_res <= Cmp_res;
            ExMem_Alu_res <= Alu_res;
            ExMem_rs2_val <= IdEx_rs2_val;
            ExMem_reg_addr <= Reg_addr;
            ExMem_reg_wen <= IdEx_reg_wen;
            ExMem_mem_wen <= IdEx_mem_wen;
            ExMem_mem_ren <= IdEx_mem_ren;
            ExMem_is_branch <= IdEx_is_branch;  
            ExMem_pctoreg <= IdEx_pctoreg; 
            ExMem_immtoreg <= IdEx_immtoreg;
            ExMem_immpctoreg <= IdEx_immpctoreg;
            ExMem_memtoreg <= IdEx_memtoreg;
            ExMem_jump <= IdEx_jump;
            ExMem_pcsrc <= IdEx_pcsrc;
        end 
    end
endmodule

```

+ Mem部分完成pc跳转判断与Dmem部件的写入与读出



##### 5.1.4 设计MemWb寄存器

+ 接收来自ExMem的数据，以及Mem模块读出的数据，再传出
+ 代码如下

```verilog
module MemWb(
    input clk,
    input [31:0]ExMem_pc,
    input [31:0]ExMem_inst,
    input ExMem_reg_wen,
    input ExMem_memtoreg,
    input ExMem_pctoreg,
    input ExMem_immtoreg,
    input ExMem_immpctoreg,
    input [31:0]ExMem_imm,
    input [31:0]Dmem_data,
    input [31:0]ExMem_Alu_res,
    input [4:0]ExMem_reg_addr,
    
    output reg [31:0]MemWb_pc,
    output reg [31:0]MemWb_inst,
    output reg MemWb_reg_wen,
    output reg MemWb_memtoreg,
    output reg MemWb_pctoreg,
    output reg[31:0]MemWb_imm,
    output reg[31:0]MemWb_dmem,
    output reg[31:0]MemWb_Alu_res,
    output reg[4:0]MemWb_reg_addr,
    output reg MemWb_immtoreg,
    output reg MemWb_immpctoreg
    );
    always@( posedge clk )begin
        MemWb_pc <= ExMem_pc;
        MemWb_inst <= ExMem_inst;
        MemWb_reg_wen <= ExMem_reg_wen;
        MemWb_memtoreg <= ExMem_memtoreg;
        //MemWb_dmem_data <= Dmem_data;
        MemWb_Alu_res <= ExMem_Alu_res;
        MemWb_reg_addr <= ExMem_reg_addr;
        MemWb_pctoreg <= ExMem_pctoreg;
        MemWb_immtoreg <= ExMem_immtoreg;
        MemWb_immpctoreg <= ExMem_immpctoreg;
        MemWb_imm <= ExMem_imm;
        MemWb_dmem <=  Dmem_data;
    end
endmodule
```



##### 5.1.5 综合烧写，上板验证



#### 5.2 扩展指令

##### 5.2.1 新增信号

+ 相较于前面所述的基础SCPU，需要新增加对pc的操作，所以本部分的重点在于增加一定的控制信号
  + 信号一：nextpc是否选择直接加上offset的PC值
  + 信号二：RegFile的输入是否选择pc

##### 5.2.2 新增部件

+ 设计信号选择，故只需增加一些Mux即可

```verilog
//NextPc 部分
if( PcSrc )
	NextPc <= Alu_res;
//RegFile部分
wire [31:0]reg_i_data2;
Mux mux_writedata_reg2(
    .data0(reg_i_data1),
    .data1(pc+4),
    .ctrl(pctoreg),
    .res(reg_i_data2)
);
wire [31:0]reg_i_data3;
Mux mux_writedata_reg3(
    .data0(reg_i_data2),
    .data1(imm),
    .ctrl(immtoreg),
    .res(reg_i_data3)
); 
wire [31:0] reg_i_data4;
Mux mux_writedata_reg4(
    .data0(reg_i_data3),
    .data1(imm + pc),
    .ctrl(immpctoreg),
    .res(reg_i_data4)
); 
```



##### 5.2.3 立即数模块

+ 新的指令有新的格式，故需要增加不同状态下的立即数生产
+ 代码如下

```verilog
 `OPCODE_JALR:   imm <= { {20{Inst[31]}}, Inst[31:20] };
 `OPCODE_JAL:     imm <= { {12{Inst[31]}}, Inst[19:12], Inst[20], Inst[30:21], 1'b0 };
 `OPCODE_LUI:     imm <= { Inst[31:12], 12'b0 };
 `OPCODE_AUIPC :  imm <= { Inst[31:12], 12'b0 };
```



##### 5.2.4 综合烧写，上板验证

##### 



### 6 实验结果与分析

+ 上板验证由于现象丰富，故将过程拍摄为高清无码视频一同上传
  + 精选
  + <img src="D:\QQ收到的文件\MobileFile\-51f72d077f3ee75.jpg" alt="-51f72d077f3ee75" style="zoom:67%;" />

+ 根据汇编指令与机器码，在每一个时钟周期均达到了预期效果，遇到数据冲突与结构冲突时，完成了Stall与预测

  

### 7 讨论与心得

+ 大事化小小事化了，首先需要深入理解DataPath图，将指令进入CPU后的过程走一遍，理解后将任务拆分，实现一个个小的模块后再连接。这应该就是寻常的设计过程
+ 设计过程中一定要注意导线的连接，导线的接口数量需要相同
+ 在验证时考虑汇编代码时要考虑到后期是否会改变寄存器的值，不然会怀疑自己的代码，总而言之，测试代码还是非常巧妙的
+ 比较想知道哪位要倒立洗头，以及看xjj那位



### 8 附录

+ core部分的Datapath设计如下所示：

```verilog
`include "Defines.vh"
module Core1(
    `VGA_DBG_Core_Outputs
     input clk, rst
    );
    //`VGA_DBG_Core_Declaration
    
    reg data_con_reg;  
    wire [31:0]pc,nextpc;
    Pc PC(
           .clk(clk),
           .rst(rst),
           .NextPc(nextpc),
           .PC(pc));
    
    wire [31:0]inst;
    IMem imem( 
               .Addr(pc),
               .Inst(inst));
    
    wire [31:0]imem_r_data;
    assign imem_r_data = inst;
     
    wire [31:0]IfId_pc;
    wire [31:0]IfId_inst;
    wire IfId_valid;
    wire do_branch;
    
    IfId IFID( 
           .clk(clk),
           .pc(pc),
           .inst(inst),
           .data_con(data_con_reg),
           .IfId_valid(IfId_valid),
           .IfId_pc(IfId_pc),
           .IfId_inst(IfId_inst)
           );
           
    wire [31:0]ID_inst;
    assign ID_inst = (data_con_reg) ? `NOP_INST : IfId_inst;
    
    wire is_branch;
    wire mem_ren;
    wire mem_wen;
    wire memtoreg;
    wire [1:0]aluop;
    wire is_imm;
    wire reg_wen;
    wire pctoreg;
    wire jump;
    wire pcsrc;
    wire immtoreg;
    wire immpctoreg;
    Ctrl ctrl(
          .Inst(ID_inst),
          .Branch(is_branch),
          .MemRead(mem_ren),
          .MemtoReg(memtoreg),
          .ALUOp(aluop),
          .MemWrite(mem_wen),
          .ALUSrc(is_imm),
          .RegWrite(reg_wen),
          .PcToReg(pctoreg),
          .jump(jump),
          .PcSrc(pcsrc),
          .ImmtoReg(immtoreg),
          .ImmPctoReg(immpctoreg));
    
    wire [31:0]imm;
    
    ImmGen immgen(
           .Inst(ID_inst),
           .imm(imm));
    
    wire [4:0]rs1;
    wire [4:0]rs2;
    wire [4:0]rd;
    wire [31:0]reg_i_data;
    wire [31:0]rs1_val;
    wire [31:0]rs2_val;
    assign rs1 = ID_inst[19:15];
    assign rs2 = ID_inst[24:20];
    //assign rd = IfId_inst[11:7];
   
                                
    wire IdEx_valid;
    wire [4:0]IdEx_rs1;
    wire [4:0]IdEx_rs2;
    wire [31:0]IdEx_pc;
    wire [31:0]IdEx_inst;
    wire [31:0]IdEx_imm;
    wire [31:0]IdEx_rs1_val;
    wire [31:0]IdEx_rs2_val;
    wire [4:0] IdEx_rd;
    //assign IdEx_rd = IfId_inst[11:7];
    wire IdEx_reg_wen, IdEx_is_imm, IdEx_mem_wen, IdEx_mem_ren,
          IdEx_is_branch, IdEx_memtoreg, IdEx_pctoreg, 
          IdEx_immtoreg, IdEx_immpctoreg, IdEx_jump,IdEx_pcsrc;
    wire IdEx_is_jal, IdEx_is_jalr, IdEx_is_auipc, IdEx_is_lui;
    assign IdEx_is_jal = 0;
    assign IdEx_is_jalr = 0;
    assign IdEx_is_auipc = IdEx_immpctoreg;
    assign IdEx_is_lui = IdEx_immtoreg;
    wire [1:0]IdEx_ALU_Op;
    
    IdEx IDEX(
            .clk(clk),
            .branch(do_branch),
            .pc(IfId_pc),
            .inst(ID_inst),
            .rs1(rs1),
            .rs2(rs2),
            .rs1_val(rs1_val),
            .rs2_val(rs2_val),
            .imm(imm),
            
            .IdEx_pc(IdEx_pc),
            .IdEx_inst(IdEx_inst),
            .IdEx_rs1(IdEx_rs1),
            .IdEx_rs2(IdEx_rs2),
            .IdEx_rs1_val(IdEx_rs1_val),
            .IdEx_rs2_val(IdEx_rs2_val),
            .IdEx_rd(IdEx_rd),
            .IdEx_imm(IdEx_imm),
            
            .reg_wen(reg_wen),
            .is_imm(is_imm),
            .mem_wen(mem_wen),
            .mem_ren(mem_ren),
            .is_branch(is_branch),
            .ALU_Op(aluop),
            .memtoreg(memtoreg),
            .pctoreg(pctoreg),
            .immtoreg(immtoreg),
            .immpctoreg(immpctoreg),
            .jump(jump),
            .pcsrc(pcsrc),
            
            .IdEx_reg_wen(IdEx_reg_wen),
            .IdEx_is_imm(IdEx_is_imm), 
            .IdEx_mem_wen(IdEx_mem_wen), 
            .IdEx_mem_ren(IdEx_mem_ren),
            .IdEx_is_branch(IdEx_is_branch), 
            .IdEx_memtoreg(IdEx_memtoreg),
            .IdEx_ALU_Op(IdEx_ALU_Op),
            .IdEx_pctoreg(IdEx_pctoreg),
            .IdEx_immtoreg(IdEx_immtoreg),
            .IdEx_immpctoreg(IdEx_immpctoreg),
            .IdEx_jump(IdEx_jump),
            .IdEx_pcsrc(IdEx_pcsrc));
    
    wire [31:0]Alusrc2;       
    Mux mux_alusrc(
        .data0(IdEx_rs2_val),
        .data1(IdEx_imm),
        .ctrl(IdEx_is_imm),
        .res(Alusrc2));
        

    wire [3:0] IdEx_alu_ctrl;
    wire [2:0] IdEx_cmp_ctrl;
    ALU_ctrl aluctrl(
        .ALUOp(IdEx_ALU_Op),
        .funct3(IdEx_inst[14:12]),
        .ch(IdEx_inst[30]),
        .Alu_ctrl(IdEx_alu_ctrl),
        .Cmp_ctrl(IdEx_cmp_ctrl)
    );
    
    wire [31:0]alu_res;     
    Alu alu(
        .a_val(IdEx_rs1_val),
        .b_val(Alusrc2),
        .ctrl(IdEx_alu_ctrl),
        .result(alu_res));     
    
    wire cmp_res;
     Comparator comparator(
        .a_val(IdEx_rs1_val),
        .b_val(Alusrc2),
        .ctrl(IdEx_cmp_ctrl),
        .result(cmp_res)
    );
    
    wire [31:0]ExMa_pc, ExMa_imm;
    wire [31:0]ExMa_inst;
    wire ExMa_Cmp_res;
    wire [31:0]ExMa_alu_res;
    wire [4:0]ExMa_rd;
    wire [31:0]ExMa_mem_w_data;
    
    wire ExMa_reg_wen, ExMa_mem_wen, ExMa_mem_ren, ExMa_is_branch,ExMa_memtoreg,
     ExMa_pctoreg, ExMa_immtoreg, ExMa_immpctoreg, ExMa_valid, ExMa_jump,ExMa_pcsrc;
    wire ExMa_is_jal, ExMa_is_jalr;
    assign ExMa_is_jal = 0;
    assign ExMa_is_jalr = 0;
    ExMem EXMA(
        .clk(clk),
        .branch(do_branch),
        .Pc(IdEx_pc),
        .inst(IdEx_inst),
        .imm(IdEx_imm),
        .Cmp_res(cmp_res),
        .Alu_res(alu_res),
        .IdEx_rs2_val(IdEx_rs2_val),
        .Reg_addr(IdEx_rd),
        .ExMem_pc(ExMa_pc),
        .ExMem_inst(ExMa_inst),
        .ExMem_imm(ExMa_imm),
        .ExMem_Cmp_res(ExMa_Cmp_res),
        .ExMem_Alu_res(ExMa_alu_res),
        .ExMem_rs2_val(ExMa_mem_w_data),
        .ExMem_reg_addr(ExMa_rd),
        .IdEx_reg_wen(IdEx_reg_wen),
        .IdEx_mem_wen(IdEx_mem_wen),
        .IdEx_mem_ren(IdEx_mem_ren),
        .IdEx_is_branch(IdEx_is_branch),
        .IdEx_pctoreg(IdEx_pctoreg),
        .IdEx_immtoreg(IdEx_immtoreg),
        .IdEx_immpctoreg(IdEx_immpctoreg),
        .IdEx_memtoreg(IdEx_memtoreg),
        .IdEx_jump(IdEx_jump),
        .IdEx_pcsrc(IdEx_pcsrc),
        
        .ExMem_reg_wen(ExMa_reg_wen),
        .ExMem_mem_wen(ExMa_mem_wen),
        .ExMem_mem_ren(ExMa_mem_ren),
        .ExMem_is_branch(ExMa_is_branch),
        .ExMem_pctoreg(ExMa_pctoreg),
        .ExMem_immtoreg(ExMa_immtoreg),
        .ExMem_immpctoreg(ExMa_immpctoreg),
        .ExMem_memtoreg(ExMa_memtoreg),
        .ExMem_jump(ExMa_jump),
        .ExMem_pcsrc(ExMem_pcsrc));
        
    
    assign do_branch = ExMa_is_branch & ExMa_Cmp_res;
    
    wire [31:0]Dmem_read_data;
   // wire [31:0]ExMa_mem_w_data;
    DMem dmem(
        .MemWrite(ExMa_mem_wen),
        .MemRead(ExMa_mem_ren),
        .clk(clk),
        .Addr(ExMa_alu_res),
        .WriteData(ExMa_mem_w_data),
        .ReadData(Dmem_read_data)
        );
    
    wire[31:0]MaWb_pc;
    wire[31:0]MaWb_inst;
    wire MaWb_valid;
    assign MaWb_valid = 1;
    wire[4:0] MaWb_rd;
    wire MaWb_reg_wen, MaWb_memtoreg, MaWb_pctoreg, MaWb_immtoreg, MaWb_immpctoreg;
    wire [31:0]MaWb_dmem_r_data,MaWb_imm;
    wire [31:0]MaWb_alu_res;
    MemWb MAWB(
        .clk(clk),
        .ExMem_pc(ExMa_pc),
        .ExMem_inst(ExMa_inst),
        .ExMem_reg_wen(ExMa_reg_wen),
        .ExMem_memtoreg(ExMa_memtoreg),
        .ExMem_pctoreg(ExMa_pctoreg),
        .ExMem_immtoreg(ExMa_immtoreg),
        .ExMem_immpctoreg(ExMa_immpctoreg),
        .ExMem_imm(ExMa_imm),
        .Dmem_data(Dmem_read_data),
        .ExMem_Alu_res(ExMa_alu_res),
        .ExMem_reg_addr(ExMa_rd),
        
        .MemWb_pc(MaWb_pc),
        .MemWb_inst(MaWb_inst),
        .MemWb_reg_wen(MaWb_reg_wen),
        .MemWb_memtoreg(MaWb_memtoreg),
        .MemWb_pctoreg(MaWb_pctoreg),
        .MemWb_immtoreg(MaWb_immtoreg),
        .MemWb_immpctoreg(MaWb_immpctoreg),
        .MemWb_imm(MaWb_imm),
        .MemWb_dmem(MaWb_dmem_r_data),
        .MemWb_Alu_res(MaWb_alu_res),
        .MemWb_reg_addr(MaWb_rd));
     /////////////////////   
    wire [31:0]reg_i_data1;
    Mux mux_to_reg1(
        .data0(MaWb_alu_res),
        .data1(MaWb_dmem_r_data),
        .ctrl(MaWb_memtoreg),
        .res(reg_i_data1));
        
    wire [31:0]reg_i_data2;
    Mux MUX_to_reg2(
        .data0(reg_i_data1),
        .data1(ExMa_pc),
        .ctrl(MaWb_pctoreg),
        .res(reg_i_data2));
        
    wire [31:0]reg_i_data3;
    Mux MUX_to_reg3(
        .data0(reg_i_data2),
        .data1(MaWb_imm),
        .ctrl(MaWb_immtoreg),
        .res(reg_i_data3));
    
    wire [31:0]reg_i_data4;
    wire [31:0]regpc_imm;
    assign regpc_imm = MaWb_imm + MaWb_pc;
    Mux MUX_to_reg4(
        .data0(reg_i_data3),
        .data1(regpc_imm),
        .ctrl(MaWb_immpctoreg),
        .res(reg_i_data));
    //assign MaWb_reg_wdata = Dmem_read_data;
    //assign reg_i_data = (MaWb_memtoreg)?MaWb_reg_w_data:MaWb_imm;
     RegFile regfile(
        `VGA_DBG_RegFile_Arguments
        .clk(~clk),
        .rst(rst),
        .wen(MaWb_reg_wen),
        .rs1(rs1),
        .rs2(rs2),
        .rd(rd),
        .i_data(reg_i_data),
        .rs1_val(rs1_val),
        .rs2_val(rs2_val)
    ); 
        
    assign rd = MaWb_rd;
    
//    Mux MUX_pc(
//        .data0(pc+4),
//        .data1(ExMa_pc),
//        .ctrl(pcsrc),
//        .res(nextpc));
    //reg data_con_reg;  
    reg IdEx_con_reg, ExMa_con_reg, MaWb_con_reg;
   
    always@(*)begin
         case( IfId_inst[6:2] )
            `OPCODE_R: begin   //R-type
                IdEx_con_reg <= (IdEx_reg_wen ) & ((IfId_inst[19:15] == IdEx_rd) &&( IdEx_rd != 0)) || ((IfId_inst[24:20] == IdEx_rd) && (IdEx_rd != 0));
                ExMa_con_reg <= (ExMa_reg_wen ) & ((IfId_inst[19:15] == ExMa_rd) &&( ExMa_rd != 0)) || ((IfId_inst[24:20] == ExMa_rd) && (ExMa_rd != 0));
                MaWb_con_reg <= (MaWb_reg_wen ) & ((IfId_inst[19:15] == MaWb_rd) &&( MaWb_rd != 0)) || ((IfId_inst[24:20] == MaWb_rd) && (MaWb_rd != 0));
                data_con_reg <=  (IdEx_con_reg | ExMa_con_reg | MaWb_con_reg);
                end

            `OPCODE_LOAD: begin //load
                IdEx_con_reg <= (IdEx_reg_wen ) & ((IfId_inst[19:15] == IdEx_rd) &&( IdEx_rd != 0)); 
                ExMa_con_reg <= (ExMa_reg_wen ) & ((IfId_inst[19:15] == ExMa_rd) &&( ExMa_rd != 0)); 
                MaWb_con_reg <= (MaWb_reg_wen) & ((IfId_inst[19:15] == MaWb_rd) &&( MaWb_rd != 0));
                data_con_reg <=  (IdEx_con_reg | ExMa_con_reg | MaWb_con_reg);
                end
             
             `OPCODE_OP_IMM: begin
                IdEx_con_reg <= (IdEx_reg_wen ) & ((IfId_inst[19:15] == IdEx_rd) &&( IdEx_rd != 0)); 
                ExMa_con_reg <= (ExMa_reg_wen ) & ((IfId_inst[19:15] == ExMa_rd) &&( ExMa_rd != 0)); 
                MaWb_con_reg <= (MaWb_reg_wen) & ((IfId_inst[19:15] == MaWb_rd) &&( MaWb_rd != 0));
                data_con_reg <=  (IdEx_con_reg | ExMa_con_reg | MaWb_con_reg);
                end
                
             `OPCODE_STORE: begin
                IdEx_con_reg <= (IdEx_reg_wen ) & ((IfId_inst[19:15] == IdEx_rd) &&( IdEx_rd != 0)) || ((IfId_inst[24:20] == IdEx_rd) && (IdEx_rd != 0));
                ExMa_con_reg <= (ExMa_reg_wen ) & ((IfId_inst[19:15] == ExMa_rd) &&( ExMa_rd != 0)) || ((IfId_inst[24:20] == ExMa_rd) && (ExMa_rd != 0));
                MaWb_con_reg <= (MaWb_reg_wen ) & ((IfId_inst[19:15] == MaWb_rd) &&( MaWb_rd != 0)) || ((IfId_inst[24:20] == MaWb_rd) && (MaWb_rd != 0));
                data_con_reg <=  (IdEx_con_reg | ExMa_con_reg | MaWb_con_reg);
                end
                
             `OPCODE_BRANCH: begin
                IdEx_con_reg <= (IdEx_reg_wen ) & ((IfId_inst[19:15] == IdEx_rd) &&( IdEx_rd != 0)) || ((IfId_inst[24:20] == IdEx_rd) && (IdEx_rd != 0));
                ExMa_con_reg <= (ExMa_reg_wen ) & ((IfId_inst[19:15] == ExMa_rd) &&( ExMa_rd != 0)) || ((IfId_inst[24:20] == ExMa_rd) && (ExMa_rd != 0));
                MaWb_con_reg <= (MaWb_reg_wen ) & ((IfId_inst[19:15] == MaWb_rd) &&( MaWb_rd != 0)) || ((IfId_inst[24:20] == MaWb_rd) && (MaWb_rd != 0));
                data_con_reg <=  (IdEx_con_reg | ExMa_con_reg | MaWb_con_reg);
                end
        endcase
    end
    //if( IfId_nop ) pc = pc - 4;                
    assign IfId_valid = ~(ExMa_jump|do_branch);
    assign IdEx_valid = ~(ExMa_jump|do_branch);//~do_branch;
    assign ExMa_valid = ~(ExMa_jump|do_branch);//~do_branch;
    NextPc Nextpc(
        .Pc(pc),
        .ExMa_pc(ExMa_pc),
        .ExMa_imm( ExMa_imm),
        .pc_nop(data_con_reg),
        .pcsrc(ExMa_pcsrc),
        .alures(ExMa_alu_res),
        .do_branch(do_branch|ExMa_jump),
        .NextPc(nextpc));
     wire [31:0]MaWb_reg_w_data;
     assign MaWb_reg_w_data = reg_i_data;
     `VGA_DBG_Core_Assignments
endmodule
```

