V 000050 55 60785         1395265307408 STRUCTURE
(_unit VHDL (funit_top 0 41 (structure 0 52 ))
	(_version vb4)
	(_time 1395265307409 2014.03.19 17:41:47)
	(_source (\./../synthesis/funit_top.vhd\(\C:/Aldec/Active-HDL Student Edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS))(unisim(VPKG)))
	(_code 82d1d78d85d583948b808783c4d9d784d4858284848587)
	(_entity
		(_time 1395265307344)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS))(unisim(VPKG)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 3312 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 31730 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153677 1 13053 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13056 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13057 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13058 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 13059 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF5
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13946 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13947 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13948 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 13949 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.XORCY
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 31916 (_entity (_out ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_ULOGIC 1 31917 (_entity (_in ))))
				(_port (_internal LI ~extieee.std_logic_1164.STD_ULOGIC 1 31918 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.MUXCY
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13909 (_entity (_out ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_ULOGIC 1 13910 (_entity (_in ))))
				(_port (_internal DI ~extieee.std_logic_1164.STD_ULOGIC 1 13911 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 13912 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDC
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2290 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2293 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2294 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2295 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2296 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LD_1
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 12956 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 12959 (_entity (_out ((i 2))))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 12960 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 12961 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153680 1 13099 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13102 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13103 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13104 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 13105 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 13106 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153674 1 13010 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13013 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13014 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13015 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.IBUF
			(_object
				(_generic (_internal CAPACITANCE ~extunisim.VCOMPONENTS.~STRING~153424 1 8255 (_entity -1 (_string \"DONT_CARE"\))))
				(_generic (_internal IBUF_DELAY_VALUE ~extunisim.VCOMPONENTS.~STRING~153425 1 8256 (_entity -1 (_string \"0"\))))
				(_generic (_internal IBUF_LOW_PWR ~extSTD.STANDARD.BOOLEAN 1 8257 (_entity -1 ((i 1)))))
				(_generic (_internal IFD_DELAY_VALUE ~extunisim.VCOMPONENTS.~STRING~153426 1 8258 (_entity -1 (_string \"AUTO"\))))
				(_generic (_internal IOSTANDARD ~extunisim.VCOMPONENTS.~STRING~153427 1 8259 (_entity -1 (_string \"DEFAULT"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 8262 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 8263 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.OBUF
			(_object
				(_generic (_internal CAPACITANCE ~extunisim.VCOMPONENTS.~STRING~153902 1 14554 (_entity -1 (_string \"DONT_CARE"\))))
				(_generic (_internal DRIVE ~extSTD.STANDARD.INTEGER 1 14555 (_entity -1 ((i 12)))))
				(_generic (_internal IOSTANDARD ~extunisim.VCOMPONENTS.~STRING~153903 1 14556 (_entity -1 (_string \"DEFAULT"\))))
				(_generic (_internal SLEW ~extunisim.VCOMPONENTS.~STRING~153904 1 14557 (_entity -1 (_string \"SLOW"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 14560 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 14561 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153671 1 12970 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 12973 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 12974 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.BUFGP
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 694 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 695 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.INV
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 10258 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 10259 (_entity (_in ))))
			)
		)
	)
	(_instantiation XST_GND 0 114 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(N0))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation XST_VCC 0 118 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(N1))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation seg_Mmux_digit_3 0 122 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_3_102))
			((I0)(seg_clkdiv(18)))
			((I1)(f_y(8)))
			((I2)(f_y(12)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_4 0 132 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_4_106))
			((I0)(seg_clkdiv(18)))
			((I1)(f_y(0)))
			((I2)(f_y(4)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_2_f5 0 142 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(seg_digit(0)))
			((I0)(seg_Mmux_digit_4_106))
			((I1)(seg_Mmux_digit_3_102))
			((S)(seg_clkdiv(19)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation seg_Mmux_digit_31 0 149 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_31_103))
			((I0)(seg_clkdiv(18)))
			((I1)(f_y(9)))
			((I2)(f_y(13)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_41 0 159 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_41_107))
			((I0)(seg_clkdiv(18)))
			((I1)(f_y(1)))
			((I2)(f_y(5)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_2_f5_0 0 169 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(seg_digit(1)))
			((I0)(seg_Mmux_digit_41_107))
			((I1)(seg_Mmux_digit_31_103))
			((S)(seg_clkdiv(19)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation seg_Mmux_digit_32 0 176 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_32_104))
			((I0)(seg_clkdiv(18)))
			((I1)(f_y(10)))
			((I2)(f_y(14)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_42 0 186 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_42_108))
			((I0)(seg_clkdiv(18)))
			((I1)(f_y(2)))
			((I2)(f_y(6)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_2_f5_1 0 196 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(seg_digit(2)))
			((I0)(seg_Mmux_digit_42_108))
			((I1)(seg_Mmux_digit_32_104))
			((S)(seg_clkdiv(19)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation seg_Mmux_digit_33 0 203 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_33_105))
			((I0)(seg_clkdiv(18)))
			((I1)(f_y(11)))
			((I2)(f_y(15)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_43 0 213 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_43_109))
			((I0)(seg_clkdiv(18)))
			((I1)(f_y(3)))
			((I2)(f_y(7)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_2_f5_2 0 223 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(seg_digit(3)))
			((I0)(seg_Mmux_digit_43_109))
			((I1)(seg_Mmux_digit_33_105))
			((S)(seg_clkdiv(19)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_19_Q 0 230 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(19)))
			((CI)(seg_Mcount_clkdiv_cy(18)))
			((LI)(seg_Mcount_clkdiv_xor_19_rt_101))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_18_Q 0 236 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(18)))
			((CI)(seg_Mcount_clkdiv_cy(17)))
			((LI)(seg_Mcount_clkdiv_cy_18_rt_81))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_18_Q 0 242 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(18)))
			((CI)(seg_Mcount_clkdiv_cy(17)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_18_rt_81))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_17_Q 0 249 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(17)))
			((CI)(seg_Mcount_clkdiv_cy(16)))
			((LI)(seg_Mcount_clkdiv_cy_17_rt_79))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_17_Q 0 255 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(17)))
			((CI)(seg_Mcount_clkdiv_cy(16)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_17_rt_79))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_16_Q 0 262 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(16)))
			((CI)(seg_Mcount_clkdiv_cy(15)))
			((LI)(seg_Mcount_clkdiv_cy_16_rt_77))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_16_Q 0 268 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(16)))
			((CI)(seg_Mcount_clkdiv_cy(15)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_16_rt_77))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_15_Q 0 275 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(15)))
			((CI)(seg_Mcount_clkdiv_cy(14)))
			((LI)(seg_Mcount_clkdiv_cy_15_rt_75))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_15_Q 0 281 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(15)))
			((CI)(seg_Mcount_clkdiv_cy(14)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_15_rt_75))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_14_Q 0 288 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(14)))
			((CI)(seg_Mcount_clkdiv_cy(13)))
			((LI)(seg_Mcount_clkdiv_cy_14_rt_73))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_14_Q 0 294 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(14)))
			((CI)(seg_Mcount_clkdiv_cy(13)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_14_rt_73))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_13_Q 0 301 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(13)))
			((CI)(seg_Mcount_clkdiv_cy(12)))
			((LI)(seg_Mcount_clkdiv_cy_13_rt_71))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_13_Q 0 307 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(13)))
			((CI)(seg_Mcount_clkdiv_cy(12)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_13_rt_71))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_12_Q 0 314 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(12)))
			((CI)(seg_Mcount_clkdiv_cy(11)))
			((LI)(seg_Mcount_clkdiv_cy_12_rt_69))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_12_Q 0 320 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(12)))
			((CI)(seg_Mcount_clkdiv_cy(11)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_12_rt_69))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_11_Q 0 327 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(11)))
			((CI)(seg_Mcount_clkdiv_cy(10)))
			((LI)(seg_Mcount_clkdiv_cy_11_rt_67))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_11_Q 0 333 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(11)))
			((CI)(seg_Mcount_clkdiv_cy(10)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_11_rt_67))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_10_Q 0 340 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(10)))
			((CI)(seg_Mcount_clkdiv_cy(9)))
			((LI)(seg_Mcount_clkdiv_cy_10_rt_65))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_10_Q 0 346 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(10)))
			((CI)(seg_Mcount_clkdiv_cy(9)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_10_rt_65))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_9_Q 0 353 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(9)))
			((CI)(seg_Mcount_clkdiv_cy(8)))
			((LI)(seg_Mcount_clkdiv_cy_9_rt_99))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_9_Q 0 359 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(9)))
			((CI)(seg_Mcount_clkdiv_cy(8)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_9_rt_99))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_8_Q 0 366 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(8)))
			((CI)(seg_Mcount_clkdiv_cy(7)))
			((LI)(seg_Mcount_clkdiv_cy_8_rt_97))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_8_Q 0 372 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(8)))
			((CI)(seg_Mcount_clkdiv_cy(7)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_8_rt_97))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_7_Q 0 379 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(7)))
			((CI)(seg_Mcount_clkdiv_cy(6)))
			((LI)(seg_Mcount_clkdiv_cy_7_rt_95))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_7_Q 0 385 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(7)))
			((CI)(seg_Mcount_clkdiv_cy(6)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_7_rt_95))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_6_Q 0 392 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(6)))
			((CI)(seg_Mcount_clkdiv_cy(5)))
			((LI)(seg_Mcount_clkdiv_cy_6_rt_93))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_6_Q 0 398 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(6)))
			((CI)(seg_Mcount_clkdiv_cy(5)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_6_rt_93))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_5_Q 0 405 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(5)))
			((CI)(seg_Mcount_clkdiv_cy(4)))
			((LI)(seg_Mcount_clkdiv_cy_5_rt_91))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_5_Q 0 411 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(5)))
			((CI)(seg_Mcount_clkdiv_cy(4)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_5_rt_91))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_4_Q 0 418 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(4)))
			((CI)(seg_Mcount_clkdiv_cy(3)))
			((LI)(seg_Mcount_clkdiv_cy_4_rt_89))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_4_Q 0 424 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(4)))
			((CI)(seg_Mcount_clkdiv_cy(3)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_4_rt_89))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_3_Q 0 431 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(3)))
			((CI)(seg_Mcount_clkdiv_cy(2)))
			((LI)(seg_Mcount_clkdiv_cy_3_rt_87))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_3_Q 0 437 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(3)))
			((CI)(seg_Mcount_clkdiv_cy(2)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_3_rt_87))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_2_Q 0 444 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(2)))
			((CI)(seg_Mcount_clkdiv_cy(1)))
			((LI)(seg_Mcount_clkdiv_cy_2_rt_85))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_2_Q 0 450 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(2)))
			((CI)(seg_Mcount_clkdiv_cy(1)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_2_rt_85))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_1_Q 0 457 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(1)))
			((CI)(seg_Mcount_clkdiv_cy(0)))
			((LI)(seg_Mcount_clkdiv_cy_1_rt_83))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_1_Q 0 463 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(1)))
			((CI)(seg_Mcount_clkdiv_cy(0)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_1_rt_83))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_0_Q 0 470 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(0)))
			((CI)(N0))
			((LI)(seg_Mcount_clkdiv_lut(0)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_0_Q 0 476 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(0)))
			((CI)(N0))
			((DI)(N1))
			((S)(seg_Mcount_clkdiv_lut(0)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_clkdiv_19 0 483 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(19)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(19)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_18 0 490 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(18)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(18)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_17 0 497 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(17)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(17)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_16 0 504 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(16)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(16)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_15 0 511 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(15)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(15)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_14 0 518 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(14)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(14)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_13 0 525 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(13)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(13)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_12 0 532 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(12)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(12)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_11 0 539 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(11)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(11)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_10 0 546 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(10)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(10)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_9 0 553 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(9)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(9)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_8 0 560 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(8)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(8)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_7 0 567 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(7)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(7)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_6 0 574 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(6)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(6)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_5 0 581 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(5)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(5)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_4 0 588 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(4)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(4)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_3 0 595 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(3)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(3)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_2 0 602 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(2)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(2)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_1 0 609 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(1)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(1)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_0 0 616 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(0)))
			((C)(mclk_BUFGP_62))
			((CLR)(btn_3_IBUF_26))
			((D)(seg_Result(0)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation f_y_15 0 623 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(15)))
			((D)(f_y_mux0000(15)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_14 0 629 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(14)))
			((D)(f_y_mux0000(14)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_13 0 635 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(13)))
			((D)(f_y_mux0000(13)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_12 0 641 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(12)))
			((D)(f_y_mux0000(12)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_11 0 647 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(11)))
			((D)(f_y_mux0000(11)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_10 0 653 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(10)))
			((D)(f_y_mux0000(10)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_9 0 659 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(9)))
			((D)(f_y_mux0000(9)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_8 0 665 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(8)))
			((D)(f_y_mux0000(8)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_7 0 671 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(7)))
			((D)(f_y_mux0000(7)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_6 0 677 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(6)))
			((D)(f_y_mux0000(6)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_5 0 683 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(5)))
			((D)(f_y_mux0000(5)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_4 0 689 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(4)))
			((D)(f_y_mux0000(4)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_3 0 695 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(3)))
			((D)(f_y_mux0000(3)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_2 0 701 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(2)))
			((D)(f_y_mux0000(2)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_1 0 707 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(1)))
			((D)(f_y_mux0000(1)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_0 0 713 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(0)))
			((D)(f_y_mux0000(0)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_cmp_eq00001 0 719 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1000000000000000"\))
		)
		(_port
			((O)(f_y_cmp_eq0000))
			((I0)(sw_3_IBUF_166))
			((I1)(sw_0_IBUF_163))
			((I2)(sw_2_IBUF_165))
			((I3)(sw_1_IBUF_164))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1000000000000000"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0000201 0 730 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10100010"\))
		)
		(_port
			((O)(f_y_mux0000(5)))
			((I0)(sw_1_IBUF_164))
			((I1)(sw_3_IBUF_166))
			((I2)(sw_2_IBUF_165))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10100010"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0000231 0 740 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1000100110001011"\))
		)
		(_port
			((O)(f_y_mux0000(7)))
			((I0)(sw_2_IBUF_165))
			((I1)(sw_1_IBUF_164))
			((I2)(sw_3_IBUF_166))
			((I3)(sw_0_IBUF_163))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1000100110001011"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0000211 0 751 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1000100100000011"\))
		)
		(_port
			((O)(f_y_mux0000(6)))
			((I0)(sw_3_IBUF_166))
			((I1)(sw_1_IBUF_164))
			((I2)(sw_0_IBUF_163))
			((I3)(sw_2_IBUF_165))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1000100100000011"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0000111 0 762 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100110001001101"\))
		)
		(_port
			((O)(f_y_mux0000(15)))
			((I0)(sw_3_IBUF_166))
			((I1)(sw_1_IBUF_164))
			((I2)(sw_0_IBUF_163))
			((I3)(sw_2_IBUF_165))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100110001001101"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux000021 0 773 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010010010111100"\))
		)
		(_port
			((O)(f_y_mux0000(10)))
			((I0)(sw_1_IBUF_164))
			((I1)(sw_3_IBUF_166))
			((I2)(sw_2_IBUF_165))
			((I3)(sw_0_IBUF_163))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010010010111100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux000061 0 784 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1000000110000100"\))
		)
		(_port
			((O)(f_y_mux0000(13)))
			((I0)(sw_3_IBUF_166))
			((I1)(sw_2_IBUF_165))
			((I2)(sw_1_IBUF_164))
			((I3)(sw_0_IBUF_163))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1000000110000100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux000051 0 795 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1000100100010011"\))
		)
		(_port
			((O)(f_y_mux0000(12)))
			((I0)(sw_3_IBUF_166))
			((I1)(sw_1_IBUF_164))
			((I2)(sw_0_IBUF_163))
			((I3)(sw_2_IBUF_165))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1000100100010011"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux000031 0 806 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1001110001010101"\))
		)
		(_port
			((O)(f_y_mux0000(11)))
			((I0)(sw_3_IBUF_166))
			((I1)(sw_1_IBUF_164))
			((I2)(sw_0_IBUF_163))
			((I3)(sw_2_IBUF_165))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1001110001010101"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0000261 0 817 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1001010111000100"\))
		)
		(_port
			((O)(f_y_mux0000(9)))
			((I0)(sw_3_IBUF_166))
			((I1)(sw_1_IBUF_164))
			((I2)(sw_2_IBUF_165))
			((I3)(sw_0_IBUF_163))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1001010111000100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0000241 0 828 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100000101001010"\))
		)
		(_port
			((O)(f_y_mux0000(8)))
			((I0)(sw_0_IBUF_163))
			((I1)(sw_3_IBUF_166))
			((I2)(sw_1_IBUF_164))
			((I3)(sw_2_IBUF_165))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100000101001010"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0000191 0 839 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110000110110"\))
		)
		(_port
			((O)(f_y_mux0000(4)))
			((I0)(sw_0_IBUF_163))
			((I1)(sw_2_IBUF_165))
			((I2)(sw_3_IBUF_166))
			((I3)(sw_1_IBUF_164))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110000110110"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0000171 0 850 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1001001010100010"\))
		)
		(_port
			((O)(f_y_mux0000(3)))
			((I0)(sw_1_IBUF_164))
			((I1)(sw_3_IBUF_166))
			((I2)(sw_2_IBUF_165))
			((I3)(sw_0_IBUF_163))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1001001010100010"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux000081 0 861 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100110101100001"\))
		)
		(_port
			((O)(f_y_mux0000(14)))
			((I0)(sw_0_IBUF_163))
			((I1)(sw_1_IBUF_164))
			((I2)(sw_3_IBUF_166))
			((I3)(sw_2_IBUF_165))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100110101100001"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0000131 0 872 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100010100011001"\))
		)
		(_port
			((O)(f_y_mux0000(1)))
			((I0)(sw_0_IBUF_163))
			((I1)(sw_2_IBUF_165))
			((I2)(sw_3_IBUF_166))
			((I3)(sw_1_IBUF_164))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100010100011001"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux000011 0 883 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100011001100000"\))
		)
		(_port
			((O)(f_y_mux0000(0)))
			((I0)(sw_0_IBUF_163))
			((I1)(sw_1_IBUF_164))
			((I2)(sw_2_IBUF_165))
			((I3)(sw_3_IBUF_166))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100011001100000"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0000151 0 894 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1001010011000111"\))
		)
		(_port
			((O)(f_y_mux0000(2)))
			((I0)(sw_2_IBUF_165))
			((I1)(sw_3_IBUF_166))
			((I2)(sw_1_IBUF_164))
			((I3)(sw_0_IBUF_163))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1001010011000111"\))
			)
		)
	)
	(_instantiation seg_an_0_mux00011 0 905 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"1110"\))
		)
		(_port
			((O)(an_0_OBUF_21))
			((I0)(seg_clkdiv(18)))
			((I1)(seg_clkdiv(19)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"1110"\))
			)
		)
	)
	(_instantiation seg_an_3_mux0001_SW0 0 914 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11111110"\))
		)
		(_port
			((O)(N2))
			((I0)(f_y(12)))
			((I1)(f_y(15)))
			((I2)(f_y(14)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11111110"\))
			)
		)
	)
	(_instantiation seg_an_3_mux0001 0 924 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0101011111111111"\))
		)
		(_port
			((O)(an_3_OBUF_24))
			((I0)(seg_clkdiv(18)))
			((I1)(N2))
			((I2)(f_y(13)))
			((I3)(seg_clkdiv(19)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0101011111111111"\))
			)
		)
	)
	(_instantiation seg_an_2_mux000115 0 935 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
		)
		(_port
			((O)(seg_an_1_mux000115))
			((I0)(f_y(13)))
			((I1)(f_y(12)))
			((I2)(f_y(11)))
			((I3)(f_y(10)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation seg_an_2_mux000128 0 946 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
		)
		(_port
			((O)(seg_an_2_mux000128_134))
			((I0)(f_y(9)))
			((I1)(f_y(8)))
			((I2)(f_y(15)))
			((I3)(f_y(14)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g21 0 957 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100010101001100"\))
		)
		(_port
			((O)(a_to_g_2_OBUF_12))
			((I0)(seg_digit(3)))
			((I1)(seg_digit(0)))
			((I2)(seg_digit(1)))
			((I3)(seg_digit(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100010101001100"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g41 0 968 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1000000011000010"\))
		)
		(_port
			((O)(a_to_g_4_OBUF_14))
			((I0)(seg_digit(1)))
			((I1)(seg_digit(3)))
			((I2)(seg_digit(2)))
			((I3)(seg_digit(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1000000011000010"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g111 0 979 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000001110000010"\))
		)
		(_port
			((O)(a_to_g_1_OBUF_11))
			((I0)(seg_digit(0)))
			((I1)(seg_digit(2)))
			((I2)(seg_digit(3)))
			((I3)(seg_digit(1)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000001110000010"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g51 0 990 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010001001000"\))
		)
		(_port
			((O)(a_to_g_5_OBUF_15))
			((I0)(seg_digit(0)))
			((I1)(seg_digit(2)))
			((I2)(seg_digit(1)))
			((I3)(seg_digit(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010001001000"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g11 0 1001 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000100101000001"\))
		)
		(_port
			((O)(a_to_g_0_OBUF_10))
			((I0)(seg_digit(1)))
			((I1)(seg_digit(2)))
			((I2)(seg_digit(3)))
			((I3)(seg_digit(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000100101000001"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g31 0 1012 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010000100011000"\))
		)
		(_port
			((O)(a_to_g_3_OBUF_13))
			((I0)(seg_digit(1)))
			((I1)(seg_digit(3)))
			((I2)(seg_digit(0)))
			((I3)(seg_digit(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010000100011000"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g61 0 1023 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0010100000010010"\))
		)
		(_port
			((O)(a_to_g_6_OBUF_16))
			((I0)(seg_digit(0)))
			((I1)(seg_digit(1)))
			((I2)(seg_digit(2)))
			((I3)(seg_digit(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0010100000010010"\))
			)
		)
	)
	(_instantiation seg_an_1_mux00012 0 1034 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"1101"\))
		)
		(_port
			((O)(seg_an_1_mux00012_131))
			((I0)(seg_clkdiv(18)))
			((I1)(seg_clkdiv(19)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"1101"\))
			)
		)
	)
	(_instantiation seg_an_1_mux000128 0 1043 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
		)
		(_port
			((O)(seg_an_1_mux000128_132))
			((I0)(f_y(9)))
			((I1)(f_y(8)))
			((I2)(f_y(7)))
			((I3)(f_y(6)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation seg_an_1_mux000152 0 1054 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
		)
		(_port
			((O)(seg_an_1_mux000152_133))
			((I0)(f_y(5)))
			((I1)(f_y(4)))
			((I2)(f_y(15)))
			((I3)(f_y(14)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation seg_an_1_mux000172 0 1065 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111110000000"\))
		)
		(_port
			((O)(an_1_OBUF_22))
			((I0)(seg_an_1_mux000115))
			((I1)(seg_an_1_mux000128_132))
			((I2)(seg_an_1_mux000152_133))
			((I3)(seg_an_1_mux00012_131))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111110000000"\))
			)
		)
	)
	(_instantiation btn_3_IBUF 0 1076 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(btn_3_IBUF_26))
			((I)(btn(3)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_3_IBUF 0 1081 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_3_IBUF_166))
			((I)(sw(3)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_2_IBUF 0 1086 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_2_IBUF_165))
			((I)(sw(2)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_1_IBUF 0 1091 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_1_IBUF_164))
			((I)(sw(1)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_0_IBUF 0 1096 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_0_IBUF_163))
			((I)(sw(0)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation dp_OBUF 0 1101 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(dp))
			((I)(N1))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation an_3_OBUF 0 1106 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(an(3)))
			((I)(an_3_OBUF_24))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation an_2_OBUF 0 1111 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(an(2)))
			((I)(an_2_OBUF_23))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation an_1_OBUF 0 1116 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(an(1)))
			((I)(an_1_OBUF_22))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation an_0_OBUF 0 1121 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(an(0)))
			((I)(an_0_OBUF_21))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_6_OBUF 0 1126 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(6)))
			((I)(a_to_g_6_OBUF_16))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_5_OBUF 0 1131 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(5)))
			((I)(a_to_g_5_OBUF_15))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_4_OBUF 0 1136 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(4)))
			((I)(a_to_g_4_OBUF_14))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_3_OBUF 0 1141 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(3)))
			((I)(a_to_g_3_OBUF_13))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_2_OBUF 0 1146 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(2)))
			((I)(a_to_g_2_OBUF_12))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_1_OBUF 0 1151 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(1)))
			((I)(a_to_g_1_OBUF_11))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_0_OBUF 0 1156 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(0)))
			((I)(a_to_g_0_OBUF_10))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_18_rt 0 1161 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_18_rt_81))
			((I0)(seg_clkdiv(18)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_17_rt 0 1169 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_17_rt_79))
			((I0)(seg_clkdiv(17)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_16_rt 0 1177 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_16_rt_77))
			((I0)(seg_clkdiv(16)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_15_rt 0 1185 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_15_rt_75))
			((I0)(seg_clkdiv(15)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_14_rt 0 1193 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_14_rt_73))
			((I0)(seg_clkdiv(14)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_13_rt 0 1201 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_13_rt_71))
			((I0)(seg_clkdiv(13)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_12_rt 0 1209 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_12_rt_69))
			((I0)(seg_clkdiv(12)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_11_rt 0 1217 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_11_rt_67))
			((I0)(seg_clkdiv(11)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_10_rt 0 1225 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_10_rt_65))
			((I0)(seg_clkdiv(10)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_9_rt 0 1233 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_9_rt_99))
			((I0)(seg_clkdiv(9)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_8_rt 0 1241 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_8_rt_97))
			((I0)(seg_clkdiv(8)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_7_rt 0 1249 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_7_rt_95))
			((I0)(seg_clkdiv(7)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_6_rt 0 1257 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_6_rt_93))
			((I0)(seg_clkdiv(6)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_5_rt 0 1265 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_5_rt_91))
			((I0)(seg_clkdiv(5)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_4_rt 0 1273 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_4_rt_89))
			((I0)(seg_clkdiv(4)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_3_rt 0 1281 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_3_rt_87))
			((I0)(seg_clkdiv(3)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_2_rt 0 1289 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_2_rt_85))
			((I0)(seg_clkdiv(2)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_1_rt 0 1297 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_1_rt_83))
			((I0)(seg_clkdiv(1)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_19_rt 0 1305 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_xor_19_rt_101))
			((I0)(seg_clkdiv(19)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_an_2_mux000141 0 1313 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111110111011101"\))
		)
		(_port
			((O)(an_2_OBUF_23))
			((I0)(seg_clkdiv(19)))
			((I1)(seg_clkdiv(18)))
			((I2)(seg_an_2_mux000128_134))
			((I3)(seg_an_1_mux000115))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111110111011101"\))
			)
		)
	)
	(_instantiation mclk_BUFGP 0 1324 (_component .unisim.VCOMPONENTS.BUFGP )
		(_port
			((O)(mclk_BUFGP_62))
			((I)(mclk))
		)
		(_use (_entity unisim BUFGP)
		)
	)
	(_instantiation seg_Mcount_clkdiv_lut_0_INV_0 0 1329 (_component .unisim.VCOMPONENTS.INV )
		(_port
			((O)(seg_Mcount_clkdiv_lut(0)))
			((I)(seg_clkdiv(0)))
		)
		(_use (_entity unisim INV)
		)
	)
	(_object
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~122 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{3~downto~0}~124 0 48 (_entity (_in ))))
		(_signal (_internal N0 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal N1 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal N2 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal a_to_g_0_OBUF_10 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal a_to_g_1_OBUF_11 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal a_to_g_2_OBUF_12 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal a_to_g_3_OBUF_13 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal a_to_g_4_OBUF_14 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal a_to_g_5_OBUF_15 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal a_to_g_6_OBUF_16 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal an_0_OBUF_21 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal an_1_OBUF_22 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal an_2_OBUF_23 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal an_3_OBUF_24 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal btn_3_IBUF_26 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal f_y_cmp_eq0000 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal mclk_BUFGP_62 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_10_rt_65 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_11_rt_67 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_12_rt_69 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_13_rt_71 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_14_rt_73 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_15_rt_75 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_16_rt_77 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_17_rt_79 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_18_rt_81 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_1_rt_83 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_2_rt_85 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_3_rt_87 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_4_rt_89 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_5_rt_91 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_6_rt_93 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_7_rt_95 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_8_rt_97 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_9_rt_99 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_xor_19_rt_101 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_3_102 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_31_103 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_32_104 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_33_105 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_4_106 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_41_107 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_42_108 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_43_109 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux000115 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux00012_131 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux000128_132 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux000152_133 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal seg_an_2_mux000128_134 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal sw_0_IBUF_163 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal sw_1_IBUF_164 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal sw_2_IBUF_165 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal sw_3_IBUF_166 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal f_y ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106 (_architecture (_uni ))))
		(_signal (_internal f_y_mux0000 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 107 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal seg_Mcount_clkdiv_cy ~STD_LOGIC_VECTOR{18~downto~0}~13 0 108 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal seg_Mcount_clkdiv_lut ~STD_LOGIC_VECTOR{0~downto~0}~13 0 109 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal seg_Result ~STD_LOGIC_VECTOR{19~downto~0}~13 0 110 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 111 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal seg_digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 112 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153677 (unisim VCOMPONENTS ~BIT_VECTOR~153677)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153680 (unisim VCOMPONENTS ~BIT_VECTOR~153680)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153674 (unisim VCOMPONENTS ~BIT_VECTOR~153674)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153424 (unisim VCOMPONENTS ~STRING~153424)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153425 (unisim VCOMPONENTS ~STRING~153425)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153426 (unisim VCOMPONENTS ~STRING~153426)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153427 (unisim VCOMPONENTS ~STRING~153427)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153902 (unisim VCOMPONENTS ~STRING~153902)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153903 (unisim VCOMPONENTS ~STRING~153903)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153904 (unisim VCOMPONENTS ~STRING~153904)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153671 (unisim VCOMPONENTS ~BIT_VECTOR~153671)))
	)
)
V 000050 55 132613        1395265307729 STRUCTURE
(_unit VHDL (calc_top 0 41 (structure 0 52 ))
	(_version vb4)
	(_time 1395265307730 2014.03.19 17:41:47)
	(_source (\./../synthesis/calc_top.vhd\(\C:/Aldec/Active-HDL Student Edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS))(unisim(VPKG)))
	(_code ca999d9f9a9dcddcc99c98cbde90cdcdcaccc9cccbcc99)
	(_entity
		(_time 1395265307695)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS))(unisim(VPKG)))
	)
	(_component
		(.unisim.VCOMPONENTS.GND
			(_object
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 3312 (_entity (_out ((i 2))))))
			)
		)
		(.unisim.VCOMPONENTS.VCC
			(_object
				(_port (_internal P ~extieee.std_logic_1164.STD_ULOGIC 1 31730 (_entity (_out ((i 3))))))
			)
		)
		(.unisim.VCOMPONENTS.FDC
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2290 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2293 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2294 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2295 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2296 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.MUXCY
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13909 (_entity (_out ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_ULOGIC 1 13910 (_entity (_in ))))
				(_port (_internal DI ~extieee.std_logic_1164.STD_ULOGIC 1 13911 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 13912 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.XORCY
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 31916 (_entity (_out ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_ULOGIC 1 31917 (_entity (_in ))))
				(_port (_internal LI ~extieee.std_logic_1164.STD_ULOGIC 1 31918 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT3
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153677 1 13053 (_entity -1 (_string \"00000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13056 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13057 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13058 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 13059 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.MUXF5
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13946 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13947 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13948 (_entity (_in ))))
				(_port (_internal S ~extieee.std_logic_1164.STD_ULOGIC 1 13949 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.FDCE
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 2305 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 2308 (_entity (_out ))))
				(_port (_internal C ~extieee.std_logic_1164.STD_ULOGIC 1 2309 (_entity (_in ))))
				(_port (_internal CE ~extieee.std_logic_1164.STD_ULOGIC 1 2310 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_ULOGIC 1 2311 (_entity (_in ))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 2312 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LD_1
			(_object
				(_generic (_internal INIT ~extSTD.STANDARD.BIT 1 12956 (_entity -1 ((i 0)))))
				(_port (_internal Q ~extieee.std_logic_1164.STD_ULOGIC 1 12959 (_entity (_out ((i 2))))))
				(_port (_internal D ~extieee.std_logic_1164.STD_ULOGIC 1 12960 (_entity (_in ))))
				(_port (_internal G ~extieee.std_logic_1164.STD_ULOGIC 1 12961 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT4
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153680 1 13099 (_entity -1 (_string \"0000000000000000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13102 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13103 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13104 (_entity (_in ))))
				(_port (_internal I2 ~extieee.std_logic_1164.STD_ULOGIC 1 13105 (_entity (_in ))))
				(_port (_internal I3 ~extieee.std_logic_1164.STD_ULOGIC 1 13106 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT2
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153674 1 13010 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 13013 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 13014 (_entity (_in ))))
				(_port (_internal I1 ~extieee.std_logic_1164.STD_ULOGIC 1 13015 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.IBUF
			(_object
				(_generic (_internal CAPACITANCE ~extunisim.VCOMPONENTS.~STRING~153424 1 8255 (_entity -1 (_string \"DONT_CARE"\))))
				(_generic (_internal IBUF_DELAY_VALUE ~extunisim.VCOMPONENTS.~STRING~153425 1 8256 (_entity -1 (_string \"0"\))))
				(_generic (_internal IBUF_LOW_PWR ~extSTD.STANDARD.BOOLEAN 1 8257 (_entity -1 ((i 1)))))
				(_generic (_internal IFD_DELAY_VALUE ~extunisim.VCOMPONENTS.~STRING~153426 1 8258 (_entity -1 (_string \"AUTO"\))))
				(_generic (_internal IOSTANDARD ~extunisim.VCOMPONENTS.~STRING~153427 1 8259 (_entity -1 (_string \"DEFAULT"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 8262 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 8263 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.OBUF
			(_object
				(_generic (_internal CAPACITANCE ~extunisim.VCOMPONENTS.~STRING~153902 1 14554 (_entity -1 (_string \"DONT_CARE"\))))
				(_generic (_internal DRIVE ~extSTD.STANDARD.INTEGER 1 14555 (_entity -1 ((i 12)))))
				(_generic (_internal IOSTANDARD ~extunisim.VCOMPONENTS.~STRING~153903 1 14556 (_entity -1 (_string \"DEFAULT"\))))
				(_generic (_internal SLEW ~extunisim.VCOMPONENTS.~STRING~153904 1 14557 (_entity -1 (_string \"SLOW"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 14560 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 14561 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.LUT1
			(_object
				(_generic (_internal INIT ~extunisim.VCOMPONENTS.~BIT_VECTOR~153671 1 12970 (_entity -1 (_string \"0000"\))))
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 12973 (_entity (_out ))))
				(_port (_internal I0 ~extieee.std_logic_1164.STD_ULOGIC 1 12974 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.BUFGP
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 694 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 695 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 573 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 574 (_entity (_in ))))
			)
		)
		(.unisim.VCOMPONENTS.INV
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 10258 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 10259 (_entity (_in ))))
			)
		)
	)
	(_instantiation XST_GND 0 189 (_component .unisim.VCOMPONENTS.GND )
		(_port
			((G)(N0))
		)
		(_use (_entity unisim GND)
		)
	)
	(_instantiation XST_VCC 0 193 (_component .unisim.VCOMPONENTS.VCC )
		(_port
			((P)(M_6_Q))
		)
		(_use (_entity unisim VCC)
		)
	)
	(_instantiation cp_delay3 0 197 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cp_delay3_156))
			((C)(cd_q(17)))
			((CLR)(btn_3_IBUF_98))
			((D)(cp_delay2_155))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cp_delay2 0 204 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cp_delay2_155))
			((C)(cd_q(17)))
			((CLR)(btn_3_IBUF_98))
			((D)(cp_delay1_154))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cp_delay1 0 211 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cp_delay1_154))
			((C)(cd_q(17)))
			((CLR)(btn_3_IBUF_98))
			((D)(btn_0_IBUF_97))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_0 0 218 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(0)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(0)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_1 0 225 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(1)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(1)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_2 0 232 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(2)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(2)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_3 0 239 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(3)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(3)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_4 0 246 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(4)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(4)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_5 0 253 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(5)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(5)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_6 0 260 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(6)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(6)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_7 0 267 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(7)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(7)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_8 0 274 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(8)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(8)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_9 0 281 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(9)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(9)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_10 0 288 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(10)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(10)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_11 0 295 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(11)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(11)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_12 0 302 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(12)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(12)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_13 0 309 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(13)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(13)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_14 0 316 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(14)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(14)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_15 0 323 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(15)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(15)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_16 0 330 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(16)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(16)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_q_17 0 337 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(cd_q(17)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(Result(17)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation cd_Mcount_q_cy_0_Q 0 344 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(0)))
			((CI)(N0))
			((DI)(M_6_Q))
			((S)(cd_Mcount_q_lut(0)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_0_Q 0 351 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(0)))
			((CI)(N0))
			((LI)(cd_Mcount_q_lut(0)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_1_Q 0 357 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(1)))
			((CI)(cd_Mcount_q_cy(0)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_1_rt_115))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_1_Q 0 364 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(1)))
			((CI)(cd_Mcount_q_cy(0)))
			((LI)(cd_Mcount_q_cy_1_rt_115))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_2_Q 0 370 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(2)))
			((CI)(cd_Mcount_q_cy(1)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_2_rt_117))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_2_Q 0 377 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(2)))
			((CI)(cd_Mcount_q_cy(1)))
			((LI)(cd_Mcount_q_cy_2_rt_117))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_3_Q 0 383 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(3)))
			((CI)(cd_Mcount_q_cy(2)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_3_rt_119))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_3_Q 0 390 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(3)))
			((CI)(cd_Mcount_q_cy(2)))
			((LI)(cd_Mcount_q_cy_3_rt_119))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_4_Q 0 396 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(4)))
			((CI)(cd_Mcount_q_cy(3)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_4_rt_121))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_4_Q 0 403 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(4)))
			((CI)(cd_Mcount_q_cy(3)))
			((LI)(cd_Mcount_q_cy_4_rt_121))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_5_Q 0 409 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(5)))
			((CI)(cd_Mcount_q_cy(4)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_5_rt_123))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_5_Q 0 416 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(5)))
			((CI)(cd_Mcount_q_cy(4)))
			((LI)(cd_Mcount_q_cy_5_rt_123))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_6_Q 0 422 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(6)))
			((CI)(cd_Mcount_q_cy(5)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_6_rt_125))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_6_Q 0 429 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(6)))
			((CI)(cd_Mcount_q_cy(5)))
			((LI)(cd_Mcount_q_cy_6_rt_125))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_7_Q 0 435 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(7)))
			((CI)(cd_Mcount_q_cy(6)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_7_rt_127))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_7_Q 0 442 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(7)))
			((CI)(cd_Mcount_q_cy(6)))
			((LI)(cd_Mcount_q_cy_7_rt_127))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_8_Q 0 448 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(8)))
			((CI)(cd_Mcount_q_cy(7)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_8_rt_129))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_8_Q 0 455 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(8)))
			((CI)(cd_Mcount_q_cy(7)))
			((LI)(cd_Mcount_q_cy_8_rt_129))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_9_Q 0 461 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(9)))
			((CI)(cd_Mcount_q_cy(8)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_9_rt_131))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_9_Q 0 468 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(9)))
			((CI)(cd_Mcount_q_cy(8)))
			((LI)(cd_Mcount_q_cy_9_rt_131))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_10_Q 0 474 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(10)))
			((CI)(cd_Mcount_q_cy(9)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_10_rt_101))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_10_Q 0 481 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(10)))
			((CI)(cd_Mcount_q_cy(9)))
			((LI)(cd_Mcount_q_cy_10_rt_101))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_11_Q 0 487 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(11)))
			((CI)(cd_Mcount_q_cy(10)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_11_rt_103))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_11_Q 0 494 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(11)))
			((CI)(cd_Mcount_q_cy(10)))
			((LI)(cd_Mcount_q_cy_11_rt_103))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_12_Q 0 500 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(12)))
			((CI)(cd_Mcount_q_cy(11)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_12_rt_105))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_12_Q 0 507 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(12)))
			((CI)(cd_Mcount_q_cy(11)))
			((LI)(cd_Mcount_q_cy_12_rt_105))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_13_Q 0 513 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(13)))
			((CI)(cd_Mcount_q_cy(12)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_13_rt_107))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_13_Q 0 520 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(13)))
			((CI)(cd_Mcount_q_cy(12)))
			((LI)(cd_Mcount_q_cy_13_rt_107))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_14_Q 0 526 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(14)))
			((CI)(cd_Mcount_q_cy(13)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_14_rt_109))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_14_Q 0 533 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(14)))
			((CI)(cd_Mcount_q_cy(13)))
			((LI)(cd_Mcount_q_cy_14_rt_109))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_15_Q 0 539 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(15)))
			((CI)(cd_Mcount_q_cy(14)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_15_rt_111))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_15_Q 0 546 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(15)))
			((CI)(cd_Mcount_q_cy(14)))
			((LI)(cd_Mcount_q_cy_15_rt_111))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_cy_16_Q 0 552 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(cd_Mcount_q_cy(16)))
			((CI)(cd_Mcount_q_cy(15)))
			((DI)(N0))
			((S)(cd_Mcount_q_cy_16_rt_113))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_16_Q 0 559 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(16)))
			((CI)(cd_Mcount_q_cy(15)))
			((LI)(cd_Mcount_q_cy_16_rt_113))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation cd_Mcount_q_xor_17_Q 0 565 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(Result(17)))
			((CI)(cd_Mcount_q_cy(16)))
			((LI)(cd_Mcount_q_xor_17_rt_133))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation pcCounter_qs_2 0 571 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(pcCounter_qs(2)))
			((C)(clkp))
			((CLR)(btn_3_IBUF_98))
			((D)(pcCounter_D(2)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation pcCounter_qs_1 0 578 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(pcCounter_qs(1)))
			((C)(clkp))
			((CLR)(btn_3_IBUF_98))
			((D)(pcCounter_D(1)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation pcCounter_qs_0 0 585 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(pcCounter_qs(0)))
			((C)(clkp))
			((CLR)(btn_3_IBUF_98))
			((D)(pcCounter_D(0)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_Mmux_digit_3 0 592 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_3_301))
			((I0)(seg_clkdiv(18)))
			((I1)(Treg_q(8)))
			((I2)(Treg_q(12)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_4 0 602 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_4_305))
			((I0)(seg_clkdiv(18)))
			((I1)(Treg_q(0)))
			((I2)(Treg_q(4)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_2_f5 0 612 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(seg_digit(0)))
			((I0)(seg_Mmux_digit_4_305))
			((I1)(seg_Mmux_digit_3_301))
			((S)(seg_clkdiv(19)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation seg_Mmux_digit_31 0 619 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_31_302))
			((I0)(seg_clkdiv(18)))
			((I1)(Treg_q(9)))
			((I2)(Treg_q(13)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_41 0 629 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_41_306))
			((I0)(seg_clkdiv(18)))
			((I1)(Treg_q(1)))
			((I2)(Treg_q(5)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_2_f5_0 0 639 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(seg_digit(1)))
			((I0)(seg_Mmux_digit_41_306))
			((I1)(seg_Mmux_digit_31_302))
			((S)(seg_clkdiv(19)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation seg_Mmux_digit_32 0 646 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_32_303))
			((I0)(seg_clkdiv(18)))
			((I1)(Treg_q(10)))
			((I2)(Treg_q(14)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_42 0 656 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_42_307))
			((I0)(seg_clkdiv(18)))
			((I1)(Treg_q(2)))
			((I2)(Treg_q(6)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_2_f5_1 0 666 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(seg_digit(2)))
			((I0)(seg_Mmux_digit_42_307))
			((I1)(seg_Mmux_digit_32_303))
			((S)(seg_clkdiv(19)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation seg_Mmux_digit_33 0 673 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_33_304))
			((I0)(seg_clkdiv(18)))
			((I1)(Treg_q(11)))
			((I2)(Treg_q(15)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_43 0 683 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(seg_Mmux_digit_43_308))
			((I0)(seg_clkdiv(18)))
			((I1)(Treg_q(3)))
			((I2)(Treg_q(7)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation seg_Mmux_digit_2_f5_2 0 693 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(seg_digit(3)))
			((I0)(seg_Mmux_digit_43_308))
			((I1)(seg_Mmux_digit_33_304))
			((S)(seg_clkdiv(19)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_19_Q 0 700 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(19)))
			((CI)(seg_Mcount_clkdiv_cy(18)))
			((LI)(seg_Mcount_clkdiv_xor_19_rt_300))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_18_Q 0 706 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(18)))
			((CI)(seg_Mcount_clkdiv_cy(17)))
			((LI)(seg_Mcount_clkdiv_cy_18_rt_280))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_18_Q 0 712 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(18)))
			((CI)(seg_Mcount_clkdiv_cy(17)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_18_rt_280))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_17_Q 0 719 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(17)))
			((CI)(seg_Mcount_clkdiv_cy(16)))
			((LI)(seg_Mcount_clkdiv_cy_17_rt_278))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_17_Q 0 725 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(17)))
			((CI)(seg_Mcount_clkdiv_cy(16)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_17_rt_278))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_16_Q 0 732 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(16)))
			((CI)(seg_Mcount_clkdiv_cy(15)))
			((LI)(seg_Mcount_clkdiv_cy_16_rt_276))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_16_Q 0 738 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(16)))
			((CI)(seg_Mcount_clkdiv_cy(15)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_16_rt_276))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_15_Q 0 745 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(15)))
			((CI)(seg_Mcount_clkdiv_cy(14)))
			((LI)(seg_Mcount_clkdiv_cy_15_rt_274))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_15_Q 0 751 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(15)))
			((CI)(seg_Mcount_clkdiv_cy(14)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_15_rt_274))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_14_Q 0 758 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(14)))
			((CI)(seg_Mcount_clkdiv_cy(13)))
			((LI)(seg_Mcount_clkdiv_cy_14_rt_272))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_14_Q 0 764 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(14)))
			((CI)(seg_Mcount_clkdiv_cy(13)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_14_rt_272))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_13_Q 0 771 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(13)))
			((CI)(seg_Mcount_clkdiv_cy(12)))
			((LI)(seg_Mcount_clkdiv_cy_13_rt_270))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_13_Q 0 777 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(13)))
			((CI)(seg_Mcount_clkdiv_cy(12)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_13_rt_270))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_12_Q 0 784 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(12)))
			((CI)(seg_Mcount_clkdiv_cy(11)))
			((LI)(seg_Mcount_clkdiv_cy_12_rt_268))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_12_Q 0 790 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(12)))
			((CI)(seg_Mcount_clkdiv_cy(11)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_12_rt_268))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_11_Q 0 797 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(11)))
			((CI)(seg_Mcount_clkdiv_cy(10)))
			((LI)(seg_Mcount_clkdiv_cy_11_rt_266))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_11_Q 0 803 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(11)))
			((CI)(seg_Mcount_clkdiv_cy(10)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_11_rt_266))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_10_Q 0 810 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(10)))
			((CI)(seg_Mcount_clkdiv_cy(9)))
			((LI)(seg_Mcount_clkdiv_cy_10_rt_264))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_10_Q 0 816 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(10)))
			((CI)(seg_Mcount_clkdiv_cy(9)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_10_rt_264))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_9_Q 0 823 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(9)))
			((CI)(seg_Mcount_clkdiv_cy(8)))
			((LI)(seg_Mcount_clkdiv_cy_9_rt_298))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_9_Q 0 829 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(9)))
			((CI)(seg_Mcount_clkdiv_cy(8)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_9_rt_298))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_8_Q 0 836 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(8)))
			((CI)(seg_Mcount_clkdiv_cy(7)))
			((LI)(seg_Mcount_clkdiv_cy_8_rt_296))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_8_Q 0 842 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(8)))
			((CI)(seg_Mcount_clkdiv_cy(7)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_8_rt_296))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_7_Q 0 849 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(7)))
			((CI)(seg_Mcount_clkdiv_cy(6)))
			((LI)(seg_Mcount_clkdiv_cy_7_rt_294))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_7_Q 0 855 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(7)))
			((CI)(seg_Mcount_clkdiv_cy(6)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_7_rt_294))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_6_Q 0 862 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(6)))
			((CI)(seg_Mcount_clkdiv_cy(5)))
			((LI)(seg_Mcount_clkdiv_cy_6_rt_292))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_6_Q 0 868 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(6)))
			((CI)(seg_Mcount_clkdiv_cy(5)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_6_rt_292))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_5_Q 0 875 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(5)))
			((CI)(seg_Mcount_clkdiv_cy(4)))
			((LI)(seg_Mcount_clkdiv_cy_5_rt_290))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_5_Q 0 881 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(5)))
			((CI)(seg_Mcount_clkdiv_cy(4)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_5_rt_290))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_4_Q 0 888 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(4)))
			((CI)(seg_Mcount_clkdiv_cy(3)))
			((LI)(seg_Mcount_clkdiv_cy_4_rt_288))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_4_Q 0 894 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(4)))
			((CI)(seg_Mcount_clkdiv_cy(3)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_4_rt_288))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_3_Q 0 901 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(3)))
			((CI)(seg_Mcount_clkdiv_cy(2)))
			((LI)(seg_Mcount_clkdiv_cy_3_rt_286))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_3_Q 0 907 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(3)))
			((CI)(seg_Mcount_clkdiv_cy(2)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_3_rt_286))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_2_Q 0 914 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(2)))
			((CI)(seg_Mcount_clkdiv_cy(1)))
			((LI)(seg_Mcount_clkdiv_cy_2_rt_284))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_2_Q 0 920 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(2)))
			((CI)(seg_Mcount_clkdiv_cy(1)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_2_rt_284))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_1_Q 0 927 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(1)))
			((CI)(seg_Mcount_clkdiv_cy(0)))
			((LI)(seg_Mcount_clkdiv_cy_1_rt_282))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_1_Q 0 933 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(1)))
			((CI)(seg_Mcount_clkdiv_cy(0)))
			((DI)(N0))
			((S)(seg_Mcount_clkdiv_cy_1_rt_282))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_0_Q 0 940 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(seg_Result(0)))
			((CI)(N0))
			((LI)(seg_Mcount_clkdiv_lut(0)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_0_Q 0 946 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(seg_Mcount_clkdiv_cy(0)))
			((CI)(N0))
			((DI)(M_6_Q))
			((S)(seg_Mcount_clkdiv_lut(0)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation seg_clkdiv_19 0 953 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(19)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(19)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_18 0 960 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(18)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(18)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_17 0 967 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(17)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(17)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_16 0 974 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(16)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(16)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_15 0 981 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(15)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(15)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_14 0 988 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(14)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(14)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_13 0 995 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(13)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(13)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_12 0 1002 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(12)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(12)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_11 0 1009 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(11)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(11)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_10 0 1016 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(10)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(10)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_9 0 1023 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(9)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(9)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_8 0 1030 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(8)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(8)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_7 0 1037 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(7)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(7)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_6 0 1044 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(6)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(6)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_5 0 1051 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(5)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(5)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_4 0 1058 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(4)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(4)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_3 0 1065 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(3)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(3)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_2 0 1072 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(2)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(2)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_1 0 1079 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(1)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(1)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation seg_clkdiv_0 0 1086 (_component .unisim.VCOMPONENTS.FDC )
		(_port
			((Q)(seg_clkdiv(0)))
			((C)(mclk_BUFGP_255))
			((CLR)(btn_3_IBUF_98))
			((D)(seg_Result(0)))
		)
		(_use (_entity unisim FDC)
		)
	)
	(_instantiation Nreg_q_15 0 1093 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(15)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(15)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_14 0 1101 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(14)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(14)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_13 0 1109 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(13)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(13)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_12 0 1117 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(12)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(12)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_11 0 1125 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(11)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(11)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_10 0 1133 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(10)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(10)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_9 0 1141 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(9)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(9)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_8 0 1149 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(8)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(8)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_7 0 1157 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(7)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(7)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_6 0 1165 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(6)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(6)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_5 0 1173 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(5)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(5)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_4 0 1181 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(4)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(4)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_3 0 1189 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(3)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(3)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_2 0 1197 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(2)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(2)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_1 0 1205 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(1)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(1)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Nreg_q_0 0 1213 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Nreg_q(0)))
			((C)(clkp))
			((CE)(M_5_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(Treg_q(0)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_15 0 1221 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(15)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(15)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_14 0 1229 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(14)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(14)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_13 0 1237 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(13)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(13)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_12 0 1245 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(12)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(12)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_11 0 1253 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(11)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(11)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_10 0 1261 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(10)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(10)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_9 0 1269 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(9)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(9)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_8 0 1277 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(8)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(8)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_7 0 1285 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(7)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(7)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_6 0 1293 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(6)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(6)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_5 0 1301 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(5)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(5)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_4 0 1309 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(4)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(4)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_3 0 1317 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(3)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(3)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_2 0 1325 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(2)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(2)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_1 0 1333 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(1)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(1)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation Treg_q_0 0 1341 (_component .unisim.VCOMPONENTS.FDCE )
		(_port
			((Q)(Treg_q(0)))
			((C)(clkp))
			((CE)(M_6_Q))
			((CLR)(btn_3_IBUF_98))
			((D)(tin(0)))
		)
		(_use (_entity unisim FDCE)
		)
	)
	(_instantiation f_y_15 0 1349 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(15)))
			((D)(f_y_mux0002(15)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_14 0 1355 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(14)))
			((D)(f_y_mux0002(14)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_13 0 1361 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(13)))
			((D)(f_y_mux0002(13)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_12 0 1367 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(12)))
			((D)(f_y_mux0002(12)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_11 0 1373 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(11)))
			((D)(f_y_mux0002(11)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_10 0 1379 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(10)))
			((D)(f_y_mux0002(10)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_9 0 1385 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(9)))
			((D)(f_y_mux0002(9)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_8 0 1391 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(8)))
			((D)(f_y_mux0002(8)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_7 0 1397 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(7)))
			((D)(f_y_mux0002(7)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_6 0 1403 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(6)))
			((D)(f_y_mux0002(6)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_5 0 1409 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(5)))
			((D)(f_y_mux0002(5)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_4 0 1415 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(4)))
			((D)(f_y_mux0002(4)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_3 0 1421 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(3)))
			((D)(f_y_mux0002(3)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_2 0 1427 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(2)))
			((D)(f_y_mux0002(2)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_1 0 1433 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(1)))
			((D)(f_y_mux0002(1)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_y_0 0 1439 (_component .unisim.VCOMPONENTS.LD_1 )
		(_port
			((Q)(f_y(0)))
			((D)(f_y_mux0002(0)))
			((G)(f_y_cmp_eq0000))
		)
		(_use (_entity unisim LD_1)
		)
	)
	(_instantiation f_Mmux_y_mux0002_9_f5 0 1445 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(f_Mmux_y_mux0002_9_f5_196))
			((I0)(f_Mmux_y_mux0002_11_190))
			((I1)(f_Mmux_y_mux0002_10_189))
			((S)(M_1_Q))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation f_Mmux_y_mux0002_76 0 1452 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11100100"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_76_194))
			((I0)(M_0_Q))
			((I1)(Treg_q(15)))
			((I2)(f_y_shift0002(15)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11100100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_6_f5_5 0 1462 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(f_Mmux_y_mux0002_6_f56))
			((I0)(f_Mmux_y_mux0002_86_195))
			((I1)(f_Mmux_y_mux0002_76_194))
			((S)(M_1_Q))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_15_Q 0 1469 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(15)))
			((CI)(f_Maddsub_y_addsub0000_cy(14)))
			((LI)(f_Maddsub_y_addsub0000_lut(15)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_14_Q 0 1475 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(14)))
			((CI)(f_Maddsub_y_addsub0000_cy(13)))
			((LI)(f_Maddsub_y_addsub0000_lut(14)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_14_Q 0 1481 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(14)))
			((CI)(f_Maddsub_y_addsub0000_cy(13)))
			((DI)(Treg_q(14)))
			((S)(f_Maddsub_y_addsub0000_lut(14)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_13_Q 0 1488 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(13)))
			((CI)(f_Maddsub_y_addsub0000_cy(12)))
			((LI)(f_Maddsub_y_addsub0000_lut(13)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_13_Q 0 1494 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(13)))
			((CI)(f_Maddsub_y_addsub0000_cy(12)))
			((DI)(Treg_q(13)))
			((S)(f_Maddsub_y_addsub0000_lut(13)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_12_Q 0 1501 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(12)))
			((CI)(f_Maddsub_y_addsub0000_cy(11)))
			((LI)(f_Maddsub_y_addsub0000_lut(12)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_12_Q 0 1507 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(12)))
			((CI)(f_Maddsub_y_addsub0000_cy(11)))
			((DI)(Treg_q(12)))
			((S)(f_Maddsub_y_addsub0000_lut(12)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_11_Q 0 1514 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(11)))
			((CI)(f_Maddsub_y_addsub0000_cy(10)))
			((LI)(f_Maddsub_y_addsub0000_lut(11)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_11_Q 0 1520 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(11)))
			((CI)(f_Maddsub_y_addsub0000_cy(10)))
			((DI)(Treg_q(11)))
			((S)(f_Maddsub_y_addsub0000_lut(11)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_10_Q 0 1527 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(10)))
			((CI)(f_Maddsub_y_addsub0000_cy(9)))
			((LI)(f_Maddsub_y_addsub0000_lut(10)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_10_Q 0 1533 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(10)))
			((CI)(f_Maddsub_y_addsub0000_cy(9)))
			((DI)(Treg_q(10)))
			((S)(f_Maddsub_y_addsub0000_lut(10)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_9_Q 0 1540 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(9)))
			((CI)(f_Maddsub_y_addsub0000_cy(8)))
			((LI)(f_Maddsub_y_addsub0000_lut(9)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_9_Q 0 1546 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(9)))
			((CI)(f_Maddsub_y_addsub0000_cy(8)))
			((DI)(Treg_q(9)))
			((S)(f_Maddsub_y_addsub0000_lut(9)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_8_Q 0 1553 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(8)))
			((CI)(f_Maddsub_y_addsub0000_cy(7)))
			((LI)(f_Maddsub_y_addsub0000_lut(8)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_8_Q 0 1559 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(8)))
			((CI)(f_Maddsub_y_addsub0000_cy(7)))
			((DI)(Treg_q(8)))
			((S)(f_Maddsub_y_addsub0000_lut(8)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_7_Q 0 1566 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(7)))
			((CI)(f_Maddsub_y_addsub0000_cy(6)))
			((LI)(f_Maddsub_y_addsub0000_lut(7)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_7_Q 0 1572 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(7)))
			((CI)(f_Maddsub_y_addsub0000_cy(6)))
			((DI)(Treg_q(7)))
			((S)(f_Maddsub_y_addsub0000_lut(7)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_6_Q 0 1579 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(6)))
			((CI)(f_Maddsub_y_addsub0000_cy(5)))
			((LI)(f_Maddsub_y_addsub0000_lut(6)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_6_Q 0 1585 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(6)))
			((CI)(f_Maddsub_y_addsub0000_cy(5)))
			((DI)(Treg_q(6)))
			((S)(f_Maddsub_y_addsub0000_lut(6)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_5_Q 0 1592 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(5)))
			((CI)(f_Maddsub_y_addsub0000_cy(4)))
			((LI)(f_Maddsub_y_addsub0000_lut(5)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_5_Q 0 1598 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(5)))
			((CI)(f_Maddsub_y_addsub0000_cy(4)))
			((DI)(Treg_q(5)))
			((S)(f_Maddsub_y_addsub0000_lut(5)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_4_Q 0 1605 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(4)))
			((CI)(f_Maddsub_y_addsub0000_cy(3)))
			((LI)(f_Maddsub_y_addsub0000_lut(4)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_4_Q 0 1611 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(4)))
			((CI)(f_Maddsub_y_addsub0000_cy(3)))
			((DI)(Treg_q(4)))
			((S)(f_Maddsub_y_addsub0000_lut(4)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_3_Q 0 1618 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(3)))
			((CI)(f_Maddsub_y_addsub0000_cy(2)))
			((LI)(f_Maddsub_y_addsub0000_lut(3)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_3_Q 0 1624 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(3)))
			((CI)(f_Maddsub_y_addsub0000_cy(2)))
			((DI)(Treg_q(3)))
			((S)(f_Maddsub_y_addsub0000_lut(3)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_2_Q 0 1631 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(2)))
			((CI)(f_Maddsub_y_addsub0000_cy(1)))
			((LI)(f_Maddsub_y_addsub0000_lut(2)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_2_Q 0 1637 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(2)))
			((CI)(f_Maddsub_y_addsub0000_cy(1)))
			((DI)(Treg_q(2)))
			((S)(f_Maddsub_y_addsub0000_lut(2)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_1_Q 0 1644 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(1)))
			((CI)(f_Maddsub_y_addsub0000_cy(0)))
			((LI)(f_Maddsub_y_addsub0000_lut(1)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_1_Q 0 1650 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(1)))
			((CI)(f_Maddsub_y_addsub0000_cy(0)))
			((DI)(Treg_q(1)))
			((S)(f_Maddsub_y_addsub0000_lut(1)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_xor_0_Q 0 1657 (_component .unisim.VCOMPONENTS.XORCY )
		(_port
			((O)(f_y_addsub0000(0)))
			((CI)(N0))
			((LI)(f_Maddsub_y_addsub0000_lut(0)))
		)
		(_use (_entity unisim XORCY)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_cy_0_Q 0 1663 (_component .unisim.VCOMPONENTS.MUXCY )
		(_port
			((O)(f_Maddsub_y_addsub0000_cy(0)))
			((CI)(N0))
			((DI)(Treg_q(0)))
			((S)(f_Maddsub_y_addsub0000_lut(0)))
		)
		(_use (_entity unisim MUXCY)
		)
	)
	(_instantiation f_Sh151 0 1670 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"00010000"\))
		)
		(_port
			((O)(f_Sh15))
			((I0)(Nreg_q(0)))
			((I1)(Nreg_q(1)))
			((I2)(Treg_q(15)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"00010000"\))
			)
		)
	)
	(_instantiation cp_outp1 0 1680 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10000000"\))
		)
		(_port
			((O)(clkp1))
			((I0)(cp_delay3_156))
			((I1)(cp_delay2_155))
			((I2)(cp_delay1_154))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10000000"\))
			)
		)
	)
	(_instantiation rom_Mrom_M11 0 1690 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"10001101"\))
		)
		(_port
			((O)(M_0_Q))
			((I0)(pcCounter_qs(1)))
			((I1)(pcCounter_qs(0)))
			((I2)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"10001101"\))
			)
		)
	)
	(_instantiation f_y_shift0002_15_1 0 1700 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000000000100"\))
		)
		(_port
			((O)(f_y_shift0002(15)))
			((I0)(f_y_or0003))
			((I1)(f_Sh15))
			((I2)(Nreg_q(3)))
			((I3)(Nreg_q(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000000000100"\))
			)
		)
	)
	(_instantiation f_y_or00039 0 1711 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
		)
		(_port
			((O)(f_y_or00039_252))
			((I0)(Nreg_q(9)))
			((I1)(Nreg_q(8)))
			((I2)(Nreg_q(7)))
			((I3)(Nreg_q(6)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation f_y_or000314 0 1722 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
		)
		(_port
			((O)(f_y_or000314_251))
			((I0)(Nreg_q(5)))
			((I1)(Nreg_q(4)))
			((I2)(Nreg_q(15)))
			((I3)(Nreg_q(14)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation seg_an_0_mux00011 0 1733 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"1110"\))
		)
		(_port
			((O)(an_0_OBUF_91))
			((I0)(seg_clkdiv(18)))
			((I1)(seg_clkdiv(19)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"1110"\))
			)
		)
	)
	(_instantiation pcCounter_D_1_or00001 0 1742 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"0110"\))
		)
		(_port
			((O)(pcCounter_D(1)))
			((I0)(pcCounter_qs(0)))
			((I1)(pcCounter_qs(1)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"0110"\))
			)
		)
	)
	(_instantiation pcCounter_D_2_or00001 0 1751 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01101010"\))
		)
		(_port
			((O)(pcCounter_D(2)))
			((I0)(pcCounter_qs(2)))
			((I1)(pcCounter_qs(0)))
			((I2)(pcCounter_qs(1)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01101010"\))
			)
		)
	)
	(_instantiation seg_an_3_mux0001_SW0 0 1761 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11111110"\))
		)
		(_port
			((O)(N41))
			((I0)(Treg_q(12)))
			((I1)(Treg_q(15)))
			((I2)(Treg_q(14)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11111110"\))
			)
		)
	)
	(_instantiation seg_an_3_mux0001 0 1771 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0101011111111111"\))
		)
		(_port
			((O)(an_3_OBUF_94))
			((I0)(seg_clkdiv(18)))
			((I1)(N41))
			((I2)(Treg_q(13)))
			((I3)(seg_clkdiv(19)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0101011111111111"\))
			)
		)
	)
	(_instantiation seg_an_2_mux000115 0 1782 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
		)
		(_port
			((O)(seg_an_1_mux000115))
			((I0)(Treg_q(13)))
			((I1)(Treg_q(12)))
			((I2)(Treg_q(11)))
			((I3)(Treg_q(10)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation seg_an_2_mux000128 0 1793 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
		)
		(_port
			((O)(seg_an_2_mux000128_333))
			((I0)(Treg_q(9)))
			((I1)(Treg_q(8)))
			((I2)(Treg_q(15)))
			((I3)(Treg_q(14)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g21 0 1804 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0100010101001100"\))
		)
		(_port
			((O)(a_to_g_2_OBUF_82))
			((I0)(seg_digit(3)))
			((I1)(seg_digit(0)))
			((I2)(seg_digit(1)))
			((I3)(seg_digit(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0100010101001100"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g41 0 1815 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1000000011000010"\))
		)
		(_port
			((O)(a_to_g_4_OBUF_84))
			((I0)(seg_digit(1)))
			((I1)(seg_digit(3)))
			((I2)(seg_digit(2)))
			((I3)(seg_digit(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1000000011000010"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g111 0 1826 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000001110000010"\))
		)
		(_port
			((O)(a_to_g_1_OBUF_81))
			((I0)(seg_digit(0)))
			((I1)(seg_digit(2)))
			((I2)(seg_digit(3)))
			((I3)(seg_digit(1)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000001110000010"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g51 0 1837 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010001001000"\))
		)
		(_port
			((O)(a_to_g_5_OBUF_85))
			((I0)(seg_digit(0)))
			((I1)(seg_digit(2)))
			((I2)(seg_digit(1)))
			((I3)(seg_digit(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010001001000"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g11 0 1848 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000100101000001"\))
		)
		(_port
			((O)(a_to_g_0_OBUF_80))
			((I0)(seg_digit(1)))
			((I1)(seg_digit(2)))
			((I2)(seg_digit(3)))
			((I3)(seg_digit(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000100101000001"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g31 0 1859 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010000100011000"\))
		)
		(_port
			((O)(a_to_g_3_OBUF_83))
			((I0)(seg_digit(1)))
			((I1)(seg_digit(3)))
			((I2)(seg_digit(0)))
			((I3)(seg_digit(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010000100011000"\))
			)
		)
	)
	(_instantiation seg_Mrom_a_to_g61 0 1870 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0010100000010010"\))
		)
		(_port
			((O)(a_to_g_6_OBUF_86))
			((I0)(seg_digit(0)))
			((I1)(seg_digit(1)))
			((I2)(seg_digit(2)))
			((I3)(seg_digit(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0010100000010010"\))
			)
		)
	)
	(_instantiation seg_an_1_mux00012 0 1881 (_component .unisim.VCOMPONENTS.LUT2 )
		(_generic
			((INIT)(_string \"1101"\))
		)
		(_port
			((O)(seg_an_1_mux00012_330))
			((I0)(seg_clkdiv(18)))
			((I1)(seg_clkdiv(19)))
		)
		(_use (_entity unisim LUT2)
			(_generic
				((INIT)(_string \"1101"\))
			)
		)
	)
	(_instantiation seg_an_1_mux000128 0 1890 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
		)
		(_port
			((O)(seg_an_1_mux000128_331))
			((I0)(Treg_q(9)))
			((I1)(Treg_q(8)))
			((I2)(Treg_q(7)))
			((I3)(Treg_q(6)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation seg_an_1_mux000152 0 1901 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0000000000000001"\))
		)
		(_port
			((O)(seg_an_1_mux000152_332))
			((I0)(Treg_q(5)))
			((I1)(Treg_q(4)))
			((I2)(Treg_q(15)))
			((I3)(Treg_q(14)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0000000000000001"\))
			)
		)
	)
	(_instantiation seg_an_1_mux000172 0 1912 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110101010101010"\))
		)
		(_port
			((O)(an_1_OBUF_92))
			((I0)(seg_an_1_mux00012_330))
			((I1)(seg_an_1_mux000115))
			((I2)(seg_an_1_mux000128_331))
			((I3)(seg_an_1_mux000152_332))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110101010101010"\))
			)
		)
	)
	(_instantiation btn_3_IBUF 0 1923 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(btn_3_IBUF_98))
			((I)(btn(3)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation btn_0_IBUF 0 1928 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(btn_0_IBUF_97))
			((I)(btn(0)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_7_IBUF 0 1933 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_7_IBUF_373))
			((I)(sw(7)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_6_IBUF 0 1938 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_6_IBUF_372))
			((I)(sw(6)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_5_IBUF 0 1943 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_5_IBUF_371))
			((I)(sw(5)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_4_IBUF 0 1948 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_4_IBUF_370))
			((I)(sw(4)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_3_IBUF 0 1953 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_3_IBUF_369))
			((I)(sw(3)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_2_IBUF 0 1958 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_2_IBUF_368))
			((I)(sw(2)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_1_IBUF 0 1963 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_1_IBUF_367))
			((I)(sw(1)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation sw_0_IBUF 0 1968 (_component .unisim.VCOMPONENTS.IBUF )
		(_port
			((O)(sw_0_IBUF_366))
			((I)(sw(0)))
		)
		(_use (_entity unisim IBUF)
		)
	)
	(_instantiation dp_OBUF 0 1973 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(dp))
			((I)(M_6_Q))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation an_3_OBUF 0 1978 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(an(3)))
			((I)(an_3_OBUF_94))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation an_2_OBUF 0 1983 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(an(2)))
			((I)(an_2_OBUF_93))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation an_1_OBUF 0 1988 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(an(1)))
			((I)(an_1_OBUF_92))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation an_0_OBUF 0 1993 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(an(0)))
			((I)(an_0_OBUF_91))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_6_OBUF 0 1998 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(6)))
			((I)(a_to_g_6_OBUF_86))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_5_OBUF 0 2003 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(5)))
			((I)(a_to_g_5_OBUF_85))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_4_OBUF 0 2008 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(4)))
			((I)(a_to_g_4_OBUF_84))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_3_OBUF 0 2013 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(3)))
			((I)(a_to_g_3_OBUF_83))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_2_OBUF 0 2018 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(2)))
			((I)(a_to_g_2_OBUF_82))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_1_OBUF 0 2023 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(1)))
			((I)(a_to_g_1_OBUF_81))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation a_to_g_0_OBUF 0 2028 (_component .unisim.VCOMPONENTS.OBUF )
		(_port
			((O)(a_to_g(0)))
			((I)(a_to_g_0_OBUF_80))
		)
		(_use (_entity unisim OBUF)
		)
	)
	(_instantiation cd_Mcount_q_cy_1_rt 0 2033 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_1_rt_115))
			((I0)(cd_q(1)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_2_rt 0 2041 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_2_rt_117))
			((I0)(cd_q(2)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_3_rt 0 2049 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_3_rt_119))
			((I0)(cd_q(3)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_4_rt 0 2057 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_4_rt_121))
			((I0)(cd_q(4)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_5_rt 0 2065 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_5_rt_123))
			((I0)(cd_q(5)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_6_rt 0 2073 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_6_rt_125))
			((I0)(cd_q(6)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_7_rt 0 2081 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_7_rt_127))
			((I0)(cd_q(7)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_8_rt 0 2089 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_8_rt_129))
			((I0)(cd_q(8)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_9_rt 0 2097 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_9_rt_131))
			((I0)(cd_q(9)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_10_rt 0 2105 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_10_rt_101))
			((I0)(cd_q(10)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_11_rt 0 2113 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_11_rt_103))
			((I0)(cd_q(11)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_12_rt 0 2121 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_12_rt_105))
			((I0)(cd_q(12)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_13_rt 0 2129 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_13_rt_107))
			((I0)(cd_q(13)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_14_rt 0 2137 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_14_rt_109))
			((I0)(cd_q(14)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_15_rt 0 2145 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_15_rt_111))
			((I0)(cd_q(15)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_cy_16_rt 0 2153 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_cy_16_rt_113))
			((I0)(cd_q(16)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_18_rt 0 2161 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_18_rt_280))
			((I0)(seg_clkdiv(18)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_17_rt 0 2169 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_17_rt_278))
			((I0)(seg_clkdiv(17)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_16_rt 0 2177 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_16_rt_276))
			((I0)(seg_clkdiv(16)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_15_rt 0 2185 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_15_rt_274))
			((I0)(seg_clkdiv(15)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_14_rt 0 2193 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_14_rt_272))
			((I0)(seg_clkdiv(14)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_13_rt 0 2201 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_13_rt_270))
			((I0)(seg_clkdiv(13)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_12_rt 0 2209 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_12_rt_268))
			((I0)(seg_clkdiv(12)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_11_rt 0 2217 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_11_rt_266))
			((I0)(seg_clkdiv(11)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_10_rt 0 2225 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_10_rt_264))
			((I0)(seg_clkdiv(10)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_9_rt 0 2233 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_9_rt_298))
			((I0)(seg_clkdiv(9)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_8_rt 0 2241 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_8_rt_296))
			((I0)(seg_clkdiv(8)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_7_rt 0 2249 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_7_rt_294))
			((I0)(seg_clkdiv(7)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_6_rt 0 2257 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_6_rt_292))
			((I0)(seg_clkdiv(6)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_5_rt 0 2265 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_5_rt_290))
			((I0)(seg_clkdiv(5)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_4_rt 0 2273 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_4_rt_288))
			((I0)(seg_clkdiv(4)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_3_rt 0 2281 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_3_rt_286))
			((I0)(seg_clkdiv(3)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_2_rt 0 2289 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_2_rt_284))
			((I0)(seg_clkdiv(2)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_cy_1_rt 0 2297 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_cy_1_rt_282))
			((I0)(seg_clkdiv(1)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation cd_Mcount_q_xor_17_rt 0 2305 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(cd_Mcount_q_xor_17_rt_133))
			((I0)(cd_q(17)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation seg_Mcount_clkdiv_xor_19_rt 0 2313 (_component .unisim.VCOMPONENTS.LUT1 )
		(_generic
			((INIT)(_string \"0010"\))
		)
		(_port
			((O)(seg_Mcount_clkdiv_xor_19_rt_300))
			((I0)(seg_clkdiv(19)))
		)
		(_use (_entity unisim LUT1)
			(_generic
				((INIT)(_string \"0010"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_10 0 2321 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01101110"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_10_189))
			((I0)(Nreg_q(0)))
			((I1)(Treg_q(0)))
			((I2)(M_0_Q))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01101110"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_11_SW0 0 2331 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01110010"\))
		)
		(_port
			((O)(N75))
			((I0)(pcCounter_qs(1)))
			((I1)(pcCounter_qs(0)))
			((I2)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01110010"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_11 0 2341 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01100100"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_11_190))
			((I0)(Treg_q(0)))
			((I1)(N75))
			((I2)(Nreg_q(0)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01100100"\))
			)
		)
	)
	(_instantiation f_y_or000322_SW0 0 2351 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11111110"\))
		)
		(_port
			((O)(N107))
			((I0)(Nreg_q(13)))
			((I1)(f_y_or000314_251))
			((I2)(f_y_or00039_252))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11111110"\))
			)
		)
	)
	(_instantiation f_y_or000322 0 2361 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111111111111110"\))
		)
		(_port
			((O)(f_y_or0003))
			((I0)(Nreg_q(10)))
			((I1)(Nreg_q(11)))
			((I2)(Nreg_q(12)))
			((I3)(N107))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111111111111110"\))
			)
		)
	)
	(_instantiation seg_an_2_mux000141 0 2372 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1111110111011101"\))
		)
		(_port
			((O)(an_2_OBUF_93))
			((I0)(seg_clkdiv(19)))
			((I1)(seg_clkdiv(18)))
			((I2)(seg_an_2_mux000128_333))
			((I3)(seg_an_1_mux000115))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1111110111011101"\))
			)
		)
	)
	(_instantiation rom_Mrom_M51 0 2383 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"01100100"\))
		)
		(_port
			((O)(M_5_Q))
			((I0)(pcCounter_qs(2)))
			((I1)(pcCounter_qs(0)))
			((I2)(pcCounter_qs(1)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"01100100"\))
			)
		)
	)
	(_instantiation nmux_y_9_1 0 2393 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11001000"\))
		)
		(_port
			((O)(tin(9)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(9)))
			((I2)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11001000"\))
			)
		)
	)
	(_instantiation nmux_y_8_1 0 2403 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11001000"\))
		)
		(_port
			((O)(tin(8)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(8)))
			((I2)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11001000"\))
			)
		)
	)
	(_instantiation nmux_y_15_1 0 2413 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11001000"\))
		)
		(_port
			((O)(tin(15)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(15)))
			((I2)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11001000"\))
			)
		)
	)
	(_instantiation nmux_y_14_1 0 2423 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11001000"\))
		)
		(_port
			((O)(tin(14)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(14)))
			((I2)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11001000"\))
			)
		)
	)
	(_instantiation nmux_y_13_1 0 2433 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11001000"\))
		)
		(_port
			((O)(tin(13)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(13)))
			((I2)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11001000"\))
			)
		)
	)
	(_instantiation nmux_y_12_1 0 2443 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11001000"\))
		)
		(_port
			((O)(tin(12)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(12)))
			((I2)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11001000"\))
			)
		)
	)
	(_instantiation nmux_y_11_1 0 2453 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11001000"\))
		)
		(_port
			((O)(tin(11)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(11)))
			((I2)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11001000"\))
			)
		)
	)
	(_instantiation nmux_y_10_1 0 2463 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11001000"\))
		)
		(_port
			((O)(tin(10)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(10)))
			((I2)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11001000"\))
			)
		)
	)
	(_instantiation nmux_y_7_1 0 2473 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100110111001000"\))
		)
		(_port
			((O)(tin(7)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(7)))
			((I2)(pcCounter_qs(2)))
			((I3)(sw_7_IBUF_373))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100110111001000"\))
			)
		)
	)
	(_instantiation nmux_y_6_1 0 2484 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100110111001000"\))
		)
		(_port
			((O)(tin(6)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(6)))
			((I2)(pcCounter_qs(2)))
			((I3)(sw_6_IBUF_372))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100110111001000"\))
			)
		)
	)
	(_instantiation nmux_y_5_1 0 2495 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100110111001000"\))
		)
		(_port
			((O)(tin(5)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(5)))
			((I2)(pcCounter_qs(2)))
			((I3)(sw_5_IBUF_371))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100110111001000"\))
			)
		)
	)
	(_instantiation nmux_y_4_1 0 2506 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100110111001000"\))
		)
		(_port
			((O)(tin(4)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(4)))
			((I2)(pcCounter_qs(2)))
			((I3)(sw_4_IBUF_370))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100110111001000"\))
			)
		)
	)
	(_instantiation nmux_y_3_1 0 2517 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100110111001000"\))
		)
		(_port
			((O)(tin(3)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(3)))
			((I2)(pcCounter_qs(2)))
			((I3)(sw_3_IBUF_369))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100110111001000"\))
			)
		)
	)
	(_instantiation nmux_y_2_1 0 2528 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100110111001000"\))
		)
		(_port
			((O)(tin(2)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(2)))
			((I2)(pcCounter_qs(2)))
			((I3)(sw_2_IBUF_368))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100110111001000"\))
			)
		)
	)
	(_instantiation nmux_y_1_1 0 2539 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100110111001000"\))
		)
		(_port
			((O)(tin(1)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(1)))
			((I2)(pcCounter_qs(2)))
			((I3)(sw_1_IBUF_367))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100110111001000"\))
			)
		)
	)
	(_instantiation nmux_y_0_1 0 2550 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1100110111001000"\))
		)
		(_port
			((O)(tin(0)))
			((I0)(pcCounter_qs(1)))
			((I1)(f_y(0)))
			((I2)(pcCounter_qs(2)))
			((I3)(sw_0_IBUF_366))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1100110111001000"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_86 0 2561 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0111000000100000"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_86_195))
			((I0)(pcCounter_qs(1)))
			((I1)(pcCounter_qs(0)))
			((I2)(Treg_q(14)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0111000000100000"\))
			)
		)
	)
	(_instantiation f_y_cmp_eq00001 0 2572 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"00100011"\))
		)
		(_port
			((O)(f_y_cmp_eq0000))
			((I0)(pcCounter_qs(0)))
			((I1)(pcCounter_qs(2)))
			((I2)(pcCounter_qs(1)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"00100011"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5 0 2582 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(10)))
			((I0)(pcCounter_qs(0)))
			((I1)(N141))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(10)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_0 0 2593 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(11)))
			((I0)(pcCounter_qs(0)))
			((I1)(N143))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(11)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_1 0 2604 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(12)))
			((I0)(pcCounter_qs(0)))
			((I1)(N145))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(12)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_2 0 2615 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(13)))
			((I0)(pcCounter_qs(0)))
			((I1)(N147))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(13)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_3 0 2626 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(14)))
			((I0)(pcCounter_qs(0)))
			((I1)(N149))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(14)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_5 0 2637 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(1)))
			((I0)(pcCounter_qs(0)))
			((I1)(N151))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(1)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_6 0 2648 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(2)))
			((I0)(pcCounter_qs(0)))
			((I1)(N153))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_7 0 2659 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(3)))
			((I0)(pcCounter_qs(0)))
			((I1)(N155))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(3)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_8 0 2670 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(4)))
			((I0)(pcCounter_qs(0)))
			((I1)(N157))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(4)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_9 0 2681 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(5)))
			((I0)(pcCounter_qs(0)))
			((I1)(N159))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(5)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_10 0 2692 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(6)))
			((I0)(pcCounter_qs(0)))
			((I1)(N161))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(6)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_11 0 2703 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(7)))
			((I0)(pcCounter_qs(0)))
			((I1)(N163))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(7)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_12 0 2714 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(8)))
			((I0)(pcCounter_qs(0)))
			((I1)(N165))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(8)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_13 0 2725 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_y_mux0002(9)))
			((I0)(pcCounter_qs(0)))
			((I1)(N167))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(9)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation M_1_1 0 2736 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"00100011"\))
		)
		(_port
			((O)(M_1_Q))
			((I0)(pcCounter_qs(0)))
			((I1)(pcCounter_qs(2)))
			((I2)(pcCounter_qs(1)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"00100011"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_15_Q 0 2746 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(15)))
			((I0)(Treg_q(15)))
			((I1)(Nreg_q(15)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_14_Q 0 2757 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(14)))
			((I0)(Treg_q(14)))
			((I1)(Nreg_q(14)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_13_Q 0 2768 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(13)))
			((I0)(Treg_q(13)))
			((I1)(Nreg_q(13)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_12_Q 0 2779 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(12)))
			((I0)(Treg_q(12)))
			((I1)(Nreg_q(12)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_11_Q 0 2790 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(11)))
			((I0)(Treg_q(11)))
			((I1)(Nreg_q(11)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_10_Q 0 2801 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(10)))
			((I0)(Treg_q(10)))
			((I1)(Nreg_q(10)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_9_Q 0 2812 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(9)))
			((I0)(Treg_q(9)))
			((I1)(Nreg_q(9)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_8_Q 0 2823 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(8)))
			((I0)(Treg_q(8)))
			((I1)(Nreg_q(8)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_7_Q 0 2834 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(7)))
			((I0)(Treg_q(7)))
			((I1)(Nreg_q(7)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_6_Q 0 2845 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(6)))
			((I0)(Treg_q(6)))
			((I1)(Nreg_q(6)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_5_Q 0 2856 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(5)))
			((I0)(Treg_q(5)))
			((I1)(Nreg_q(5)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_4_Q 0 2867 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(4)))
			((I0)(Treg_q(4)))
			((I1)(Nreg_q(4)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_3_Q 0 2878 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(3)))
			((I0)(Treg_q(3)))
			((I1)(Nreg_q(3)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_2_Q 0 2889 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(2)))
			((I0)(Treg_q(2)))
			((I1)(Nreg_q(2)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_1_Q 0 2900 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1010101001101010"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(1)))
			((I0)(Treg_q(1)))
			((I1)(Nreg_q(1)))
			((I2)(pcCounter_qs(1)))
			((I3)(pcCounter_qs(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1010101001101010"\))
			)
		)
	)
	(_instantiation f_Maddsub_y_addsub0000_lut_0_Q 0 2911 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0101010101011001"\))
		)
		(_port
			((O)(f_Maddsub_y_addsub0000_lut(0)))
			((I0)(Treg_q(0)))
			((I1)(pcCounter_qs(1)))
			((I2)(pcCounter_qs(0)))
			((I3)(Nreg_q(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0101010101011001"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_SW0 0 2922 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N141))
			((I0)(M_0_Q))
			((I1)(Treg_q(9)))
			((I2)(Treg_q(11)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_0_SW0 0 2933 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N143))
			((I0)(M_0_Q))
			((I1)(Treg_q(10)))
			((I2)(Treg_q(12)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_1_SW0 0 2944 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N145))
			((I0)(M_0_Q))
			((I1)(Treg_q(11)))
			((I2)(Treg_q(13)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_2_SW0 0 2955 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N147))
			((I0)(M_0_Q))
			((I1)(Treg_q(12)))
			((I2)(Treg_q(14)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_3_SW0 0 2966 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N149))
			((I0)(M_0_Q))
			((I1)(Treg_q(13)))
			((I2)(Treg_q(15)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_5_SW0 0 2977 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N151))
			((I0)(M_0_Q))
			((I1)(Treg_q(0)))
			((I2)(Treg_q(2)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_6_SW0 0 2988 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N153))
			((I0)(M_0_Q))
			((I1)(Treg_q(1)))
			((I2)(Treg_q(3)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_7_SW0 0 2999 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N155))
			((I0)(M_0_Q))
			((I1)(Treg_q(2)))
			((I2)(Treg_q(4)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_8_SW0 0 3010 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N157))
			((I0)(M_0_Q))
			((I1)(Treg_q(3)))
			((I2)(Treg_q(5)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_9_SW0 0 3021 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N159))
			((I0)(M_0_Q))
			((I1)(Treg_q(4)))
			((I2)(Treg_q(6)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_10_SW0 0 3032 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N161))
			((I0)(M_0_Q))
			((I1)(Treg_q(5)))
			((I2)(Treg_q(7)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_11_SW0 0 3043 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N163))
			((I0)(M_0_Q))
			((I1)(Treg_q(6)))
			((I2)(Treg_q(8)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_12_SW0 0 3054 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N165))
			((I0)(M_0_Q))
			((I1)(Treg_q(7)))
			((I2)(Treg_q(9)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_13_SW0 0 3065 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1110010011111111"\))
		)
		(_port
			((O)(N167))
			((I0)(M_0_Q))
			((I1)(Treg_q(8)))
			((I2)(Treg_q(10)))
			((I3)(pcCounter_qs(2)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1110010011111111"\))
			)
		)
	)
	(_instantiation mclk_BUFGP 0 3076 (_component .unisim.VCOMPONENTS.BUFGP )
		(_port
			((O)(mclk_BUFGP_255))
			((I)(mclk))
		)
		(_use (_entity unisim BUFGP)
		)
	)
	(_instantiation clkp_BUFG 0 3081 (_component .unisim.VCOMPONENTS.BUFG )
		(_port
			((O)(clkp))
			((I)(clkp1))
		)
		(_use (_entity unisim BUFG)
		)
	)
	(_instantiation cd_Mcount_q_lut_0_INV_0 0 3086 (_component .unisim.VCOMPONENTS.INV )
		(_port
			((O)(cd_Mcount_q_lut(0)))
			((I)(cd_q(0)))
		)
		(_use (_entity unisim INV)
		)
	)
	(_instantiation seg_Mcount_clkdiv_lut_0_INV_0 0 3091 (_component .unisim.VCOMPONENTS.INV )
		(_port
			((O)(seg_Mcount_clkdiv_lut(0)))
			((I)(seg_clkdiv(0)))
		)
		(_use (_entity unisim INV)
		)
	)
	(_instantiation pcCounter_D_0_not00001_INV_0 0 3096 (_component .unisim.VCOMPONENTS.INV )
		(_port
			((O)(pcCounter_D(0)))
			((I)(pcCounter_qs(0)))
		)
		(_use (_entity unisim INV)
		)
	)
	(_instantiation f_fcode_3_SW01 0 3101 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_fcode_3_SW0))
			((I0)(pcCounter_qs(0)))
			((I1)(f_Mmux_y_mux0002_9_f5_196))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(0)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_fcode_3_SW0_f5 0 3112 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(N9))
			((I0)(f_fcode_3_SW0))
			((I1)(f_y_addsub0000(0)))
			((S)(pcCounter_qs(2)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation f_fcode_3_1 0 3119 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1011101110110001"\))
		)
		(_port
			((O)(f_fcode(3)))
			((I0)(pcCounter_qs(1)))
			((I1)(pcCounter_qs(2)))
			((I2)(pcCounter_qs(0)))
			((I3)(N9))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1011101110110001"\))
			)
		)
	)
	(_instantiation f_fcode_3_2 0 3130 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"0111001100100011"\))
		)
		(_port
			((O)(f_fcode_3_1_199))
			((I0)(pcCounter_qs(0)))
			((I1)(pcCounter_qs(2)))
			((I2)(pcCounter_qs(1)))
			((I3)(N9))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"0111001100100011"\))
			)
		)
	)
	(_instantiation f_fcode_3_f5 0 3141 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(f_y_mux0002(0)))
			((I0)(f_fcode_3_1_199))
			((I1)(f_fcode(3)))
			((S)(Treg_q(1)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_41 0 3148 (_component .unisim.VCOMPONENTS.LUT4 )
		(_generic
			((INIT)(_string \"1101110010001100"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_2_f5_4))
			((I0)(pcCounter_qs(0)))
			((I1)(f_Mmux_y_mux0002_6_f56))
			((I2)(pcCounter_qs(1)))
			((I3)(f_y_addsub0000(15)))
		)
		(_use (_entity unisim LUT4)
			(_generic
				((INIT)(_string \"1101110010001100"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_42 0 3159 (_component .unisim.VCOMPONENTS.LUT3 )
		(_generic
			((INIT)(_string \"11111011"\))
		)
		(_port
			((O)(f_Mmux_y_mux0002_2_f5_41_192))
			((I0)(pcCounter_qs(0)))
			((I1)(pcCounter_qs(1)))
			((I2)(f_y_addsub0000(15)))
		)
		(_use (_entity unisim LUT3)
			(_generic
				((INIT)(_string \"11111011"\))
			)
		)
	)
	(_instantiation f_Mmux_y_mux0002_2_f5_4_f5 0 3169 (_component .unisim.VCOMPONENTS.MUXF5 )
		(_port
			((O)(f_y_mux0002(15)))
			((I0)(f_Mmux_y_mux0002_2_f5_41_192))
			((I1)(f_Mmux_y_mux0002_2_f5_4))
			((S)(pcCounter_qs(2)))
		)
		(_use (_entity unisim MUXF5)
		)
	)
	(_object
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 1))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 46 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~122 0 47 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48 (_entity (_in ))))
		(_signal (_internal M_0_Q ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal M_1_Q ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal M_5_Q ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal M_6_Q ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal N0 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal N107 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal N141 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal N143 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal N145 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_signal (_internal N147 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal N149 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_architecture (_uni ))))
		(_signal (_internal N151 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal N153 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal N155 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal N157 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal N159 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal N161 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal N163 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal N165 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal N167 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_signal (_internal N41 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal N75 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_architecture (_uni ))))
		(_signal (_internal N9 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_architecture (_uni ))))
		(_signal (_internal a_to_g_0_OBUF_80 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_architecture (_uni ))))
		(_signal (_internal a_to_g_1_OBUF_81 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_architecture (_uni ))))
		(_signal (_internal a_to_g_2_OBUF_82 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_architecture (_uni ))))
		(_signal (_internal a_to_g_3_OBUF_83 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal a_to_g_4_OBUF_84 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_signal (_internal a_to_g_5_OBUF_85 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal a_to_g_6_OBUF_86 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal an_0_OBUF_91 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_signal (_internal an_1_OBUF_92 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_architecture (_uni ))))
		(_signal (_internal an_2_OBUF_93 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_architecture (_uni ))))
		(_signal (_internal an_3_OBUF_94 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_architecture (_uni ))))
		(_signal (_internal btn_0_IBUF_97 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_architecture (_uni ))))
		(_signal (_internal btn_3_IBUF_98 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_10_rt_101 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_11_rt_103 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_12_rt_105 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_13_rt_107 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_14_rt_109 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_15_rt_111 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_16_rt_113 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_1_rt_115 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_2_rt_117 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_3_rt_119 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_4_rt_121 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_5_rt_123 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_6_rt_125 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_7_rt_127 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_8_rt_129 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_cy_9_rt_131 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal cd_Mcount_q_xor_17_rt_133 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni ))))
		(_signal (_internal clkp1 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni ))))
		(_signal (_internal cp_delay1_154 ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_signal (_internal cp_delay2_155 ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal cp_delay3_156 ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_10_189 ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_11_190 ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_2_f5_4 ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_2_f5_41_192 ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_6_f56 ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_76_194 ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_86_195 ~extieee.std_logic_1164.STD_LOGIC 0 117 (_architecture (_uni ))))
		(_signal (_internal f_Mmux_y_mux0002_9_f5_196 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal f_Sh15 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal f_fcode_3_1_199 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_signal (_internal f_fcode_3_SW0 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_architecture (_uni ))))
		(_signal (_internal f_y_cmp_eq0000 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_architecture (_uni ))))
		(_signal (_internal f_y_or0003 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_architecture (_uni ))))
		(_signal (_internal f_y_or000314_251 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_architecture (_uni ))))
		(_signal (_internal f_y_or00039_252 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_architecture (_uni ))))
		(_signal (_internal mclk_BUFGP_255 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_10_rt_264 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_11_rt_266 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_12_rt_268 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_13_rt_270 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_14_rt_272 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_15_rt_274 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_16_rt_276 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_17_rt_278 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_18_rt_280 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_1_rt_282 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_2_rt_284 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_3_rt_286 ~extieee.std_logic_1164.STD_LOGIC 0 138 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_4_rt_288 ~extieee.std_logic_1164.STD_LOGIC 0 139 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_5_rt_290 ~extieee.std_logic_1164.STD_LOGIC 0 140 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_6_rt_292 ~extieee.std_logic_1164.STD_LOGIC 0 141 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_7_rt_294 ~extieee.std_logic_1164.STD_LOGIC 0 142 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_8_rt_296 ~extieee.std_logic_1164.STD_LOGIC 0 143 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_cy_9_rt_298 ~extieee.std_logic_1164.STD_LOGIC 0 144 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_xor_19_rt_300 ~extieee.std_logic_1164.STD_LOGIC 0 145 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_3_301 ~extieee.std_logic_1164.STD_LOGIC 0 146 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_31_302 ~extieee.std_logic_1164.STD_LOGIC 0 147 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_32_303 ~extieee.std_logic_1164.STD_LOGIC 0 148 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_33_304 ~extieee.std_logic_1164.STD_LOGIC 0 149 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_4_305 ~extieee.std_logic_1164.STD_LOGIC 0 150 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_41_306 ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_42_307 ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal seg_Mmux_digit_43_308 ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux000115 ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux00012_330 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux000128_331 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_signal (_internal seg_an_1_mux000152_332 ~extieee.std_logic_1164.STD_LOGIC 0 157 (_architecture (_uni ))))
		(_signal (_internal seg_an_2_mux000128_333 ~extieee.std_logic_1164.STD_LOGIC 0 158 (_architecture (_uni ))))
		(_signal (_internal sw_0_IBUF_366 ~extieee.std_logic_1164.STD_LOGIC 0 159 (_architecture (_uni ))))
		(_signal (_internal sw_1_IBUF_367 ~extieee.std_logic_1164.STD_LOGIC 0 160 (_architecture (_uni ))))
		(_signal (_internal sw_2_IBUF_368 ~extieee.std_logic_1164.STD_LOGIC 0 161 (_architecture (_uni ))))
		(_signal (_internal sw_3_IBUF_369 ~extieee.std_logic_1164.STD_LOGIC 0 162 (_architecture (_uni ))))
		(_signal (_internal sw_4_IBUF_370 ~extieee.std_logic_1164.STD_LOGIC 0 163 (_architecture (_uni ))))
		(_signal (_internal sw_5_IBUF_371 ~extieee.std_logic_1164.STD_LOGIC 0 164 (_architecture (_uni ))))
		(_signal (_internal sw_6_IBUF_372 ~extieee.std_logic_1164.STD_LOGIC 0 165 (_architecture (_uni ))))
		(_signal (_internal sw_7_IBUF_373 ~extieee.std_logic_1164.STD_LOGIC 0 166 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 167 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Nreg_q ~STD_LOGIC_VECTOR{15~downto~0}~13 0 167 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{17~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 17)(i 0))))))
		(_signal (_internal Result ~STD_LOGIC_VECTOR{17~downto~0}~13 0 168 (_architecture (_uni ))))
		(_signal (_internal Treg_q ~STD_LOGIC_VECTOR{15~downto~0}~13 0 169 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal cd_Mcount_q_cy ~STD_LOGIC_VECTOR{16~downto~0}~13 0 170 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~downto~0}~13 0 171 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 0)(i 0))))))
		(_signal (_internal cd_Mcount_q_lut ~STD_LOGIC_VECTOR{0~downto~0}~13 0 171 (_architecture (_uni ))))
		(_signal (_internal cd_q ~STD_LOGIC_VECTOR{17~downto~0}~13 0 172 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{14~downto~0}~13 0 173 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 14)(i 0))))))
		(_signal (_internal f_Maddsub_y_addsub0000_cy ~STD_LOGIC_VECTOR{14~downto~0}~13 0 173 (_architecture (_uni ))))
		(_signal (_internal f_Maddsub_y_addsub0000_lut ~STD_LOGIC_VECTOR{15~downto~0}~13 0 174 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~3}~13 0 175 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 3))))))
		(_signal (_internal f_fcode ~STD_LOGIC_VECTOR{3~downto~3}~13 0 175 (_architecture (_uni ))))
		(_signal (_internal f_y ~STD_LOGIC_VECTOR{15~downto~0}~13 0 176 (_architecture (_uni ))))
		(_signal (_internal f_y_addsub0000 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 177 (_architecture (_uni ))))
		(_signal (_internal f_y_mux0002 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 178 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~15}~13 0 179 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 15))))))
		(_signal (_internal f_y_shift0002 ~STD_LOGIC_VECTOR{15~downto~15}~13 0 179 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 180 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal pcCounter_D ~STD_LOGIC_VECTOR{2~downto~0}~13 0 180 (_architecture (_uni ))))
		(_signal (_internal pcCounter_qs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 181 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{18~downto~0}~13 0 182 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 18)(i 0))))))
		(_signal (_internal seg_Mcount_clkdiv_cy ~STD_LOGIC_VECTOR{18~downto~0}~13 0 182 (_architecture (_uni ))))
		(_signal (_internal seg_Mcount_clkdiv_lut ~STD_LOGIC_VECTOR{0~downto~0}~13 0 183 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 184 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal seg_Result ~STD_LOGIC_VECTOR{19~downto~0}~13 0 184 (_architecture (_uni ))))
		(_signal (_internal seg_clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 185 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 186 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal seg_digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 186 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~13 0 187 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153677 (unisim VCOMPONENTS ~BIT_VECTOR~153677)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153680 (unisim VCOMPONENTS ~BIT_VECTOR~153680)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153674 (unisim VCOMPONENTS ~BIT_VECTOR~153674)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153424 (unisim VCOMPONENTS ~STRING~153424)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153425 (unisim VCOMPONENTS ~STRING~153425)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153426 (unisim VCOMPONENTS ~STRING~153426)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153427 (unisim VCOMPONENTS ~STRING~153427)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153902 (unisim VCOMPONENTS ~STRING~153902)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153903 (unisim VCOMPONENTS ~STRING~153903)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~153904 (unisim VCOMPONENTS ~STRING~153904)))
		(_type (_external ~extunisim.VCOMPONENTS.~BIT_VECTOR~153671 (unisim VCOMPONENTS ~BIT_VECTOR~153671)))
	)
)
