and r0, r0, r1 
mvn r1, r0 
mov r0, r1 
and r1, r1, r0 
rsb r1, r1, r2, ror #31 
