

================================================================
== Vitis HLS Report for 'decision_function_68'
================================================================
* Date:           Tue Mar 11 16:16:24 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_15_val_read, i18 261322" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_912 = icmp_slt  i18 %x_14_val_read, i18 196" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_912' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_913 = icmp_slt  i18 %x_12_val_read, i18 447" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_913' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_914 = icmp_slt  i18 %x_2_val_read, i18 261986" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_914' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %x_3_val_read, i32 5, i32 17" [firmware/BDT.h:86]   --->   Operation 26 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.67ns)   --->   "%icmp_ln86_915 = icmp_slt  i13 %tmp, i13 1" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_915' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_916 = icmp_slt  i18 %x_7_val_read, i18 245" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_916' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_917 = icmp_slt  i18 %x_14_val_read, i18 1632" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_917' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_918 = icmp_slt  i18 %x_15_val_read, i18 260944" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_918' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_919 = icmp_slt  i18 %x_0_val_read, i18 229" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_919' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_920 = icmp_slt  i18 %x_0_val_read, i18 995" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_920' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_921 = icmp_slt  i18 %x_9_val_read, i18 260197" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_921' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_922 = icmp_slt  i18 %x_6_val_read, i18 444" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_922' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_923 = icmp_slt  i18 %x_6_val_read, i18 1487" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_923' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_924 = icmp_slt  i18 %x_2_val_read, i18 2604" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_924' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_925 = icmp_slt  i18 %x_14_val_read, i18 1884" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_925' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_926 = icmp_slt  i18 %x_4_val_read, i18 261014" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_926' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_927 = icmp_slt  i18 %x_6_val_read, i18 1479" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_927' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_928 = icmp_slt  i18 %x_6_val_read, i18 260383" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_928' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_929 = icmp_slt  i18 %x_4_val_read, i18 261345" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_929' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_930 = icmp_slt  i18 %x_14_val_read, i18 548" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_930' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_931 = icmp_slt  i18 %x_11_val_read, i18 260764" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_931' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_932 = icmp_slt  i18 %x_11_val_read, i18 260592" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_932' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_933 = icmp_slt  i18 %x_1_val_read, i18 123" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_933' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_934 = icmp_slt  i18 %x_7_val_read, i18 261732" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_934' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_935 = icmp_slt  i18 %x_14_val_read, i18 252" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_935' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_936 = icmp_slt  i18 %x_1_val_read, i18 261757" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_936' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_937 = icmp_slt  i18 %x_7_val_read, i18 1650" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_937' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_938 = icmp_slt  i18 %x_15_val_read, i18 1729" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_938' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_939 = icmp_slt  i18 %x_5_val_read, i18 3802" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_939' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_940 = icmp_slt  i18 %x_2_val_read, i18 2781" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_940' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_941 = icmp_slt  i18 %x_11_val_read, i18 1443" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_941' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_912, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_431 = xor i1 %icmp_ln86_912, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_431' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_431" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_1133 = and i1 %icmp_ln86_914, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_1133' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_166)   --->   "%xor_ln104_433 = xor i1 %icmp_ln86_914, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_433' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_166 = and i1 %and_ln102, i1 %xor_ln104_433" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_166' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_1137 = and i1 %icmp_ln86_918, i1 %and_ln102_1133" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1137' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_437 = xor i1 %icmp_ln86_918, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_437' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102_1138 = and i1 %icmp_ln86_919, i1 %and_ln104_166" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1138' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1146 = and i1 %icmp_ln86_927, i1 %xor_ln104_437" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102_1146' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1147 = and i1 %and_ln102_1146, i1 %and_ln102_1133" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1147' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1137, i1 %and_ln102_1147" [firmware/BDT.h:117]   --->   Operation 65 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 66 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_1134 = and i1 %icmp_ln86_915, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1134' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_167)   --->   "%xor_ln104_434 = xor i1 %icmp_ln86_915, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_434' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_167 = and i1 %and_ln104, i1 %xor_ln104_434" [firmware/BDT.h:104]   --->   Operation 69 'and' 'and_ln104_167' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_897)   --->   "%xor_ln104_438 = xor i1 %icmp_ln86_919, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_438' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%and_ln102_1139 = and i1 %icmp_ln86_920, i1 %and_ln102_1134" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1139' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_893)   --->   "%and_ln102_1145 = and i1 %icmp_ln86_926, i1 %and_ln102_1137" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1145' <Predicate = (and_ln102_1137 & and_ln102_1133 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_895)   --->   "%and_ln102_1148 = and i1 %icmp_ln86_928, i1 %and_ln102_1138" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1148' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_897)   --->   "%and_ln102_1149 = and i1 %icmp_ln86_929, i1 %xor_ln104_438" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1149' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_897)   --->   "%and_ln102_1150 = and i1 %and_ln102_1149, i1 %and_ln104_166" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1150' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_893)   --->   "%xor_ln117 = xor i1 %and_ln102_1145, i1 1" [firmware/BDT.h:117]   --->   Operation 76 'xor' 'xor_ln117' <Predicate = (and_ln102_1137 & and_ln102_1133 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_893)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 77 'zext' 'zext_ln117' <Predicate = (and_ln102_1137 & and_ln102_1133 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_893)   --->   "%select_ln117 = select i1 %and_ln102_1137, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 78 'select' 'select_ln117' <Predicate = (and_ln102_1133 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_893)   --->   "%select_ln117_892 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117_892' <Predicate = (and_ln102_1133 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_893)   --->   "%zext_ln117_94 = zext i2 %select_ln117_892" [firmware/BDT.h:117]   --->   Operation 80 'zext' 'zext_ln117_94' <Predicate = (and_ln102_1133 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_895)   --->   "%or_ln117_802 = or i1 %and_ln102_1133, i1 %and_ln102_1148" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_802' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_893 = select i1 %and_ln102_1133, i3 %zext_ln117_94, i3 4" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117_893' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln117_803 = or i1 %and_ln102_1133, i1 %and_ln102_1138" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_803' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_895)   --->   "%select_ln117_894 = select i1 %or_ln117_802, i3 %select_ln117_893, i3 5" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_894' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_897)   --->   "%or_ln117_804 = or i1 %or_ln117_803, i1 %and_ln102_1150" [firmware/BDT.h:117]   --->   Operation 85 'or' 'or_ln117_804' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_895 = select i1 %or_ln117_803, i3 %select_ln117_894, i3 6" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_895' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_897)   --->   "%select_ln117_896 = select i1 %or_ln117_804, i3 %select_ln117_895, i3 7" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_896' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_897)   --->   "%zext_ln117_95 = zext i3 %select_ln117_896" [firmware/BDT.h:117]   --->   Operation 88 'zext' 'zext_ln117_95' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_897 = select i1 %and_ln102, i4 %zext_ln117_95, i4 8" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_897' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns)   --->   "%or_ln117_806 = or i1 %and_ln102, i1 %and_ln102_1139" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_806' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 91 [1/1] (0.97ns)   --->   "%and_ln102_1132 = and i1 %icmp_ln86_913, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_1132' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_165)   --->   "%xor_ln104_432 = xor i1 %icmp_ln86_913, i1 1" [firmware/BDT.h:104]   --->   Operation 92 'xor' 'xor_ln104_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_165 = and i1 %xor_ln104_432, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 93 'and' 'and_ln104_165' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns)   --->   "%and_ln102_1135 = and i1 %icmp_ln86_916, i1 %and_ln102_1132" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_1135' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_901)   --->   "%xor_ln104_439 = xor i1 %icmp_ln86_920, i1 1" [firmware/BDT.h:104]   --->   Operation 95 'xor' 'xor_ln104_439' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.97ns)   --->   "%and_ln102_1140 = and i1 %icmp_ln86_921, i1 %and_ln104_167" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_1140' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.97ns)   --->   "%and_ln102_1141 = and i1 %icmp_ln86_922, i1 %and_ln102_1135" [firmware/BDT.h:102]   --->   Operation 97 'and' 'and_ln102_1141' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_899)   --->   "%and_ln102_1151 = and i1 %icmp_ln86_930, i1 %and_ln102_1139" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_1151' <Predicate = (icmp_ln86 & or_ln117_806)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_901)   --->   "%and_ln102_1152 = and i1 %icmp_ln86_931, i1 %xor_ln104_439" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_1152' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_901)   --->   "%and_ln102_1153 = and i1 %and_ln102_1152, i1 %and_ln102_1134" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_1153' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_903)   --->   "%and_ln102_1154 = and i1 %icmp_ln86_932, i1 %and_ln102_1140" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_1154' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_899)   --->   "%or_ln117_805 = or i1 %and_ln102, i1 %and_ln102_1151" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_805' <Predicate = (icmp_ln86 & or_ln117_806)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_899)   --->   "%select_ln117_898 = select i1 %or_ln117_805, i4 %select_ln117_897, i4 9" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_898' <Predicate = (icmp_ln86 & or_ln117_806)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_901)   --->   "%or_ln117_807 = or i1 %or_ln117_806, i1 %and_ln102_1153" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_807' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_899 = select i1 %or_ln117_806, i4 %select_ln117_898, i4 10" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_899' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln117_808 = or i1 %and_ln102, i1 %and_ln102_1134" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_808' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_901)   --->   "%select_ln117_900 = select i1 %or_ln117_807, i4 %select_ln117_899, i4 11" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_900' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_903)   --->   "%or_ln117_809 = or i1 %or_ln117_808, i1 %and_ln102_1154" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_809' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_901 = select i1 %or_ln117_808, i4 %select_ln117_900, i4 12" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_901' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.97ns)   --->   "%or_ln117_810 = or i1 %or_ln117_808, i1 %and_ln102_1140" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_810' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_903)   --->   "%select_ln117_902 = select i1 %or_ln117_809, i4 %select_ln117_901, i4 13" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_902' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_903 = select i1 %or_ln117_810, i4 %select_ln117_902, i4 14" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_903' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_168)   --->   "%xor_ln104_435 = xor i1 %icmp_ln86_916, i1 1" [firmware/BDT.h:104]   --->   Operation 113 'xor' 'xor_ln104_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_168 = and i1 %and_ln102_1132, i1 %xor_ln104_435" [firmware/BDT.h:104]   --->   Operation 114 'and' 'and_ln104_168' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.97ns)   --->   "%and_ln102_1136 = and i1 %icmp_ln86_917, i1 %and_ln104_165" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1136' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_169)   --->   "%xor_ln104_436 = xor i1 %icmp_ln86_917, i1 1" [firmware/BDT.h:104]   --->   Operation 116 'xor' 'xor_ln104_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_169 = and i1 %and_ln104_165, i1 %xor_ln104_436" [firmware/BDT.h:104]   --->   Operation 117 'and' 'and_ln104_169' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_905)   --->   "%xor_ln104_440 = xor i1 %icmp_ln86_921, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_440' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_909)   --->   "%xor_ln104_441 = xor i1 %icmp_ln86_922, i1 1" [firmware/BDT.h:104]   --->   Operation 119 'xor' 'xor_ln104_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.97ns)   --->   "%and_ln102_1142 = and i1 %icmp_ln86_923, i1 %and_ln104_168" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_1142' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_905)   --->   "%and_ln102_1155 = and i1 %icmp_ln86_933, i1 %xor_ln104_440" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_1155' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_905)   --->   "%and_ln102_1156 = and i1 %and_ln102_1155, i1 %and_ln104_167" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1156' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_907)   --->   "%and_ln102_1157 = and i1 %icmp_ln86_934, i1 %and_ln102_1141" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_909)   --->   "%and_ln102_1158 = and i1 %icmp_ln86_935, i1 %xor_ln104_441" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_909)   --->   "%and_ln102_1159 = and i1 %and_ln102_1158, i1 %and_ln102_1135" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_905)   --->   "%or_ln117_811 = or i1 %or_ln117_810, i1 %and_ln102_1156" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_811' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_905)   --->   "%select_ln117_904 = select i1 %or_ln117_811, i4 %select_ln117_903, i4 15" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_904' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_905)   --->   "%zext_ln117_96 = zext i4 %select_ln117_904" [firmware/BDT.h:117]   --->   Operation 128 'zext' 'zext_ln117_96' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_907)   --->   "%or_ln117_812 = or i1 %icmp_ln86, i1 %and_ln102_1157" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_905 = select i1 %icmp_ln86, i5 %zext_ln117_96, i5 16" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_905' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_813 = or i1 %icmp_ln86, i1 %and_ln102_1141" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_813' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_907)   --->   "%select_ln117_906 = select i1 %or_ln117_812, i5 %select_ln117_905, i5 17" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_906' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_909)   --->   "%or_ln117_814 = or i1 %or_ln117_813, i1 %and_ln102_1159" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_907 = select i1 %or_ln117_813, i5 %select_ln117_906, i5 18" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_907' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%or_ln117_815 = or i1 %icmp_ln86, i1 %and_ln102_1135" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_815' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_909)   --->   "%select_ln117_908 = select i1 %or_ln117_814, i5 %select_ln117_907, i5 19" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_908' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_909 = select i1 %or_ln117_815, i5 %select_ln117_908, i5 20" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_909' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.97ns)   --->   "%or_ln117_817 = or i1 %or_ln117_815, i1 %and_ln102_1142" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_817' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln117_819 = or i1 %icmp_ln86, i1 %and_ln102_1132" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_819' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_913)   --->   "%xor_ln104_442 = xor i1 %icmp_ln86_923, i1 1" [firmware/BDT.h:104]   --->   Operation 140 'xor' 'xor_ln104_442' <Predicate = (or_ln117_819)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.97ns)   --->   "%and_ln102_1143 = and i1 %icmp_ln86_924, i1 %and_ln102_1136" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1143' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_911)   --->   "%and_ln102_1160 = and i1 %icmp_ln86_936, i1 %and_ln102_1142" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_1160' <Predicate = (or_ln117_817 & or_ln117_819)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_913)   --->   "%and_ln102_1161 = and i1 %icmp_ln86_937, i1 %xor_ln104_442" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_1161' <Predicate = (or_ln117_819)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_913)   --->   "%and_ln102_1162 = and i1 %and_ln102_1161, i1 %and_ln104_168" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_1162' <Predicate = (or_ln117_819)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_915)   --->   "%and_ln102_1163 = and i1 %icmp_ln86_938, i1 %and_ln102_1143" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_1163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_911)   --->   "%or_ln117_816 = or i1 %or_ln117_815, i1 %and_ln102_1160" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_816' <Predicate = (or_ln117_817 & or_ln117_819)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_911)   --->   "%select_ln117_910 = select i1 %or_ln117_816, i5 %select_ln117_909, i5 21" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_910' <Predicate = (or_ln117_817 & or_ln117_819)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_913)   --->   "%or_ln117_818 = or i1 %or_ln117_817, i1 %and_ln102_1162" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_818' <Predicate = (or_ln117_819)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_911 = select i1 %or_ln117_817, i5 %select_ln117_910, i5 22" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_911' <Predicate = (or_ln117_819)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_913)   --->   "%select_ln117_912 = select i1 %or_ln117_818, i5 %select_ln117_911, i5 23" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_912' <Predicate = (or_ln117_819)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_915)   --->   "%or_ln117_820 = or i1 %or_ln117_819, i1 %and_ln102_1163" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_913 = select i1 %or_ln117_819, i5 %select_ln117_912, i5 24" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_913' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.97ns)   --->   "%or_ln117_821 = or i1 %or_ln117_819, i1 %and_ln102_1143" [firmware/BDT.h:117]   --->   Operation 153 'or' 'or_ln117_821' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_915)   --->   "%select_ln117_914 = select i1 %or_ln117_820, i5 %select_ln117_913, i5 25" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_914' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_915 = select i1 %or_ln117_821, i5 %select_ln117_914, i5 26" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_915' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_917)   --->   "%xor_ln104_443 = xor i1 %icmp_ln86_924, i1 1" [firmware/BDT.h:104]   --->   Operation 156 'xor' 'xor_ln104_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.97ns)   --->   "%and_ln102_1144 = and i1 %icmp_ln86_925, i1 %and_ln104_169" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_1144' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_917)   --->   "%and_ln102_1164 = and i1 %icmp_ln86_939, i1 %xor_ln104_443" [firmware/BDT.h:102]   --->   Operation 158 'and' 'and_ln102_1164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_917)   --->   "%and_ln102_1165 = and i1 %and_ln102_1164, i1 %and_ln102_1136" [firmware/BDT.h:102]   --->   Operation 159 'and' 'and_ln102_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_919)   --->   "%and_ln102_1166 = and i1 %icmp_ln86_940, i1 %and_ln102_1144" [firmware/BDT.h:102]   --->   Operation 160 'and' 'and_ln102_1166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_917)   --->   "%or_ln117_822 = or i1 %or_ln117_821, i1 %and_ln102_1165" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.97ns)   --->   "%or_ln117_823 = or i1 %or_ln117_819, i1 %and_ln102_1136" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_823' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_917)   --->   "%select_ln117_916 = select i1 %or_ln117_822, i5 %select_ln117_915, i5 27" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_916' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_919)   --->   "%or_ln117_824 = or i1 %or_ln117_823, i1 %and_ln102_1166" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_917 = select i1 %or_ln117_823, i5 %select_ln117_916, i5 28" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_917' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.97ns)   --->   "%or_ln117_825 = or i1 %or_ln117_823, i1 %and_ln102_1144" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_825' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_919)   --->   "%select_ln117_918 = select i1 %or_ln117_824, i5 %select_ln117_917, i5 29" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_918' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_919 = select i1 %or_ln117_825, i5 %select_ln117_918, i5 30" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_919' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 169 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_444 = xor i1 %icmp_ln86_925, i1 1" [firmware/BDT.h:104]   --->   Operation 170 'xor' 'xor_ln104_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1167 = and i1 %icmp_ln86_941, i1 %xor_ln104_444" [firmware/BDT.h:102]   --->   Operation 171 'and' 'and_ln102_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1168 = and i1 %and_ln102_1167, i1 %and_ln104_169" [firmware/BDT.h:102]   --->   Operation 172 'and' 'and_ln102_1168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_826 = or i1 %or_ln117_825, i1 %and_ln102_1168" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_920 = select i1 %or_ln117_826, i5 %select_ln117_919, i5 31" [firmware/BDT.h:117]   --->   Operation 174 'select' 'select_ln117_920' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 3906, i5 1, i12 3794, i5 2, i12 4010, i5 3, i12 3772, i5 4, i12 379, i5 5, i12 3911, i5 6, i12 647, i5 7, i12 73, i5 8, i12 3719, i5 9, i12 885, i5 10, i12 3697, i5 11, i12 4003, i5 12, i12 4048, i5 13, i12 3299, i5 14, i12 3949, i5 15, i12 87, i5 16, i12 2, i5 17, i12 76, i5 18, i12 29, i5 19, i12 3856, i5 20, i12 4077, i5 21, i12 251, i5 22, i12 4022, i5 23, i12 246, i5 24, i12 4021, i5 25, i12 52, i5 26, i12 2266, i5 27, i12 3388, i5 28, i12 201, i5 29, i12 2895, i5 30, i12 3996, i5 31, i12 115, i12 0, i5 %select_ln117_920" [firmware/BDT.h:118]   --->   Operation 175 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 176 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_15_val_read', firmware/BDT.h:86) on port 'x_15_val' (firmware/BDT.h:86) [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [28]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [61]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1133', firmware/BDT.h:102) [67]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1137', firmware/BDT.h:102) [79]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [121]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1145', firmware/BDT.h:102) [95]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [119]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_892', firmware/BDT.h:117) [123]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_893', firmware/BDT.h:117) [126]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_894', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_895', firmware/BDT.h:117) [130]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_896', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_897', firmware/BDT.h:117) [134]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1151', firmware/BDT.h:102) [101]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_805', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_898', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_899', firmware/BDT.h:117) [138]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_900', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_901', firmware/BDT.h:117) [142]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_902', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_903', firmware/BDT.h:117) [146]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_440', firmware/BDT.h:104) [86]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1155', firmware/BDT.h:102) [105]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1156', firmware/BDT.h:102) [106]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_811', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_904', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_905', firmware/BDT.h:117) [150]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_906', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_907', firmware/BDT.h:117) [154]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_908', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_909', firmware/BDT.h:117) [158]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1160', firmware/BDT.h:102) [110]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_816', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_910', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_911', firmware/BDT.h:117) [162]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_912', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_913', firmware/BDT.h:117) [166]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_914', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_915', firmware/BDT.h:117) [170]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_823', firmware/BDT.h:117) [171]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_917', firmware/BDT.h:117) [174]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_918', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_919', firmware/BDT.h:117) [178]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_444', firmware/BDT.h:104) [94]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1167', firmware/BDT.h:102) [117]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1168', firmware/BDT.h:102) [118]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_826', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_920', firmware/BDT.h:117) [179]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [180]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
