$date
	Sun Oct 23 01:21:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#575510
b1 &
b1 %
1$
b1 !
1"
#575511
0"
#575514
1#
#575518
b0 &
0#
b0 %
0$
#1510740
b10011 !
1"
#1510742
b10011 &
b10011 %
1$
#1510743
0"
#1510746
b111010 &
b111010 %
#1510750
b11101 &
b11101 %
#1510754
b1011000 &
b1011000 %
#1510758
b101100 &
b101100 %
#1510762
b10110 &
b10110 %
#1510766
b1011 &
b1011 %
#1510770
b100010 &
b100010 %
#1510774
b10001 &
b10001 %
#1510778
b110100 &
b110100 %
#1510782
b11010 &
b11010 %
#1510786
b1101 &
b1101 %
#1510790
b101000 &
b101000 %
#1510794
b10100 &
b10100 %
#1510798
b1010 &
b1010 %
#1510802
b101 &
b101 %
#1510806
b10000 &
b10000 %
#1510810
b1000 &
b1000 %
#1510814
b100 &
b100 %
#1510818
b10 &
b10 %
#1510822
b1 &
1#
b1 %
#1510826
b0 &
b0 %
0#
0$
#2519252
b110 !
1"
#2519254
b110 &
b110 %
1$
#2519255
0"
#2519258
b11 &
b11 %
#2519262
b1010 &
b1010 %
#2519266
b101 &
b101 %
#2519270
b10000 &
b10000 %
#2519274
b1000 &
b1000 %
#2519278
b100 &
b100 %
#2519282
b10 &
b10 %
#2519286
b1 &
1#
b1 %
#2519290
b0 &
b0 %
0#
0$
#4500012
