20:52:42 INFO  : Launching XSDB server: xsdb.bat -interactive C:\FYP_160611\FYP\FYP.sdk\temp_xsdb_launch_script.tcl
20:52:43 INFO  : XSDB server has started successfully.
20:52:43 INFO  : Processing command line option -hwspec C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper.hdf.
21:03:07 INFO  : Processor reset is completed for ps7_cortexa9_0
21:03:33 INFO  : Processor reset is completed for ps7_cortexa9_0
21:03:57 INFO  : Processor reset is completed for ps7_cortexa9_0
21:04:23 INFO  : Processor reset is completed for ps7_cortexa9_0
21:05:37 INFO  : Processor reset is completed for ps7_cortexa9_0
21:20:06 INFO  : Processor reset is completed for ps7_cortexa9_0
21:21:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
21:21:17 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
21:21:28 INFO  : ps7_init is completed.
21:21:28 INFO  : ps7_post_config is completed.
21:21:29 INFO  : Processor reset is completed for ps7_cortexa9_0
21:22:33 INFO  : Processor reset is completed for ps7_cortexa9_0
21:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
21:34:28 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
21:34:57 INFO  : ps7_init is completed.
21:34:57 INFO  : ps7_post_config is completed.
21:34:57 INFO  : Processor reset is completed for ps7_cortexa9_0
21:36:06 INFO  : Processor reset is completed for ps7_cortexa9_0
21:37:21 INFO  : Processor reset is completed for ps7_cortexa9_0
21:38:50 INFO  : Processor reset is completed for ps7_cortexa9_0
21:42:56 INFO  : Processor reset is completed for ps7_cortexa9_0
21:48:20 INFO  : Processor reset is completed for ps7_cortexa9_0
21:51:18 INFO  : Processor reset is completed for ps7_cortexa9_0
21:52:47 INFO  : Processor reset is completed for ps7_cortexa9_0
21:54:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
21:54:52 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
21:55:00 INFO  : ps7_init is completed.
21:55:01 INFO  : ps7_post_config is completed.
21:55:01 INFO  : Processor reset is completed for ps7_cortexa9_0
21:56:24 INFO  : Processor reset is completed for ps7_cortexa9_0
22:02:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
22:02:22 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
22:02:29 INFO  : ps7_init is completed.
22:02:29 INFO  : ps7_post_config is completed.
22:02:29 INFO  : Processor reset is completed for ps7_cortexa9_0
22:03:32 INFO  : Processor reset is completed for ps7_cortexa9_0
22:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
22:05:10 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
22:05:17 INFO  : ps7_init is completed.
22:05:17 INFO  : ps7_post_config is completed.
22:05:18 INFO  : Processor reset is completed for ps7_cortexa9_0
22:06:21 INFO  : Processor reset is completed for ps7_cortexa9_0
22:14:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
22:14:10 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
22:15:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
22:15:55 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
22:16:03 INFO  : ps7_init is completed.
22:16:03 INFO  : ps7_post_config is completed.
22:16:03 INFO  : Processor reset is completed for ps7_cortexa9_0
22:18:11 INFO  : Processor reset is completed for ps7_cortexa9_0
22:19:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
22:19:12 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
22:19:20 INFO  : ps7_init is completed.
22:19:20 INFO  : ps7_post_config is completed.
22:19:21 INFO  : Processor reset is completed for ps7_cortexa9_0
22:20:11 INFO  : Processor reset is completed for ps7_cortexa9_0
22:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
22:20:55 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
22:21:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:21:08 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
22:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
22:21:24 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
22:21:33 INFO  : ps7_init is completed.
22:21:34 INFO  : ps7_post_config is completed.
22:21:34 INFO  : Processor reset is completed for ps7_cortexa9_0
22:22:42 INFO  : Processor reset is completed for ps7_cortexa9_0
22:29:47 INFO  : Processor reset is completed for ps7_cortexa9_0
22:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
22:31:35 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
22:31:43 INFO  : ps7_init is completed.
22:31:43 INFO  : ps7_post_config is completed.
22:31:43 INFO  : Processor reset is completed for ps7_cortexa9_0
22:32:35 INFO  : Processor reset is completed for ps7_cortexa9_0
22:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
22:35:13 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
22:35:22 INFO  : ps7_init is completed.
22:35:22 INFO  : ps7_post_config is completed.
22:35:23 INFO  : Processor reset is completed for ps7_cortexa9_0
22:35:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:35:35 INFO  : Processor reset is completed for ps7_cortexa9_0
22:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
22:37:07 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
22:37:33 INFO  : ps7_init is completed.
22:37:33 INFO  : ps7_post_config is completed.
22:37:33 INFO  : Processor reset is completed for ps7_cortexa9_0
22:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
22:40:40 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
22:40:48 INFO  : ps7_init is completed.
22:40:48 INFO  : ps7_post_config is completed.
22:40:48 INFO  : Processor reset is completed for ps7_cortexa9_0
22:41:50 INFO  : Processor reset is completed for ps7_cortexa9_0
22:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
22:44:02 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
22:44:13 INFO  : ps7_init is completed.
22:44:13 INFO  : ps7_post_config is completed.
22:44:14 INFO  : Processor reset is completed for ps7_cortexa9_0
22:45:10 INFO  : Processor reset is completed for ps7_cortexa9_0
22:46:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
22:46:55 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
22:47:01 INFO  : ps7_init is completed.
22:47:02 INFO  : ps7_post_config is completed.
22:47:02 INFO  : Processor reset is completed for ps7_cortexa9_0
22:48:27 INFO  : Processor reset is completed for ps7_cortexa9_0
22:54:36 INFO  : Processor reset is completed for ps7_cortexa9_0
22:55:30 INFO  : Processor reset is completed for ps7_cortexa9_0
23:40:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
23:41:00 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
23:41:08 INFO  : ps7_init is completed.
23:41:08 INFO  : ps7_post_config is completed.
23:41:09 INFO  : Processor reset is completed for ps7_cortexa9_0
23:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
23:42:24 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
19:41:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
19:41:15 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
19:41:24 INFO  : ps7_init is completed.
19:41:24 INFO  : ps7_post_config is completed.
19:41:25 INFO  : Processor reset is completed for ps7_cortexa9_0
19:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
19:59:16 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
19:59:22 INFO  : ps7_init is completed.
19:59:23 INFO  : ps7_post_config is completed.
19:59:23 INFO  : Processor reset is completed for ps7_cortexa9_0
20:04:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
20:04:22 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
20:04:29 INFO  : ps7_init is completed.
20:04:29 INFO  : ps7_post_config is completed.
20:04:29 INFO  : Processor reset is completed for ps7_cortexa9_0
20:06:45 INFO  : Processor reset is completed for ps7_cortexa9_0
20:20:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
20:20:57 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
20:21:07 INFO  : ps7_init is completed.
20:21:07 INFO  : ps7_post_config is completed.
20:21:08 INFO  : Processor reset is completed for ps7_cortexa9_0
20:23:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
20:23:24 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
20:23:30 INFO  : ps7_init is completed.
20:23:31 INFO  : ps7_post_config is completed.
20:23:31 INFO  : Processor reset is completed for ps7_cortexa9_0
20:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
20:24:34 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
20:24:41 INFO  : ps7_init is completed.
20:24:41 INFO  : ps7_post_config is completed.
20:24:42 INFO  : Processor reset is completed for ps7_cortexa9_0
20:34:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
20:34:15 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
20:34:23 INFO  : ps7_init is completed.
20:34:23 INFO  : ps7_post_config is completed.
20:34:24 INFO  : Processor reset is completed for ps7_cortexa9_0
20:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
20:39:21 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
20:39:32 INFO  : ps7_init is completed.
20:39:32 INFO  : ps7_post_config is completed.
20:39:33 INFO  : Processor reset is completed for ps7_cortexa9_0
20:40:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
20:40:48 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
20:40:55 INFO  : ps7_init is completed.
20:40:55 INFO  : ps7_post_config is completed.
20:40:55 INFO  : Processor reset is completed for ps7_cortexa9_0
21:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
21:18:29 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
21:19:57 INFO  : ps7_init is completed.
21:19:58 INFO  : ps7_post_config is completed.
21:19:58 INFO  : Processor reset is completed for ps7_cortexa9_0
12:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
12:16:57 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
12:18:17 INFO  : ps7_init is completed.
12:18:17 INFO  : ps7_post_config is completed.
12:18:18 INFO  : Processor reset is completed for ps7_cortexa9_0
21:36:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1465850077568,  Project:1465674581338
21:36:45 INFO  : Project block_design1_wrapper_hw_platform_0's source hardware specification located at C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:36:59 INFO  : Copied contents of C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper.hdf into \block_design1_wrapper_hw_platform_0\system.hdf.
21:37:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:37:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Access is denied: "C:/Users/s02so/AppData/Local/Temp\msdtadmin"

21:37:08 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

21:37:08 ERROR : Error updating BSP project MSS files.
21:37:09 INFO  : Updating hardware inferred compiler options for testbench.
21:37:09 INFO  : Clearing existing target manager status.
21:37:09 INFO  : Closing and re-opening the MSS file of ther project testbench_bsp
21:37:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:10 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:37:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:10 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
21:37:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:18 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:37:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:18 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
21:37:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:18 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


21:37:18 INFO  : Closing and re-opening the MSS file of ther project testbench_bsp
21:37:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:37:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:37:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:20 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:37:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:20 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
21:37:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:20 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

21:37:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:21 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
21:37:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:21 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
21:37:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

21:37:21 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

01:36:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
01:36:33 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
01:36:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

01:36:35 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
01:36:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

01:36:35 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
01:36:35 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


01:36:47 INFO  : ps7_init is completed.
01:36:47 INFO  : ps7_post_config is completed.
01:36:47 INFO  : Processor reset is completed for ps7_cortexa9_0
01:38:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

01:38:12 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
01:38:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

01:38:12 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
01:38:12 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


01:38:14 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

01:38:14 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
01:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
01:38:29 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
01:38:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

01:38:31 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
01:38:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

01:38:31 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
01:38:31 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


01:38:38 INFO  : ps7_init is completed.
01:38:38 INFO  : ps7_post_config is completed.
01:38:38 INFO  : Processor reset is completed for ps7_cortexa9_0
01:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
01:40:15 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
01:40:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

01:40:17 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
01:40:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

01:40:17 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
01:40:17 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


01:40:24 INFO  : ps7_init is completed.
01:40:24 INFO  : ps7_post_config is completed.
01:40:25 INFO  : Processor reset is completed for ps7_cortexa9_0
02:34:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1465867692894,  Project:1465850077568
02:34:20 INFO  : Project block_design1_wrapper_hw_platform_0's source hardware specification located at C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:34:34 INFO  : Copied contents of C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper.hdf into \block_design1_wrapper_hw_platform_0\system.hdf.
02:34:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:34:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Access is denied: "C:/Users/s02so/AppData/Local/Temp\msdtadmin"

02:34:41 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

02:34:41 ERROR : Error updating BSP project MSS files.
02:34:42 INFO  : Updating hardware inferred compiler options for testbench.
02:34:42 INFO  : Clearing existing target manager status.
02:34:42 INFO  : Closing and re-opening the MSS file of ther project testbench_bsp
02:34:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:42 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
02:34:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:42 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
02:34:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:50 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
02:34:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:50 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
02:34:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:50 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


02:34:50 INFO  : Closing and re-opening the MSS file of ther project testbench_bsp
02:34:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:34:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:34:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:51 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
02:34:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:51 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
02:34:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:52 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

02:34:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:52 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
02:34:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:52 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
02:34:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:34:52 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

02:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
02:36:17 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
02:36:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:36:19 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
02:36:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

02:36:19 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
02:36:19 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


02:36:30 INFO  : ps7_init is completed.
02:36:30 INFO  : ps7_post_config is completed.
02:36:31 INFO  : Processor reset is completed for ps7_cortexa9_0
03:18:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1465870670049,  Project:1465867692894
03:18:48 INFO  : Project block_design1_wrapper_hw_platform_0's source hardware specification located at C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:19:06 INFO  : Copied contents of C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper.hdf into \block_design1_wrapper_hw_platform_0\system.hdf.
03:19:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:19:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Access is denied: "C:/Users/s02so/AppData/Local/Temp\msdtadmin"

03:19:13 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

03:19:13 ERROR : Error updating BSP project MSS files.
03:19:14 INFO  : Updating hardware inferred compiler options for testbench.
03:19:14 INFO  : Clearing existing target manager status.
03:19:14 INFO  : Closing and re-opening the MSS file of ther project testbench_bsp
03:19:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:14 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
03:19:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:14 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
03:19:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:22 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
03:19:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:22 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
03:19:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:23 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


03:19:23 INFO  : Closing and re-opening the MSS file of ther project testbench_bsp
03:19:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:19:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:19:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:24 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
03:19:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:24 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
03:19:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:24 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

03:19:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:24 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
03:19:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:24 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
03:19:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:19:25 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

03:20:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:20:01 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
03:20:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:20:01 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
03:20:01 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


03:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
03:20:08 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
03:20:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:20:09 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
03:20:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:20:09 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
03:20:09 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


03:20:20 INFO  : ps7_init is completed.
03:20:20 INFO  : ps7_post_config is completed.
03:20:20 INFO  : Processor reset is completed for ps7_cortexa9_0
03:48:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1465872495901,  Project:1465870670049
03:48:28 INFO  : Project block_design1_wrapper_hw_platform_0's source hardware specification located at C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:48:34 INFO  : Copied contents of C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper.hdf into \block_design1_wrapper_hw_platform_0\system.hdf.
03:48:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:48:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Access is denied: "C:/Users/s02so/AppData/Local/Temp\msdtadmin"

03:48:41 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

03:48:41 ERROR : Error updating BSP project MSS files.
03:48:42 INFO  : Updating hardware inferred compiler options for testbench.
03:48:42 INFO  : Clearing existing target manager status.
03:48:42 INFO  : Closing and re-opening the MSS file of ther project testbench_bsp
03:48:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:42 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
03:48:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:42 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
03:48:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:50 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
03:48:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:50 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
03:48:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:51 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


03:48:51 INFO  : Closing and re-opening the MSS file of ther project testbench_bsp
03:48:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:48:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:48:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:52 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
03:48:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:52 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
03:48:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:52 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

03:48:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:52 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
03:48:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:52 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
03:48:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:48:53 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

03:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:49:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
03:49:38 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
03:49:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:49:40 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
03:49:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

03:49:40 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
03:49:40 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


03:49:52 INFO  : ps7_init is completed.
03:49:52 INFO  : ps7_post_config is completed.
03:49:52 INFO  : Processor reset is completed for ps7_cortexa9_0
04:55:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1465876283113,  Project:1465872495901
04:55:21 INFO  : Project block_design1_wrapper_hw_platform_0's source hardware specification located at C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:55:23 INFO  : Copied contents of C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper.hdf into \block_design1_wrapper_hw_platform_0\system.hdf.
04:55:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:55:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Access is denied: "C:/Users/s02so/AppData/Local/Temp\msdtadmin"

04:55:30 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

04:55:30 ERROR : Error updating BSP project MSS files.
04:55:31 INFO  : Updating hardware inferred compiler options for testbench.
04:55:31 INFO  : Clearing existing target manager status.
04:55:31 INFO  : Closing and re-opening the MSS file of ther project testbench_bsp
04:55:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:31 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
04:55:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:32 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
04:55:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:40 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
04:55:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:40 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
04:55:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:40 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


04:55:40 INFO  : Closing and re-opening the MSS file of ther project testbench_bsp
04:55:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
04:55:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
04:55:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:41 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
04:55:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:41 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
04:55:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:42 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

04:55:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:42 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
04:55:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:42 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
04:55:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

04:55:42 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

05:01:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:01:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248586476" && level==0} -index 1' command is executed.
05:01:30 INFO  : FPGA configured successfully with bitstream "C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper_hw_platform_0/block_design1_wrapper.bit"
05:01:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

05:01:32 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
05:01:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

05:01:32 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
05:01:33 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


05:01:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

05:01:41 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
05:01:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

05:01:41 INFO  : Unable to read in MSS file C:\FYP_160611\FYP\FYP.sdk\testbench_bsp\system.mss : null
05:01:42 ERROR : Failed to closesw "C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss"
Reason: Cannot close sw design 'C:/FYP_160611/FYP/FYP.sdk/testbench_bsp/system.mss'.
Design is not opened in the current session.


05:01:54 INFO  : ps7_init is completed.
05:01:54 INFO  : ps7_post_config is completed.
05:01:55 INFO  : Processor reset is completed for ps7_cortexa9_0
13:42:39 INFO  : Launching XSDB server: xsdb.bat -interactive C:\FYP_160611\FYP\FYP.sdk\temp_xsdb_launch_script.tcl
13:42:41 INFO  : XSDB server has started successfully.
13:42:42 INFO  : Processing command line option -hwspec C:/FYP_160611/FYP/FYP.sdk/block_design1_wrapper.hdf.
13:42:42 INFO  : Checking for hwspec changes in the project block_design1_wrapper_hw_platform_0.
