m255
K3
13
cModel Technology
Z0 dC:\altera\13.0sp1
vStack7_20
Z1 !s100 _;Wc]Tc7hWY1ncm`gneEo2
Z2 IO0X;nfhNnAn7z]kekkc=h1
Z3 V]je8LJK<MNIRjePbl8DZE1
Z4 dE:\TAILIEUHOCTAP\VerilogHDL\BaiTap\Stack7_20\simulation\postSynthesis
Z5 w1604458167
Z6 8E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/simulation/postSynthesis/Stack7_20.vo
Z7 FE:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/simulation/postSynthesis/Stack7_20.vo
L0 31
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/simulation/postSynthesis/Stack7_20.vo|
Z10 o-work work -O0
Z11 n@stack7_20
!i10b 1
!s85 0
Z12 !s108 1604471872.090000
Z13 !s107 E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/simulation/postSynthesis/Stack7_20.vo|
!s101 -O0
vStack7_20_tb
!i10b 1
!s100 =:>ZVM_?b7DR]cG9QBc_Q3
IAc@zhbzCUXfmV;kEE:jnD3
Z14 VSWIPzA[8b2b[WA4;l2YY;0
R4
w1604471867
Z15 8E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/simulation/postSynthesis/Stack7_20_tb.v
Z16 FE:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/simulation/postSynthesis/Stack7_20_tb.v
L0 2
R8
r1
!s85 0
31
!s108 1604471872.376000
!s107 E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/simulation/postSynthesis/Stack7_20_tb.v|
Z17 !s90 -reportprogress|300|-work|work|E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/Stack7_20/simulation/postSynthesis/Stack7_20_tb.v|
!s101 -O0
R10
Z18 n@stack7_20_tb
