
---------- Begin Simulation Statistics ----------
final_tick                               1213913315500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56432                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703208                       # Number of bytes of host memory used
host_op_rate                                    56599                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21743.57                       # Real time elapsed on the host
host_tick_rate                               55828615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1227036655                       # Number of instructions simulated
sim_ops                                    1230662052                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.213913                       # Number of seconds simulated
sim_ticks                                1213913315500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.503224                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              153453208                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           181594500                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12880839                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        240223846                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25640436                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       25820765                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          180329                       # Number of indirect misses.
system.cpu0.branchPred.lookups              309439584                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900402                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811488                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8298337                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274867517                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40686738                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441450                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      152765411                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132145204                       # Number of instructions committed
system.cpu0.commit.committedOps            1133959220                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2076976390                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.545966                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385055                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1566667649     75.43%     75.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    292426124     14.08%     89.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     77255005      3.72%     93.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     60291961      2.90%     96.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26191964      1.26%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7556318      0.36%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3200564      0.15%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2700067      0.13%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40686738      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2076976390                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23206622                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097810267                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345512200                       # Number of loads committed
system.cpu0.commit.membars                    3625383                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625389      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630142550     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557801      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347323680     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141450128     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133959220                       # Class of committed instruction
system.cpu0.commit.refs                     488773836                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132145204                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133959220                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.140719                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.140719                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            458615362                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4589280                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           150295281                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1307192007                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               715836264                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                911137842                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8314725                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16605897                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7915734                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  309439584                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                230275006                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1368047698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4198001                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          138                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1340370133                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          840                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25794628                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.127677                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         720873810                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         179093644                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.553048                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2101819927                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.638582                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879241                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1136191511     54.06%     54.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               721647726     34.33%     88.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               149989893      7.14%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                71200407      3.39%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11534498      0.55%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8537249      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  901430      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1813908      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3305      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2101819927                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       74                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      321784347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8405858                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               293006272                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.523643                       # Inst execution rate
system.cpu0.iew.exec_refs                   573265601                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 174099855                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              346276804                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            398575795                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816584                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3780150                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           179737442                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1286698262                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            399165746                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7241319                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1269104620                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1513864                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             19413493                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8314725                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23307236                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       391257                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        29135331                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14822                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        18391                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7665235                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     53063595                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     36475795                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         18391                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       916968                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7488890                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                553660447                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1255102353                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841562                       # average fanout of values written-back
system.cpu0.iew.wb_producers                465939620                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.517866                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1255205261                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1566924668                       # number of integer regfile reads
system.cpu0.int_regfile_writes              799565591                       # number of integer regfile writes
system.cpu0.ipc                              0.467133                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.467133                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626985      0.28%      0.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            685439196     53.70%     53.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8564380      0.67%     54.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860613      0.22%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             10      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           402820957     31.56%     86.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          173033748     13.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1276345940                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     65                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                126                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           61                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                72                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4247087                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003328                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 674061     15.87%     15.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3794      0.09%     15.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 751737     17.70%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2379119     56.02%     89.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               438372     10.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1276965977                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4659051391                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1255102292                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1439454634                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1281255477                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1276345940                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442785                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      152738957                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           292624                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1335                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     35646260                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2101819927                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607258                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.846733                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1196257580     56.92%     56.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          622437631     29.61%     86.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          224231980     10.67%     97.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           40155713      1.91%     99.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13149100      0.63%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2070032      0.10%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2811567      0.13%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             489344      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             216980      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2101819927                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.526631                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         22543618                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11497663                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           398575795                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          179737442                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1519                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2423604274                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5257080                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              385040949                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724679274                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13682831                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               726538844                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              32419567                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                44914                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1610001070                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1300731872                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          832270194                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                907475320                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              27890840                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8314725                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             74311379                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               107590853                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               77                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1610000993                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        138710                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4796                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30384279                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4786                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3322995160                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2598320098                       # The number of ROB writes
system.cpu0.timesIdled                       22502714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1476                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.332477                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12975460                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15570712                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2298218                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20677302                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1283663                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1621260                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          337597                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24901164                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23253                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811203                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1303475                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17165401                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4188120                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434287                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23159007                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94891451                       # Number of instructions committed
system.cpu1.commit.committedOps              96702832                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    437727025                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.220920                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.000573                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    402173916     91.88%     91.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16828512      3.84%     95.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6194689      1.42%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3498775      0.80%     97.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2294646      0.52%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1403955      0.32%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       725586      0.17%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       418826      0.10%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4188120      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    437727025                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2257819                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92278184                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24471137                       # Number of loads committed
system.cpu1.commit.membars                    3622530                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622530      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56330266     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26282340     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9322116      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96702832                       # Class of committed instruction
system.cpu1.commit.refs                      35604468                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94891451                       # Number of Instructions Simulated
system.cpu1.committedOps                     96702832                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.671609                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.671609                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            360347234                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1005869                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11846404                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             127150331                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19951748                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 55674942                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1304008                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1745757                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4296480                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24901164                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18511144                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    416196667                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               189601                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     140280376                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4597502                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056173                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23078993                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14259123                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.316449                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         441574412                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.325112                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.805660                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               353429895     80.04%     80.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55342544     12.53%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20779196      4.71%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6522547      1.48%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1559830      0.35%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2789643      0.63%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1150529      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           441574412                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1721305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1368354                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19808441                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.239349                       # Inst execution rate
system.cpu1.iew.exec_refs                    37673872                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11442579                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              303650304                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             29796278                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2534070                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1407956                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13946456                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          119849917                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26231293                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1327813                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            106102365                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1694773                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6630186                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1304008                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10788213                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        25262                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1117815                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10293                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          603                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1270                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5325141                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2813125                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           603                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       182696                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1185658                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62044778                       # num instructions consuming a value
system.cpu1.iew.wb_count                    105545013                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812926                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50437809                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.238092                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     105580861                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               135430378                       # number of integer regfile reads
system.cpu1.int_regfile_writes               73667143                       # number of integer regfile writes
system.cpu1.ipc                              0.214059                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.214059                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622633      3.37%      3.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64726369     60.25%     63.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383156      0.36%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762539      0.71%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28267946     26.31%     91.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9667523      9.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             107430178                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3239100                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030151                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 398961     12.32%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  9116      0.28%     12.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 633304     19.55%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     32.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1951767     60.26%     92.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               245948      7.59%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             107046629                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         659842961                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    105545001                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        142997546                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 112248705                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                107430178                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7601212                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23147084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           169121                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2166925                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15437776                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    441574412                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.243289                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.710691                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          374339969     84.77%     84.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44489830     10.08%     94.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13771586      3.12%     97.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3342828      0.76%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4147663      0.94%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             565513      0.13%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             550965      0.12%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             283779      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              82279      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      441574412                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.242344                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15424042                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3488532                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            29796278                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13946456                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       443295717                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1984513022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              327342193                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67705228                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11383566                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23285234                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3991372                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                49281                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            158904870                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             124513740                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           87162145                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 55496286                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17954337                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1304008                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             34118827                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19456917                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       158904858                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27864                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               615                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23467681                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           615                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   553400419                       # The number of ROB reads
system.cpu1.rob.rob_writes                  243580917                       # The number of ROB writes
system.cpu1.timesIdled                         189889                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         19058423                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             14627673                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            36015587                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             354303                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3377413                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22722617                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45365017                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1872531                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       554836                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65802538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9925451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131586926                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10480287                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           19208700                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4282212                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18360090                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              368                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            274                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3511655                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3511653                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      19208703                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1712                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     68085367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               68085367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1728164160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1728164160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              534                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22722712                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22722712    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22722712                       # Request fanout histogram
system.membus.respLayer1.occupancy       116969283004                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         67174241568                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       328568000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   487908529.171269                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        76000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1125603000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1211284771500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2628544000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203184249                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203184249                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203184249                       # number of overall hits
system.cpu0.icache.overall_hits::total      203184249                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27090757                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27090757                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27090757                       # number of overall misses
system.cpu0.icache.overall_misses::total     27090757                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 461538151996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 461538151996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 461538151996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 461538151996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    230275006                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    230275006                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    230275006                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    230275006                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.117645                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.117645                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.117645                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.117645                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17036.738840                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17036.738840                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17036.738840                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17036.738840                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4304                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.485714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     25206170                       # number of writebacks
system.cpu0.icache.writebacks::total         25206170                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1884551                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1884551                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1884551                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1884551                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     25206206                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     25206206                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     25206206                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     25206206                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 418668214997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 418668214997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 418668214997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 418668214997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.109461                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.109461                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.109461                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.109461                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16609.727580                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16609.727580                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16609.727580                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16609.727580                       # average overall mshr miss latency
system.cpu0.icache.replacements              25206170                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203184249                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203184249                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27090757                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27090757                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 461538151996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 461538151996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    230275006                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    230275006                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.117645                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.117645                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17036.738840                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17036.738840                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1884551                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1884551                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     25206206                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     25206206                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 418668214997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 418668214997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.109461                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.109461                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16609.727580                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16609.727580                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          228390327                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         25206173                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.060889                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999957                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        485756217                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       485756217                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    437861907                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       437861907                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    437861907                       # number of overall hits
system.cpu0.dcache.overall_hits::total      437861907                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     64707933                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      64707933                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     64707933                       # number of overall misses
system.cpu0.dcache.overall_misses::total     64707933                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1991549374004                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1991549374004                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1991549374004                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1991549374004                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    502569840                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    502569840                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    502569840                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    502569840                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.128754                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.128754                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.128754                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.128754                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30777.514930                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30777.514930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30777.514930                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30777.514930                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22276766                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        89868                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1608297                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            962                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    13.851152                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.417879                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     38029696                       # number of writebacks
system.cpu0.dcache.writebacks::total         38029696                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     27431604                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     27431604                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     27431604                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     27431604                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     37276329                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     37276329                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     37276329                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     37276329                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 859332651267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 859332651267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 859332651267                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 859332651267                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074171                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074171                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074171                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074171                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23053.038599                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23053.038599                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23053.038599                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23053.038599                       # average overall mshr miss latency
system.cpu0.dcache.replacements              38029696                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    321154827                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      321154827                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39967962                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39967962                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1201834149000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1201834149000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    361122789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    361122789                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110677                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110677                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30069.938242                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30069.938242                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11712550                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11712550                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28255412                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28255412                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 620311892000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 620311892000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.078243                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.078243                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 21953.737288                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21953.737288                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116707080                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116707080                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24739971                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24739971                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 789715225004                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 789715225004                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141447051                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141447051                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.174906                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.174906                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31920.620481                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31920.620481                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     15719054                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     15719054                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9020917                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9020917                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 239020759267                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 239020759267                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063776                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063776                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26496.281838                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26496.281838                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2132                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2132                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1022                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1022                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8603000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8603000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.324033                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.324033                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8417.808219                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8417.808219                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1013                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1013                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       710500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       710500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002854                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002854                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 78944.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78944.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2933                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2933                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       712500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       712500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3097                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.052954                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052954                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4344.512195                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4344.512195                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       549500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       549500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.052954                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.052954                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3350.609756                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3350.609756                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049130                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049130                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762358                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762358                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66330153999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66330153999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811488                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811488                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420846                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420846                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87006.569091                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87006.569091                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762358                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762358                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65567795999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65567795999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420846                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420846                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86006.569091                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86006.569091                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.989998                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          476955083                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         38038392                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.538781                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.989998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999687                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999687                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1046813582                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1046813582                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23675513                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            32524239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              203889                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              516777                       # number of demand (read+write) hits
system.l2.demand_hits::total                 56920418                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23675513                       # number of overall hits
system.l2.overall_hits::.cpu0.data           32524239                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             203889                       # number of overall hits
system.l2.overall_hits::.cpu1.data             516777                       # number of overall hits
system.l2.overall_hits::total                56920418                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1530689                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5503087                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3529                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1815822                       # number of demand (read+write) misses
system.l2.demand_misses::total                8853127                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1530689                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5503087                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3529                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1815822                       # number of overall misses
system.l2.overall_misses::total               8853127                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 126178599496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 486044678104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    326041498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 206230446452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     818779765550                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 126178599496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 486044678104                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    326041498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 206230446452                       # number of overall miss cycles
system.l2.overall_miss_latency::total    818779765550                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        25206202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        38027326                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          207418                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2332599                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65773545                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       25206202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       38027326                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         207418                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2332599                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65773545                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.060727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.144714                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.017014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.778454                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134600                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.060727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.144714                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.017014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.778454                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134600                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82432.551286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88322.186821                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92389.203174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113574.153442                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92484.809667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82432.551286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88322.186821                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92389.203174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113574.153442                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92484.809667                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1451499                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     47083                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.828516                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  13412561                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4282212                       # number of writebacks
system.l2.writebacks::total                   4282212                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         294834                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         103593                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              398550                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        294834                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        103593                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             398550                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1530582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5208253                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1712229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8454577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1530582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5208253                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1712229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     14511952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22966529                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 110867079996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 413315557381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    289736999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 180588671536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 705061045912                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 110867079996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 413315557381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    289736999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 180588671536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1380167309932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2085228355844                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.060722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.136961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.016937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.734043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128541                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.060722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.136961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.016937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.734043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.349176                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72434.590238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79357.811032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82475.661543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105469.929277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83394.006100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72434.590238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79357.811032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82475.661543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105469.929277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95105.559192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90794.231721                       # average overall mshr miss latency
system.l2.replacements                       32324756                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11709980                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11709980                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11709980                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11709980                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     53783471                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53783471                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     53783471                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53783471                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     14511952                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       14511952                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1380167309932                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1380167309932                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95105.559192                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95105.559192                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 97                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       485500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       546500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.932692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5779.761905                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4692.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5634.020619                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1693500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       266500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1960000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.932692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20160.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20206.185567                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       101000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       141000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          7353992                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           188856                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7542848                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2421776                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1232797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3654573                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 208568950453                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 134166059525                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  342735009978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      9775768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1421653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11197421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.247733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.867157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.326376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86122.312903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108830.618119                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93782.504817                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       110114                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37131                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           147245                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2311662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1195666                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3507328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 176784314214                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 118591243162                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 295375557376                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.236469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.841039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.313226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76474.983892                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99184.256441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84216.690705                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23675513                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        203889                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23879402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1530689                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3529                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1534218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 126178599496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    326041498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 126504640994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     25206202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       207418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25413620                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.060727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.017014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.060370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82432.551286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92389.203174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82455.453524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           123                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1530582                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1534095                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 110867079996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    289736999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 111156816995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.060722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.016937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.060365                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72434.590238                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82475.661543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72457.583784                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25170247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       327921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25498168                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3081311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       583025                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3664336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 277475727651                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  72064386927                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 349540114578                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28251558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       910946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29162504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.109067                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.640021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.125652                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90051.191733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123604.282710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95389.755355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       184720                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        66462                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       251182                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2896591                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       516563                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3413154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 236531243167                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  61997428374                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 298528671541                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.102529                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.567062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117039                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81658.488605                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 120019.103912                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87464.167026                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          317                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           76                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               393                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1730                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          475                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2205                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     28593411                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5548442                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     34141853                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2047                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          551                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2598                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.845139                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.862069                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.848730                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16527.983237                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11680.930526                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15483.833560                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          415                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           79                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          494                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1315                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          396                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1711                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     26403921                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      8168953                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     34572874                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.642404                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.718693                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.658584                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20079.027376                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20628.669192                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20206.238457                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999927                       # Cycle average of tags in use
system.l2.tags.total_refs                   145134468                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  32325642                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.489763                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.442527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.552840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.178507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.033622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.005821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.786610                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.366289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.174664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.402916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1082483554                       # Number of tag accesses
system.l2.tags.data_accesses               1082483554                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      97957184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     333697984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        224832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     109666176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    912556544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1454102720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     97957184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       224832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      98182016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    274061568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       274061568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1530581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5214031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1713534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     14258696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22720355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4282212                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4282212                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         80695370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        274894409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           185213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         90341027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    751747701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1197863720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     80695370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       185213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         80880582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225767000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225767000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225767000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        80695370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       274894409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          185213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        90341027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    751747701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1423630721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3492667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1530581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4390596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1680163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  14167181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009159387750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       212975                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       212975                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36479109                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3292643                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22720357                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4282212                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22720357                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4282212                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 948323                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                789545                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            899092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            894034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            948856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1063008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2847197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2421087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1166754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1202159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1120131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1113961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1115802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1428396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1572938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1837062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           905769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1235788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            158527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            189696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            183217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            193283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            216570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            268305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            308533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            267503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            263319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           259084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           264435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           175540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           165276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163723                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 883442211979                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               108860170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1291667849479                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40576.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59326.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18210335                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2262537                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22720357                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4282212                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5400825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2447335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1750512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1374717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1107299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1069823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1030773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  971285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  881157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  782387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 921518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1825125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 816153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 417694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 342477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 279371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 215254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 122623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  11682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  90801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 148904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 179828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 194610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 201721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 206047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 212117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 217114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 226083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 216331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 213935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 209260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 205222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 203972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 203981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  16788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  16809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  16455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  15923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  15689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  15156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4791795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.438609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.763994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.098708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1655348     34.55%     34.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1079937     22.54%     57.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       361561      7.55%     64.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       301058      6.28%     70.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       406972      8.49%     79.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       192226      4.01%     83.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       107255      2.24%     85.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        77557      1.62%     87.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       609881     12.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4791795                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       212975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     102.228092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    818.589319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       212974    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        212975                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       212975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.399314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.371361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           177689     83.43%     83.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5357      2.52%     85.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18175      8.53%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6976      3.28%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2836      1.33%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1106      0.52%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              502      0.24%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              214      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               82      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        212975                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1393410176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                60692672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               223529216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1454102848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            274061568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1147.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1197.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1213913303500                       # Total gap between requests
system.mem_ctrls.avgGap                      44955.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     97957184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    280998144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       224832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    107530432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    906699584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    223529216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 80695369.882858827710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 231481227.211235761642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 185212.565946188435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88581639.748888641596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 746922842.366663217545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184139355.871494293213                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1530581                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5214031                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1713534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     14258698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4282212                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  47900655808                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 205931925434                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    142259694                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 109428853453                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 928264155090                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29690185362171                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31295.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39495.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40495.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63861.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65101.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6933375.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15650230260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8318271885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         73755100440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9468270900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     95824834560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     526266527700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22970900640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       752254136385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.693455                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54700856865                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40535040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1118677418635                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18563264580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9866590140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         81697215180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8763330780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     95824834560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     528586902510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21016900800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       764319038550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.632305                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  49124437700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40535040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1124253837800                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12717082679.487179                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   54594921939.588715                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           74     94.87%     94.87% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.28%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.28%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       219000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 386680329500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   221980866500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 991932449000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18301771                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18301771                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18301771                       # number of overall hits
system.cpu1.icache.overall_hits::total       18301771                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       209373                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        209373                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       209373                       # number of overall misses
system.cpu1.icache.overall_misses::total       209373                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3149569000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3149569000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3149569000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3149569000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18511144                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18511144                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18511144                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18511144                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.011311                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011311                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.011311                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011311                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15042.861305                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15042.861305                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15042.861305                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15042.861305                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          265                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    66.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       207386                       # number of writebacks
system.cpu1.icache.writebacks::total           207386                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1955                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1955                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1955                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1955                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       207418                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       207418                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       207418                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       207418                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2917274000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2917274000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2917274000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2917274000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.011205                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.011205                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.011205                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.011205                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14064.709909                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14064.709909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14064.709909                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14064.709909                       # average overall mshr miss latency
system.cpu1.icache.replacements                207386                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18301771                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18301771                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       209373                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       209373                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3149569000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3149569000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18511144                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18511144                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.011311                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011311                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15042.861305                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15042.861305                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1955                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1955                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       207418                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       207418                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2917274000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2917274000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.011205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.011205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14064.709909                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14064.709909                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991186                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18453862                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           207386                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            88.983162                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        333061000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991186                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999725                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999725                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37229706                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37229706                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27661267                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27661267                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27661267                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27661267                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6668312                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6668312                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6668312                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6668312                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 662132962601                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 662132962601                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 662132962601                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 662132962601                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34329579                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34329579                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34329579                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34329579                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.194244                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194244                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.194244                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194244                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99295.438276                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99295.438276                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99295.438276                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99295.438276                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1765125                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       296711                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            27392                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2011                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.439435                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   147.544008                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2332795                       # number of writebacks
system.cpu1.dcache.writebacks::total          2332795                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5038275                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5038275                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5038275                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5038275                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1630037                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1630037                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1630037                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1630037                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 153505257377                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 153505257377                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 153505257377                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 153505257377                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047482                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047482                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047482                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047482                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94172.866859                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94172.866859                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94172.866859                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94172.866859                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2332795                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21238674                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21238674                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3769228                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3769228                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 340841191000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 340841191000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     25007902                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     25007902                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150721                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150721                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90427.321192                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90427.321192                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2857965                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2857965                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       911263                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       911263                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  77604642500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  77604642500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036439                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036439                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85161.630067                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85161.630067                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6422593                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6422593                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2899084                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2899084                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 321291771601                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 321291771601                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9321677                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9321677                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.311005                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.311005                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110825.271569                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110825.271569                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2180310                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2180310                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       718774                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       718774                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  75900614877                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  75900614877                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105597.329448                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105597.329448                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6411500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6411500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334764                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334764                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41099.358974                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41099.358974                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002146                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002146                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       604000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       604000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.248337                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248337                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5392.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5392.857143                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       492000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       492000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248337                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248337                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4392.857143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4392.857143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099184                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099184                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712019                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712019                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  64017719000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  64017719000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811203                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811203                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393119                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393119                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89910.127398                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89910.127398                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712019                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712019                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  63305700000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  63305700000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393119                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393119                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88910.127398                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88910.127398                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.373710                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           31099589                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2341929                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.279476                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        333072500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.373710                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.949178                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.949178                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74625356                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74625356                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1213913315500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          54576871                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15992192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     54066059                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        28042544                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         25142185                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             370                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            645                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11214537                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11214535                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25413624                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29163248                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2598                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2598                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     75618577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    114098029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       622222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7008134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             197346962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3226391744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4867649856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     26547456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    298585280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8419174336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        57485357                       # Total snoops (count)
system.tol2bus.snoopTraffic                 275206080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        123269253                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.104856                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320723                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              110898608     89.96%     89.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11815809      9.59%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 554836      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          123269253                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131577286860                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       57069872805                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       38272895465                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3514237001                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         311204344                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            27005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2164120057500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112339                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730728                       # Number of bytes of host memory used
host_op_rate                                   112915                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14444.62                       # Real time elapsed on the host
host_tick_rate                               65782764                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1622690717                       # Number of instructions simulated
sim_ops                                    1631017406                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.950207                       # Number of seconds simulated
sim_ticks                                950206742000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.119705                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               24550230                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            26942833                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3903006                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         51740195                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            958816                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1187039                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          228223                       # Number of indirect misses.
system.cpu0.branchPred.lookups               57333222                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       144379                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        197345                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3316851                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  31999663                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11161692                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        4879333                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       83031496                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           184500071                       # Number of instructions committed
system.cpu0.commit.committedOps             186759266                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1167757618                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.159930                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.918340                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1109227231     94.99%     94.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25458701      2.18%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6105851      0.52%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10098697      0.86%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2253310      0.19%     98.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1097583      0.09%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1483790      0.13%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       870763      0.07%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11161692      0.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1167757618                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     23174                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1850427                       # Number of function calls committed.
system.cpu0.commit.int_insts                181344646                       # Number of committed integer instructions.
system.cpu0.commit.loads                     62513363                       # Number of loads committed
system.cpu0.commit.membars                    3457347                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3462663      1.85%      1.85% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       106407785     56.98%     58.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2215125      1.19%     60.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1045680      0.56%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3544      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         10633      0.01%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1772      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1806      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       62707110     33.58%     94.16% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10897729      5.84%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3598      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1805      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        186759266                       # Class of committed instruction
system.cpu0.commit.refs                      73610242                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  184500071                       # Number of Instructions Simulated
system.cpu0.committedOps                    186759266                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.978228                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.978228                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            984577649                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               593139                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19992381                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             288425338                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                94341516                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 88473788                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3355315                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1369372                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10074830                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   57333222                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 17802408                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1072032454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               776231                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         3675                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     346415155                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                3865                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        17919                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7888668                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038950                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         104820851                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          25509046                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.235339                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1180823098                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.296623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.843225                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               986965473     83.58%     83.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               120800442     10.23%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25692841      2.18%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                21407292      1.81%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21535483      1.82%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2354451      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  260021      0.02%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   79193      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1727902      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1180823098                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    20033                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   14527                       # number of floating regfile writes
system.cpu0.idleCycles                      291160622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3541288                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                37761100                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.176574                       # Inst execution rate
system.cpu0.iew.exec_refs                   120484922                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  11848845                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               24872856                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             95246299                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1965827                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           667961                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            12781588                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          267634432                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            108636077                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2086008                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            259914035                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                256871                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            329249531                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3355315                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            329102905                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5254861                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          396324                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4687                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4593                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          579                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32732936                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1684720                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4593                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1498709                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2042579                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                193562737                       # num instructions consuming a value
system.cpu0.iew.wb_count                    231438325                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.777120                       # average fanout of values written-back
system.cpu0.iew.wb_producers                150421398                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.157229                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     232173285                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               335876535                       # number of integer regfile reads
system.cpu0.int_regfile_writes              181744983                       # number of integer regfile writes
system.cpu0.ipc                              0.125341                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.125341                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3502350      1.34%      1.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            132504723     50.57%     51.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3194144      1.22%     53.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1046080      0.40%     53.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 42      0.00%     53.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3544      0.00%     53.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              10633      0.00%     53.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             69      0.00%     53.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1772      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1806      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           109996727     41.98%     95.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11732178      4.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4003      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1971      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             262000042                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  23854                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              47702                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        23540                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             24844                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4024280                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015360                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 914381     22.72%     22.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3847      0.10%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2936049     72.96%     95.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               169989      4.22%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               11      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             262498118                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1709727273                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    231414785                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        348487684                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 261235750                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                262000042                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6398682                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       80875250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           927512                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1519349                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     46366522                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1180823098                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.221879                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.740544                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1041140877     88.17%     88.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           75164538      6.37%     94.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           33418862      2.83%     97.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14333909      1.21%     98.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10583534      0.90%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3451186      0.29%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2021264      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             393021      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             315907      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1180823098                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.177991                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5738454                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          884999                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            95246299                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           12781588                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  62733                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 17771                       # number of misc regfile writes
system.cpu0.numCycles                      1471983720                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   428430074                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              363283633                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            142595627                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4741282                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               101052357                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             250873097                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               450125                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            363513753                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             273933068                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          214848244                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 90931958                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4724493                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3355315                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            259147655                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                72252684                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            20133                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       363493620                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     363052180                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1766818                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54489152                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1798664                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1426070164                       # The number of ROB reads
system.cpu0.rob.rob_writes                  552655942                       # The number of ROB writes
system.cpu0.timesIdled                        3560972                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                36017                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.241880                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26622914                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30170384                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4346980                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56111260                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1543282                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1833760                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          290478                       # Number of indirect misses.
system.cpu1.branchPred.lookups               63010770                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       228121                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        184327                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3668871                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  37291624                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12126672                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5265441                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       84638113                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           211153991                       # Number of instructions committed
system.cpu1.commit.committedOps             213596088                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1245475537                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171498                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.936106                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1175537996     94.38%     94.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31442125      2.52%     96.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8420909      0.68%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     11032495      0.89%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2945951      0.24%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1330316      0.11%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1707611      0.14%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       931462      0.07%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12126672      0.97%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1245475537                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    101045                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2802015                       # Number of function calls committed.
system.cpu1.commit.int_insts                207670711                       # Number of committed integer instructions.
system.cpu1.commit.loads                     68334109                       # Number of loads committed
system.cpu1.commit.membars                    3718258                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3741565      1.75%      1.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       123526850     57.83%     59.58% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2421642      1.13%     60.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1192895      0.56%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         15538      0.01%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         46614      0.02%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7769      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7769      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       68502866     32.07%     93.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      14109225      6.61%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        15570      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7785      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        213596088                       # Class of committed instruction
system.cpu1.commit.refs                      82635446                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  211153991                       # Number of Instructions Simulated
system.cpu1.committedOps                    213596088                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.851193                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.851193                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1014570763                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               685520                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            22092493                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             317851198                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               127387797                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                103046643                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3731541                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1484253                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10291836                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   63010770                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21868617                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1113018502                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1083765                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         4711                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     377028325                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                3755                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        15797                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8824286                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038008                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         141573672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          28166196                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.227425                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1259028580                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.302590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.853158                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1047947869     83.23%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               131740704     10.46%     93.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                28768579      2.28%     95.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22618893      1.80%     97.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                22658656      1.80%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2738982      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  396488      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  140837      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 2017572      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1259028580                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    85823                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   62364                       # number of floating regfile writes
system.cpu1.idleCycles                      398782064                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3899540                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                43121950                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.173603                       # Inst execution rate
system.cpu1.iew.exec_refs                   130256766                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  15054268                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               25476057                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            101705654                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2112838                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           885999                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            16021957                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          296060945                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            115202498                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2338471                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            287801432                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                266139                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            328368851                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3731541                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            328228775                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5293370                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          797074                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6636                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4855                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          411                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     33371545                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1720620                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4855                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1672083                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2227457                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                207647438                       # num instructions consuming a value
system.cpu1.iew.wb_count                    258810302                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.777159                       # average fanout of values written-back
system.cpu1.iew.wb_producers                161375098                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.156116                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     259587953                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               372369508                       # number of integer regfile reads
system.cpu1.int_regfile_writes              200841396                       # number of integer regfile writes
system.cpu1.ipc                              0.127369                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.127369                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3804633      1.31%      1.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            150059604     51.72%     53.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3378430      1.16%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1195339      0.41%     54.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 15      0.00%     54.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              15538      0.01%     54.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              46614      0.02%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             70      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7769      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7769      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           116634056     40.20%     94.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           14966266      5.16%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          15883      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7917      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             290139903                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 101576                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             203161                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       101329                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            102223                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4323445                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014901                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 971148     22.46%     22.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  8608      0.20%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     32      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3088135     71.43%     94.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               255521      5.91%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             290557139                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1844371749                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    258708973                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        378426800                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 289215691                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                290139903                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6845254                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       82464857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           943079                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1579813                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     47533674                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1259028580                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.230447                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.748620                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1102171564     87.54%     87.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           86168940      6.84%     94.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           37000942      2.94%     97.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15577688      1.24%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11393189      0.90%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3776997      0.30%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2149341      0.17%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             437124      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             352795      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1259028580                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.175014                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6105578                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1001770                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           101705654                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           16021957                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 176688                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 77690                       # number of misc regfile writes
system.cpu1.numCycles                      1657810644                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   242524324                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              363185484                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            161214327                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4960008                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               134487060                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             249208774                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               434451                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            401380739                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             302903073                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          235085435                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                105327199                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4860200                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3731541                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            257826969                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                73871108                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            85891                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       401294848                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     394470327                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1898982                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 55923585                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1932867                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1531014082                       # The number of ROB reads
system.cpu1.rob.rob_writes                  610027076                       # The number of ROB writes
system.cpu1.timesIdled                        4964235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         34495357                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2462697                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            38257123                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1254229                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     58929369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     115859170                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3647042                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2421051                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38218144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     32073621                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76735274                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       34494672                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           55857269                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7497223                       # Transaction distribution
system.membus.trans_dist::WritebackClean          132                       # Transaction distribution
system.membus.trans_dist::CleanEvict         49458034                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           145632                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          79352                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2805493                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2801738                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      55857266                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         16029                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    174518168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              174518168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4234007168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4234007168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           175809                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          58903772                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                58903772    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            58903772                       # Request fanout histogram
system.membus.respLayer1.occupancy       306004093455                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        159907194153                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   950206742000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   950206742000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23684                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11842                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18089930.586050                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   59015006.931666                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11842    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1349847000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11842                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   735985784000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 214220958000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     14299633                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14299633                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     14299633                       # number of overall hits
system.cpu0.icache.overall_hits::total       14299633                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3502764                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3502764                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3502764                       # number of overall misses
system.cpu0.icache.overall_misses::total      3502764                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 225073431449                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 225073431449                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 225073431449                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 225073431449                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     17802397                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17802397                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     17802397                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17802397                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.196758                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.196758                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.196758                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.196758                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64255.950857                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64255.950857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64255.950857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64255.950857                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       130825                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2277                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.454985                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3260081                       # number of writebacks
system.cpu0.icache.writebacks::total          3260081                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       240991                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       240991                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       240991                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       240991                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3261773                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3261773                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3261773                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3261773                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 207985122458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 207985122458                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 207985122458                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 207985122458                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.183221                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.183221                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.183221                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.183221                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63764.438070                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63764.438070                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63764.438070                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63764.438070                       # average overall mshr miss latency
system.cpu0.icache.replacements               3260081                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     14299633                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14299633                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3502764                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3502764                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 225073431449                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 225073431449                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     17802397                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17802397                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.196758                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.196758                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64255.950857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64255.950857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       240991                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       240991                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3261773                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3261773                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 207985122458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 207985122458                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.183221                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.183221                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63764.438070                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63764.438070                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.990080                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17561533                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3261805                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.383992                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.990080                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999690                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999690                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38866567                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38866567                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     63404880                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        63404880                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     63404880                       # number of overall hits
system.cpu0.dcache.overall_hits::total       63404880                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     30512690                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      30512690                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     30512690                       # number of overall misses
system.cpu0.dcache.overall_misses::total     30512690                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2679588250446                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2679588250446                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2679588250446                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2679588250446                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     93917570                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     93917570                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     93917570                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     93917570                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.324888                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.324888                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.324888                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.324888                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87818.814088                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87818.814088                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87818.814088                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87818.814088                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    371023045                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       189325                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5832766                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2466                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.610137                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.774128                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14650555                       # number of writebacks
system.cpu0.dcache.writebacks::total         14650555                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15716343                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15716343                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15716343                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15716343                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14796347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14796347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14796347                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14796347                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1459181454480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1459181454480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1459181454480                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1459181454480                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.157546                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.157546                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.157546                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.157546                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98617.682762                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98617.682762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98617.682762                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98617.682762                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14650531                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     57376363                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57376363                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26824981                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26824981                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2394019739000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2394019739000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     84201344                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     84201344                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.318581                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.318581                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 89245.906232                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89245.906232                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13643419                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13643419                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13181562                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13181562                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1312075741000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1312075741000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99538.714835                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99538.714835                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6028517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6028517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3687709                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3687709                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 285568511446                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 285568511446                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9716226                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9716226                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.379541                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.379541                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77437.919165                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77437.919165                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2072924                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2072924                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1614785                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1614785                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 147105713480                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 147105713480                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.166195                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.166195                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91099.256855                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91099.256855                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1164070                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1164070                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        56064                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        56064                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2429368500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2429368500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1220134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1220134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.045949                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.045949                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43332.058005                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43332.058005                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        37755                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        37755                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        18309                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        18309                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    591427000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    591427000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015006                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015006                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 32302.528811                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32302.528811                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1141362                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1141362                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        41429                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        41429                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    384613500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    384613500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1182791                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1182791                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.035026                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.035026                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9283.678100                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9283.678100                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        41151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        41151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    343484500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    343484500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.034791                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.034791                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8346.929601                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8346.929601                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       583500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       583500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       561500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       561500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       128996                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         128996                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        68349                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        68349                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1254173892                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1254173892                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       197345                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       197345                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.346343                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.346343                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 18349.557301                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 18349.557301                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        68344                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        68344                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1185788392                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1185788392                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.346317                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.346317                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 17350.292520                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17350.292520                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.849500                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           80794499                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14795842                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.460622                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.849500                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995297                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995297                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        207831490                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       207831490                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1286381                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1630658                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1911176                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1936599                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6764814                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1286381                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1630658                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1911176                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1936599                       # number of overall hits
system.l2.overall_hits::total                 6764814                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1974809                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          12996143                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2798164                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13480221                       # number of demand (read+write) misses
system.l2.demand_misses::total               31249337                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1974809                       # number of overall misses
system.l2.overall_misses::.cpu0.data         12996143                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2798164                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13480221                       # number of overall misses
system.l2.overall_misses::total              31249337                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 188671549977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1414185675665                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 256754916482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1456668910646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3316281052770                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 188671549977                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1414185675665                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 256754916482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1456668910646                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3316281052770                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3261190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14626801                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4709340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15416820                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             38014151                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3261190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14626801                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4709340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15416820                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            38014151                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.605549                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.888516                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.594173                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.874384                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.822045                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.605549                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.888516                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.594173                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.874384                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.822045                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 95539.138204                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108815.798323                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91758.351720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108059.720285                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106123.245199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 95539.138204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108815.798323                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91758.351720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108059.720285                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106123.245199                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             198736                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6414                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.984721                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  27016227                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7497182                       # number of writebacks
system.l2.writebacks::total                   7497182                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          16757                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         562853                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          25216                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         611536                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1216362                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         16757                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        562853                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         25216                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        611536                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1216362                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1958052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     12433290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2772948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12868685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          30032975                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1958052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     12433290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2772948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12868685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     30898436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         60931411                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 168082058026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1251067208460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 227512495031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1286640159859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2933301921376                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 168082058026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1251067208460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 227512495031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1286640159859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2446288216604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5379590137980                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.600410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.850035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.588819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.834717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.790047                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.600410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.850035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.588819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.834717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.602861                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 85841.467962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100622.378185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82047.155241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99982.256140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97669.375790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 85841.467962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100622.378185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82047.155241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99982.256140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79171.910727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88289.275592                       # average overall mshr miss latency
system.l2.replacements                       87909705                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8425612                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8425612                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           41                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             41                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8425653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8425653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           41                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           41                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     26975346                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         26975346                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          132                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            132                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     26975478                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     26975478                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          132                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          132                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     30898436                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       30898436                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2446288216604                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2446288216604                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79171.910727                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79171.910727                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            7703                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1361                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 9064                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         24130                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         14334                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              38464                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     90406500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     78028000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    168434500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        31833                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        15695                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            47528                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.758018                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.913284                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.809291                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3746.643183                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5443.560765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4379.016743                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          129                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          112                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             241                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        24001                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        14222                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         38223                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    488431996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    291076996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    779508992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.753966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.906148                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.804221                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20350.485230                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20466.671073                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20393.715616                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4499                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1029                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5528                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         5922                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         7812                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            13734                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     27433500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     20956500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     48390000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        10421                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         8841                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          19262                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.568276                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.883610                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.713010                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4632.472138                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2682.603687                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3523.372652                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          155                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           96                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           251                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         5767                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         7716                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        13483                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    122343430                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    158348473                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    280691903                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.553402                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.872752                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.699979                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21214.397434                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20522.093442                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20818.208336                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           146164                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           213026                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                359190                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1422821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1578575                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3001396                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 142725753447                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 154691563949                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  297417317396                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1568985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1791601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3360586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.906842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.881097                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.893117                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100311.812552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97994.434188                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99092.994525                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        96404                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       110375                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           206779                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1326417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1468200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2794617                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 122483566988                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 132302004483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 254785571471                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.845398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.819491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.831586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92341.674593                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90111.704456                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91170.121513                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1286381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1911176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3197557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1974809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2798164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4772973                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 188671549977                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 256754916482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 445426466459                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3261190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4709340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7970530                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.605549                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.594173                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.598828                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 95539.138204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91758.351720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93322.645332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        16757                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        25216                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         41973                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1958052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2772948                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4731000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 168082058026                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 227512495031                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 395594553057                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.600410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.588819                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.593562                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 85841.467962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82047.155241                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83617.533937                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1484494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1723573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3208067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11573322                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11901646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23474968                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1271459922218                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1301977346697                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2573437268915                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13057816                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13625219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26683035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.886314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.873501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.879771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109861.275977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109394.729662                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109624.740230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       466449                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       501161                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       967610                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11106873                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11400485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22507358                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1128583641472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1154338155376                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2282921796848                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.850592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.836719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.843508                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101611.285325                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101253.425216                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101430.021100                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2223                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1618                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3841                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         6921                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         9847                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           16768                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     26349500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     26190000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     52539500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         9144                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        11465                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         20609                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.756890                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.858875                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.813625                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  3807.181043                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2659.693308                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  3133.319418                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          403                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          389                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          792                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         6518                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         9458                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        15976                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    126558964                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    184278979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    310837943                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.712817                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.824945                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.775195                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19416.840135                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19483.926729                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19456.556272                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999411                       # Cycle average of tags in use
system.l2.tags.total_refs                   100850408                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  87914350                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.147144                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.854543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.517702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.971098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.984971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.177840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.493258                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.341477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.093298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.031015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.096529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.413957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 675938318                       # Number of tag accesses
system.l2.tags.data_accesses                675938318                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     125316736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     797801984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     177475008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     825959936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1827622656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3754176320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    125316736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    177475008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     302791744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    479822272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       479822272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1958074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       12465656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2773047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12905624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     28556604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            58659005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7497223                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7497223                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        131883653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        839608844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        186775151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        869242344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1923394747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3950904739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    131883653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    186775151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        318658804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      504966183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            504966183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      504966183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       131883653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       839608844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       186775151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       869242344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1923394747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4455870922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7279265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1958008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12145930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2772997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12567946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  28295653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000346782500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       451514                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       451514                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            92234748                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6857298                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    58659003                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7497355                       # Number of write requests accepted
system.mem_ctrls.readBursts                  58659003                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7497355                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 918469                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                218090                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1793083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1508320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3116143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2157998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2249844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5416642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6166765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6244973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4868245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5181412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4663432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5131331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2812891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2570320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2099012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1760123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            353363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            229831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            387459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            513437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            410013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            474091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            740037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            584306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            459882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            445355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           416134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           634506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           609036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           342227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           385979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293605                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2159055901546                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               288702670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3241690914046                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37392.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56142.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 40943981                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4580363                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              58659003                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7497355                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6430446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7406218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6910974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6754340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6284587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5704837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 4863581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3962436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2997258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2203593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1548726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1119607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 703100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 402204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 231421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 123768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  60600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  28620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 204074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 345043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 422799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 459053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 472789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 478034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 480093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 481849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 484988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 491373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 475549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 470930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 467584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 464549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 462373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 463058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  37727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     18                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19495456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.448122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.741677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.586631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4848851     24.87%     24.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9340057     47.91%     72.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2260187     11.59%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1128040      5.79%     90.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       608157      3.12%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       351022      1.80%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       242284      1.24%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       169856      0.87%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       547002      2.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19495456                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       451514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.881751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     98.027180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.487839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         137221     30.39%     30.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       164196     36.37%     66.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        65860     14.59%     81.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        35091      7.77%     89.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        20858      4.62%     93.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383        11742      2.60%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         6628      1.47%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         3884      0.86%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         2426      0.54%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639         1378      0.31%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          820      0.18%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          529      0.12%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          301      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          205      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          136      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           81      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           63      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           40      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           16      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           17      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        451514                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       451514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.121894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.113708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.541023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           425516     94.24%     94.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6471      1.43%     95.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12611      2.79%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4938      1.09%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1487      0.33%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              385      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               87      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        451514                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3695394176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                58782016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               465872704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3754176192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            479830720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3889.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       490.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3950.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    504.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    30.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  950206653500                       # Total gap between requests
system.mem_ctrls.avgGap                      14363.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    125312512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    777339520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    177471808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    804348544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1810921792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    465872704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 131879207.398846268654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 818074094.447963833809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 186771783.608329743147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 846498460.226669311523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1905818714.976029872894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 490285622.494562327862                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1958074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     12465656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2773047                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12905624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     28556602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7497355                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  86571486146                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 734716612626                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 112402408092                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 752290791123                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1555709616059                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23728465770006                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     44212.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58939.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40533.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58291.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54478.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3164911.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73081827000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38843927430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        207679516380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        18722699280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     75008821680.001724                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     428168663580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4316303520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       845821758870.022949                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        890.144977                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7685172026                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31729620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 910791949974                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          66115693140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          35141328090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        204587903520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        19275043140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     75008821680.001724                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     429795643080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2946215520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       832870648170.022949                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        876.515195                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4070659263                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31729620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 914406462737                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              32780                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16391                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7400991.153682                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   48526985.951005                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16391    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1644848000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16391                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   828897096000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 121309646000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16818915                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16818915                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16818915                       # number of overall hits
system.cpu1.icache.overall_hits::total       16818915                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      5049689                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5049689                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      5049689                       # number of overall misses
system.cpu1.icache.overall_misses::total      5049689                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 307327916982                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 307327916982                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 307327916982                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 307327916982                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21868604                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21868604                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21868604                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21868604                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.230910                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.230910                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.230910                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.230910                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60860.761323                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60860.761323                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60860.761323                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60860.761323                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       293935                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             3745                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    78.487316                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4708341                       # number of writebacks
system.cpu1.icache.writebacks::total          4708341                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       339943                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       339943                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       339943                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       339943                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4709746                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4709746                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4709746                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4709746                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 285102554989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 285102554989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 285102554989                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 285102554989                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.215366                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.215366                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.215366                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.215366                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60534.592521                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60534.592521                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60534.592521                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60534.592521                       # average overall mshr miss latency
system.cpu1.icache.replacements               4708341                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16818915                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16818915                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      5049689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5049689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 307327916982                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 307327916982                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21868604                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21868604                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.230910                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.230910                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60860.761323                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60860.761323                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       339943                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       339943                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4709746                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4709746                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 285102554989                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 285102554989                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.215366                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.215366                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60534.592521                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60534.592521                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980225                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21583988                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4709778                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.582804                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980225                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999382                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999382                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         48446954                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        48446954                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     70466355                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        70466355                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     70466355                       # number of overall hits
system.cpu1.dcache.overall_hits::total       70466355                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     32301588                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      32301588                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     32301588                       # number of overall misses
system.cpu1.dcache.overall_misses::total     32301588                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2769939365208                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2769939365208                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2769939365208                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2769939365208                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    102767943                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    102767943                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    102767943                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    102767943                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.314316                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.314316                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.314316                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.314316                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85752.420754                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85752.420754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85752.420754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85752.420754                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    373089713                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       196378                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5866953                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2583                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.591734                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.027100                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15482556                       # number of writebacks
system.cpu1.dcache.writebacks::total         15482556                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     16713409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     16713409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     16713409                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     16713409                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15588179                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15588179                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15588179                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15588179                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1504731284310                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1504731284310                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1504731284310                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1504731284310                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151683                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151683                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151683                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151683                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96530.280048                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96530.280048                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96530.280048                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96530.280048                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15482552                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     61964551                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       61964551                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     27965836                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     27965836                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2456093350000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2456093350000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     89930387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     89930387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.310972                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.310972                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87824.778419                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87824.778419                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     14225987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14225987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13739849                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13739849                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1343863061000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1343863061000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.152783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.152783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97807.702326                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97807.702326                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8501804                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8501804                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4335752                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4335752                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 313846015208                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 313846015208                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12837556                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12837556                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.337740                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.337740                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72385.601208                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72385.601208                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2487422                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2487422                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1848330                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1848330                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 160868223310                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 160868223310                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.143978                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.143978                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87034.362538                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87034.362538                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1236760                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1236760                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        86473                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        86473                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4862284500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4862284500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1323233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1323233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.065350                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.065350                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 56228.932730                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 56228.932730                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38347                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38347                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        48126                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        48126                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   3151471000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   3151471000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.036370                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.036370                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 65483.750987                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65483.750987                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1234084                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1234084                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        43939                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        43939                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    412209000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    412209000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1278023                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1278023                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.034380                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.034380                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9381.392385                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9381.392385                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        43924                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        43924                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    368413000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    368413000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.034369                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.034369                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8387.510245                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8387.510245                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1022500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1022500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       894500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       894500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       127751                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         127751                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        56576                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        56576                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    811947470                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    811947470                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       184327                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       184327                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.306933                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.306933                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 14351.447080                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 14351.447080                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          367                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          367                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        56209                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        56209                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    741801971                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    741801971                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.304942                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.304942                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 13197.209895                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 13197.209895                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.845893                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           88829055                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15626090                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.684663                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.845893                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995184                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995184                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        226733113                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       226733113                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 950206742000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34959169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15922835                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29675821                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        80412551                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         43742696                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              87                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          153918                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         84925                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         238843                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          150                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          150                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3413489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3413491                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7971518                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26987650                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        20609                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        20609                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9783044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44253002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     14127426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     46671901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114835373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    417361408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1873752704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    602731520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1977560128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4871405760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       132183225                       # Total snoops (count)
system.tol2bus.snoopTraffic                 502779200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        170285364                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.240056                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.463053                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              132041012     77.54%     77.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1               35700646     20.97%     98.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2453737      1.44%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  89968      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          170285364                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76470324084                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22264365835                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4898966851                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       23499427987                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        7071409875                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           130537                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
