<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\impl\gwsynthesis\tn_vdp_v3_v9958.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v3_v9958\src\v9958.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Aug 12 15:32:15 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>13962</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6984</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>142</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>22</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_50</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_50 </td>
</tr>
<tr>
<td>clk_125</td>
<td>Base</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td></td>
<td>clk_125 </td>
</tr>
<tr>
<td>clk_135</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk </td>
<td>clk</td>
<td>clk_135 </td>
</tr>
<tr>
<td>clk_audio</td>
<td>Generated</td>
<td>22666.643</td>
<td>0.044
<td>0.000</td>
<td>11333.321</td>
<td>clk </td>
<td>clk</td>
<td>clk_audio </td>
</tr>
<tr>
<td>clk_sck</td>
<td>Generated</td>
<td>1111.110</td>
<td>0.900
<td>0.000</td>
<td>555.555</td>
<td>clk </td>
<td>clk</td>
<td>clk_sck </td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>4.630</td>
<td>0.000</td>
<td>clk </td>
<td>clk</td>
<td>clk_sdramp </td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>clk </td>
<td>clk</td>
<td>clk_sdram </td>
</tr>
<tr>
<td>clk_cpu</td>
<td>Generated</td>
<td>272.000</td>
<td>3.676
<td>0.000</td>
<td>136.000</td>
<td>clk_125 </td>
<td>clk_125</td>
<td>clk_cpu </td>
</tr>
<tr>
<td>clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_135_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_135_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_135_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>87.664(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_125</td>
<td>125.000(MHz)</td>
<td>336.155(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_135</td>
<td>135.000(MHz)</td>
<td>184.315(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_audio</td>
<td>0.044(MHz)</td>
<td>437.607(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_sdramp</td>
<td>108.000(MHz)</td>
<td>168.040(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clk_sdram</td>
<td>108.000(MHz)</td>
<td>347.455(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_50!</h4>
<h4>No timing paths to get frequency of clk_sck!</h4>
<h4>No timing paths to get frequency of clk_cpu!</h4>
<h4>No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sck</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sck</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_cpu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_cpu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.623</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.835</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.623</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.835</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.623</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.835</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.623</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.835</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.433</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.645</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.396</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.608</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.396</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.608</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.370</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.582</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.370</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.582</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.364</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.576</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.352</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.333</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_4_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.545</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.190</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.402</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.190</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_3_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.402</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.183</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.395</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.183</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.395</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.181</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.393</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.048</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s1/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.260</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.999</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.999</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.932</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.144</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.932</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.144</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.932</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.144</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.926</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.138</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.926</td>
<td>vram/u_sdram/off_s0/Q</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CE</td>
<td>clk_sdramp:[R]</td>
<td>clk:[R]</td>
<td>4.630</td>
<td>-1.652</td>
<td>10.138</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.919</td>
<td>cpuclkd/n103_s0/I3</td>
<td>cpuclkd/clkd_s0/D</td>
<td>clk_cpu:[R]</td>
<td>clk_125:[R]</td>
<td>0.000</td>
<td>-1.108</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.846</td>
<td>LPF/FF_OUT_28_s0/Q</td>
<td>audio_sample_word0[1]_12_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.846</td>
<td>LPF/FF_OUT_30_s0/Q</td>
<td>audio_sample_word0[1]_14_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.818</td>
<td>cswn_filter/n10_s0/Q</td>
<td>CpuReq_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.583</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.787</td>
<td>cswn_filter/n7_s0/Q</td>
<td>CpuWrt_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.615</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.704</td>
<td>LPF/FF_OUT_17_s0/Q</td>
<td>audio_sample_word0[1]_1_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.692</td>
<td>LPF/FF_OUT_18_s0/Q</td>
<td>audio_sample_word0[1]_2_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.692</td>
<td>LPF/FF_OUT_24_s0/Q</td>
<td>audio_sample_word0[1]_8_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.692</td>
<td>LPF/FF_OUT_29_s0/Q</td>
<td>audio_sample_word0[1]_13_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.692</td>
<td>LPF/FF_OUT_31_s0/Q</td>
<td>audio_sample_word0[1]_15_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.593</td>
<td>LPF/FF_OUT_21_s0/Q</td>
<td>audio_sample_word0[1]_5_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.808</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.593</td>
<td>LPF/FF_OUT_22_s0/Q</td>
<td>audio_sample_word0[1]_6_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.808</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.582</td>
<td>LPF/FF_OUT_20_s0/Q</td>
<td>audio_sample_word0[1]_4_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.582</td>
<td>LPF/FF_OUT_23_s0/Q</td>
<td>audio_sample_word0[1]_7_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.570</td>
<td>LPF/FF_OUT_25_s0/Q</td>
<td>audio_sample_word0[1]_9_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.831</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.566</td>
<td>LPF/FF_OUT_19_s0/Q</td>
<td>audio_sample_word0[1]_3_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.835</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.555</td>
<td>LPF/FF_OUT_27_s0/Q</td>
<td>audio_sample_word0[1]_11_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.493</td>
<td>csrn_filter/n7_s0/Q</td>
<td>io_state_r_s6/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.908</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.490</td>
<td>csrn_filter/n7_s0/Q</td>
<td>cs_latch_1_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.911</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.460</td>
<td>LPF/FF_OUT_16_s0/Q</td>
<td>audio_sample_word0[1]_0_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.941</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.433</td>
<td>LPF/FF_OUT_26_s0/Q</td>
<td>audio_sample_word0[1]_10_s0/D</td>
<td>clk_135:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.969</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.424</td>
<td>cswn_filter/n7_s0/Q</td>
<td>cs_latch_0_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.977</td>
</tr>
<tr>
<td>23</td>
<td>0.060</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>24</td>
<td>0.060</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>25</td>
<td>0.060</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.529</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>3.704</td>
<td>1.775</td>
<td>2.271</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.529</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>3.704</td>
<td>1.775</td>
<td>2.271</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.529</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>3.704</td>
<td>1.775</td>
<td>2.271</td>
</tr>
<tr>
<td>4</td>
<td>0.628</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/rst_cnt_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.279</td>
</tr>
<tr>
<td>5</td>
<td>0.628</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/rst_cnt_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.279</td>
</tr>
<tr>
<td>6</td>
<td>0.628</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/rst_cnt_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.279</td>
</tr>
<tr>
<td>7</td>
<td>0.628</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/rst_cnt_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.279</td>
</tr>
<tr>
<td>8</td>
<td>0.628</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/rst_cnt_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.279</td>
</tr>
<tr>
<td>9</td>
<td>0.628</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/rst_cnt_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.279</td>
</tr>
<tr>
<td>10</td>
<td>0.628</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/rst_cnt_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.279</td>
</tr>
<tr>
<td>11</td>
<td>0.628</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/rst_cnt_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.279</td>
</tr>
<tr>
<td>12</td>
<td>0.628</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/rst_cnt_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.279</td>
</tr>
<tr>
<td>13</td>
<td>0.628</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/rst_cnt_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.279</td>
</tr>
<tr>
<td>14</td>
<td>0.628</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/rst_cnt_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.279</td>
</tr>
<tr>
<td>15</td>
<td>0.628</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/rst_cnt_12_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.279</td>
</tr>
<tr>
<td>16</td>
<td>0.636</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/state_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.271</td>
</tr>
<tr>
<td>17</td>
<td>0.636</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/state_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.271</td>
</tr>
<tr>
<td>18</td>
<td>0.636</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/state_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.271</td>
</tr>
<tr>
<td>19</td>
<td>0.644</td>
<td>s1_n_s0/Q</td>
<td>vram/u_sdram/rst_cnt_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_sdramp:[R]</td>
<td>4.630</td>
<td>1.652</td>
<td>2.263</td>
</tr>
<tr>
<td>20</td>
<td>3.167</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>1.781</td>
<td>2.271</td>
</tr>
<tr>
<td>21</td>
<td>3.167</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>1.781</td>
<td>2.271</td>
</tr>
<tr>
<td>22</td>
<td>3.167</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>7.407</td>
<td>1.781</td>
<td>2.271</td>
</tr>
<tr>
<td>23</td>
<td>34.613</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.271</td>
</tr>
<tr>
<td>24</td>
<td>34.613</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.271</td>
</tr>
<tr>
<td>25</td>
<td>34.613</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.271</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.401</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.554</td>
</tr>
<tr>
<td>2</td>
<td>1.401</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.554</td>
</tr>
<tr>
<td>3</td>
<td>1.401</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.554</td>
</tr>
<tr>
<td>4</td>
<td>1.538</td>
<td>s1_n_s0/Q</td>
<td>io_state_r_s6/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.549</td>
</tr>
<tr>
<td>5</td>
<td>1.538</td>
<td>s1_n_s0/Q</td>
<td>CpuAdr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.549</td>
</tr>
<tr>
<td>6</td>
<td>1.538</td>
<td>s1_n_s0/Q</td>
<td>CpuDbo_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.549</td>
</tr>
<tr>
<td>7</td>
<td>1.538</td>
<td>s1_n_s0/Q</td>
<td>CpuDbo_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.549</td>
</tr>
<tr>
<td>8</td>
<td>1.538</td>
<td>s1_n_s0/Q</td>
<td>CpuDbo_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.549</td>
</tr>
<tr>
<td>9</td>
<td>1.538</td>
<td>s1_n_s0/Q</td>
<td>CpuDbo_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.549</td>
</tr>
<tr>
<td>10</td>
<td>1.538</td>
<td>s1_n_s0/Q</td>
<td>CpuDbo_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.549</td>
</tr>
<tr>
<td>11</td>
<td>1.538</td>
<td>s1_n_s0/Q</td>
<td>CpuDbo_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.549</td>
</tr>
<tr>
<td>12</td>
<td>1.538</td>
<td>s1_n_s0/Q</td>
<td>CpuDbo_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.549</td>
</tr>
<tr>
<td>13</td>
<td>1.538</td>
<td>s1_n_s0/Q</td>
<td>CpuDbo_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.549</td>
</tr>
<tr>
<td>14</td>
<td>1.543</td>
<td>s1_n_s0/Q</td>
<td>CpuAdr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.554</td>
</tr>
<tr>
<td>15</td>
<td>1.547</td>
<td>s1_n_s0/Q</td>
<td>CpuReq_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.558</td>
</tr>
<tr>
<td>16</td>
<td>1.547</td>
<td>s1_n_s0/Q</td>
<td>CpuWrt_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.558</td>
</tr>
<tr>
<td>17</td>
<td>2.395</td>
<td>s1_n_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.406</td>
</tr>
<tr>
<td>18</td>
<td>2.395</td>
<td>s1_n_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.406</td>
</tr>
<tr>
<td>19</td>
<td>2.395</td>
<td>s1_n_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.406</td>
</tr>
<tr>
<td>20</td>
<td>2.821</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>1.455</td>
<td>1.554</td>
</tr>
<tr>
<td>21</td>
<td>2.821</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>1.455</td>
<td>1.554</td>
</tr>
<tr>
<td>22</td>
<td>2.821</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[R]</td>
<td>0.000</td>
<td>1.455</td>
<td>1.554</td>
</tr>
<tr>
<td>23</td>
<td>6.521</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer2/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>1.450</td>
<td>1.554</td>
</tr>
<tr>
<td>24</td>
<td>6.521</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer1/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>1.450</td>
<td>1.554</td>
</tr>
<tr>
<td>25</td>
<td>6.521</td>
<td>s1_n_s0/Q</td>
<td>serializer/gwSer0/RESET</td>
<td>clk:[R]</td>
<td>clk_135:[F]</td>
<td>-3.704</td>
<td>1.450</td>
<td>1.554</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.627</td>
<td>3.627</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>adc_sample_15_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.627</td>
<td>3.627</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>adc_sample_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.627</td>
<td>3.627</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>adc_sample_13_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.627</td>
<td>3.627</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>adc_sample_12_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.627</td>
<td>3.627</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>adc_sample_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.627</td>
<td>3.627</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>LPF/FF_D2_31_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.627</td>
<td>3.627</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>LPF/FF_D4_23_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.627</td>
<td>3.627</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>LPF/FF_OUT_31_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.627</td>
<td>3.627</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>LPF/FF_OUT_23_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.627</td>
<td>3.627</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_135</td>
<td>LPF/FF_OUT_19_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.030</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/I1</td>
</tr>
<tr>
<td>41.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/F</td>
</tr>
<tr>
<td>41.576</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>41.947</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>42.117</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>42.570</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>42.823</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3</td>
</tr>
<tr>
<td>43.150</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F</td>
</tr>
<tr>
<td>43.485</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.861, 44.869%; route: 5.741, 52.990%; tC2Q: 0.232, 2.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.030</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/I1</td>
</tr>
<tr>
<td>41.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/F</td>
</tr>
<tr>
<td>41.576</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>41.947</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>42.117</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>42.570</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>42.823</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3</td>
</tr>
<tr>
<td>43.150</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F</td>
</tr>
<tr>
<td>43.485</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[0][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.861, 44.869%; route: 5.741, 52.990%; tC2Q: 0.232, 2.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.030</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/I1</td>
</tr>
<tr>
<td>41.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/F</td>
</tr>
<tr>
<td>41.576</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>41.947</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>42.117</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>42.570</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>42.823</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3</td>
</tr>
<tr>
<td>43.150</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F</td>
</tr>
<tr>
<td>43.485</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.861, 44.869%; route: 5.741, 52.990%; tC2Q: 0.232, 2.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.030</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/I1</td>
</tr>
<tr>
<td>41.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/F</td>
</tr>
<tr>
<td>41.576</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>41.947</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>42.117</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>42.570</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>42.823</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3</td>
</tr>
<tr>
<td>43.150</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F</td>
</tr>
<tr>
<td>43.485</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[1][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.861, 44.869%; route: 5.741, 52.990%; tC2Q: 0.232, 2.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.030</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/I1</td>
</tr>
<tr>
<td>41.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/F</td>
</tr>
<tr>
<td>41.576</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>41.947</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>42.117</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>42.570</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>42.823</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3</td>
</tr>
<tr>
<td>43.150</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R34C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F</td>
</tr>
<tr>
<td>43.296</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.861, 45.668%; route: 5.552, 52.153%; tC2Q: 0.232, 2.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.143</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>u_v9958/U_SPRITE/n2547_s0/I3</td>
</tr>
<tr>
<td>42.713</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2547_s0/F</td>
</tr>
<tr>
<td>43.259</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C28[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.426, 41.726%; route: 5.950, 56.087%; tC2Q: 0.232, 2.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.143</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>u_v9958/U_SPRITE/n2547_s0/I3</td>
</tr>
<tr>
<td>42.713</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2547_s0/F</td>
</tr>
<tr>
<td>43.259</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.426, 41.726%; route: 5.950, 56.087%; tC2Q: 0.232, 2.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.143</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>u_v9958/U_SPRITE/n2567_s0/I3</td>
</tr>
<tr>
<td>42.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2567_s0/F</td>
</tr>
<tr>
<td>43.233</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C27[2][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.405, 41.630%; route: 5.945, 56.178%; tC2Q: 0.232, 2.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.143</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>u_v9958/U_SPRITE/n2567_s0/I3</td>
</tr>
<tr>
<td>42.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2567_s0/F</td>
</tr>
<tr>
<td>43.233</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[2][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C27[2][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.405, 41.630%; route: 5.945, 56.178%; tC2Q: 0.232, 2.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.143</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>u_v9958/U_SPRITE/n2547_s0/I3</td>
</tr>
<tr>
<td>42.713</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2547_s0/F</td>
</tr>
<tr>
<td>43.227</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.426, 41.852%; route: 5.918, 55.954%; tC2Q: 0.232, 2.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.143</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>u_v9958/U_SPRITE/n2547_s0/I3</td>
</tr>
<tr>
<td>42.713</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2547_s0/F</td>
</tr>
<tr>
<td>43.214</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C26[1][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.426, 41.902%; route: 5.905, 55.902%; tC2Q: 0.232, 2.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.143</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>u_v9958/U_SPRITE/n2567_s0/I3</td>
</tr>
<tr>
<td>42.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2567_s0/F</td>
</tr>
<tr>
<td>43.195</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[6]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_4_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_4_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.405, 41.779%; route: 5.907, 56.021%; tC2Q: 0.232, 2.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.143</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>u_v9958/U_SPRITE/n2567_s0/I3</td>
</tr>
<tr>
<td>42.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2567_s0/F</td>
</tr>
<tr>
<td>43.052</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C27[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.405, 42.353%; route: 5.764, 55.417%; tC2Q: 0.232, 2.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.143</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[3][B]</td>
<td>u_v9958/U_SPRITE/n2567_s0/I3</td>
</tr>
<tr>
<td>42.692</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2567_s0/F</td>
</tr>
<tr>
<td>43.052</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[6]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_3_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_3_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C27[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.405, 42.353%; route: 5.764, 55.417%; tC2Q: 0.232, 2.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.146</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I1</td>
</tr>
<tr>
<td>42.716</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>43.045</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C23[2][A]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.426, 42.584%; route: 5.736, 55.184%; tC2Q: 0.232, 2.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.146</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I1</td>
</tr>
<tr>
<td>42.716</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>43.045</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.426, 42.584%; route: 5.736, 55.184%; tC2Q: 0.232, 2.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.143</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>u_v9958/U_SPRITE/n2547_s0/I3</td>
</tr>
<tr>
<td>42.713</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2547_s0/F</td>
</tr>
<tr>
<td>43.043</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.426, 42.592%; route: 5.734, 55.176%; tC2Q: 0.232, 2.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.030</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/I1</td>
</tr>
<tr>
<td>41.401</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/F</td>
</tr>
<tr>
<td>41.576</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>41.947</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>42.117</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>42.579</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>42.911</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/FF_SP_OVERMAP_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s1/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s1</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>u_v9958/U_SPRITE/FF_SP_OVERMAP_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.543, 44.282%; route: 5.485, 53.457%; tC2Q: 0.232, 2.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.146</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I1</td>
</tr>
<tr>
<td>42.716</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>42.862</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.426, 43.350%; route: 5.553, 54.378%; tC2Q: 0.232, 2.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.697</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>42.146</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I1</td>
</tr>
<tr>
<td>42.716</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R32C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>42.862</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.426, 43.350%; route: 5.553, 54.378%; tC2Q: 0.232, 2.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.729</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>41.911</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>u_v9958/U_SPRITE/n2562_s0/I2</td>
</tr>
<tr>
<td>42.460</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2562_s0/F</td>
</tr>
<tr>
<td>42.795</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[2][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.437, 43.745%; route: 5.475, 53.968%; tC2Q: 0.232, 2.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.729</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>41.911</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>u_v9958/U_SPRITE/n2562_s0/I2</td>
</tr>
<tr>
<td>42.460</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2562_s0/F</td>
</tr>
<tr>
<td>42.795</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[2][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.437, 43.745%; route: 5.475, 53.968%; tC2Q: 0.232, 2.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.729</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>41.911</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>u_v9958/U_SPRITE/n2562_s0/I2</td>
</tr>
<tr>
<td>42.460</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2562_s0/F</td>
</tr>
<tr>
<td>42.795</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.437, 43.745%; route: 5.475, 53.968%; tC2Q: 0.232, 2.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.729</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>41.911</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>u_v9958/U_SPRITE/n2562_s0/I2</td>
</tr>
<tr>
<td>42.460</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2562_s0/F</td>
</tr>
<tr>
<td>42.789</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.437, 43.770%; route: 5.469, 53.942%; tC2Q: 0.232, 2.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>32.651</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>32.883</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/off_s0/Q</td>
</tr>
<tr>
<td>34.395</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>vram/u_sdram/MemDout_0_s/I2</td>
</tr>
<tr>
<td>34.766</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C2[0][A]</td>
<td style=" background: #97FFFF;">vram/u_sdram/MemDout_0_s/F</td>
</tr>
<tr>
<td>35.996</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>u_v9958/PRAMDAT_0_s1/I0</td>
</tr>
<tr>
<td>36.513</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s1/F</td>
</tr>
<tr>
<td>37.174</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>u_v9958/PRAMDAT_0_s0/I0</td>
</tr>
<tr>
<td>37.691</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>38.392</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>38.763</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>38.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>38.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>38.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>38.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>38.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C26[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>39.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>39.483</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>u_v9958/U_SPRITE/n2537_s5/I0</td>
</tr>
<tr>
<td>40.053</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s5/F</td>
</tr>
<tr>
<td>40.054</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][B]</td>
<td>u_v9958/U_SPRITE/n2537_s4/I3</td>
</tr>
<tr>
<td>40.507</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R29C27[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s4/F</td>
</tr>
<tr>
<td>41.180</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[0][B]</td>
<td>u_v9958/U_SPRITE/n2537_s2/I3</td>
</tr>
<tr>
<td>41.729</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R33C25[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>41.911</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>u_v9958/U_SPRITE/n2562_s0/I2</td>
</tr>
<tr>
<td>42.460</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n2562_s0/F</td>
</tr>
<tr>
<td>42.789</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C24[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.437, 43.770%; route: 5.469, 53.942%; tC2Q: 0.232, 2.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuclkd/n103_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_cpu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_125:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_cpu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>R47C9[1][A]</td>
<td>cpuclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C9[1][A]</td>
<td style=" font-weight:bold;">cpuclkd/n103_s0/I3</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C9[1][A]</td>
<td style=" background: #97FFFF;">cpuclkd/n103_s0/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C9[1][A]</td>
<td style=" font-weight:bold;">cpuclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_125</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>clk_125_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOL29[B]</td>
<td>clk_125_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C9[1][A]</td>
<td>cpuclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1.143</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuclkd/clkd_s0</td>
</tr>
<tr>
<td>1.154</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C9[1][A]</td>
<td>cpuclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>LPF/FF_OUT_28_s0/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_28_s0/Q</td>
</tr>
<tr>
<td>37.776</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>audio_sample_word0[1]_12_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_12_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>audio_sample_word0[1]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>LPF/FF_OUT_30_s0/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_30_s0/Q</td>
</tr>
<tr>
<td>37.776</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>audio_sample_word0[1]_14_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_14_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>audio_sample_word0[1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>cswn_filter/n10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>cswn_filter/n10_s0/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C29[2][A]</td>
<td style=" font-weight:bold;">cswn_filter/n10_s0/Q</td>
</tr>
<tr>
<td>37.573</td>
<td>0.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>n168_s2/I2</td>
</tr>
<tr>
<td>37.805</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">n168_s2/F</td>
</tr>
<tr>
<td>37.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">CpuReq_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>CpuReq_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CpuReq_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 39.772%; route: 0.150, 25.770%; tC2Q: 0.201, 34.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>cswn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>cswn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">cswn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.546</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>n169_s2/I2</td>
</tr>
<tr>
<td>37.836</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>37.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">CpuWrt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CpuWrt_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.191%; route: 0.124, 20.102%; tC2Q: 0.201, 32.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>LPF/FF_OUT_17_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_17_s0/Q</td>
</tr>
<tr>
<td>37.919</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>audio_sample_word0[1]_1_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_1_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>audio_sample_word0[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>LPF/FF_OUT_18_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_18_s0/Q</td>
</tr>
<tr>
<td>37.931</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>audio_sample_word0[1]_2_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_2_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>audio_sample_word0[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>LPF/FF_OUT_24_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_24_s0/Q</td>
</tr>
<tr>
<td>37.931</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>audio_sample_word0[1]_8_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_8_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>audio_sample_word0[1]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>LPF/FF_OUT_29_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_29_s0/Q</td>
</tr>
<tr>
<td>37.931</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>audio_sample_word0[1]_13_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_13_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>audio_sample_word0[1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>LPF/FF_OUT_31_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_31_s0/Q</td>
</tr>
<tr>
<td>37.931</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>audio_sample_word0[1]_15_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_15_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>audio_sample_word0[1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 71.528%; tC2Q: 0.202, 28.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>LPF/FF_OUT_21_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_21_s0/Q</td>
</tr>
<tr>
<td>38.029</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>audio_sample_word0[1]_5_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_5_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>audio_sample_word0[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 75.006%; tC2Q: 0.202, 24.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>LPF/FF_OUT_22_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_22_s0/Q</td>
</tr>
<tr>
<td>38.029</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>audio_sample_word0[1]_6_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_6_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>audio_sample_word0[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 75.006%; tC2Q: 0.202, 24.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>LPF/FF_OUT_20_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_20_s0/Q</td>
</tr>
<tr>
<td>38.041</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>audio_sample_word0[1]_4_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_4_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>audio_sample_word0[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>LPF/FF_OUT_23_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_23_s0/Q</td>
</tr>
<tr>
<td>38.041</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>audio_sample_word0[1]_7_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_7_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>audio_sample_word0[1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>LPF/FF_OUT_25_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_25_s0/Q</td>
</tr>
<tr>
<td>38.053</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>audio_sample_word0[1]_9_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_9_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>audio_sample_word0[1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.629, 75.706%; tC2Q: 0.202, 24.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>LPF/FF_OUT_19_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_19_s0/Q</td>
</tr>
<tr>
<td>38.057</td>
<td>0.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>audio_sample_word0[1]_3_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_3_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>audio_sample_word0[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.633, 75.821%; tC2Q: 0.202, 24.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][B]</td>
<td>LPF/FF_OUT_27_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][B]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_27_s0/Q</td>
</tr>
<tr>
<td>38.068</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>audio_sample_word0[1]_11_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_11_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C39[0][B]</td>
<td>audio_sample_word0[1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 76.141%; tC2Q: 0.202, 23.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>csrn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_state_r_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>csrn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">csrn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.548</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>csrn_filter/csrn_w_s/I1</td>
</tr>
<tr>
<td>37.783</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">csrn_filter/csrn_w_s/F</td>
</tr>
<tr>
<td>37.785</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>CpuDbo_7_s4/I2</td>
</tr>
<tr>
<td>38.129</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">CpuDbo_7_s4/F</td>
</tr>
<tr>
<td>38.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">io_state_r_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>io_state_r_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>io_state_r_s6</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>io_state_r_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 63.768%; route: 0.127, 13.985%; tC2Q: 0.202, 22.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>csrn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>csrn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">csrn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.548</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>csrn_filter/csrn_w_s/I1</td>
</tr>
<tr>
<td>37.780</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">csrn_filter/csrn_w_s/F</td>
</tr>
<tr>
<td>38.132</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">cs_latch_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cs_latch_1_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.462%; route: 0.477, 52.368%; tC2Q: 0.202, 22.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>LPF/FF_OUT_16_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_16_s0/Q</td>
</tr>
<tr>
<td>38.163</td>
<td>0.739</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>audio_sample_word0[1]_0_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_0_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[2][B]</td>
<td>audio_sample_word0[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.739, 78.542%; tC2Q: 0.202, 21.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>LPF/FF_OUT_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_135:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td>LPF/FF_OUT_26_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td style=" font-weight:bold;">LPF/FF_OUT_26_s0/Q</td>
</tr>
<tr>
<td>38.190</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td>audio_sample_word0[1]_10_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_10_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C40[0][B]</td>
<td>audio_sample_word0[1]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.767, 79.146%; tC2Q: 0.202, 20.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>cswn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>cswn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">cswn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.551</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>cswn_filter/cswn_w_s/I1</td>
</tr>
<tr>
<td>37.841</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">cswn_filter/cswn_w_s/F</td>
</tr>
<tr>
<td>38.198</td>
<td>0.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">cs_latch_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cs_latch_0_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 29.680%; route: 0.486, 49.748%; tC2Q: 0.201, 20.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>1.680</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R12C9[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>1.680</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td>u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R12C9[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>1.680</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>3.789</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serializer/gwSer2</td>
</tr>
<tr>
<td>3.638</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.337%; route: 1.668, 73.447%; tC2Q: 0.232, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>3.789</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serializer/gwSer1</td>
</tr>
<tr>
<td>3.638</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.337%; route: 1.668, 73.447%; tC2Q: 0.232, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>3.789</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serializer/gwSer0</td>
</tr>
<tr>
<td>3.638</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.337%; route: 1.668, 73.447%; tC2Q: 0.232, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/rst_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.175</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/rst_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>vram/u_sdram/rst_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/rst_cnt_1_s0</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>vram/u_sdram/rst_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.281%; route: 1.676, 73.538%; tC2Q: 0.232, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/rst_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.175</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" font-weight:bold;">vram/u_sdram/rst_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>vram/u_sdram/rst_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/rst_cnt_2_s0</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>vram/u_sdram/rst_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.281%; route: 1.676, 73.538%; tC2Q: 0.232, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.175</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/rst_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>vram/u_sdram/rst_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.281%; route: 1.676, 73.538%; tC2Q: 0.232, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/rst_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.175</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" font-weight:bold;">vram/u_sdram/rst_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>vram/u_sdram/rst_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/rst_cnt_4_s0</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[1][B]</td>
<td>vram/u_sdram/rst_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.281%; route: 1.676, 73.538%; tC2Q: 0.232, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/rst_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.175</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/rst_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>vram/u_sdram/rst_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/rst_cnt_5_s0</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>vram/u_sdram/rst_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.281%; route: 1.676, 73.538%; tC2Q: 0.232, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/rst_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.175</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" font-weight:bold;">vram/u_sdram/rst_cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>vram/u_sdram/rst_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/rst_cnt_6_s0</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[2][B]</td>
<td>vram/u_sdram/rst_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.281%; route: 1.676, 73.538%; tC2Q: 0.232, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.175</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/rst_cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>vram/u_sdram/rst_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.281%; route: 1.676, 73.538%; tC2Q: 0.232, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/rst_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.175</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">vram/u_sdram/rst_cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>vram/u_sdram/rst_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/rst_cnt_8_s0</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>vram/u_sdram/rst_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.281%; route: 1.676, 73.538%; tC2Q: 0.232, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.175</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/rst_cnt_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>vram/u_sdram/rst_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.281%; route: 1.676, 73.538%; tC2Q: 0.232, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/rst_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.175</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" font-weight:bold;">vram/u_sdram/rst_cnt_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>vram/u_sdram/rst_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/rst_cnt_10_s0</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>vram/u_sdram/rst_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.281%; route: 1.676, 73.538%; tC2Q: 0.232, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.175</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/rst_cnt_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][A]</td>
<td>vram/u_sdram/rst_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/rst_cnt_11_s0</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[2][A]</td>
<td>vram/u_sdram/rst_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.281%; route: 1.676, 73.538%; tC2Q: 0.232, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/rst_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.175</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td style=" font-weight:bold;">vram/u_sdram/rst_cnt_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>vram/u_sdram/rst_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/rst_cnt_12_s0</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>vram/u_sdram/rst_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.281%; route: 1.676, 73.538%; tC2Q: 0.232, 10.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td>vram/u_sdram/state_0_s1/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/state_0_s1</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C30[2][A]</td>
<td>vram/u_sdram/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.337%; route: 1.668, 73.447%; tC2Q: 0.232, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/state_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>vram/u_sdram/state_1_s1/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/state_1_s1</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>vram/u_sdram/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.337%; route: 1.668, 73.447%; tC2Q: 0.232, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" font-weight:bold;">vram/u_sdram/state_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td>vram/u_sdram/state_2_s1/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/state_2_s1</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C30[2][B]</td>
<td>vram/u_sdram/state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.337%; route: 1.668, 73.447%; tC2Q: 0.232, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vram/u_sdram/rst_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_sdramp:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.159</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">vram/u_sdram/rst_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdramp</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>101</td>
<td>PLL_R[1]</td>
<td>clk_sdramp_inst/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>vram/u_sdram/rst_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>4.838</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vram/u_sdram/rst_cnt_0_s1</td>
</tr>
<tr>
<td>4.803</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>vram/u_sdram/rst_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.394%; route: 1.660, 73.355%; tC2Q: 0.232, 10.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>7.487</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serializer/gwSer2</td>
</tr>
<tr>
<td>7.334</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.781</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.337%; route: 1.668, 73.447%; tC2Q: 0.232, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>7.487</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serializer/gwSer1</td>
</tr>
<tr>
<td>7.334</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.781</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.337%; route: 1.668, 73.447%; tC2Q: 0.232, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>7.487</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serializer/gwSer0</td>
</tr>
<tr>
<td>7.334</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.781</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.337%; route: 1.668, 73.447%; tC2Q: 0.232, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>38.780</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.337%; route: 1.668, 73.447%; tC2Q: 0.232, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>38.780</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.337%; route: 1.668, 73.447%; tC2Q: 0.232, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.680</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>38.780</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 16.337%; route: 1.668, 73.447%; tC2Q: 0.232, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.093</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1.692</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.127%; route: 1.118, 71.934%; tC2Q: 0.201, 12.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.093</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1.692</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.127%; route: 1.118, 71.934%; tC2Q: 0.201, 12.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.093</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1.692</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.127%; route: 1.118, 71.934%; tC2Q: 0.201, 12.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_state_r_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">io_state_r_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>io_state_r_s6/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>io_state_r_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.176%; route: 1.113, 71.844%; tC2Q: 0.201, 12.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuAdr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[A]</td>
<td style=" font-weight:bold;">CpuAdr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[A]</td>
<td>CpuAdr_1_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT4[A]</td>
<td>CpuAdr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.176%; route: 1.113, 71.844%; tC2Q: 0.201, 12.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuDbo_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">CpuDbo_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>CpuDbo_0_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>CpuDbo_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.176%; route: 1.113, 71.844%; tC2Q: 0.201, 12.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuDbo_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td style=" font-weight:bold;">CpuDbo_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>CpuDbo_1_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>CpuDbo_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.176%; route: 1.113, 71.844%; tC2Q: 0.201, 12.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuDbo_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[0][A]</td>
<td style=" font-weight:bold;">CpuDbo_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[0][A]</td>
<td>CpuDbo_2_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C27[0][A]</td>
<td>CpuDbo_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.176%; route: 1.113, 71.844%; tC2Q: 0.201, 12.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuDbo_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" font-weight:bold;">CpuDbo_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>CpuDbo_3_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>CpuDbo_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.176%; route: 1.113, 71.844%; tC2Q: 0.201, 12.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuDbo_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" font-weight:bold;">CpuDbo_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td>CpuDbo_4_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C26[1][A]</td>
<td>CpuDbo_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.176%; route: 1.113, 71.844%; tC2Q: 0.201, 12.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuDbo_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" font-weight:bold;">CpuDbo_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td>CpuDbo_5_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C26[1][B]</td>
<td>CpuDbo_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.176%; route: 1.113, 71.844%; tC2Q: 0.201, 12.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuDbo_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" font-weight:bold;">CpuDbo_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td>CpuDbo_6_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C28[2][A]</td>
<td>CpuDbo_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.176%; route: 1.113, 71.844%; tC2Q: 0.201, 12.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuDbo_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" font-weight:bold;">CpuDbo_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>CpuDbo_7_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C28[2][B]</td>
<td>CpuDbo_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.176%; route: 1.113, 71.844%; tC2Q: 0.201, 12.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuAdr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.093</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">CpuAdr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>CpuAdr_0_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB8[A]</td>
<td>CpuAdr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.127%; route: 1.118, 71.934%; tC2Q: 0.201, 12.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.098</td>
<td>0.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">CpuReq_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>CpuReq_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.079%; route: 1.122, 72.024%; tC2Q: 0.201, 12.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.098</td>
<td>0.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">CpuWrt_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.079%; route: 1.122, 72.024%; tC2Q: 0.201, 12.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>42</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>2.717</td>
<td>0.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>n205_s1/I1</td>
</tr>
<tr>
<td>3.101</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>964</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">n205_s1/F</td>
</tr>
<tr>
<td>3.946</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C16[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 25.723%; route: 1.586, 65.924%; tC2Q: 0.201, 8.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>42</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>2.717</td>
<td>0.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>n205_s1/I1</td>
</tr>
<tr>
<td>3.101</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>964</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">n205_s1/F</td>
</tr>
<tr>
<td>3.946</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C16[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 25.723%; route: 1.586, 65.924%; tC2Q: 0.201, 8.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>reset_n_w_s0/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>42</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">reset_n_w_s0/F</td>
</tr>
<tr>
<td>2.717</td>
<td>0.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>n205_s1/I1</td>
</tr>
<tr>
<td>3.101</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>964</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">n205_s1/F</td>
</tr>
<tr>
<td>3.946</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 25.723%; route: 1.586, 65.924%; tC2Q: 0.201, 8.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.093</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.084</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>0.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serializer/gwSer2</td>
</tr>
<tr>
<td>0.272</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.127%; route: 1.118, 71.934%; tC2Q: 0.201, 12.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.093</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.084</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>0.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serializer/gwSer1</td>
</tr>
<tr>
<td>0.272</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.127%; route: 1.118, 71.934%; tC2Q: 0.201, 12.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.093</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.084</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>0.119</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serializer/gwSer0</td>
</tr>
<tr>
<td>0.272</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.127%; route: 1.118, 71.934%; tC2Q: 0.201, 12.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.428</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.093</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.614</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>-3.579</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serializer/gwSer2</td>
</tr>
<tr>
<td>-3.428</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.450</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.127%; route: 1.118, 71.934%; tC2Q: 0.201, 12.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.428</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.093</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.614</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>-3.579</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serializer/gwSer1</td>
</tr>
<tr>
<td>-3.428</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.450</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.127%; route: 1.118, 71.934%; tC2Q: 0.201, 12.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.428</td>
</tr>
<tr>
<td class="label">From</td>
<td>s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_135:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2550</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>s1_n_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">s1_n_s0/Q</td>
</tr>
<tr>
<td>1.871</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>reset_w_s2/I0</td>
</tr>
<tr>
<td>2.106</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>126</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">reset_w_s2/F</td>
</tr>
<tr>
<td>3.093</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>131</td>
<td>PLL_L[1]</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.614</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>-3.579</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>serializer/gwSer0</td>
</tr>
<tr>
<td>-3.428</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.450</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.127%; route: 1.118, 71.934%; tC2Q: 0.201, 12.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_sample_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.965</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>adc_sample_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>adc_sample_15_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_sample_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.965</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>adc_sample_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>adc_sample_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_sample_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.965</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>adc_sample_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>adc_sample_13_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_sample_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.965</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>adc_sample_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>adc_sample_12_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc_sample_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.965</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>adc_sample_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>adc_sample_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LPF/FF_D2_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.965</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>LPF/FF_D2_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>LPF/FF_D2_31_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LPF/FF_D4_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.965</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>LPF/FF_D4_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>LPF/FF_D4_23_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LPF/FF_OUT_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.965</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>LPF/FF_OUT_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>LPF/FF_OUT_31_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LPF/FF_OUT_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.965</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>LPF/FF_OUT_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>LPF/FF_OUT_23_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.627</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_135</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LPF/FF_OUT_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.965</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>LPF/FF_OUT_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_135</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.592</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>LPF/FF_OUT_19_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2550</td>
<td>clk_d</td>
<td>-3.288</td>
<td>1.621</td>
</tr>
<tr>
<td>964</td>
<td>n205_5</td>
<td>3.139</td>
<td>1.312</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.015</td>
<td>2.300</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>31.133</td>
<td>2.981</td>
</tr>
<tr>
<td>131</td>
<td>clk_135</td>
<td>1.982</td>
<td>0.261</td>
</tr>
<tr>
<td>128</td>
<td>n4054_4</td>
<td>1.223</td>
<td>1.357</td>
</tr>
<tr>
<td>128</td>
<td>n4054_4</td>
<td>1.084</td>
<td>1.341</td>
</tr>
<tr>
<td>126</td>
<td>reset_w</td>
<td>-0.529</td>
<td>1.494</td>
</tr>
<tr>
<td>112</td>
<td>hdmi_reset</td>
<td>1.084</td>
<td>1.334</td>
</tr>
<tr>
<td>109</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>29.770</td>
<td>1.539</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C9</td>
<td>88.89%</td>
</tr>
<tr>
<td>R27C24</td>
<td>87.50%</td>
</tr>
<tr>
<td>R12C23</td>
<td>87.50%</td>
</tr>
<tr>
<td>R39C25</td>
<td>87.50%</td>
</tr>
<tr>
<td>R31C10</td>
<td>87.50%</td>
</tr>
<tr>
<td>R41C16</td>
<td>86.11%</td>
</tr>
<tr>
<td>R42C26</td>
<td>86.11%</td>
</tr>
<tr>
<td>R34C40</td>
<td>86.11%</td>
</tr>
<tr>
<td>R18C42</td>
<td>86.11%</td>
</tr>
<tr>
<td>R27C20</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_50 -period 20 -waveform {0 10} [get_ports {clk_50}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_125 -period 8 -waveform {0 4} [get_ports {clk_125}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_135 -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 5 -add [get_nets {clk_135}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_audio -source [get_ports {clk}] -master_clock clk -divide_by 612 -multiply_by 1 -add [get_nets {clk_audio}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_sck -source [get_ports {clk}] -master_clock clk -divide_by 150 -multiply_by 5 -add [get_nets {clk_sck}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_sdramp -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 4 -duty_cycle 50 -phase 180 -add [get_nets {clk_sdramp}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_sdram -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 4 -add [get_nets {clk_sdram}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_cpu -source [get_ports {clk_125}] -master_clock clk_125 -divide_by 34  -multiply_by 1 -add [get_nets {clk_cpu}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
