#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec 17 21:18:21 2024
# Process ID: 25572
# Current directory: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/top.vds
# Journal file: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1\vivado.jou
# Running On: DESKTOP-T0U5DNL, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1393.930 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1743.074 ; gain = 317.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'camera_to_ram' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_ram' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_camera' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/.Xil/Vivado-25572-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_camera' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/.Xil/Vivado-25572-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram_to_lcd' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_lcd' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-6157] synthesizing module 'median_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/median_filter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'median_filter' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/median_filter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-5856] 3D RAM line_shift_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  line_shift_reg 
WARNING: [Synth 8-6014] Unused sequential element sum_r_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/median_filter.v:50]
WARNING: [Synth 8-6014] Unused sequential element sum_g_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/median_filter.v:50]
WARNING: [Synth 8-6014] Unused sequential element sum_b_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/median_filter.v:50]
WARNING: [Synth 8-3917] design top has port TFTLCD_de_out_o driven by constant 1
WARNING: [Synth 8-3917] design top has port TFTLCD_Tpower_o driven by constant 1
WARNING: [Synth 8-7129] Port h_count_i[15] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[14] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[13] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[12] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[11] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[10] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[9] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[8] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[7] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[6] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[5] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[4] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[3] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[2] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[1] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[0] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[15] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[14] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[13] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[12] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[11] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[10] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[9] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[8] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[7] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[6] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[5] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[4] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[3] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[2] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[1] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[0] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i in module camera_to_ram is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1836.379 ; gain = 410.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1836.379 ; gain = 410.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1836.379 ; gain = 410.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1836.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/ram_camera/ram_camera/ram_camera_in_context.xdc] for cell 'RAM_CAMERA'
Finished Parsing XDC File [c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/ram_camera/ram_camera/ram_camera_in_context.xdc] for cell 'RAM_CAMERA'
Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 26]]'. [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc:50]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 65]]'. [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc:52]
Finished Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1881.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1881.188 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1881.188 ; gain = 455.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1881.188 ; gain = 455.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for RAM_CAMERA. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1881.188 ; gain = 455.285
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sig_state_reg' in module 'camera_i2c_command'
INFO: [Synth 8-802] inferred FSM for state register 'sig_state_reg' in module 'camera_i2c'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                  ov5640 |                               01 |                               01
                  cis_2m |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_state_reg' using encoding 'sequential' in module 'camera_i2c_command'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              initialize |                               00 |                               00
                 command |                               01 |                               01
                   check |                               10 |                               10
                    idle |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_state_reg' using encoding 'sequential' in module 'camera_i2c'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1881.188 ; gain = 455.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 7     
	   9 Input   10 Bit       Adders := 1     
	   9 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	 113 Input   31 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 16    
	  13 Input    1 Bit        Muxes := 1     
	 113 Input    1 Bit        Muxes := 2     
	 115 Input    1 Bit        Muxes := 2     
	  88 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port TFTLCD_de_out_o driven by constant 1
WARNING: [Synth 8-3917] design top has port TFTLCD_Tpower_o driven by constant 1
WARNING: [Synth 8-7129] Port h_count_i[15] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[14] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[13] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[12] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[11] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[10] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[9] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[8] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[7] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[6] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[5] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[4] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[3] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[2] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[1] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[0] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[15] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[14] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[13] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[12] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[11] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[10] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[9] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[8] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[7] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[6] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[5] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[4] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[3] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[2] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[1] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[0] in module median_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i in module camera_to_ram is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (CAM_I2C/component_camera_i2c_command/FSM_sequential_sig_state_reg[1]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1882.016 ; gain = 456.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+------------------------------------------+---------------+----------------+
|Module Name        | RTL Object                               | Depth x Width | Implemented As | 
+-------------------+------------------------------------------+---------------+----------------+
|camera_i2c_command | sig_i2c_scl                              | 128x1         | LUT            | 
|camera_i2c_command | sig_i2c_scl                              | 128x1         | LUT            | 
|camera_i2c         | component_camera_i2c_command/sig_i2c_scl | 128x1         | LUT            | 
|camera_i2c         | component_camera_i2c_command/sig_i2c_scl | 128x1         | LUT            | 
+-------------------+------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2408.301 ; gain = 982.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2408.895 ; gain = 982.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2437.535 ; gain = 1011.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2440.008 ; gain = 1014.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2440.008 ; gain = 1014.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2440.008 ; gain = 1014.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2440.008 ; gain = 1014.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2440.008 ; gain = 1014.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2440.008 ; gain = 1014.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ram_camera    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |ram_camera |     1|
|2     |BUFG       |     5|
|3     |CARRY8     |    20|
|4     |LUT1       |    15|
|5     |LUT2       |    22|
|6     |LUT3       |    58|
|7     |LUT4       |    23|
|8     |LUT5       |    42|
|9     |LUT6       |   227|
|10    |MUXF7      |    21|
|11    |FDCE       |    64|
|12    |FDRE       |   324|
|13    |IBUF       |    13|
|14    |OBUF       |    25|
|15    |OBUFT      |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2440.008 ; gain = 1014.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 2440.008 ; gain = 969.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2440.008 ; gain = 1014.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2452.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2468.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  BUFG => BUFGCE: 5 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 13 instances

Synth Design complete, checksum: 52c9c9e8
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 2468.922 ; gain = 1074.992
INFO: [Common 17-1381] The checkpoint 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 21:19:36 2024...
