<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>triton::arch::arm::arm32::Arm32Cpu Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libTriton
   &#160;<span id="projectnumber">version 1.0 build 1532</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacetriton.html">triton</a></li><li class="navelem"><a class="el" href="namespacetriton_1_1arch.html">arch</a></li><li class="navelem"><a class="el" href="namespacetriton_1_1arch_1_1arm.html">arm</a></li><li class="navelem"><a class="el" href="namespacetriton_1_1arch_1_1arm_1_1arm32.html">arm32</a></li><li class="navelem"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html">Arm32Cpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">triton::arch::arm::arm32::Arm32Cpu Class Reference<div class="ingroups"><a class="el" href="group__triton.html">Triton</a> &raquo; <a class="el" href="group__arch.html">Arch</a> &raquo; <a class="el" href="group__arm.html">Arm</a> &raquo; <a class="el" href="group__arm32.html">Arm32</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>This class is used to describe the ARM (32-bits) spec.  
 <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for triton::arch::arm::arm32::Arm32Cpu:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu__inherit__graph.svg" width="424" height="142"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aa7590cf90dc5173c63c2ff4adc0c02f5"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aa7590cf90dc5173c63c2ff4adc0c02f5">Arm32Cpu</a> (<a class="el" href="classtriton_1_1callbacks_1_1Callbacks.html">triton::callbacks::Callbacks</a> *callbacks=nullptr)</td></tr>
<tr class="memdesc:aa7590cf90dc5173c63c2ff4adc0c02f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aa7590cf90dc5173c63c2ff4adc0c02f5">More...</a><br /></td></tr>
<tr class="separator:aa7590cf90dc5173c63c2ff4adc0c02f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72f5fa4475368e6e261e073537a48a8"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ab72f5fa4475368e6e261e073537a48a8">Arm32Cpu</a> (const <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html">Arm32Cpu</a> &amp;other)</td></tr>
<tr class="memdesc:ab72f5fa4475368e6e261e073537a48a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ab72f5fa4475368e6e261e073537a48a8">More...</a><br /></td></tr>
<tr class="separator:ab72f5fa4475368e6e261e073537a48a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898482f30fe404127b5ef4c585ca301c"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a898482f30fe404127b5ef4c585ca301c">~Arm32Cpu</a> ()</td></tr>
<tr class="memdesc:a898482f30fe404127b5ef4c585ca301c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a898482f30fe404127b5ef4c585ca301c">More...</a><br /></td></tr>
<tr class="separator:a898482f30fe404127b5ef4c585ca301c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b37aac22c66524eb500dbf9e2b39dc"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html">Arm32Cpu</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ad9b37aac22c66524eb500dbf9e2b39dc">operator=</a> (const <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html">Arm32Cpu</a> &amp;other)</td></tr>
<tr class="memdesc:ad9b37aac22c66524eb500dbf9e2b39dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copies a <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html" title="This class is used to describe the ARM (32-bits) spec.">Arm32Cpu</a> class.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ad9b37aac22c66524eb500dbf9e2b39dc">More...</a><br /></td></tr>
<tr class="separator:ad9b37aac22c66524eb500dbf9e2b39dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c94514a435c4f8e73e87763fccbd7f0"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a2c94514a435c4f8e73e87763fccbd7f0">isGPR</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a2c94514a435c4f8e73e87763fccbd7f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if regId is a GRP.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a2c94514a435c4f8e73e87763fccbd7f0">More...</a><br /></td></tr>
<tr class="separator:a2c94514a435c4f8e73e87763fccbd7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552ac042ffac06469f5049d65d25395e"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a552ac042ffac06469f5049d65d25395e">isFlag</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a552ac042ffac06469f5049d65d25395e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is a flag.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a552ac042ffac06469f5049d65d25395e">More...</a><br /></td></tr>
<tr class="separator:a552ac042ffac06469f5049d65d25395e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac78fee0a82a35459f6d669b936448f11"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac78fee0a82a35459f6d669b936448f11">isRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:ac78fee0a82a35459f6d669b936448f11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is a register.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac78fee0a82a35459f6d669b936448f11">More...</a><br /></td></tr>
<tr class="separator:ac78fee0a82a35459f6d669b936448f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d230c275210bfb41cb0d4d943f1c7d8"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a6d230c275210bfb41cb0d4d943f1c7d8">isRegisterValid</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> regId) const</td></tr>
<tr class="memdesc:a6d230c275210bfb41cb0d4d943f1c7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the register ID is valid.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a6d230c275210bfb41cb0d4d943f1c7d8">More...</a><br /></td></tr>
<tr class="separator:a6d230c275210bfb41cb0d4d943f1c7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a2162af28bcbc730f0ed9555cca1e1"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a70a2162af28bcbc730f0ed9555cca1e1">isThumb</a> (void) const</td></tr>
<tr class="memdesc:a70a2162af28bcbc730f0ed9555cca1e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the execution mode is Thumb. Only useful for Arm32.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a70a2162af28bcbc730f0ed9555cca1e1">More...</a><br /></td></tr>
<tr class="separator:a70a2162af28bcbc730f0ed9555cca1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828c3bf3838b1b1d7c0d2df941072f4d"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a828c3bf3838b1b1d7c0d2df941072f4d">isMemoryExclusiveAccess</a> (void) const</td></tr>
<tr class="memdesc:a828c3bf3838b1b1d7c0d2df941072f4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the exclusive memory access flag is set. Only valid for Arm32.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a828c3bf3838b1b1d7c0d2df941072f4d">More...</a><br /></td></tr>
<tr class="separator:a828c3bf3838b1b1d7c0d2df941072f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add372e367434bb113d431779395131f2"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const std::unordered_map&lt; <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>, const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#add372e367434bb113d431779395131f2">getAllRegisters</a> (void) const</td></tr>
<tr class="memdesc:add372e367434bb113d431779395131f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns all registers.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#add372e367434bb113d431779395131f2">More...</a><br /></td></tr>
<tr class="separator:add372e367434bb113d431779395131f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addffc0fedec16f0f5e1b5c3f13f91ee4"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#addffc0fedec16f0f5e1b5c3f13f91ee4">getParentRegister</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg) const</td></tr>
<tr class="memdesc:addffc0fedec16f0f5e1b5c3f13f91ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns parent register from a given one.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#addffc0fedec16f0f5e1b5c3f13f91ee4">More...</a><br /></td></tr>
<tr class="separator:addffc0fedec16f0f5e1b5c3f13f91ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adefbf4919beca5d953283b647d3680ae"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#adefbf4919beca5d953283b647d3680ae">getParentRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> id) const</td></tr>
<tr class="memdesc:adefbf4919beca5d953283b647d3680ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns parent register from a given one.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#adefbf4919beca5d953283b647d3680ae">More...</a><br /></td></tr>
<tr class="separator:adefbf4919beca5d953283b647d3680ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8719837eedbb82e78b57ce397e1f31fa"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a8719837eedbb82e78b57ce397e1f31fa">getProgramCounter</a> (void) const</td></tr>
<tr class="memdesc:a8719837eedbb82e78b57ce397e1f31fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the program counter register.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a8719837eedbb82e78b57ce397e1f31fa">More...</a><br /></td></tr>
<tr class="separator:a8719837eedbb82e78b57ce397e1f31fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787ed36727a5a7ae48367539127ef701"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a787ed36727a5a7ae48367539127ef701">getRegister</a> (<a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> id) const</td></tr>
<tr class="memdesc:a787ed36727a5a7ae48367539127ef701"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns register from id.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a787ed36727a5a7ae48367539127ef701">More...</a><br /></td></tr>
<tr class="separator:a787ed36727a5a7ae48367539127ef701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5172d6a64fc051e31d89f45f20609c3b"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a5172d6a64fc051e31d89f45f20609c3b">getRegister</a> (const std::string &amp;name) const</td></tr>
<tr class="memdesc:a5172d6a64fc051e31d89f45f20609c3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns register from name.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a5172d6a64fc051e31d89f45f20609c3b">More...</a><br /></td></tr>
<tr class="separator:a5172d6a64fc051e31d89f45f20609c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b1f0941263fbe0f99c758e542cf8f8"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a27b1f0941263fbe0f99c758e542cf8f8">getStackPointer</a> (void) const</td></tr>
<tr class="memdesc:a27b1f0941263fbe0f99c758e542cf8f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the stack pointer register.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a27b1f0941263fbe0f99c758e542cf8f8">More...</a><br /></td></tr>
<tr class="separator:a27b1f0941263fbe0f99c758e542cf8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f241d863a6844b69969c91dcb92757b"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT std::set&lt; const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a0f241d863a6844b69969c91dcb92757b">getParentRegisters</a> (void) const</td></tr>
<tr class="memdesc:a0f241d863a6844b69969c91dcb92757b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns all parent registers.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a0f241d863a6844b69969c91dcb92757b">More...</a><br /></td></tr>
<tr class="separator:a0f241d863a6844b69969c91dcb92757b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e4b1d24b312a5e0af3ade96b4d197f"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ab6e4b1d24b312a5e0af3ade96b4d197f">getConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size, bool execCallbacks=true) const</td></tr>
<tr class="memdesc:ab6e4b1d24b312a5e0af3ade96b4d197f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a memory area.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ab6e4b1d24b312a5e0af3ade96b4d197f">More...</a><br /></td></tr>
<tr class="separator:ab6e4b1d24b312a5e0af3ade96b4d197f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be39563121373c58c023105655861a2"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a3be39563121373c58c023105655861a2">getEndianness</a> (void) const</td></tr>
<tr class="memdesc:a3be39563121373c58c023105655861a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the kind of endianness as <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a>.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a3be39563121373c58c023105655861a2">More...</a><br /></td></tr>
<tr class="separator:a3be39563121373c58c023105655861a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ac6466640899bfafc6589cf466984b"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aa0ac6466640899bfafc6589cf466984b">gprBitSize</a> (void) const</td></tr>
<tr class="memdesc:aa0ac6466640899bfafc6589cf466984b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the bit in bit of the General Purpose Registers.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aa0ac6466640899bfafc6589cf466984b">More...</a><br /></td></tr>
<tr class="separator:aa0ac6466640899bfafc6589cf466984b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192e1f011faa42888639a93237e7cf00"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a192e1f011faa42888639a93237e7cf00">gprSize</a> (void) const</td></tr>
<tr class="memdesc:a192e1f011faa42888639a93237e7cf00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the bit in byte of the General Purpose Registers.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a192e1f011faa42888639a93237e7cf00">More...</a><br /></td></tr>
<tr class="separator:a192e1f011faa42888639a93237e7cf00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c22022cf3ae5b92118eedb16278a99"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ad5c22022cf3ae5b92118eedb16278a99">numberOfRegisters</a> (void) const</td></tr>
<tr class="memdesc:ad5c22022cf3ae5b92118eedb16278a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of registers according to the CPU architecture.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ad5c22022cf3ae5b92118eedb16278a99">More...</a><br /></td></tr>
<tr class="separator:ad5c22022cf3ae5b92118eedb16278a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac238dba6789d092dc249e0f034dde774"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac238dba6789d092dc249e0f034dde774">getConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem, bool execCallbacks=true) const</td></tr>
<tr class="memdesc:ac238dba6789d092dc249e0f034dde774"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of memory cells.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac238dba6789d092dc249e0f034dde774">More...</a><br /></td></tr>
<tr class="separator:ac238dba6789d092dc249e0f034dde774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514cb0bc9a5629ee1e50aac8d472ff38"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a514cb0bc9a5629ee1e50aac8d472ff38">getConcreteRegisterValue</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg, bool execCallbacks=true) const</td></tr>
<tr class="memdesc:a514cb0bc9a5629ee1e50aac8d472ff38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a register.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a514cb0bc9a5629ee1e50aac8d472ff38">More...</a><br /></td></tr>
<tr class="separator:a514cb0bc9a5629ee1e50aac8d472ff38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7dc264f74a0456dda9a7f8bae73028"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a6f7dc264f74a0456dda9a7f8bae73028">getConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, bool execCallbacks=true) const</td></tr>
<tr class="memdesc:a6f7dc264f74a0456dda9a7f8bae73028"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the concrete value of a memory cell.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a6f7dc264f74a0456dda9a7f8bae73028">More...</a><br /></td></tr>
<tr class="separator:a6f7dc264f74a0456dda9a7f8bae73028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f022eb38f76e96c4c812b59fa54fa48"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a8f022eb38f76e96c4c812b59fa54fa48">clear</a> (void)</td></tr>
<tr class="memdesc:a8f022eb38f76e96c4c812b59fa54fa48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the architecture states (registers and memory).  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a8f022eb38f76e96c4c812b59fa54fa48">More...</a><br /></td></tr>
<tr class="separator:a8f022eb38f76e96c4c812b59fa54fa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970e8fbf94e92ded4d54a8ca49e74954"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a970e8fbf94e92ded4d54a8ca49e74954">disassembly</a> (<a class="el" href="classtriton_1_1arch_1_1Instruction.html">triton::arch::Instruction</a> &amp;inst)</td></tr>
<tr class="memdesc:a970e8fbf94e92ded4d54a8ca49e74954"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disassembles the instruction according to the architecture.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a970e8fbf94e92ded4d54a8ca49e74954">More...</a><br /></td></tr>
<tr class="separator:a970e8fbf94e92ded4d54a8ca49e74954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c5dd83c12dadc8345f1603f67fec6b"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ab0c5dd83c12dadc8345f1603f67fec6b">setConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, const std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt; &amp;values)</td></tr>
<tr class="memdesc:ab0c5dd83c12dadc8345f1603f67fec6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory area.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ab0c5dd83c12dadc8345f1603f67fec6b">More...</a><br /></td></tr>
<tr class="separator:ab0c5dd83c12dadc8345f1603f67fec6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a17d6bacd1a20cd3c74174cf5ce5324"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a3a17d6bacd1a20cd3c74174cf5ce5324">setConcreteMemoryAreaValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, const <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> *area, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size)</td></tr>
<tr class="memdesc:a3a17d6bacd1a20cd3c74174cf5ce5324"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory area.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a3a17d6bacd1a20cd3c74174cf5ce5324">More...</a><br /></td></tr>
<tr class="separator:a3a17d6bacd1a20cd3c74174cf5ce5324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc21c39e2e7d641a9b126da044b20170"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#afc21c39e2e7d641a9b126da044b20170">setConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem, const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;value)</td></tr>
<tr class="memdesc:afc21c39e2e7d641a9b126da044b20170"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of memory cells.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#afc21c39e2e7d641a9b126da044b20170">More...</a><br /></td></tr>
<tr class="separator:afc21c39e2e7d641a9b126da044b20170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fdf9e5ad26a91c1b5b60308447f715b"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a0fdf9e5ad26a91c1b5b60308447f715b">setConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> addr, <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> value)</td></tr>
<tr class="memdesc:a0fdf9e5ad26a91c1b5b60308447f715b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a memory cell.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a0fdf9e5ad26a91c1b5b60308447f715b">More...</a><br /></td></tr>
<tr class="separator:a0fdf9e5ad26a91c1b5b60308447f715b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52a0157250937c96202be9d816b1113"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac52a0157250937c96202be9d816b1113">setConcreteRegisterValue</a> (const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;reg, const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;value)</td></tr>
<tr class="memdesc:ac52a0157250937c96202be9d816b1113"><td class="mdescLeft">&#160;</td><td class="mdescRight">[<b>architecture api</b>] - Sets the concrete value of a register.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac52a0157250937c96202be9d816b1113">More...</a><br /></td></tr>
<tr class="separator:ac52a0157250937c96202be9d816b1113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae768f5db354b3fa53866b9e9246dee9c"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ae768f5db354b3fa53866b9e9246dee9c">setThumb</a> (bool state)</td></tr>
<tr class="memdesc:ae768f5db354b3fa53866b9e9246dee9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets CPU state to Thumb mode.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ae768f5db354b3fa53866b9e9246dee9c">More...</a><br /></td></tr>
<tr class="separator:ae768f5db354b3fa53866b9e9246dee9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf55b6a59ee5f7205a4b169a9a58d86"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aadf55b6a59ee5f7205a4b169a9a58d86">setMemoryExclusiveAccess</a> (bool state)</td></tr>
<tr class="memdesc:aadf55b6a59ee5f7205a4b169a9a58d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets exclusive memory access flag. Only valid for Arm32.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aadf55b6a59ee5f7205a4b169a9a58d86">More...</a><br /></td></tr>
<tr class="separator:aadf55b6a59ee5f7205a4b169a9a58d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d622ff16aec0308ae04ea1bca91401"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a56d622ff16aec0308ae04ea1bca91401">isConcreteMemoryValueDefined</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem) const</td></tr>
<tr class="memdesc:a56d622ff16aec0308ae04ea1bca91401"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if memory cells have a defined concrete value.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a56d622ff16aec0308ae04ea1bca91401">More...</a><br /></td></tr>
<tr class="separator:a56d622ff16aec0308ae04ea1bca91401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b2e49178ef937e398a0bc10be2973dc"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a8b2e49178ef937e398a0bc10be2973dc">isConcreteMemoryValueDefined</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1) const</td></tr>
<tr class="memdesc:a8b2e49178ef937e398a0bc10be2973dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if memory cells have a defined concrete value.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a8b2e49178ef937e398a0bc10be2973dc">More...</a><br /></td></tr>
<tr class="separator:a8b2e49178ef937e398a0bc10be2973dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bbfda598650c9fc5ede341e6de9f197"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a4bbfda598650c9fc5ede341e6de9f197">clearConcreteMemoryValue</a> (const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;mem)</td></tr>
<tr class="memdesc:a4bbfda598650c9fc5ede341e6de9f197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears concrete values assigned to the memory cells.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a4bbfda598650c9fc5ede341e6de9f197">More...</a><br /></td></tr>
<tr class="separator:a4bbfda598650c9fc5ede341e6de9f197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ee600c32d84757ae3bb43ea2446814"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a91ee600c32d84757ae3bb43ea2446814">clearConcreteMemoryValue</a> (<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> baseAddr, <a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a> size=1)</td></tr>
<tr class="memdesc:a91ee600c32d84757ae3bb43ea2446814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears concrete values assigned to the memory cells.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a91ee600c32d84757ae3bb43ea2446814">More...</a><br /></td></tr>
<tr class="separator:a91ee600c32d84757ae3bb43ea2446814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classtriton_1_1arch_1_1CpuInterface"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classtriton_1_1arch_1_1CpuInterface')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html">triton::arch::CpuInterface</a></td></tr>
<tr class="memitem:aa248c2fd7f359fa5a4f2acfcb81e32df inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memItemLeft" align="right" valign="top">virtual TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#aa248c2fd7f359fa5a4f2acfcb81e32df">~CpuInterface</a> ()</td></tr>
<tr class="memdesc:aa248c2fd7f359fa5a4f2acfcb81e32df inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">Destructor.  <a href="classtriton_1_1arch_1_1CpuInterface.html#aa248c2fd7f359fa5a4f2acfcb81e32df">More...</a><br /></td></tr>
<tr class="separator:aa248c2fd7f359fa5a4f2acfcb81e32df inherit pub_methods_classtriton_1_1arch_1_1CpuInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html">triton::arch::arm::arm32::Arm32Specifications</a></td></tr>
<tr class="memitem:a8742639a1e97fff930974c3c30071083 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a8742639a1e97fff930974c3c30071083">Arm32Specifications</a> (<a class="el" href="group__arch.html#ga72199f3206aa1c9b09b2688cb8d3e7ab">triton::arch::architecture_e</a>)</td></tr>
<tr class="memdesc:a8742639a1e97fff930974c3c30071083 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a8742639a1e97fff930974c3c30071083">More...</a><br /></td></tr>
<tr class="separator:a8742639a1e97fff930974c3c30071083 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172a75c59740506301df27391d5ce1ff inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a172a75c59740506301df27391d5ce1ff">capstoneRegisterToTritonRegister</a> (<a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> id) const</td></tr>
<tr class="memdesc:a172a75c59740506301df27391d5ce1ff inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts a capstone's register id to a triton's register id.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a172a75c59740506301df27391d5ce1ff">More...</a><br /></td></tr>
<tr class="separator:a172a75c59740506301df27391d5ce1ff inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476332f0135407b40745820dbd0906ea inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__arm.html#ga18ff1a0f5bf86b9d4a30f6a64dd77480">triton::arch::arm::shift_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a476332f0135407b40745820dbd0906ea">capstoneShiftToTritonShift</a> (<a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> id) const</td></tr>
<tr class="memdesc:a476332f0135407b40745820dbd0906ea inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts a capstone's shift id to a triton's shift id.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a476332f0135407b40745820dbd0906ea">More...</a><br /></td></tr>
<tr class="separator:a476332f0135407b40745820dbd0906ea inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ee77689e11f7cb5e0c4c5cfc9e95e7 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__arm.html#gafb11519aeaae1c32ca6b5dfbee241780">triton::arch::arm::condition_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a81ee77689e11f7cb5e0c4c5cfc9e95e7">capstoneConditionToTritonCondition</a> (<a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> id) const</td></tr>
<tr class="memdesc:a81ee77689e11f7cb5e0c4c5cfc9e95e7 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts a capstone's condition id to a triton's condition id.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a81ee77689e11f7cb5e0c4c5cfc9e95e7">More...</a><br /></td></tr>
<tr class="separator:a81ee77689e11f7cb5e0c4c5cfc9e95e7 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3bcffc96444c26629c89eb11413763 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top">TRITON_EXPORT <a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a2e3bcffc96444c26629c89eb11413763">capstoneInstructionToTritonInstruction</a> (<a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> id) const</td></tr>
<tr class="memdesc:a2e3bcffc96444c26629c89eb11413763 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts a capstone's instruction id to a triton's instruction id.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a2e3bcffc96444c26629c89eb11413763">More...</a><br /></td></tr>
<tr class="separator:a2e3bcffc96444c26629c89eb11413763 inherit pub_methods_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a93f48be83d688a59fff483a4d37209bf"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; <a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>, <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>, <a class="el" href="classtriton_1_1IdentityHash.html">IdentityHash</a>&lt; <a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a93f48be83d688a59fff483a4d37209bf">memory</a></td></tr>
<tr class="memdesc:a93f48be83d688a59fff483a4d37209bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">map of address -&gt; concrete value  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a93f48be83d688a59fff483a4d37209bf">More...</a><br /></td></tr>
<tr class="separator:a93f48be83d688a59fff483a4d37209bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae63dd20e254f5dde6034371ecbf99f22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ae63dd20e254f5dde6034371ecbf99f22">r0</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ae63dd20e254f5dde6034371ecbf99f22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r0.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ae63dd20e254f5dde6034371ecbf99f22">More...</a><br /></td></tr>
<tr class="separator:ae63dd20e254f5dde6034371ecbf99f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26727e91c683b6f699446e42fc52662c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a26727e91c683b6f699446e42fc52662c">r1</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a26727e91c683b6f699446e42fc52662c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r1.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a26727e91c683b6f699446e42fc52662c">More...</a><br /></td></tr>
<tr class="separator:a26727e91c683b6f699446e42fc52662c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124bd87dc4af66410a52d54945720e4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a124bd87dc4af66410a52d54945720e4f">r2</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a124bd87dc4af66410a52d54945720e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r2.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a124bd87dc4af66410a52d54945720e4f">More...</a><br /></td></tr>
<tr class="separator:a124bd87dc4af66410a52d54945720e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d08be5247c3e5f28c41fedd5f810b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ae2d08be5247c3e5f28c41fedd5f810b0">r3</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ae2d08be5247c3e5f28c41fedd5f810b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r3.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ae2d08be5247c3e5f28c41fedd5f810b0">More...</a><br /></td></tr>
<tr class="separator:ae2d08be5247c3e5f28c41fedd5f810b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16259895359ff236456d971c8700a3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#af16259895359ff236456d971c8700a3b">r4</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:af16259895359ff236456d971c8700a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r4.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#af16259895359ff236456d971c8700a3b">More...</a><br /></td></tr>
<tr class="separator:af16259895359ff236456d971c8700a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8a7647e02261354e1bab527cacbf9b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aa8a7647e02261354e1bab527cacbf9b5">r5</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:aa8a7647e02261354e1bab527cacbf9b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r5.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aa8a7647e02261354e1bab527cacbf9b5">More...</a><br /></td></tr>
<tr class="separator:aa8a7647e02261354e1bab527cacbf9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54351bdd4137543073db225bcf7a495b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a54351bdd4137543073db225bcf7a495b">r6</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a54351bdd4137543073db225bcf7a495b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r6.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a54351bdd4137543073db225bcf7a495b">More...</a><br /></td></tr>
<tr class="separator:a54351bdd4137543073db225bcf7a495b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf49019bc12b4689b374f06f766cc7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a1bf49019bc12b4689b374f06f766cc7a">r7</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a1bf49019bc12b4689b374f06f766cc7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r7.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a1bf49019bc12b4689b374f06f766cc7a">More...</a><br /></td></tr>
<tr class="separator:a1bf49019bc12b4689b374f06f766cc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacee0b1787f0221980782ebd67c41c3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aacee0b1787f0221980782ebd67c41c3a">r8</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:aacee0b1787f0221980782ebd67c41c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r8.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aacee0b1787f0221980782ebd67c41c3a">More...</a><br /></td></tr>
<tr class="separator:aacee0b1787f0221980782ebd67c41c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f9f7b73cea30af1c5a5f4a01a657ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#af3f9f7b73cea30af1c5a5f4a01a657ef">r9</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:af3f9f7b73cea30af1c5a5f4a01a657ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r9.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#af3f9f7b73cea30af1c5a5f4a01a657ef">More...</a><br /></td></tr>
<tr class="separator:af3f9f7b73cea30af1c5a5f4a01a657ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a04639dbe50af58497039f3090d831"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ab8a04639dbe50af58497039f3090d831">r10</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ab8a04639dbe50af58497039f3090d831"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r10.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ab8a04639dbe50af58497039f3090d831">More...</a><br /></td></tr>
<tr class="separator:ab8a04639dbe50af58497039f3090d831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabda9f39088b7cac10b928a2156afb77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aabda9f39088b7cac10b928a2156afb77">r11</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:aabda9f39088b7cac10b928a2156afb77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r11.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#aabda9f39088b7cac10b928a2156afb77">More...</a><br /></td></tr>
<tr class="separator:aabda9f39088b7cac10b928a2156afb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49d96e105c1ddceb34cc913f24539ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac49d96e105c1ddceb34cc913f24539ec">r12</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:ac49d96e105c1ddceb34cc913f24539ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r12.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#ac49d96e105c1ddceb34cc913f24539ec">More...</a><br /></td></tr>
<tr class="separator:ac49d96e105c1ddceb34cc913f24539ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2233a73604719e1a33af96d3f36629c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a2233a73604719e1a33af96d3f36629c2">sp</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a2233a73604719e1a33af96d3f36629c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of sp.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a2233a73604719e1a33af96d3f36629c2">More...</a><br /></td></tr>
<tr class="separator:a2233a73604719e1a33af96d3f36629c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a3a3d544d5fcf478407e0fb8a5598c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a49a3a3d544d5fcf478407e0fb8a5598c">r14</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a49a3a3d544d5fcf478407e0fb8a5598c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of r14.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a49a3a3d544d5fcf478407e0fb8a5598c">More...</a><br /></td></tr>
<tr class="separator:a49a3a3d544d5fcf478407e0fb8a5598c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19355e15b4b0be0f1188805bfd518334"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a19355e15b4b0be0f1188805bfd518334">pc</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="memdesc:a19355e15b4b0be0f1188805bfd518334"><td class="mdescLeft">&#160;</td><td class="mdescRight">Concrete value of pc.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a19355e15b4b0be0f1188805bfd518334">More...</a><br /></td></tr>
<tr class="separator:a19355e15b4b0be0f1188805bfd518334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072cbb1780e5921f60d0b9d8707a9a97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a072cbb1780e5921f60d0b9d8707a9a97">apsr</a> [<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td></tr>
<tr class="separator:a072cbb1780e5921f60d0b9d8707a9a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d7682433ca73428680200f5403c458"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a92d7682433ca73428680200f5403c458">thumb</a></td></tr>
<tr class="memdesc:a92d7682433ca73428680200f5403c458"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thumb mode flag.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html#a92d7682433ca73428680200f5403c458">More...</a><br /></td></tr>
<tr class="separator:a92d7682433ca73428680200f5403c458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html">triton::arch::arm::arm32::Arm32Specifications</a></td></tr>
<tr class="memitem:a12137b41a9b34125b2377d4a0c08b5a8 inherit pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>, const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a12137b41a9b34125b2377d4a0c08b5a8">id2reg</a></td></tr>
<tr class="memdesc:a12137b41a9b34125b2377d4a0c08b5a8 inherit pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of registers specification available for this architecture.  <a href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a12137b41a9b34125b2377d4a0c08b5a8">More...</a><br /></td></tr>
<tr class="separator:a12137b41a9b34125b2377d4a0c08b5a8 inherit pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9119543e8e0caa642d7aa44224df8e36 inherit pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memItemLeft" align="right" valign="top">std::unordered_map&lt; std::string, <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications.html#a9119543e8e0caa642d7aa44224df8e36">name2id</a></td></tr>
<tr class="separator:a9119543e8e0caa642d7aa44224df8e36 inherit pro_attribs_classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Specifications"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >This class is used to describe the ARM (32-bits) spec. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00061">61</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="aa7590cf90dc5173c63c2ff4adc0c02f5" name="aa7590cf90dc5173c63c2ff4adc0c02f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7590cf90dc5173c63c2ff4adc0c02f5">&#9670;&nbsp;</a></span>Arm32Cpu() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">triton::arch::arm::arm32::Arm32Cpu::Arm32Cpu </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtriton_1_1callbacks_1_1Callbacks.html">triton::callbacks::Callbacks</a> *&#160;</td>
          <td class="paramname"><em>callbacks</em> = <code>nullptr</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constructor. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00027">27</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="ab72f5fa4475368e6e261e073537a48a8" name="ab72f5fa4475368e6e261e073537a48a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72f5fa4475368e6e261e073537a48a8">&#9670;&nbsp;</a></span>Arm32Cpu() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">triton::arch::arm::arm32::Arm32Cpu::Arm32Cpu </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html">Arm32Cpu</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constructor. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00043">43</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a898482f30fe404127b5ef4c585ca301c" name="a898482f30fe404127b5ef4c585ca301c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a898482f30fe404127b5ef4c585ca301c">&#9670;&nbsp;</a></span>~Arm32Cpu()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">triton::arch::arm::arm32::Arm32Cpu::~Arm32Cpu </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Destructor. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00048">48</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a8f022eb38f76e96c4c812b59fa54fa48" name="a8f022eb38f76e96c4c812b59fa54fa48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f022eb38f76e96c4c812b59fa54fa48">&#9670;&nbsp;</a></span>clear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clears the architecture states (registers and memory). </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a821c158cbb04dbe836cf8ac90ea110fa">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00109">109</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a4bbfda598650c9fc5ede341e6de9f197" name="a4bbfda598650c9fc5ede341e6de9f197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bbfda598650c9fc5ede341e6de9f197">&#9670;&nbsp;</a></span>clearConcreteMemoryValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::clearConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clears concrete values assigned to the memory cells. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a1d2acc27d27e053185e9accf5aaf0eef">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00797">797</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a91ee600c32d84757ae3bb43ea2446814" name="a91ee600c32d84757ae3bb43ea2446814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ee600c32d84757ae3bb43ea2446814">&#9670;&nbsp;</a></span>clearConcreteMemoryValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::clearConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a>&#160;</td>
          <td class="paramname"><em>size</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clears concrete values assigned to the memory cells. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a927d8ae4a3b405e5f387b86482e302e5">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00802">802</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a970e8fbf94e92ded4d54a8ca49e74954" name="a970e8fbf94e92ded4d54a8ca49e74954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a970e8fbf94e92ded4d54a8ca49e74954">&#9670;&nbsp;</a></span>disassembly()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::disassembly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtriton_1_1arch_1_1Instruction.html">triton::arch::Instruction</a> &amp;&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Disassembles the instruction according to the architecture. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab1247326d32d49d1bdecfd389ff02069">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00245">245</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="add372e367434bb113d431779395131f2" name="add372e367434bb113d431779395131f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add372e367434bb113d431779395131f2">&#9670;&nbsp;</a></span>getAllRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const std::unordered_map&lt; <a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>, const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &gt; &amp; triton::arch::arm::arm32::Arm32Cpu::getAllRegisters </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns all registers. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af7193d093aa8638bb401cc40cdf126a7">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00180">180</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="ab6e4b1d24b312a5e0af3ade96b4d197f" name="ab6e4b1d24b312a5e0af3ade96b4d197f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e4b1d24b312a5e0af3ade96b4d197f">&#9670;&nbsp;</a></span>getConcreteMemoryAreaValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt; triton::arch::arm::arm32::Arm32Cpu::getConcreteMemoryAreaValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a>&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the concrete value of a memory area. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ac211da8bab4f3d086018bfa5ead0d528">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00608">608</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="ac238dba6789d092dc249e0f034dde774" name="ac238dba6789d092dc249e0f034dde774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac238dba6789d092dc249e0f034dde774">&#9670;&nbsp;</a></span>getConcreteMemoryValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> triton::arch::arm::arm32::Arm32Cpu::getConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the concrete value of memory cells. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a33bd38c6a9092d9b03b9d23036ed5db1">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00587">587</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a6f7dc264f74a0456dda9a7f8bae73028" name="a6f7dc264f74a0456dda9a7f8bae73028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f7dc264f74a0456dda9a7f8bae73028">&#9670;&nbsp;</a></span>getConcreteMemoryValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::getConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the concrete value of a memory cell. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ad7e06d969e1eeee1b0741bf857123dae">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00575">575</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a514cb0bc9a5629ee1e50aac8d472ff38" name="a514cb0bc9a5629ee1e50aac8d472ff38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514cb0bc9a5629ee1e50aac8d472ff38">&#9670;&nbsp;</a></span>getConcreteRegisterValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> triton::arch::arm::arm32::Arm32Cpu::getConcreteRegisterValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>execCallbacks</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the concrete value of a register. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af546439c3915bc2269a582eabd08462a">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00618">618</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a3be39563121373c58c023105655861a2" name="a3be39563121373c58c023105655861a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be39563121373c58c023105655861a2">&#9670;&nbsp;</a></span>getEndianness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a> triton::arch::arm::arm32::Arm32Cpu::getEndianness </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the kind of endianness as <a class="el" href="group__arch.html#gadee281336a9e33970bba8e2c0784f329">triton::arch::endianness_e</a>. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a8f2095be6c5de989ca21d73b0897ffc1">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00140">140</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="addffc0fedec16f0f5e1b5c3f13f91ee4" name="addffc0fedec16f0f5e1b5c3f13f91ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addffc0fedec16f0f5e1b5c3f13f91ee4">&#9670;&nbsp;</a></span>getParentRegister() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::arm::arm32::Arm32Cpu::getParentRegister </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns parent register from a given one. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a4cca4979b2141eb6f2ed13f70bda6389">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00225">225</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="adefbf4919beca5d953283b647d3680ae" name="adefbf4919beca5d953283b647d3680ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adefbf4919beca5d953283b647d3680ae">&#9670;&nbsp;</a></span>getParentRegister() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::arm::arm32::Arm32Cpu::getParentRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns parent register from a given one. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab4318dc7fdd36992a994d13c11212b31">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00230">230</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a0f241d863a6844b69969c91dcb92757b" name="a0f241d863a6844b69969c91dcb92757b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f241d863a6844b69969c91dcb92757b">&#9670;&nbsp;</a></span>getParentRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt; const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> * &gt; triton::arch::arm::arm32::Arm32Cpu::getParentRegisters </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns all parent registers. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a6de41d3bdeb2a590417c7f261ae42f3e">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00185">185</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a8719837eedbb82e78b57ce397e1f31fa" name="a8719837eedbb82e78b57ce397e1f31fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8719837eedbb82e78b57ce397e1f31fa">&#9670;&nbsp;</a></span>getProgramCounter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::arm::arm32::Arm32Cpu::getProgramCounter </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the program counter register. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a5a0fe3b0b96c14f43cc5dc32cdae6aa0">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00235">235</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a5172d6a64fc051e31d89f45f20609c3b" name="a5172d6a64fc051e31d89f45f20609c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5172d6a64fc051e31d89f45f20609c3b">&#9670;&nbsp;</a></span>getRegister() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::arm::arm32::Arm32Cpu::getRegister </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>name</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns register from name. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af27c0c557f728b922b5ff304a152974e">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00214">214</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a787ed36727a5a7ae48367539127ef701" name="a787ed36727a5a7ae48367539127ef701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787ed36727a5a7ae48367539127ef701">&#9670;&nbsp;</a></span>getRegister() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::arm::arm32::Arm32Cpu::getRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns register from id. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a68265bb44ac85eba5671a56df5d76303">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00205">205</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a27b1f0941263fbe0f99c758e542cf8f8" name="a27b1f0941263fbe0f99c758e542cf8f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b1f0941263fbe0f99c758e542cf8f8">&#9670;&nbsp;</a></span>getStackPointer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp; triton::arch::arm::arm32::Arm32Cpu::getStackPointer </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the stack pointer register. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ad75a59d368917735292247ac70288f9e">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00240">240</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="aa0ac6466640899bfafc6589cf466984b" name="aa0ac6466640899bfafc6589cf466984b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0ac6466640899bfafc6589cf466984b">&#9670;&nbsp;</a></span>gprBitSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> triton::arch::arm::arm32::Arm32Cpu::gprBitSize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the bit in bit of the General Purpose Registers. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a028f9616a2ab44f3218cd36e5341935b">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00175">175</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a192e1f011faa42888639a93237e7cf00" name="a192e1f011faa42888639a93237e7cf00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192e1f011faa42888639a93237e7cf00">&#9670;&nbsp;</a></span>gprSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> triton::arch::arm::arm32::Arm32Cpu::gprSize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the bit in byte of the General Purpose Registers. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a8e29389c5d2302065d175669cf2e4195">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00170">170</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a56d622ff16aec0308ae04ea1bca91401" name="a56d622ff16aec0308ae04ea1bca91401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56d622ff16aec0308ae04ea1bca91401">&#9670;&nbsp;</a></span>isConcreteMemoryValueDefined() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::arm::arm32::Arm32Cpu::isConcreteMemoryValueDefined </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if memory cells have a defined concrete value. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a8c7730f098fa7c587016f0ea1b3dead9">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00783">783</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a8b2e49178ef937e398a0bc10be2973dc" name="a8b2e49178ef937e398a0bc10be2973dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b2e49178ef937e398a0bc10be2973dc">&#9670;&nbsp;</a></span>isConcreteMemoryValueDefined() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::arm::arm32::Arm32Cpu::isConcreteMemoryValueDefined </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a>&#160;</td>
          <td class="paramname"><em>size</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if memory cells have a defined concrete value. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a6aa27e79992ede45d7c3162fb3c2a881">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00788">788</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a552ac042ffac06469f5049d65d25395e" name="a552ac042ffac06469f5049d65d25395e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552ac042ffac06469f5049d65d25395e">&#9670;&nbsp;</a></span>isFlag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::arm::arm32::Arm32Cpu::isFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the register ID is a flag. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a7c77c6c4461b0b74a1c7379c20d56f4c">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00145">145</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a2c94514a435c4f8e73e87763fccbd7f0" name="a2c94514a435c4f8e73e87763fccbd7f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c94514a435c4f8e73e87763fccbd7f0">&#9670;&nbsp;</a></span>isGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::arm::arm32::Arm32Cpu::isGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if regId is a GRP. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00160">160</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a828c3bf3838b1b1d7c0d2df941072f4d" name="a828c3bf3838b1b1d7c0d2df941072f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a828c3bf3838b1b1d7c0d2df941072f4d">&#9670;&nbsp;</a></span>isMemoryExclusiveAccess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::arm::arm32::Arm32Cpu::isMemoryExclusiveAccess </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the exclusive memory access flag is set. Only valid for Arm32. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a0812d3f5608f4a70711293159ed699da">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00773">773</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="ac78fee0a82a35459f6d669b936448f11" name="ac78fee0a82a35459f6d669b936448f11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac78fee0a82a35459f6d669b936448f11">&#9670;&nbsp;</a></span>isRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::arm::arm32::Arm32Cpu::isRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the register ID is a register. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab3a2e06c69421580e575a3d4965d9eb8">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00150">150</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a6d230c275210bfb41cb0d4d943f1c7d8" name="a6d230c275210bfb41cb0d4d943f1c7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d230c275210bfb41cb0d4d943f1c7d8">&#9670;&nbsp;</a></span>isRegisterValid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::arm::arm32::Arm32Cpu::isRegisterValid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__arch.html#gaba5d7908cb780b4fee8f99e77384801f">triton::arch::register_e</a>&#160;</td>
          <td class="paramname"><em>regId</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the register ID is valid. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a513052408afd395d7572a52baa93e3f4">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00155">155</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a70a2162af28bcbc730f0ed9555cca1e1" name="a70a2162af28bcbc730f0ed9555cca1e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70a2162af28bcbc730f0ed9555cca1e1">&#9670;&nbsp;</a></span>isThumb()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::arm::arm32::Arm32Cpu::isThumb </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the execution mode is Thumb. Only useful for Arm32. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ab34864c9c42c870ea3b4cabf14fe2258">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00763">763</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="ad5c22022cf3ae5b92118eedb16278a99" name="ad5c22022cf3ae5b92118eedb16278a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c22022cf3ae5b92118eedb16278a99">&#9670;&nbsp;</a></span>numberOfRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gaf268b500e0439d03342a0e6b369bca7e">triton::uint32</a> triton::arch::arm::arm32::Arm32Cpu::numberOfRegisters </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the number of registers according to the CPU architecture. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#af0219fa0b7ca00f0c312c2ed8d42cc31">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00165">165</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="ad9b37aac22c66524eb500dbf9e2b39dc" name="ad9b37aac22c66524eb500dbf9e2b39dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b37aac22c66524eb500dbf9e2b39dc">&#9670;&nbsp;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html">Arm32Cpu</a> &amp; triton::arch::arm::arm32::Arm32Cpu::operator= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html">Arm32Cpu</a> &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copies a <a class="el" href="classtriton_1_1arch_1_1arm_1_1arm32_1_1Arm32Cpu.html" title="This class is used to describe the ARM (32-bits) spec.">Arm32Cpu</a> class. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00134">134</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="ab0c5dd83c12dadc8345f1603f67fec6b" name="ab0c5dd83c12dadc8345f1603f67fec6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c5dd83c12dadc8345f1603f67fec6b">&#9670;&nbsp;</a></span>setConcreteMemoryAreaValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::setConcreteMemoryAreaValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>values</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a memory area. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a00fa084b0cdc95ea20efeaa50dce8f01">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00682">682</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a3a17d6bacd1a20cd3c74174cf5ce5324" name="a3a17d6bacd1a20cd3c74174cf5ce5324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a17d6bacd1a20cd3c74174cf5ce5324">&#9670;&nbsp;</a></span>setConcreteMemoryAreaValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::setConcreteMemoryAreaValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> *&#160;</td>
          <td class="paramname"><em>area</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#ga981108cc1be621a7f4690020ae39814d">triton::usize</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a memory area. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#abc0167387c5ae1eb6fd73c3f7942f2a5">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00690">690</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="afc21c39e2e7d641a9b126da044b20170" name="afc21c39e2e7d641a9b126da044b20170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc21c39e2e7d641a9b126da044b20170">&#9670;&nbsp;</a></span>setConcreteMemoryValue() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::setConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1MemoryAccess.html">triton::arch::MemoryAccess</a> &amp;&#160;</td>
          <td class="paramname"><em>mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of memory cells. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#ad6f554cd771f71d5e1e3ad3dbe7bffb5">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00661">661</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="a0fdf9e5ad26a91c1b5b60308447f715b" name="a0fdf9e5ad26a91c1b5b60308447f715b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fdf9e5ad26a91c1b5b60308447f715b">&#9670;&nbsp;</a></span>setConcreteMemoryValue() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::setConcreteMemoryValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a memory cell. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#aee1b128f7310426dd678fc4ffe7c8a41">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00654">654</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="ac52a0157250937c96202be9d816b1113" name="ac52a0157250937c96202be9d816b1113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52a0157250937c96202be9d816b1113">&#9670;&nbsp;</a></span>setConcreteRegisterValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::setConcreteRegisterValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtriton_1_1arch_1_1Register.html">triton::arch::Register</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__triton.html#gac3b9c0d23b5fc2863c0dab7d13ce7680">triton::uint512</a> &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>[<b>architecture api</b>] - Sets the concrete value of a register. </p>
<p >Note that by setting a concrete value will probably imply a desynchronization with the symbolic state (if it exists). You should probably use the concretize functions after this. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a4437496fd5d8875c73f51da0f2150910">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00698">698</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="aadf55b6a59ee5f7205a4b169a9a58d86" name="aadf55b6a59ee5f7205a4b169a9a58d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadf55b6a59ee5f7205a4b169a9a58d86">&#9670;&nbsp;</a></span>setMemoryExclusiveAccess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::setMemoryExclusiveAccess </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>state</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets exclusive memory access flag. Only valid for Arm32. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a583e60863a9bce0c902d07fe4b0af29a">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00778">778</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<a id="ae768f5db354b3fa53866b9e9246dee9c" name="ae768f5db354b3fa53866b9e9246dee9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae768f5db354b3fa53866b9e9246dee9c">&#9670;&nbsp;</a></span>setThumb()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void triton::arch::arm::arm32::Arm32Cpu::setThumb </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>state</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets CPU state to Thumb mode. </p>

<p>Implements <a class="el" href="classtriton_1_1arch_1_1CpuInterface.html#a324371b24a21a1438d4268e9ebbe9297">triton::arch::CpuInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8cpp_source.html#l00768">768</a> of file <a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a072cbb1780e5921f60d0b9d8707a9a97" name="a072cbb1780e5921f60d0b9d8707a9a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072cbb1780e5921f60d0b9d8707a9a97">&#9670;&nbsp;</a></span>apsr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::apsr[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00149">149</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="a93f48be83d688a59fff483a4d37209bf" name="a93f48be83d688a59fff483a4d37209bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f48be83d688a59fff483a4d37209bf">&#9670;&nbsp;</a></span>memory</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::unordered_map&lt;<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>, <a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a>, <a class="el" href="classtriton_1_1IdentityHash.html">IdentityHash</a>&lt;<a class="el" href="group__triton.html#gab921adae1cbbf8593719c76088193d55">triton::uint64</a>&gt; &gt; triton::arch::arm::arm32::Arm32Cpu::memory</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>map of address -&gt; concrete value </p>
<p ><b>item1</b>: memory address<br  />
 <b>item2</b>: concrete value </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00114">114</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="a19355e15b4b0be0f1188805bfd518334" name="a19355e15b4b0be0f1188805bfd518334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19355e15b4b0be0f1188805bfd518334">&#9670;&nbsp;</a></span>pc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::pc[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of pc. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00147">147</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="ae63dd20e254f5dde6034371ecbf99f22" name="ae63dd20e254f5dde6034371ecbf99f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae63dd20e254f5dde6034371ecbf99f22">&#9670;&nbsp;</a></span>r0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r0[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r0. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00117">117</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="a26727e91c683b6f699446e42fc52662c" name="a26727e91c683b6f699446e42fc52662c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26727e91c683b6f699446e42fc52662c">&#9670;&nbsp;</a></span>r1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r1[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r1. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00119">119</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="ab8a04639dbe50af58497039f3090d831" name="ab8a04639dbe50af58497039f3090d831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8a04639dbe50af58497039f3090d831">&#9670;&nbsp;</a></span>r10</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r10[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r10. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00137">137</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="aabda9f39088b7cac10b928a2156afb77" name="aabda9f39088b7cac10b928a2156afb77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabda9f39088b7cac10b928a2156afb77">&#9670;&nbsp;</a></span>r11</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r11[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r11. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00139">139</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="ac49d96e105c1ddceb34cc913f24539ec" name="ac49d96e105c1ddceb34cc913f24539ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49d96e105c1ddceb34cc913f24539ec">&#9670;&nbsp;</a></span>r12</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r12[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r12. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00141">141</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="a49a3a3d544d5fcf478407e0fb8a5598c" name="a49a3a3d544d5fcf478407e0fb8a5598c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a3a3d544d5fcf478407e0fb8a5598c">&#9670;&nbsp;</a></span>r14</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r14[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r14. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00145">145</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="a124bd87dc4af66410a52d54945720e4f" name="a124bd87dc4af66410a52d54945720e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124bd87dc4af66410a52d54945720e4f">&#9670;&nbsp;</a></span>r2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r2[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r2. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00121">121</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="ae2d08be5247c3e5f28c41fedd5f810b0" name="ae2d08be5247c3e5f28c41fedd5f810b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2d08be5247c3e5f28c41fedd5f810b0">&#9670;&nbsp;</a></span>r3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r3[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r3. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00123">123</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="af16259895359ff236456d971c8700a3b" name="af16259895359ff236456d971c8700a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af16259895359ff236456d971c8700a3b">&#9670;&nbsp;</a></span>r4</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r4[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r4. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00125">125</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="aa8a7647e02261354e1bab527cacbf9b5" name="aa8a7647e02261354e1bab527cacbf9b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8a7647e02261354e1bab527cacbf9b5">&#9670;&nbsp;</a></span>r5</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r5[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r5. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00127">127</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="a54351bdd4137543073db225bcf7a495b" name="a54351bdd4137543073db225bcf7a495b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54351bdd4137543073db225bcf7a495b">&#9670;&nbsp;</a></span>r6</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r6[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r6. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00129">129</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="a1bf49019bc12b4689b374f06f766cc7a" name="a1bf49019bc12b4689b374f06f766cc7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bf49019bc12b4689b374f06f766cc7a">&#9670;&nbsp;</a></span>r7</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r7[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r7. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00131">131</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="aacee0b1787f0221980782ebd67c41c3a" name="aacee0b1787f0221980782ebd67c41c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacee0b1787f0221980782ebd67c41c3a">&#9670;&nbsp;</a></span>r8</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r8[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r8. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00133">133</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="af3f9f7b73cea30af1c5a5f4a01a657ef" name="af3f9f7b73cea30af1c5a5f4a01a657ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f9f7b73cea30af1c5a5f4a01a657ef">&#9670;&nbsp;</a></span>r9</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::r9[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of r9. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00135">135</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="a2233a73604719e1a33af96d3f36629c2" name="a2233a73604719e1a33af96d3f36629c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2233a73604719e1a33af96d3f36629c2">&#9670;&nbsp;</a></span>sp</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__triton.html#gafa8bb8d2296248581f899fe3b63ca357">triton::uint8</a> triton::arch::arm::arm32::Arm32Cpu::sp[<a class="el" href="group__size.html#ga3767b52e059640458d61798d32dd91cf">triton::size::dword</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Concrete value of sp. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00143">143</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<a id="a92d7682433ca73428680200f5403c458" name="a92d7682433ca73428680200f5403c458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d7682433ca73428680200f5403c458">&#9670;&nbsp;</a></span>thumb</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool triton::arch::arm::arm32::Arm32Cpu::thumb</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Thumb mode flag. </p>

<p class="definition">Definition at line <a class="el" href="arm32Cpu_8hpp_source.html#l00152">152</a> of file <a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>/home/jonathan/Works/Tools/Triton/src/libtriton/includes/triton/<a class="el" href="arm32Cpu_8hpp_source.html">arm32Cpu.hpp</a></li>
<li>/home/jonathan/Works/Tools/Triton/src/libtriton/arch/arm/arm32/<a class="el" href="arm32Cpu_8cpp_source.html">arm32Cpu.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.14-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.9.2
</small></address>
</body>
</html>
