vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.MicroCode work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.MicroCode work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 20:23:12 on Jan 18,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.ControlUnit
# Loading work.MicroCode
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/imm_gen1/*
run -all
# ** Note: $finish    : C:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v(117)
#    Time: 1 ms  Iteration: 0  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v line 117
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of MicroCode.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.MicroCode work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 20:29:58 on Jan 18,2022, Elapsed time: 0:06:46
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.MicroCode work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 20:29:59 on Jan 18,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.ControlUnit
# Loading work.MicroCode
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/imm_gen1/*
run -all
# Test #    1 has been passed
# Test #    2 has been failed!
# output_port = 0x5 (Ans : 0x0)
# ** Note: $finish    : C:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v(165)
#    Time: 195 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v line 165
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.MicroCode work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 20:43:22 on Jan 18,2022, Elapsed time: 0:13:23
# Errors: 0, Warnings: 1
# vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.MicroCode work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 20:43:22 on Jan 18,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.ControlUnit
# Loading work.MicroCode
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# Test #    1 has been passed
# Test #    2 has been failed!
# output_port = 0x5 (Ans : 0x0)
# ** Note: $finish    : C:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v(165)
#    Time: 195 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v line 165
vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.MicroCode work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 20:43:38 on Jan 18,2022, Elapsed time: 0:00:16
# Errors: 0, Warnings: 1
# vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.MicroCode work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 20:43:38 on Jan 18,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.ControlUnit
# Loading work.MicroCode
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/imm_gen1/*
run -all
# Test #    1 has been passed
# Test #    2 has been failed!
# output_port = 0x5 (Ans : 0x0)
# ** Note: $finish    : C:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v(165)
#    Time: 195 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v line 165
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of MicroCode.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.MicroCode work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 20:44:45 on Jan 18,2022, Elapsed time: 0:01:07
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.ControlUnit work.ImmGen work.MicroCode work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 20:44:46 on Jan 18,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.ControlUnit
# Loading work.MicroCode
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
run -all
# Test #    1 has been passed
# Test #    2 has been passed
# Test #    3 has been passed
# Test #    4 has been passed
# Test #    5 has been passed
# Test #    6 has been passed
# Test #    7 has been passed
# Test #    8 has been passed
# Test #    9 has been passed
# Test #   10 has been passed
# Test #   11 has been passed
# Test #   12 has been passed
# Test #   13 has been passed
# Test #   14 has been passed
# Test #   15 has been passed
# Test #   16 has been passed
# Test #   17 has been passed
# Test #   18 has been passed
# Test #   19 has been passed
# Test #   20 has been passed
# Test #   21 has been passed
# Finish:         88 cycle
# Success.
# ** Note: $finish    : C:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v(173)
#    Time: 985 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24876/Desktop/modelsim_project/Lab4/TB_RISCV_inst.v line 173
