// Seed: 1096877101
module module_0 (
    input  tri   id_0,
    output wire  id_1,
    output wand  id_2,
    output uwire id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  uwire id_6
);
  wire id_8;
  assign id_3 = -1 - id_4;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd37,
    parameter id_6 = 32'd98
) (
    output tri   _id_0,
    input  tri   id_1,
    output uwire id_2,
    output tri0  id_3,
    output tri1  id_4,
    output tri0  id_5,
    input  tri0  _id_6
);
  assign id_0 = id_6;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_2,
      id_3,
      id_1,
      id_1,
      id_1
  );
  assign id_4 = 1;
  assign id_2 = 1;
  pullup (id_2, id_2, id_1, id_4, id_5);
  logic [id_0 : id_6  -  -1] id_8;
  wire id_9;
endmodule
