<p /><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759724774501 {padding: 0px;}
div.rbtoc1759724774501 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724774501 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759724774501'>
<ul class='toc-indentation'>
<li><a href='#Ncore3.4featurebranches-Ncore3.4featurebranchtable'>Ncore 3.4 feature branch table</a></li>
<li><a href='#Ncore3.4featurebranches-Commandsforsettingupworkspacetouseafeaturebranch:'>Commands for setting up workspace to use a feature branch:</a></li>
<li><a href='#Ncore3.4featurebranches-Stepsforbuildingthelocalmaestroimage:'>Steps for building the local maestro image:</a></li>
<li><a href='#Ncore3.4featurebranches-Pushfilestofeaturebranch:'>Push files to feature branch:</a></li>
</ul>
</div><h2 id="Ncore3.4featurebranches-Ncore3.4featurebranchtable">Ncore 3.4 feature branch table</h2><div class="table-wrap"><table data-layout="full-width" data-local-id="e1596af0-a159-41db-bc01-0408a1e9a78f" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 143.0px;"/><col style="width: 188.0px;"/><col style="width: 152.0px;"/><col style="width: 352.0px;"/><col style="width: 88.0px;"/><col style="width: 102.0px;"/><col style="width: 172.0px;"/><col style="width: 130.0px;"/><col style="width: 132.0px;"/><col style="width: 123.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>branch name</strong></p></th><th class="confluenceTh"><p><strong>feature information</strong></p></th><th class="confluenceTh"><p><strong>RTL parameter to enable/disable feature</strong></p></th><th class="confluenceTh"><p><strong>status of branch: (created? RTL coded?)</strong></p></th><th class="confluenceTh"><p><strong>Parameters / Associated RTL tie offs</strong></p></th><th class="confluenceTh"><p><strong>DV and/or RTL uses branch?</strong></p></th><th class="confluenceTh"><p><strong>Blocks &amp; Owners</strong></p></th><th class="confluenceTh"><p><strong>Blocks ready to merge in develop branch</strong></p></th><th class="confluenceTh"><p><strong>branch owners</strong></p></th><th class="confluenceTh"><p><strong>sub_repos branched</strong></p></th><th class="confluenceTh"><p><strong>notes</strong></p></th></tr><tr><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Ncore3.4/proxy_cache_promotion</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Sharer Promotion and Owner Transfer</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>no parameter control, internal RTL tie-off</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p /></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Set the following internal variable “useSharerPromotion” to 1 to enable the feature.</p><p> </p><p>For DCE:</p><p>rtl/dce/src/dce_att_entry.tachl:let useSharerPromotion = 1;</p><p> For CHI-AIU:</p><p>rtl/chi_aiu/src/snp_dat_gen.tachl:var useSharerPromotion = 1;</p><p>rtl/chi_aiu/src/snp_resp_gen.tachl:var useSharerPromotion = 1;</p><p>rtl/chi_aiu/src/stt_entry.tachl:var useSharerPromotion = 1;</p><p /><p>For IOIAU: Set:</p><p>ioaiu_top.tachl: useOwnerTransfer = 1;<br/>ioaiu_top.tachl: useSharerPromotion = 1;</p><p /></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>DV/RTL branch</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>FSYS, IOAIU, CHI_AIU, DCE</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>FSYS (Abdelaziz - No), IOAIU (Bill - No), <br/>CHI (Balaji - Yes), <br/>DCE (Niteesh - Yes)</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Balaji, Boon</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>hw-ncr</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Merge Done</p><p>IOAIU - sharer promotion and owner transfer feature changes will be made directly in Ncore3.4/develop branch. </p></td></tr><tr><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Ncore3.4/non_interleaved</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>non-interleaved cacheline + non-interleaved data transfer</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>is a parameter for data transfer that Maestro needs to implement</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p /></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>For IOAIU:</p><p>For AXID interleave:  ioaiu_top.tachl : useNoAXIDinterleave = 1;</p><p>For Cache line interleave : ioaiu_top.tachl : noCacheLineInterleave = 1;</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p /></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>FSYS, IOAIU</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>FSYS (Abdelaziz - No), IOAIU (Bill - No).</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Balaji</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>hw-ncr</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Merge Done</p></td></tr><tr><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Ncore3.4/credit_skid_buffer</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Software Credit Management and Skid Buffer (DMI, DII, DCE)</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>enabled by register</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><ul><li><p>rtl coded</p></li><li><p>dmi config updated</p></li><li><p>required for bring up : write of the CCR register at the begining of simulation. </p></li></ul></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Set the internal default parameter “useVariableLimitCreditCounters” to <strong>true</strong> to enable the feature.</p><p> For DCE:</p><p>rtl/dce/src/dce_tm.tachl:u.paramDefault('useVariableLimitCreditCounters', 'boolean', true);</p><p> For CHI-AIU:</p><p>rtl/chi_aiu/src/ott_top.tachl:u.paramDefault('useVariableLimitCreditCounters', 'boolean', true);</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p /></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>FSYS, IOAIU, CHI_AIU</p><p>DMI, DII, DCE</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>FSYS (Abdelaziz/Urvish - Yes), IOAIU (Kavish - Yes), <br/>CHI (Balaji - Yes), <br/>DCE (Niteesh - Yes), </p><p>DMI (Naveen - Yes), DII (Zied - Yes)</p><p>TCL updates (Balaji - In progress)</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Balaji, Benjamin</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>hw-ncr</p><p>hw-test-projects</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p>Are TCL config changes needed? hw-ncr, hw-test-projects</p><p /><p>Merge done for both hw-ncr and hw-test-projects</p></td></tr><tr><td class="confluenceTd"><p>not needed</p></td><td class="confluenceTd"><p>Performance Counters (Bandwidth + Latency Binning)</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>FSYS, IOAIU, ?</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p>use temporary duplicate config to do bringup instead of branch?</p></td></tr><tr><td class="confluenceTd"><p>not needed</p></td><td class="confluenceTd"><p>IOAIU with non-coherent access support??</p></td><td class="confluenceTd"><p>controllable by register</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>IOAIU, ?</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>not needed</p></td><td class="confluenceTd"><p>Security and Coherency based on GPRs</p></td><td class="confluenceTd"><p>controllable by register?</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>IOAIU, CHI</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>NA</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.4featurebranches-Commandsforsettingupworkspacetouseafeaturebranch:">Commands for setting up workspace to use a feature branch:</h2><ul><li><p>STEP 1: setup_concerto</p></li><li><p>STEP 2: source SOURCEME ncore3.4</p></li><li><p>STEP 3: cd $WORK_TOP</p></li><li><p>STEP 4: git config --add remote.origin.fetch +refs/heads/Ncore3.4/credit_skid_buffer:refs/remotes/origin/Ncore3.4/credit_skid_buffer</p></li><li><p>STEP 5: git fetch</p></li><li><p>STEP 6: git checkout Ncore3.4/credit_skid_buffer</p></li></ul><p><strong>Note: The example above is shown for Ncore3.4/credit_skid_buffer branch. The steps are exactly same for the other feature branches as well. Just change the names</strong>.</p><h2 id="Ncore3.4featurebranches-Stepsforbuildingthelocalmaestroimage:">Steps for building the local maestro image:</h2><p>These branches would require you to build local maestro image as the RTL tachl files will be updated in the feature branch. Use the regular refresh_rtl flow to build local maestro image.</p><ul><li><p>STEP 1: cd $WORK_TOP</p></li><li><p>STEP 2: $WORK_TOP/dv/scripts/refresh_rtl</p></li><li><p>STEP 3: source $WORK_TOP/SOURCEME_image or $WORSOURCEME_image.tcsh (depending on whether you are using bash or csh)</p></li></ul><h2 id="Ncore3.4featurebranches-Pushfilestofeaturebranch:">Push files to feature branch:</h2><p>Files can be pushed to feature branch by doing git add &lt;file names&gt;; git commit; git push.</p><p><strong>Note: When you do git push it will automatically run the check-in tests for all blocks and FSYS. If check-in tests passes, your files will be pushed to the repo. If it fails, the push will be aborted. Need to debug the failures.</strong></p><p />