2,6c2,4
<  * (C) Copyright 2002
<  * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
<  * Marius Groeger <mgroeger@sysgo.de>
<  * Gary Jennejohn <gj@denx.de>
<  * David Mueller <d.mueller@elsoft.ch>
---
>  * Copyright (C) 2009 Samsung Electronics
>  * Minkyu Kang <mk7.kang@samsung.com>
>  * Kyungmin Park <kyungmin.park@samsung.com>
8c6
<  * Configuation settings for the SAMSUNG SMDK6400(mDirac-III) board.
---
>  * Configuation settings for the SAMSUNG Universal (s5pc100) board.
10,26c8
<  * See file CREDITS for list of people who contributed to this
<  * project.
<  *
<  * This program is free software; you can redistribute it and/or
<  * modify it under the terms of the GNU General Public License as
<  * published by the Free Software Foundation; either version 2 of
<  * the License, or (at your option) any later version.
<  *
<  * This program is distributed in the hope that it will be useful,
<  * but WITHOUT ANY WARRANTY; without even the implied warranty of
<  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
<  * GNU General Public License for more details.
<  *
<  * You should have received a copy of the GNU General Public License
<  * along with this program; if not, write to the Free Software
<  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
<  * MA 02111-1307 USA
---
>  * SPDX-License-Identifier:	GPL-2.0+
32,56c14,18
< //#define FPGA_SMDKC110
< //å®šä¹‰CONFIG_CHECK_X210CV3ï¼Œåˆ™ä¸ºå·¥è£…æ£€æµ‹æ¨¡å¼ï¼Œä¸å®šä¹‰ï¼Œä¸ºæ­£å¸¸å¯åŠ¨æ¨¡å¼
< //#define CONFIG_CHECK_X210CV3
< 
< /*
<  * High Level Configuration Options
<  * (easy to change)
<  */
< #define CONFIG_MPAD		1		//lxg added
< #define CONFIG_S5PC110		1		/* in a SAMSUNG S3C6410 SoC */
< #define CONFIG_S5PC11X		1		/* in a SAMSUNG S3C64XX Family  */
< #define CONFIG_X210		1
< 
< #define CONFIG_MCP_SINGLE	1
< #define CONFIG_EVT1		1		/* EVT1 */
< //#define CONFIG_SMDKV210_REV02	1	/* Rev 0.2 and PMIC Type is MAX8998 */
< 
< #define CONFIG_FASTBOOT		1
< //#define CONFIG_FUSED		1		/* Fused chip */
< //#define CONFIG_SECURE_BOOT	1		/* secure booting */
< 
< #define CONFIG_SW_WORKAROUND	1		/* Software around */
< #if defined(CONFIG_SW_WORKAROUND)
< #define CONFIG_CHECK_MPLL_LOCK	1		/* Check MPLL is locked */
< #endif
---
> /* High Level Configuration Options */
> #define CONFIG_SAMSUNG		1	/* in a SAMSUNG core */
> #define CONFIG_S5P		1	/* which is in a S5P Family */
> #define CONFIG_S5PC110		1	/* which is in a S5PC110 */
> #define CONFIG_MACH_GONI	1	/* working with Goni */
57a20
> #include <asm/arch/cpu.h>		/* get chip and board defs */
59,129c22
< #if defined(CONFIG_SECURE_BOOT)
< #define CONFIG_SECURE_KERNEL_BASE	0x20008000
< #define CONFIG_SECURE_KERNEL_SIZE	0x00271000
< #define CONFIG_SECURE_ROOTFS_BASE	0x30A00000
< #define CONFIG_SECURE_ROOTFS_SIZE	0x0013D000
< #endif
< 
< #define BOOT_ONENAND		0x1
< #define BOOT_NAND		0x2
< #define BOOT_MMCSD		0x3
< #define BOOT_NOR		0x4
< #define BOOT_SEC_DEV		0x5
< 
< #define AT070TN92		1
< #define VGA_800X600		2
< #define VGA_1024X768	3
< #define TRULY043		4
< #define VGA_1440X900		5
< #define VGA_1280X1024		6
< 
< #define DISP_MODE		AT070TN92
< //#define DISP_MODE		TRULY043
< //#define DISP_MODE		VGA_800X600
< //#define DISP_MODE		VGA_1024X768
< //#define DISP_MODE		VGA_1440X900
< //#define DISP_MODE		VGA_1280X1024
< 
< /* skip to load BL2 */
< //#define FAST_BOOT		1
< 
< #define MEMORY_BASE_ADDRESS	0x30000000
< //#define MEMORY_BASE_ADDRESS	0x20000000
< #define MEMORY_BASE_ADDRESS2	0x40000000
< 
< /* input clock of PLL */
< #define CONFIG_SYS_CLK_FREQ	24000000	/* the SMDK6400 has 24MHz input clock */
< 
< #define CONFIG_ENABLE_MMU
< 
< #ifdef CONFIG_ENABLE_MMU
< #define virt_to_phys(x)	virt_to_phy_smdkc110(x)
< #else
< #define virt_to_phys(x)	(x)
< #endif
< 
< #define CONFIG_MEMORY_UPPER_CODE
< 
< #undef CONFIG_USE_IRQ				/* we don't need IRQ/FIQ stuff */
< 
< #define CONFIG_INCLUDE_TEST
< 
< #define CONFIG_ZIMAGE_BOOT
< #define CONFIG_IMAGE_BOOT
< 
< #define BOARD_LATE_INIT
< 
< #define CONFIG_SETUP_MEMORY_TAGS
< #define CONFIG_CMDLINE_TAG
< #define CONFIG_INITRD_TAG
< 
< /*
<  * Architecture magic and machine type
<  */
< 
< #define MACH_TYPE		2456
< 
< #define UBOOT_MAGIC		(0x43090000 | MACH_TYPE)
< 
< /* Power Management is enabled */
< #define CONFIG_PM
< 
---
> #define CONFIG_ARCH_CPU_INIT
133,221c26,27
< #undef CONFIG_SKIP_RELOCATE_UBOOT
< #undef CONFIG_USE_NOR_BOOT
< 
< /*
<  * Size of malloc() pool
<  */
< #define CFG_MALLOC_LEN		(CFG_ENV_SIZE + 896*1024)
< #define CFG_GBL_DATA_SIZE	128	/* size in bytes reserved for initial data */
< 
< #define CFG_STACK_SIZE		512*1024
< 
< /*
<  * Hardware drivers
<  */
< #define DM9000_16BIT_DATA
< 
< #define CONFIG_DRIVER_DM9000	1
< 
< #ifdef CONFIG_DRIVER_DM9000
< #define CONFIG_DM9000_BASE		(0x88000300)
< #define DM9000_IO			(CONFIG_DM9000_BASE)
< #if defined(DM9000_16BIT_DATA)
< #define DM9000_DATA			(CONFIG_DM9000_BASE+4)
< #else
< #define DM9000_DATA			(CONFIG_DM9000_BASE+1)
< #endif
< #endif
< /*
<  * select serial console configuration
<  */
< //#define CONFIG_SERIAL1          1	/* we use UART0 on SMDKC110 */
< #define CONFIG_SERIAL3          1	/* we use UART2 on SMDKC110 */
< 
< #define CFG_HUSH_PARSER			/* use "hush" command parser	*/
< #ifdef CFG_HUSH_PARSER
< #define CFG_PROMPT_HUSH_PS2	"> "
< #endif
< 
< #define CONFIG_CMDLINE_EDITING
< 
< #undef CONFIG_S3C64XX_I2C		/* this board has H/W I2C */
< #ifdef CONFIG_S3C64XX_I2C
< #define CONFIG_HARD_I2C		1
< #define CFG_I2C_SPEED		50000
< #define CFG_I2C_SLAVE		0xFE
< #endif
< 
< #define CONFIG_DOS_PARTITION
< #define CONFIG_SUPPORT_VFAT
< 
< #define CONFIG_USB_OHCI
< #undef CONFIG_USB_STORAGE
< #define CONFIG_S3C_USBD
< 
< #define USBD_DOWN_ADDR		0xc0000000
< 
< /************************************************************
<  * RTC
<  ************************************************************/
< /* allow to overwrite serial and ethaddr */
< #define CONFIG_ENV_OVERWRITE
< 
< #define CONFIG_BAUDRATE		115200
< 
< /***********************************************************
<  * Command definition
<  ***********************************************************/
< #define CONFIG_CMD_CACHE
< #define CONFIG_CMD_USB
< #define CONFIG_CMD_REGINFO
< 
< //#define	CONFIG_CMD_NAND
< #define	CONFIG_CMD_FLASH
< 
< #ifndef FPGA_SMDKC110
< //#define CONFIG_CMD_ONENAND
< #define CONFIG_CMD_MOVINAND
< #endif
< #define CONFIG_CMD_PING
< #define CONFIG_CMD_DATE
< 
< #include <config_cmd_default.h>
< 
< #define CONFIG_CMD_ELF
< #define CONFIG_CMD_DHCP
< //#define CONFIG_CMD_I2C
< 
< #define CONFIG_CMD_EXT2
< #define CONFIG_CMD_FAT
---
> /* input clock of PLL: has 24MHz input clock at S5PC110 */
> #define CONFIG_SYS_CLK_FREQ_C110	24000000
223,278c29,36
< /*
<  * BOOTP options
<  */
< #define CONFIG_BOOTP_SUBNETMASK
< #define CONFIG_BOOTP_GATEWAY
< #define CONFIG_BOOTP_HOSTNAME
< #define CONFIG_BOOTP_BOOTPATH
< 
< #define CONFIG_BOOTARGS    	"console=ttySAC2,115200 root=/dev/mmcblk0p2 rw init=/linuxrc rootfstype=ext3"
< //#define CONFIG_BOOTARGS    	"console=ttySAC0,115200 root=/dev/mmcblk0p2 rw init=/linuxrc rootfstype=ext3"
< #define CONFIG_ETHADDR		00:40:5c:26:0a:5b
< #define CONFIG_NETMASK      	255.255.0.0
< #define CONFIG_IPADDR		192.168.1.88
< #define CONFIG_SERVERIP		192.168.1.102
< #define CONFIG_GATEWAYIP	192.168.0.1
< 
< #define CONFIG_ZERO_BOOTDELAY_CHECK
< 
< #define CONFIG_NET_MULTI
< #undef	CONFIG_NET_MULTI
< 
< #ifdef CONFIG_NET_MULTI
< #define CONFIG_DRIVER_SMC911X_BASE	0x98800300
< #define CONFIG_DRIVER_SMC911X_16_BIT
< #define CONFIG_DRIVER_CS8900
< #define CS8900_BASE	  		0x18800300
< #define CS8900_BUS16
< #else
< #define CONFIG_DRIVER_SMC911X_16_BIT
< #define CONFIG_DRIVER_SMC911X_BASE	0x98800300
< #undef	CONFIG_DRIVER_CS8900
< #endif
< 
< #if defined(CONFIG_CMD_KGDB)
< #define CONFIG_KGDB_BAUDRATE	115200		/* speed to run kgdb serial port */
< /* what's this ? it's not used anywhere */
< #define CONFIG_KGDB_SER_INDEX	1		/* which serial port to use */
< #endif
< 
< /*
<  * Miscellaneous configurable options
<  */
< #define CFG_LONGHELP				/* undef to save memory		*/
< 
< #define CFG_PROMPT              "x210 # "   /* Monitor Command Prompt       */
< 
< #define CFG_CBSIZE		256		/* Console I/O Buffer Size	*/
< #define CFG_PBSIZE		384		/* Print Buffer Size */
< #define CFG_MAXARGS		16		/* max number of command args	*/
< #define CFG_BARGSIZE		CFG_CBSIZE	/* Boot Argument Buffer Size	*/
< 
< #define CFG_MEMTEST_START	MEMORY_BASE_ADDRESS	/* memtest works on	*/
< 
< #define CFG_MEMTEST_END		MEMORY_BASE_ADDRESS + 0x3E00000		/* 256 MB in DRAM	*/
< 
< #undef CFG_CLKS_IN_HZ		/* everything, incl board info, in Hz */
---
> /*********************************************************************/
> // DDR
> #define DMC0_MEMCONFIG_0	0x30F01323	// MemConfig0	256MB config, 8 banks,Mapping Method[12:15]0:linear, 1:linterleaved, 2:Mixed
> #define DMC0_MEMCONFIG_1	0x40F01323	// MemConfig1
> #define DMC0_TIMINGA_REF	0x00000618	// TimingAref	7.8us*133MHz=1038(0x40E), 100MHz=780(0x30C), 20MHz=156(0x9C), 10MHz=78(0x4E)
> #define DMC0_TIMING_ROW		0x28233287	// TimingRow	for @200MHz
> #define DMC0_TIMING_DATA	0x23240304	// TimingData	CL=3
> #define	DMC0_TIMING_PWR		0x09C80232	// TimingPower
280c38,44
< #define CFG_LOAD_ADDR		MEMORY_BASE_ADDRESS	/* default load address	*/
---
> #define	DMC1_MEMCONTROL		0x00202400	// MemControl	BL=4, 2 chip, DDR2 type, dynamic self refresh, force precharge, dynamic power down off
> #define DMC1_MEMCONFIG_0	0x40C01323	// MemConfig0	512MB config, 8 banks,Mapping Method[12:15]0:linear, 1:linterleaved, 2:Mixed
> #define DMC1_MEMCONFIG_1	0x00E01323	// MemConfig1
> #define DMC1_TIMINGA_REF	0x00000618	// TimingAref	7.8us*133MHz=1038(0x40E), 100MHz=780(0x30C), 20MHz=156(0x9C), 10MHz=78(0x4
> #define DMC1_TIMING_ROW		0x28233289	// TimingRow	for @200MHz
> #define DMC1_TIMING_DATA	0x23240304	// TimingData	CL=3
> #define	DMC1_TIMING_PWR		0x08280232	// TimingPower
282,284c46,47
< /* the PWM TImer 4 uses a counter of 41687 for 10 ms, so we need */
< /* it to wrap 100 times (total 4168750) to get 1 sec. */
< #define CFG_HZ			4168750		// at PCLK 66MHz
---
> // ENV
> #define CFG_ENV_SIZE		0x4000		// 16kb  32¸öÉÈÇø
286,287c49
< /* valid baudrates */
< #define CFG_BAUDRATE_TABLE	{ 9600, 19200, 38400, 57600, 115200 }
---
> #define CONFIG_EVT1			1
289,298c51,52
< /*-----------------------------------------------------------------------
<  * Stack sizes
<  *
<  * The stack sizes are set up in start.S using the settings below
<  */
< #define CONFIG_STACKSIZE	0x40000		/* regular stack 256KB */
< #ifdef CONFIG_USE_IRQ
< #define CONFIG_STACKSIZE_IRQ	(4*1024)	/* IRQ stack */
< #define CONFIG_STACKSIZE_FIQ	(4*1024)	/* FIQ stack */
< #endif
---
> // banner
> #define CONFIG_IDENT_STRING " for ASTON210"
300,323c54
< //#define CONFIG_CLK_667_166_166_133
< //#define CONFIG_CLK_533_133_100_100
< //#define CONFIG_CLK_800_200_166_133
< //#define CONFIG_CLK_800_100_166_133
< #define CONFIG_CLK_1000_200_166_133
< //#define CONFIG_CLK_400_200_166_133
< //#define CONFIG_CLK_400_100_166_133
< 
< #if defined(CONFIG_CLK_667_166_166_133)
< #define APLL_MDIV       0xfa
< #define APLL_PDIV       0x6
< #define APLL_SDIV       0x1
< #elif defined(CONFIG_CLK_533_133_100_100)
< #define APLL_MDIV       0x215
< #define APLL_PDIV       0x18
< #define APLL_SDIV       0x1
< #elif defined(CONFIG_CLK_800_200_166_133) || \
< 	defined(CONFIG_CLK_800_100_166_133) || \
< 	defined(CONFIG_CLK_400_200_166_133) || \
< 	defined(CONFIG_CLK_400_100_166_133)
< #define APLL_MDIV       0x64
< #define APLL_PDIV       0x3
< #define APLL_SDIV       0x1
< #elif defined(CONFIG_CLK_1000_200_166_133)
---
> // clock
327d57
< #endif
329,331c59
< //#define APLL_LOCKTIME_VAL	0x2cf
< #define APLL_LOCKTIME_VAL	0xe10 //lxg changed.
< #define MPLL_LOCKTIME_VAL	0xe10 //lxg added
---
> #define APLL_LOCKTIME_VAL	0x2cf
339,343d66
< #if defined(CONFIG_CLK_533_133_100_100)
< #define MPLL_MDIV	0x190
< #define MPLL_PDIV	0x6
< #define MPLL_SDIV	0x2
< #else
347d69
< #endif
368,374c90
< /*******lxg added**************/
< #define CLK_DIV1_MASK	0xffffffff
< #define CLK_DIV2_MASK	0x0fff
< #define CLK_DIV3_MASK	0x7fffffff
< #define CLK_DIV4_MASK	0xffffffff
< #define CLK_DIV6_MASK	0xffffffff
< /*******end**************/
---
> 
382,400d97
< #if defined(CONFIG_CLK_667_166_166_133)
< #define CLK_DIV0_VAL    ((0<<APLL_RATIO)|(3<<A2M_RATIO)|(3<<HCLK_MSYS_RATIO)|(1<<PCLK_MSYS_RATIO)\
< 			|(3<<HCLK_DSYS_RATIO)|(1<<PCLK_DSYS_RATIO)|(4<<HCLK_PSYS_RATIO)|(1<<PCLK_PSYS_RATIO))
< #elif defined(CONFIG_CLK_533_133_100_100)
< #define CLK_DIV0_VAL    ((0<<APLL_RATIO)|(3<<A2M_RATIO)|(3<<HCLK_MSYS_RATIO)|(1<<PCLK_MSYS_RATIO)\
< 			|(3<<HCLK_DSYS_RATIO)|(1<<PCLK_DSYS_RATIO)|(3<<HCLK_PSYS_RATIO)|(1<<PCLK_PSYS_RATIO))
< #elif defined(CONFIG_CLK_800_200_166_133)
< #define CLK_DIV0_VAL    ((0<<APLL_RATIO)|(3<<A2M_RATIO)|(3<<HCLK_MSYS_RATIO)|(1<<PCLK_MSYS_RATIO)\
< 			|(3<<HCLK_DSYS_RATIO)|(1<<PCLK_DSYS_RATIO)|(4<<HCLK_PSYS_RATIO)|(1<<PCLK_PSYS_RATIO))
< #elif defined(CONFIG_CLK_800_100_166_133)
< #define CLK_DIV0_VAL    ((0<<APLL_RATIO)|(7<<A2M_RATIO)|(7<<HCLK_MSYS_RATIO)|(1<<PCLK_MSYS_RATIO)\
< 			|(3<<HCLK_DSYS_RATIO)|(1<<PCLK_DSYS_RATIO)|(4<<HCLK_PSYS_RATIO)|(1<<PCLK_PSYS_RATIO))
< #elif defined(CONFIG_CLK_400_200_166_133)
< #define CLK_DIV0_VAL    ((1<<APLL_RATIO)|(3<<A2M_RATIO)|(1<<HCLK_MSYS_RATIO)|(1<<PCLK_MSYS_RATIO)\
< 			|(3<<HCLK_DSYS_RATIO)|(1<<PCLK_DSYS_RATIO)|(4<<HCLK_PSYS_RATIO)|(1<<PCLK_PSYS_RATIO))
< #elif defined(CONFIG_CLK_400_100_166_133)
< #define CLK_DIV0_VAL    ((1<<APLL_RATIO)|(7<<A2M_RATIO)|(3<<HCLK_MSYS_RATIO)|(1<<PCLK_MSYS_RATIO)\
< 			|(3<<HCLK_DSYS_RATIO)|(1<<PCLK_DSYS_RATIO)|(4<<HCLK_PSYS_RATIO)|(1<<PCLK_PSYS_RATIO))			
< #elif defined(CONFIG_CLK_1000_200_166_133)
403,404d99
< #endif
< 
407,408d101
< #define CLK_DIV4_VAL	0x99990000
< #define CLK_DIV6_VAL	0x71000
410c103,104
< #if defined(CONFIG_CLK_533_133_100_100)
---
> // »úÆ÷Âë
> //#define CONFIG_MACH_TYPE	2456
412c106,107
< #if defined(CONFIG_MCP_SINGLE)
---
> // ÉèÖÃ»·¾³±äÁ¿·ÖÇøµÄÆðÊ¼ÉÈÇø
> #define CONFIG_ENV_OFFSET 		17*512	// 17¸öÉÈÇø¿ªÊ¼µÄÎ»ÖÃ
414,422d108
< #define DMC0_TIMINGA_REF	0x40e
< #define DMC0_TIMING_ROW		0x10233206
< #define DMC0_TIMING_DATA	0x12130005
< #define	DMC0_TIMING_PWR		0x0E100222
< 
< #define DMC1_TIMINGA_REF	0x40e
< #define DMC1_TIMING_ROW		0x10233206
< #define DMC1_TIMING_DATA	0x12130005
< #define	DMC1_TIMING_PWR		0x0E100222
424c110,112
< #else
---
> // ÍøÂçÏà¹ØÃüÁî
> //#define CONFIG_CMD_NET			// Ìí¼ÓÍøÂçÖ§³Ö
> #define CONFIG_CMD_PING				// Ìí¼ÓpingÃüÁîÖ§³Ö
426c114,116
< #error "You should define memory type (AC type or H type or B type)"
---
> #define DM9000_16BIT_DATA
> 
> #define CONFIG_DRIVER_DM9000	1
427a118,128
> #ifdef CONFIG_DRIVER_DM9000
> //#define CONFIG_DM9000_BASE		(0xA8000000)
> #define CONFIG_DM9000_BASE		(0x88000300)
> #define DM9000_IO			(CONFIG_DM9000_BASE)
> #if defined(DM9000_16BIT_DATA)
> //#define DM9000_DATA			(CONFIG_DM9000_BASE+2)
> #define DM9000_DATA			(CONFIG_DM9000_BASE+4)
> 
> #else
> #define DM9000_DATA			(CONFIG_DM9000_BASE+1)
> #endif
430,444d130
< #elif defined(CONFIG_CLK_800_200_166_133) || \
< 	defined(CONFIG_CLK_1000_200_166_133) || \
< 	defined(CONFIG_CLK_800_100_166_133) || \
< 	defined(CONFIG_CLK_400_200_166_133) || \
< 	defined(CONFIG_CLK_400_100_166_133)
< 
< #if defined(CONFIG_MCP_SINGLE)
< 
< #define DMC0_MEMCONTROL		0x00212400	// MemControl	BL=4, 1Chip, DDR2 Type, dynamic self refresh, force precharge, dynamic power down off
< #define DMC0_MEMCONFIG_0	0x30F01313	// MemConfig0	256MB config, 8 banks,Mapping Method[12:15]0:linear, 1:linterleaved, 2:Mixed
< #define DMC0_MEMCONFIG_1	0x40F01313	// MemConfig1
< #define DMC0_TIMINGA_REF        0x00000618      // TimingAref   7.8us*133MHz=1038(0x40E), 100MHz=780(0x30C), 20MHz=156(0x9C), 10MHz=78(0x4E)
< #define DMC0_TIMING_ROW         0x28233287      // TimingRow    for @200MHz
< #define DMC0_TIMING_DATA        0x23240304      // TimingData   CL=3
< #define DMC0_TIMING_PWR         0x09C80232      // TimingPower
446,459d131
< #define	DMC1_MEMCONTROL		0x00202400	// MemControl	BL=4, 2 chip, DDR2 type, dynamic self refresh, force precharge, dynamic power down off
< #define DMC1_MEMCONFIG_0	0x40F01313	// MemConfig0	512MB config, 8 banks,Mapping Method[12:15]0:linear, 1:linterleaved, 2:Mixed
< #define DMC1_MEMCONFIG_1	0x00F01313	// MemConfig1
< #define DMC1_TIMINGA_REF        0x00000618      // TimingAref   7.8us*133MHz=1038(0x40E), 100MHz=780(0x30C), 20MHz=156(0x9C), 10MHz=78(0x4E)
< #define DMC1_TIMING_ROW         0x28233289      // TimingRow    for @200MHz
< #define DMC1_TIMING_DATA        0x23240304      // TimingData   CL=3
< #define DMC1_TIMING_PWR         0x08280232      // TimingPower
< #if defined(CONFIG_CLK_800_100_166_133) || defined(CONFIG_CLK_400_100_166_133)
< #define DMC0_MEMCONFIG_0	0x20E01323	// MemConfig0	256MB config, 8 banks,Mapping Method[12:15]0:linear, 1:linterleaved, 2:Mixed
< #define DMC0_MEMCONFIG_1	0x40F01323	// MemConfig1
< #define DMC0_TIMINGA_REF	0x0000030C	// TimingAref	7.8us*133MHz=1038(0x40E), 100MHz=780(0x30C), 20MHz=156(0x9C), 10MHz=78(0x4E)
< #define DMC0_TIMING_ROW		0x28233287	// TimingRow	for @200MHz
< #define DMC0_TIMING_DATA	0x23240304	// TimingData	CL=3
< #define	DMC0_TIMING_PWR		0x09C80232	// TimingPower
461,468c133
< #define	DMC1_MEMCONTROL		0x00202400	// MemControl	BL=4, 2 chip, DDR2 type, dynamic self refresh, force precharge, dynamic power down off
< #define DMC1_MEMCONFIG_0	0x40C01323	// MemConfig0	512MB config, 8 banks,Mapping Method[12:15]0:linear, 1:linterleaved, 2:Mixed
< #define DMC1_MEMCONFIG_1	0x00E01323	// MemConfig1
< #define DMC1_TIMINGA_REF	0x0000030C	// TimingAref	7.8us*133MHz=1038(0x40E), 100MHz=780(0x30C), 20MHz=156(0x9C), 10MHz=78(0x4
< #define DMC1_TIMING_ROW		0x28233289	// TimingRow	for @200MHz
< #define DMC1_TIMING_DATA	0x23240304	// TimingData	CL=3
< #define	DMC1_TIMING_PWR		0x08280232	// TimingPower
< #endif
---
> /*********************************************************************/
470c135,136
< #else
---
> /* DRAM Base */
> #define CONFIG_SYS_SDRAM_BASE		0x30000000
472c138,140
< #error "You should define memory type (AC type or H type)"
---
> /* Text Base */
> #define CONFIG_SYS_TEXT_BASE		0x34800000
> #define CFG_PHY_UBOOT_BASE			CONFIG_SYS_TEXT_BASE
474c142,145
< #endif //
---
> #define CONFIG_SETUP_MEMORY_TAGS
> #define CONFIG_CMDLINE_TAG
> #define CONFIG_INITRD_TAG
> #define CONFIG_CMDLINE_EDITING
476c147,156
< #else
---
> /*
>  * Size of malloc() pool
>  * 1MB = 0x100000, 0x100000 = 1024 * 1024
>  */
> #define CONFIG_SYS_MALLOC_LEN		(CONFIG_ENV_SIZE + (1 << 20))
> /*
>  * select serial console configuration
>  */
> #define CONFIG_SERIAL2			1	/* use SERIAL2 */
> #define CONFIG_BAUDRATE			115200
478,486c158,163
< #define DMC0_TIMINGA_REF	0x50e
< #define DMC0_TIMING_ROW		0x14233287
< #define DMC0_TIMING_DATA	0x12130005
< #define	DMC0_TIMING_PWR		0x0E140222
< 
< #define DMC1_TIMINGA_REF	0x618
< #define DMC1_TIMING_ROW		0x11344309
< #define DMC1_TIMING_DATA	0x12130005
< #define	DMC1_TIMING_PWR		0x0E190222
---
> /* MMC */
> #define CONFIG_GENERIC_MMC
> #define CONFIG_MMC
> //#define CONFIG_SDHCI
> //#define CONFIG_S5P_SDHCI			// ×¢ÊÍµôÈ¥µôÔ­À´µÄÇý¶¯
> #define CONFIG_S3C_HSMMC			// Ìí¼ÓÕâÒ»ÐÐÌí¼ÓÉÏÐÂµÄÒÆÖ²¹ýÀ´µÄÇý¶¯ÎÄ¼þ
488c165,167
< #endif
---
> /* IROM specific data */
> #define SDMMC_BLK_SIZE        (0xD003A500)
> #define COPY_SDMMC_TO_MEM     (0xD003E008)
489a169,172
> /* The macro for MMC channel 0 is defined by default and can't be undefined */
> #define USE_MMC0
> #define USE_MMC2
> #define MMC_MAX_CHANNEL		4
491,497d173
< #if defined(CONFIG_CLK_533_133_100_100)
< #define UART_UBRDIV_VAL		26
< #define UART_UDIVSLOT_VAL	0x0808
< #else
< #define UART_UBRDIV_VAL		34
< #define UART_UDIVSLOT_VAL	0xDDDD
< #endif
499,505d174
< #define CONFIG_NR_DRAM_BANKS    2          /* we have 2 bank of DRAM */
< #define SDRAM_BANK_SIZE         0x10000000    /* 512 MB lqm*/
< //#define SDRAM_BANK_SIZE         0x20000000    /* 1GB lqm*/
< #define PHYS_SDRAM_1            MEMORY_BASE_ADDRESS /* SDRAM Bank #1 */
< #define PHYS_SDRAM_1_SIZE       SDRAM_BANK_SIZE
< #define PHYS_SDRAM_2            MEMORY_BASE_ADDRESS2 /* SDRAM Bank #2 */
< #define PHYS_SDRAM_2_SIZE       SDRAM_BANK_SIZE
507c176,177
< #define CFG_FLASH_BASE		0x80000000
---
> /* PWM */
> #define CONFIG_PWM			1
509,513c179,180
< /*-----------------------------------------------------------------------
<  * FLASH and environment organization
<  */
< #define CONFIG_MX_LV640EB		/* MX29LV640EB */
< //#define CONFIG_AMD_LV800		/* AM29LV800BB */
---
> /* It should define before config_cmd_default.h */
> #define CONFIG_SYS_NO_FLASH		1
515c182,183
< #define CFG_MAX_FLASH_BANKS	1	/* max number of memory banks */
---
> /* Command definition */
> #include <config_cmd_default.h>
517,526c185,194
< #if	defined(CONFIG_MX_LV640EB)
< #define CFG_MAX_FLASH_SECT	135
< #define PHYS_FLASH_SIZE		0x800000	/* 8MB */
< #elif	defined(CONFIG_AMD_LV800)
< #define CFG_MAX_FLASH_SECT	19
< #define PHYS_FLASH_SIZE		0x100000	/* 1MB */
< #else
< #define CFG_MAX_FLASH_SECT	512
< #define PHYS_FLASH_SIZE		0x100000	/* 1MB */
< #endif
---
> #undef CONFIG_CMD_FPGA
> #undef CONFIG_CMD_MISC
> //#undef CONFIG_CMD_NET
> #undef CONFIG_CMD_NFS
> #undef CONFIG_CMD_XIMG
> #define CONFIG_CMD_CACHE
> #define CONFIG_CMD_REGINFO
> //#define CONFIG_CMD_ONENAND		// ÔÚx210ÉÏÃ»ÓÐonenand
> #define CONFIG_CMD_MTDPARTS
> #define CONFIG_CMD_MMC
528,534c196,197
< #define CFG_FLASH_LEGACY_512Kx16
< #define CONFIG_FLASH_CFI_LEGACY
< #define CFG_FLASH_CFI
< 
< /* timeout values are in ticks */
< #define CFG_FLASH_ERASE_TOUT	(5*CFG_HZ) /* Timeout for Flash Erase */
< #define CFG_FLASH_WRITE_TOUT	(5*CFG_HZ) /* Timeout for Flash Write */
---
> #define CONFIG_BOOTDELAY		3
> #define CONFIG_ZERO_BOOTDELAY_CHECK
536,537c199,200
< #define CFG_ENV_ADDR		0
< #define CFG_ENV_SIZE		0x4000	/* Total Size of Environment Sector */
---
> #define CONFIG_MTD_DEVICE
> #define CONFIG_MTD_PARTITIONS
539,541d201
< /*
<  * SMDKC110 board specific data
<  */
543c203,214
< #define CONFIG_IDENT_STRING	" for x210"
---
> #if 0
> /* Actual modem binary size is 16MiB. Add 2MiB for bad block handling */
> #define MTDIDS_DEFAULT		"onenand0=samsung-onenand"
> #define MTDPARTS_DEFAULT	"mtdparts=samsung-onenand:1m(bootloader)"\
> 				",256k(params)"\
> 				",2816k(config)"\
> 				",8m(csa)"\
> 				",7m(kernel)"\
> 				",1m(log)"\
> 				",12m(modem)"\
> 				",60m(qboot)"\
> 				",-(UBI)\0"
545,546c216
< /* total memory required by uboot */
< #define CFG_UBOOT_SIZE		(2*1024*1024)
---
> #define NORMAL_MTDPARTS_DEFAULT MTDPARTS_DEFAULT
548,554c218
<  /* base address for uboot */
< #ifdef CONFIG_ENABLE_MMU
< #define CFG_UBOOT_BASE		0xc3e00000
< #else
< #define CFG_UBOOT_BASE		0x33e00000  /*yan*/
< //#define CFG_UBOOT_BASE		0x23e00000  /*yan*/
< #endif
---
> #define CONFIG_BOOTCOMMAND	"run ubifsboot"
556,557c220
< #define CFG_PHY_UBOOT_BASE	MEMORY_BASE_ADDRESS + 0x3e00000
< #define CFG_PHY_KERNEL_BASE	MEMORY_BASE_ADDRESS + 0x8000
---
> #define CONFIG_DEFAULT_CONSOLE	"console=ttySAC2,115200n8\0"
559c222,223
< #define CFG_ENV_OFFSET		0x0007C000
---
> #define CONFIG_RAMDISK_BOOT	"root=/dev/ram0 rw rootfstype=ext2" \
> 		" ${console} ${meminfo}"
561,562c225
< /* nand copy size from nand to DRAM.*/
< #define	COPY_BL2_SIZE		0x80000
---
> #define CONFIG_COMMON_BOOT	"${console} ${meminfo} ${mtdparts}"
564,579c227,228
< /* NAND configuration */
< #define CFG_MAX_NAND_DEVICE     1
< #define CFG_NAND_BASE           (0xE7200000)
< #define NAND_MAX_CHIPS          1
< 
< #define NAND_DISABLE_CE()	(NFCONT_REG |= (1 << 1))
< #define NAND_ENABLE_CE()	(NFCONT_REG &= ~(1 << 1))
< #define NF_TRANSRnB()		do { while(!(NFSTAT_REG & (1 << 0))); } while(0)
< 
< #define CFG_NAND_SKIP_BAD_DOT_I	1  /* ".i" read skips bad blocks   */
< #define	CFG_NAND_WP		1
< #define CFG_NAND_YAFFS_WRITE	1  /* support yaffs write */
< 
< #define CFG_NAND_HWECC
< #define CONFIG_NAND_BL1_8BIT_ECC
< #undef	CFG_NAND_FLASH_BBT
---
> #define CONFIG_BOOTARGS	"root=/dev/mtdblock8 ubi.mtd=8 ubi.mtd=3 ubi.mtd=6" \
> 		" rootfstype=cramfs " CONFIG_COMMON_BOOT
581,583c230,231
< /* IROM specific data */
< #define SDMMC_BLK_SIZE        (0xD003A500)
< #define COPY_SDMMC_TO_MEM     (0xD003E008)
---
> #define CONFIG_UPDATEB	"updateb=onenand erase 0x0 0x100000;" \
> 			" onenand write 0x32008000 0x0 0x100000\0"
585,589c233
< /* SD/MMC configuration */
< #define CONFIG_MMC
< #define CONFIG_GENERIC_MMC
< #define CONFIG_S3C_HSMMC
< #undef DEBUG_S3C_HSMMC
---
> #define CONFIG_UBI_MTD	" ubi.mtd=${ubiblock} ubi.mtd=3 ubi.mtd=6"
591,596c235,285
< /* The macro for MMC channel 0 is defined by default and can't be undefined */
< #define USE_MMC0
< //#define USE_MMC0_8BIT //lqm added for test
< #define USE_MMC2
< //#define USE_MMC2_8BIT
< #define MMC_MAX_CHANNEL		4
---
> #define CONFIG_UBIFS_OPTION	"rootflags=bulk_read,no_chk_data_crc"
> 
> #define CONFIG_ENV_OVERWRITE
> #define CONFIG_SYS_CONSOLE_IS_IN_ENV
> #define CONFIG_EXTRA_ENV_SETTINGS					\
> 	CONFIG_UPDATEB \
> 	"updatek=" \
> 		"onenand erase 0xc00000 0x600000;" \
> 		"onenand write 0x31008000 0xc00000 0x600000\0" \
> 	"updateu=" \
> 		"onenand erase 0x01560000 0x1eaa0000;" \
> 		"onenand write 0x32000000 0x1260000 0x8C0000\0" \
> 	"bootk=" \
> 		"onenand read 0x30007FC0 0xc00000 0x600000;" \
> 		"bootm 0x30007FC0\0" \
> 	"flashboot=" \
> 		"set bootargs root=/dev/mtdblock${bootblock} " \
> 		"rootfstype=${rootfstype}" CONFIG_UBI_MTD " ${opts} " \
> 		"${lcdinfo} " CONFIG_COMMON_BOOT "; run bootk\0" \
> 	"ubifsboot=" \
> 		"set bootargs root=ubi0!rootfs rootfstype=ubifs " \
> 		CONFIG_UBIFS_OPTION CONFIG_UBI_MTD " ${opts} ${lcdinfo} " \
> 		CONFIG_COMMON_BOOT "; run bootk\0" \
> 	"tftpboot=" \
> 		"set bootargs root=ubi0!rootfs rootfstype=ubifs " \
> 		CONFIG_UBIFS_OPTION CONFIG_UBI_MTD " ${opts} ${lcdinfo} " \
> 		CONFIG_COMMON_BOOT "; tftp 0x30007FC0 uImage; " \
> 		"bootm 0x30007FC0\0" \
> 	"ramboot=" \
> 		"set bootargs " CONFIG_RAMDISK_BOOT \
> 		" initrd=0x33000000,8M ramdisk=8192\0" \
> 	"mmcboot=" \
> 		"set bootargs root=${mmcblk} rootfstype=${rootfstype}" \
> 		CONFIG_UBI_MTD " ${opts} ${lcdinfo} " \
> 		CONFIG_COMMON_BOOT "; run bootk\0" \
> 	"boottrace=setenv opts initcall_debug; run bootcmd\0" \
> 	"bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \
> 	"verify=n\0" \
> 	"rootfstype=cramfs\0" \
> 	"console=" CONFIG_DEFAULT_CONSOLE \
> 	"mtdparts=" MTDPARTS_DEFAULT \
> 	"meminfo=mem=80M mem=256M@0x40000000 mem=128M@0x50000000\0" \
> 	"mmcblk=/dev/mmcblk1p1\0" \
> 	"bootblock=9\0" \
> 	"ubiblock=8\0" \
> 	"ubi=enabled\0" \
> 	"opts=always_resume=1"
> #endif 
> 
> #define CONFIG_ENV_OVERWRITE
> #define CONFIG_SYS_CONSOLE_IS_IN_ENV
597a287,348
> #define CONFIG_BOOTCOMMAND	"tftp 0x30008000 zImage-qt; bootm 0x30008000"
> #define CONFIG_BOOTARGS		"console=ttySAC2,115200 root=/dev/mmcblk0p2 rw init=/linuxrc rootfstype=ext3"
> #define CONFIG_ETHADDR		00:57:5c:26:0a:5b
> #define CONFIG_NETMASK      255.255.255.0
> #define CONFIG_IPADDR		192.168.1.10
> #define CONFIG_SERVERIP		192.168.1.141
> #define CONFIG_GATEWAYIP	192.168.1.1
> 
> 
> /* Miscellaneous configurable options */
> #define CONFIG_SYS_LONGHELP		/* undef to save memory */
> #define CONFIG_SYS_HUSH_PARSER		/* use "hush" command parser	*/
> #define CONFIG_SYS_PROMPT	"Goni # "
> #define CONFIG_SYS_CBSIZE	256	/* Console I/O Buffer Size */
> #define CONFIG_SYS_PBSIZE	384	/* Print Buffer Size */
> #define CONFIG_SYS_MAXARGS	16	/* max number of command args */
> /* Boot Argument Buffer Size */
> #define CONFIG_SYS_BARGSIZE		CONFIG_SYS_CBSIZE
> /* memtest works on */
> #define CONFIG_SYS_MEMTEST_START	CONFIG_SYS_SDRAM_BASE
> #define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_SDRAM_BASE + 0x5000000)
> #define CONFIG_SYS_LOAD_ADDR		(CONFIG_SYS_SDRAM_BASE + 0x4000000)
> 
> #define CONFIG_SYS_HZ			1000
> 
> /* Goni has 3 banks of DRAM, but swap the bank */
> // x210ÓÐ2¸öbankµÄddr£¬¸÷×Ô256mb
> #define CONFIG_NR_DRAM_BANKS	2
> #define PHYS_SDRAM_1		CONFIG_SYS_SDRAM_BASE	/* OneDRAM Bank #0 */
> #define PHYS_SDRAM_1_SIZE	(256 << 20)		/* 256 MB in Bank #0 */
> #define PHYS_SDRAM_2		0x40000000		/* mDDR DMC1 Bank #1 */
> #define PHYS_SDRAM_2_SIZE	(256 << 20)		/* 256 MB in Bank #1 */
> 
> 
> #define CONFIG_SYS_MONITOR_BASE		0x00000000
> #define CONFIG_SYS_MONITOR_LEN		(256 << 10)	/* 256 KiB */
> 
> /* FLASH and environment organization */
> //#define CONFIG_ENV_IS_IN_ONENAND	1
> //#define CONFIG_ENV_SIZE			(256 << 10)	/* 256 KiB, 0x40000 */
> //#define CONFIG_ENV_ADDR			(1 << 20)	/* 1 MB, 0x100000 */
> 
> //#define CONFIG_USE_ONENAND_BOARD_INIT
> //#define CONFIG_SAMSUNG_ONENAND		1
> //#define CONFIG_SYS_ONENAND_BASE		0xB0000000
> 
> #define CONFIG_ENV_SIZE			CFG_ENV_SIZE		// 0x4000
> #define CONFIG_ENV_IS_IN_MMC	1
> #define CONFIG_SYS_MMC_ENV_DEV	0					// 0±íÊ¾iNand£¬1±íÊ¾SD¿¨
> 
> 
> #define CONFIG_DOS_PARTITION		1
> 
> #define CONFIG_SYS_INIT_SP_ADDR	(CONFIG_SYS_LOAD_ADDR - 0x1000000)
> 
> #define CONFIG_SYS_CACHELINE_SIZE       64
> 
> #define CONFIG_POWER
> #define CONFIG_POWER_I2C
> #define CONFIG_POWER_MAX8998
> 
> #include <asm/arch/gpio.h>
599,600c350
<  * SD/MMC detection takes a little long time
<  * So, you can ignore detection process for SD/MMC card
---
>  * I2C Settings
602,604c352,353
< #undef	CONFIG_NO_SDMMC_DETECTION
< 
< #define CONFIG_MTDPARTITION	"80000 400000 3000000"
---
> #define CONFIG_SOFT_I2C_GPIO_SCL s5pc110_gpio_get_nr(j4, 3)
> #define CONFIG_SOFT_I2C_GPIO_SDA s5pc110_gpio_get_nr(j4, 0)
606,647c355,363
< /* OneNAND configuration */
< #define CFG_ONENAND_BASE 	(0xB0000000)
< #define CFG_MAX_ONENAND_DEVICE	1
< 
< #define CONFIG_BOOT_ONENAND_IROM
< //#define CONFIG_NAND
< //#define CONFIG_BOOT_NAND
< //#define CONFIG_ONENAND
< #define ONENAND_REG_DBS_DFS_WIDTH 	(0x160)
< #define ONENAND_REG_FLASH_AUX_CNTRL     (0x300)
< 
< #define GPNCON_OFFSET		0x830
< #define GPNDAT_OFFSET		0x834
< #define GPNPUD_OFFSET		0x838
< 
< #define CFG_ENV_IS_IN_AUTO
< 
< /* Fastboot variables */
< #define CFG_FASTBOOT_TRANSFER_BUFFER		(0x3E000000)//(0x40000000)
< #define CFG_FASTBOOT_TRANSFER_BUFFER_SIZE	(0x11000000)   /* 272MB */
< #define CFG_FASTBOOT_ADDR_KERNEL		(0xC0008000)
< #define CFG_FASTBOOT_ADDR_RAMDISK		(0x30A00000)
< #define CFG_FASTBOOT_PAGESIZE			(2048)	// Page size of booting device
< #define CFG_FASTBOOT_SDMMC_BLOCKSIZE		(512)	// Block size of sdmmc
< 
< /* Just one BSP type should be defined. */
< //#define CFG_FASTBOOT_ONENANDBSP
< //#define CFG_FASTBOOT_NANDBSP
< #define CFG_FASTBOOT_SDMMCBSP
< 
< /* LCD setting */
< //#define CFG_LCD_TL2796		// for C110 - narrow LCD
< #define CFG_LCD_NONAME1			// for V210 - wide LCD
< #define CFG_LCD_FBUFFER				(0x34000000)
< 
< #define CONFIG_BOOTDELAY	3
< #if defined(CFG_FASTBOOT_NANDBSP)
< #define CONFIG_BOOTCOMMAND	"nand read C0008000 600000 400000; nand read 30A00000 B00000 180000; bootm C0008000 30A00000"
< #elif defined(CFG_FASTBOOT_SDMMCBSP)
< #define CONFIG_BOOTCOMMAND	"movi read kernel 30008000; movi read rootfs 30B00000 300000; bootm 30008000 30B00000"
< //#define CONFIG_BOOTCOMMAND	"movi read kernel 20008000; movi read rootfs 30B00000 300000; bootm 20008000 30B00000"
< #endif
---
> #define CONFIG_SYS_I2C
> #define CONFIG_SYS_I2C_SOFT		/* I2C bit-banged */
> #define CONFIG_SYS_I2C_SOFT_SPEED	50000
> #define CONFIG_SYS_I2C_SOFT_SLAVE	0x7F
> #define CONFIG_I2C_MULTI_BUS
> #define CONFIG_SYS_MAX_I2C_BUS	7
> #define CONFIG_USB_GADGET
> #define CONFIG_USB_GADGET_S3C_UDC_OTG
> #define CONFIG_USB_GADGET_DUALSPEED
