#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb 17 06:51:57 2018
# Process ID: 3032
# Current directory: D:/FPGA/cadr/projects/uhdl_zynq/uhdl_zynq.runs/impl_1
# Command line: vivado.exe -log cadr_unit.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cadr_unit.tcl -notrace
# Log file: D:/FPGA/cadr/projects/uhdl_zynq/uhdl_zynq.runs/impl_1/cadr_unit.vdi
# Journal file: D:/FPGA/cadr/projects/uhdl_zynq/uhdl_zynq.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source cadr_unit.tcl -notrace
