#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 18 14:37:35 2023
# Process ID: 7212
# Current directory: D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.runs/synth_1
# Command line: vivado.exe -log cache.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cache.tcl
# Log file: D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.runs/synth_1/cache.vds
# Journal file: D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.runs/synth_1\vivado.jou
# Running On: DESKTOP-CT70M52, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 25541 MB
#-----------------------------------------------------------
source cache.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 373.578 ; gain = 60.430
Command: read_checkpoint -auto_incremental -incremental D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/utils_1/imports/synth_1/cache.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/utils_1/imports/synth_1/cache.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top cache -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11420
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 816.316 ; gain = 410.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cache' [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:113]
INFO: [Synth 8-6157] synthesizing module 'main_mem' [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:2]
	Parameter LINE_ADDR_LEN bound to: 4 - type: integer 
	Parameter ADDR_LEN bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/mem.sv:2]
	Parameter ADDR_LEN bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/mem.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'main_mem' (0#1) [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'cache' (0#1) [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:3]
WARNING: [Synth 8-7137] Register rd_delay_reg in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:36]
WARNING: [Synth 8-7137] Register wr_delay_reg in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:37]
WARNING: [Synth 8-7137] Register rd_line_reg[0] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[1] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[2] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[3] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[4] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[5] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[6] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[7] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[8] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[9] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[10] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[11] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[12] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[13] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[14] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_reg[15] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[0] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[1] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[2] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[3] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[4] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[5] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[6] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[7] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[8] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[9] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[10] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[11] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[12] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[13] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[14] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-7137] Register rd_line_latch_reg[15] in module main_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv:87]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_mem_reg with 16384 registers
WARNING: [Synth 8-7137] Register dirty_reg[0][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[0][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[0][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[0][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[1][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[1][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[1][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[1][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[2][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[2][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[2][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[2][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[3][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[3][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[3][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[3][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[4][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[4][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[4][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[4][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[5][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[5][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[5][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[5][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[6][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[6][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[6][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[6][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[7][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[7][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[7][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register dirty_reg[7][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:101]
WARNING: [Synth 8-7137] Register valid_reg[0][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[0][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[0][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[0][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[1][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[1][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[1][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[1][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[2][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[2][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[2][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[2][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[3][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[3][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[3][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[3][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[4][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[4][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[4][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[4][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[5][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[5][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[5][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[5][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[6][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[6][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[6][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[6][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[7][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[7][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[7][2] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register valid_reg[7][3] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:102]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][0] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:117]
WARNING: [Synth 8-7137] Register cache_mem_reg[0][0][1] in module cache has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:117]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port addr[31] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module cache is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1118.875 ; gain = 712.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1118.875 ; gain = 712.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1118.875 ; gain = 712.711
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'cache_stat_reg' in module 'cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 | 00000000000000000000000000000000
                SWAP_OUT |                             0010 | 00000000000000000000000000000001
                 SWAP_IN |                             0100 | 00000000000000000000000000000010
              SWAP_IN_OK |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_stat_reg' using encoding 'one-hot' in module 'cache'
WARNING: [Synth 8-327] inferring latch for variable 'way_addr_reg' [D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 1178.164 ; gain = 772.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 565   
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 97    
	                1 Bit    Registers := 66    
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 32    
	   2 Input   12 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 40    
	   4 Input    5 Bit        Muxes := 34    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 990   
	   4 Input    1 Bit        Muxes := 718   
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port addr[31] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module cache is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:38 . Memory (MB): peak = 1279.113 ; gain = 872.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|main_mem_instance | mem_inst/ram_cell_reg | 4 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:39 . Memory (MB): peak = 1279.113 ; gain = 872.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|main_mem_instance | mem_inst/ram_cell_reg | 4 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance main_mem_instance/mem_inst/ram_cell_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance main_mem_instance/mem_inst/ram_cell_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance main_mem_instance/mem_inst/ram_cell_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance main_mem_instance/mem_inst/ram_cell_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:01:52 . Memory (MB): peak = 1279.113 ; gain = 872.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:02:09 . Memory (MB): peak = 1279.113 ; gain = 872.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:02:09 . Memory (MB): peak = 1279.113 ; gain = 872.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:10 . Memory (MB): peak = 1279.113 ; gain = 872.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:02:10 . Memory (MB): peak = 1279.113 ; gain = 872.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:13 . Memory (MB): peak = 1279.113 ; gain = 872.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:13 . Memory (MB): peak = 1279.113 ; gain = 872.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    16|
|3     |LUT1     |     3|
|4     |LUT2     |    92|
|5     |LUT3     |    44|
|6     |LUT4     |  1007|
|7     |LUT5     |   872|
|8     |LUT6     |  6439|
|9     |MUXF7    |  1538|
|10    |RAMB36E1 |     4|
|11    |FDCE     |   728|
|12    |FDPE     |    44|
|13    |FDRE     |  7392|
|14    |FDSE     | 10240|
|15    |IBUF     |    48|
|16    |OBUF     |    33|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+---------+------+
|      |Instance            |Module   |Cells |
+------+--------------------+---------+------+
|1     |top                 |         | 28501|
|2     |  main_mem_instance |main_mem |  1966|
|3     |    mem_inst        |mem      |    21|
+------+--------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:13 . Memory (MB): peak = 1279.113 ; gain = 872.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 685 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:21 ; elapsed = 00:02:13 . Memory (MB): peak = 1279.113 ; gain = 872.949
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:13 . Memory (MB): peak = 1279.113 ; gain = 872.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.874 . Memory (MB): peak = 1279.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1558 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cache' is not ideal for floorplanning, since the cellview 'cache' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1315.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 74c536ac
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:36 ; elapsed = 00:02:29 . Memory (MB): peak = 1315.848 ; gain = 917.414
INFO: [Common 17-1381] The checkpoint 'D:/experiment_Vivado/Grade3_spring/Lab3/lab3/lab3.runs/synth_1/cache.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cache_utilization_synth.rpt -pb cache_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 18 14:40:27 2023...
