{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654248473055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654248473056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 17:27:52 2022 " "Processing started: Fri Jun 03 17:27:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654248473056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654248473056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_top -c data_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off data_top -c data_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654248473056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1654248474424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/20_data/rtl/data_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /project development/fpgaboarddesign/fpga_code/20_data/rtl/data_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_top " "Found entity 1: data_top" {  } { { "../rtl/data_top.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/20_data/rtl/data_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654248474537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654248474537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project development/fpgaboarddesign/fpga_code/20_data/rtl/data.v 0 0 " "Found 0 design units, including 0 entities, in source file /project development/fpgaboarddesign/fpga_code/20_data/rtl/data.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654248474541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_top " "Elaborating entity \"data_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654248474596 ""}
{ "Error" "EVRFX_SV_1027_UNCONVERTED" "data_top.v(8) " "SystemVerilog error at data_top.v(8): assignments to unpacked arrays must be aggregate expressions" {  } { { "../rtl/data_top.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/20_data/rtl/data_top.v" 8 0 0 } }  } 0 10673 "SystemVerilog error at %1!s!: assignments to unpacked arrays must be aggregate expressions" 0 0 "Quartus II" 0 -1 1654248474597 ""}
{ "Error" "EVRFX_SV_1065_UNCONVERTED" "data_top.v(8) " "SystemVerilog error at data_top.v(8): cannot assign or compare packed values to unpacked values or vice versa" {  } { { "../rtl/data_top.v" "" { Text "D:/Project development/FPGABoardDesign/FPGA_Code/20_data/rtl/data_top.v" 8 0 0 } }  } 0 10710 "SystemVerilog error at %1!s!: cannot assign or compare packed values to unpacked values or vice versa" 0 0 "Quartus II" 0 -1 1654248474597 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1654248474598 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654248474724 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 03 17:27:54 2022 " "Processing ended: Fri Jun 03 17:27:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654248474724 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654248474724 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654248474724 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654248474724 ""}
