Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 14:58:49 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.772        0.000                      0                 1545        0.113        0.000                      0                 1545       54.305        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.772        0.000                      0                 1541        0.113        0.000                      0                 1541       54.305        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.253        0.000                      0                    4        0.830        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.039ns  (logic 61.315ns (58.374%)  route 43.723ns (41.626%))
  Logic Levels:           331  (CARRY4=286 LUT2=3 LUT3=29 LUT4=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y22         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[7]/Q
                         net (fo=123, routed)         1.826     7.420    sm/D_states_q[7]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.544 r  sm/D_registers_q[7][31]_i_61/O
                         net (fo=2, routed)           1.007     8.550    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.674 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.833     9.508    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I2_O)        0.150     9.658 r  sm/temp_out0_i_85/O
                         net (fo=64, routed)          1.196    10.854    L_reg/M_sm_ra1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.328    11.182 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           0.729    11.911    L_reg/temp_out0_i_33_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.035 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           1.311    13.345    sm/M_alum_a[31]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.124    13.469 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.469    alum/S[0]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.982 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.982    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.099 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.099    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.216 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.216    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.333 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.333    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.450 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.450    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.567 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.567    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.684 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.801    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.055 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          0.741    15.796    alum/data2[31]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.367    16.163 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.163    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.713    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.827 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.827    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.941 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.941    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.169    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.283 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.283    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.397 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.397    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.511 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.511    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.668 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          0.831    18.499    alum/data2[30]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.828 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.378 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.378    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.948 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.948    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.062 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.062    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.176 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.176    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.333 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          0.864    21.197    alum/data2[29]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.526 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    21.526    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.059 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.059    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.293    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.644    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.878    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.035 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.106    24.141    alum/data2[28]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.473 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.473    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.023 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.023    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.365 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.365    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.479 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.479    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.593 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.593    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.707 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.821 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.978 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          0.901    26.878    alum/data2[27]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.207 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.757 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.757    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.871 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.871    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.985 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.985    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.099 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.099    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.213 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.213    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.327 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.327    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.441 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.441    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.555 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.712 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          0.679    29.391    alum/data2[26]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.720 r  alum/D_registers_q[7][25]_i_43/O
                         net (fo=1, routed)           0.000    29.720    alum/D_registers_q[7][25]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.252 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.252    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.366 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    30.366    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.480 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.480    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.594 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.009    30.603    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.717 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.717    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.831 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.831    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.945 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.102 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.107    32.209    alum/data2[25]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.538 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.088 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.202 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.202    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.316 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.316    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.430    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.658    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.772    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.886    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.043 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          1.012    35.055    alum/data2[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.384 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    35.384    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.934 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.390    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.504    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.618    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.732 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.732    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.889 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          1.175    38.063    alum/data2[23]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.392 r  alum/D_registers_q[7][22]_i_44/O
                         net (fo=1, routed)           0.000    38.392    alum/D_registers_q[7][22]_i_44_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.793 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.793    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.907 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.021 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.021    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.135 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.135    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.249 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.249    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.363 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.363    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.477 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.477    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.591 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.591    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.748 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.951    40.700    alum/data2[22]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    41.029 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    41.029    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.562 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.562    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.679 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.796 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.796    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.913 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.913    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.030 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.030    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.147 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.147    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.264 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.264    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.381 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.538 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          1.098    43.636    alum/data2[21]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    43.968 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.968    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.518 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.746 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.746    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.860 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.860    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.974 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.974    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.088 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.088    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.202 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.202    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.316 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.316    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.473 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          1.295    46.768    alum/data2[20]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    47.097 r  alum/D_registers_q[7][19]_i_48/O
                         net (fo=1, routed)           0.000    47.097    alum/D_registers_q[7][19]_i_48_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.498 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.498    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.612    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.726    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.840    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.954    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.068 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.068    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.182 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.182    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.296 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.296    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.453 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          0.975    49.428    alum/data2[19]
    SLICE_X50Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.228 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.228    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.345 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.345    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.462 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.462    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.579 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.579    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.696 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.696    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.813 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.813    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.930 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.930    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.047 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.047    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.204 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.033    52.237    alum/data2[18]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.569 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    52.569    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.119 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.119    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.233 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.233    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.347 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.347    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.461 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.461    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.575 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.575    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.689 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.074 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          1.261    55.335    alum/data2[17]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.664 r  alum/D_registers_q[7][16]_i_42/O
                         net (fo=1, routed)           0.000    55.664    alum/D_registers_q[7][16]_i_42_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.197 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.314 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.314    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.431 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.431    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.548 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.548    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.665 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.782 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.782    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.899 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.899    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.056 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.891    57.946    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.278 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.278    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.828 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.828    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.942 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.942    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.056 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.056    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.170 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.170    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.284 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.284    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.398 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.398    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.512    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.626    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.783 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          0.985    60.768    alum/data2[15]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.097 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.097    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.630 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.630    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.747 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.864 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.864    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.981 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.981    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.098 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.215 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.215    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.332 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.449 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.449    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.606 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.969    63.575    alum/data2[14]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.907 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    63.907    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.457 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.457    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.571 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.571    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.685 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.685    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.799 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.913 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.913    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.027 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.027    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.141 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.141    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.255 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.255    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.412 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.955    66.368    alum/data2[13]
    SLICE_X31Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.153 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.153    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.267 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.267    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.381 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.381    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.495 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.495    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.609 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.609    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.723 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.723    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.837 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.951 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.951    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.107 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          1.033    69.140    alum/data2[12]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.469 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    69.469    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.019 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.133 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.133    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.247 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.247    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.361 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.361    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.475 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.475    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.589 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.589    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.703 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.817 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.817    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.974 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.989    71.963    alum/data2[11]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.763 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.763    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.880 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.880    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.997 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.997    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.114 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.739 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          0.914    74.653    alum/data2[10]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.985 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    74.985    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.535 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.991 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.991    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.105 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.105    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.219 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.219    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.333 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.333    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.490 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.108    77.598    alum/data2[9]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    77.927 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    77.927    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.477 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.477    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.591 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.591    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.705 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.705    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.819 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.819    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.933 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.047 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.047    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.161 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.161    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.275 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.432 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          1.088    80.520    alum/data2[8]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    80.849 r  alum/D_registers_q[7][7]_i_46/O
                         net (fo=1, routed)           0.000    80.849    alum/D_registers_q[7][7]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.399 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.399    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.513 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.513    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.627 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.627    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.741 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.741    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.354 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          0.830    83.184    alum/data2[7]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.513 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.513    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.063 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.063    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.177 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.177    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.291 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.405 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.405    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.519 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.519    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.633 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.633    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.747 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.018 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          1.039    86.057    alum/data2[6]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.386 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.936 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    86.936    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.050 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.050    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.164 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.164    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.278 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.278    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.392 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.392    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.506 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.620 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.620    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.734 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.734    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.891 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.309    89.200    alum/data2[5]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.529 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.529    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.079 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.079    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.193 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.193    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.307 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.307    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.421 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.421    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.535 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.535    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.649 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.034 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.019    92.052    alum/data2[4]
    SLICE_X49Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.381 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.381    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.931 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    92.931    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.045 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.045    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.159 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.159    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.273 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.273    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.387 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.387    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.501 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.615 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.615    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.729 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.729    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.886 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          1.102    94.988    alum/data2[3]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    95.317 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.317    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.850 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.850    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.967 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.967    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.084 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.084    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.201 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.201    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.318 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.318    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.435 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.435    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.552 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.552    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.669 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.669    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.826 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.893    97.719    alum/data2[2]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.051 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.051    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.584 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.584    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.701 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.818 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.818    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.935 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.052 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.052    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.169 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.169    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.286 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.286    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.403 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.403    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.560 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          0.834   100.394    alum/data2[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.726 r  alum/D_registers_q[7][0]_i_143/O
                         net (fo=1, routed)           0.000   100.726    alum/D_registers_q[7][0]_i_143_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.276 r  alum/D_registers_q_reg[7][0]_i_136/CO[3]
                         net (fo=1, routed)           0.000   101.276    alum/D_registers_q_reg[7][0]_i_136_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.390    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.504 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.504    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.618 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.618    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.732 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.732    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.846 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.846    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.960 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.960    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.074 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.074    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.231 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.504   102.735    sm/data2[0]
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.329   103.064 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.497    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.124   103.621 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.251   104.871    sm/M_alum_out[0]
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.118   104.989 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.327   105.317    sm/D_states_q[3]_i_34_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.326   105.643 r  sm/D_states_q[0]_i_31/O
                         net (fo=1, routed)           0.505   106.148    sm/D_states_q[0]_i_31_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124   106.272 r  sm/D_states_q[0]_i_30/O
                         net (fo=1, routed)           0.449   106.721    sm/D_states_q[0]_i_30_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124   106.845 r  sm/D_states_q[0]_i_27/O
                         net (fo=1, routed)           0.452   107.297    sm/D_states_q[0]_i_27_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I3_O)        0.124   107.421 f  sm/D_states_q[0]_i_23/O
                         net (fo=1, routed)           0.506   107.927    sm/D_states_q[0]_i_23_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.124   108.051 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.000   108.051    sm/D_states_q[0]_i_14_n_0
    SLICE_X49Y26         MUXF7 (Prop_muxf7_I0_O)      0.212   108.263 r  sm/D_states_q_reg[0]_i_5/O
                         net (fo=1, routed)           0.303   108.566    sm/D_states_q_reg[0]_i_5_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.299   108.865 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.000   108.865    sm/D_states_q[0]_i_2_n_0
    SLICE_X48Y25         MUXF7 (Prop_muxf7_I0_O)      0.212   109.077 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           1.100   110.177    sm/D_states_d__0[0]
    SLICE_X50Y21         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.440   115.956    sm/clk_IBUF_BUFG
    SLICE_X50Y21         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X50Y21         FDSE (Setup_fdse_C_D)       -0.231   115.949    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        115.949    
                         arrival time                        -110.177    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.668ns  (logic 61.315ns (58.581%)  route 43.352ns (41.419%))
  Logic Levels:           331  (CARRY4=286 LUT2=3 LUT3=29 LUT4=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y22         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[7]/Q
                         net (fo=123, routed)         1.826     7.420    sm/D_states_q[7]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.544 r  sm/D_registers_q[7][31]_i_61/O
                         net (fo=2, routed)           1.007     8.550    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.674 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.833     9.508    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I2_O)        0.150     9.658 r  sm/temp_out0_i_85/O
                         net (fo=64, routed)          1.196    10.854    L_reg/M_sm_ra1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.328    11.182 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           0.729    11.911    L_reg/temp_out0_i_33_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.035 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           1.311    13.345    sm/M_alum_a[31]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.124    13.469 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.469    alum/S[0]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.982 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.982    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.099 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.099    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.216 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.216    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.333 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.333    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.450 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.450    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.567 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.567    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.684 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.801    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.055 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          0.741    15.796    alum/data2[31]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.367    16.163 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.163    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.713    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.827 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.827    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.941 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.941    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.169    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.283 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.283    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.397 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.397    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.511 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.511    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.668 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          0.831    18.499    alum/data2[30]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.828 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.378 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.378    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.948 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.948    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.062 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.062    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.176 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.176    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.333 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          0.864    21.197    alum/data2[29]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.526 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    21.526    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.059 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.059    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.293    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.644    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.878    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.035 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.106    24.141    alum/data2[28]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.473 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.473    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.023 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.023    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.365 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.365    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.479 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.479    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.593 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.593    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.707 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.821 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.978 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          0.901    26.878    alum/data2[27]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.207 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.757 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.757    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.871 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.871    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.985 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.985    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.099 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.099    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.213 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.213    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.327 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.327    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.441 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.441    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.555 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.712 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          0.679    29.391    alum/data2[26]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.720 r  alum/D_registers_q[7][25]_i_43/O
                         net (fo=1, routed)           0.000    29.720    alum/D_registers_q[7][25]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.252 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.252    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.366 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    30.366    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.480 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.480    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.594 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.009    30.603    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.717 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.717    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.831 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.831    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.945 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.102 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.107    32.209    alum/data2[25]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.538 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.088 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.202 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.202    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.316 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.316    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.430    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.658    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.772    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.886    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.043 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          1.012    35.055    alum/data2[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.384 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    35.384    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.934 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.390    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.504    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.618    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.732 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.732    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.889 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          1.175    38.063    alum/data2[23]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.392 r  alum/D_registers_q[7][22]_i_44/O
                         net (fo=1, routed)           0.000    38.392    alum/D_registers_q[7][22]_i_44_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.793 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.793    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.907 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.021 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.021    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.135 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.135    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.249 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.249    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.363 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.363    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.477 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.477    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.591 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.591    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.748 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.951    40.700    alum/data2[22]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    41.029 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    41.029    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.562 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.562    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.679 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.796 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.796    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.913 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.913    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.030 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.030    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.147 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.147    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.264 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.264    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.381 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.538 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          1.098    43.636    alum/data2[21]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    43.968 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.968    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.518 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.746 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.746    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.860 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.860    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.974 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.974    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.088 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.088    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.202 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.202    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.316 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.316    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.473 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          1.295    46.768    alum/data2[20]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    47.097 r  alum/D_registers_q[7][19]_i_48/O
                         net (fo=1, routed)           0.000    47.097    alum/D_registers_q[7][19]_i_48_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.498 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.498    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.612    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.726    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.840    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.954    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.068 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.068    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.182 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.182    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.296 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.296    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.453 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          0.975    49.428    alum/data2[19]
    SLICE_X50Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.228 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.228    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.345 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.345    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.462 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.462    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.579 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.579    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.696 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.696    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.813 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.813    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.930 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.930    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.047 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.047    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.204 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.033    52.237    alum/data2[18]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.569 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    52.569    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.119 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.119    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.233 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.233    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.347 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.347    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.461 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.461    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.575 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.575    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.689 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.074 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          1.261    55.335    alum/data2[17]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.664 r  alum/D_registers_q[7][16]_i_42/O
                         net (fo=1, routed)           0.000    55.664    alum/D_registers_q[7][16]_i_42_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.197 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.314 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.314    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.431 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.431    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.548 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.548    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.665 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.782 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.782    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.899 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.899    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.056 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.891    57.946    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.278 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.278    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.828 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.828    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.942 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.942    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.056 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.056    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.170 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.170    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.284 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.284    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.398 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.398    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.512    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.626    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.783 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          0.985    60.768    alum/data2[15]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.097 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.097    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.630 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.630    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.747 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.864 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.864    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.981 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.981    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.098 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.215 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.215    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.332 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.449 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.449    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.606 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.969    63.575    alum/data2[14]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.907 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    63.907    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.457 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.457    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.571 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.571    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.685 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.685    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.799 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.913 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.913    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.027 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.027    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.141 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.141    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.255 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.255    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.412 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.955    66.368    alum/data2[13]
    SLICE_X31Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.153 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.153    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.267 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.267    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.381 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.381    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.495 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.495    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.609 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.609    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.723 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.723    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.837 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.951 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.951    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.107 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          1.033    69.140    alum/data2[12]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.469 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    69.469    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.019 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.133 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.133    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.247 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.247    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.361 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.361    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.475 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.475    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.589 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.589    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.703 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.817 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.817    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.974 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.989    71.963    alum/data2[11]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.763 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.763    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.880 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.880    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.997 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.997    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.114 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.739 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          0.914    74.653    alum/data2[10]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.985 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    74.985    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.535 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.991 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.991    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.105 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.105    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.219 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.219    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.333 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.333    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.490 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.108    77.598    alum/data2[9]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    77.927 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    77.927    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.477 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.477    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.591 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.591    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.705 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.705    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.819 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.819    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.933 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.047 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.047    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.161 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.161    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.275 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.432 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          1.088    80.520    alum/data2[8]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    80.849 r  alum/D_registers_q[7][7]_i_46/O
                         net (fo=1, routed)           0.000    80.849    alum/D_registers_q[7][7]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.399 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.399    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.513 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.513    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.627 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.627    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.741 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.741    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.354 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          0.830    83.184    alum/data2[7]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.513 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.513    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.063 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.063    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.177 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.177    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.291 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.405 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.405    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.519 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.519    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.633 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.633    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.747 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.018 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          1.039    86.057    alum/data2[6]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.386 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.936 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    86.936    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.050 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.050    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.164 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.164    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.278 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.278    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.392 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.392    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.506 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.620 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.620    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.734 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.734    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.891 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.309    89.200    alum/data2[5]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.529 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.529    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.079 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.079    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.193 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.193    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.307 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.307    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.421 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.421    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.535 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.535    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.649 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.034 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.019    92.052    alum/data2[4]
    SLICE_X49Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.381 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.381    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.931 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    92.931    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.045 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.045    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.159 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.159    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.273 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.273    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.387 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.387    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.501 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.615 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.615    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.729 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.729    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.886 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          1.102    94.988    alum/data2[3]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    95.317 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.317    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.850 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.850    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.967 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.967    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.084 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.084    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.201 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.201    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.318 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.318    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.435 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.435    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.552 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.552    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.669 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.669    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.826 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.893    97.719    alum/data2[2]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.051 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.051    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.584 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.584    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.701 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.818 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.818    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.935 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.052 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.052    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.169 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.169    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.286 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.286    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.403 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.403    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.560 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          0.834   100.394    alum/data2[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.726 r  alum/D_registers_q[7][0]_i_143/O
                         net (fo=1, routed)           0.000   100.726    alum/D_registers_q[7][0]_i_143_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.276 r  alum/D_registers_q_reg[7][0]_i_136/CO[3]
                         net (fo=1, routed)           0.000   101.276    alum/D_registers_q_reg[7][0]_i_136_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.390    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.504 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.504    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.618 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.618    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.732 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.732    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.846 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.846    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.960 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.960    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.074 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.074    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.231 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.504   102.735    sm/data2[0]
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.329   103.064 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.497    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.124   103.621 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.251   104.871    sm/M_alum_out[0]
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.118   104.989 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.327   105.317    sm/D_states_q[3]_i_34_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.326   105.643 r  sm/D_states_q[0]_i_31/O
                         net (fo=1, routed)           0.505   106.148    sm/D_states_q[0]_i_31_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124   106.272 r  sm/D_states_q[0]_i_30/O
                         net (fo=1, routed)           0.449   106.721    sm/D_states_q[0]_i_30_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124   106.845 r  sm/D_states_q[0]_i_27/O
                         net (fo=1, routed)           0.452   107.297    sm/D_states_q[0]_i_27_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I3_O)        0.124   107.421 f  sm/D_states_q[0]_i_23/O
                         net (fo=1, routed)           0.506   107.927    sm/D_states_q[0]_i_23_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.124   108.051 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.000   108.051    sm/D_states_q[0]_i_14_n_0
    SLICE_X49Y26         MUXF7 (Prop_muxf7_I0_O)      0.212   108.263 r  sm/D_states_q_reg[0]_i_5/O
                         net (fo=1, routed)           0.303   108.566    sm/D_states_q_reg[0]_i_5_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.299   108.865 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.000   108.865    sm/D_states_q[0]_i_2_n_0
    SLICE_X48Y25         MUXF7 (Prop_muxf7_I0_O)      0.212   109.077 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.728   109.806    sm/D_states_d__0[0]
    SLICE_X49Y21         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.439   115.955    sm/clk_IBUF_BUFG
    SLICE_X49Y21         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X49Y21         FDSE (Setup_fdse_C_D)       -0.242   115.937    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        115.937    
                         arrival time                        -109.806    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.504ns  (logic 61.315ns (58.673%)  route 43.189ns (41.327%))
  Logic Levels:           331  (CARRY4=286 LUT2=3 LUT3=29 LUT4=1 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y22         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[7]/Q
                         net (fo=123, routed)         1.826     7.420    sm/D_states_q[7]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.544 r  sm/D_registers_q[7][31]_i_61/O
                         net (fo=2, routed)           1.007     8.550    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.674 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.833     9.508    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I2_O)        0.150     9.658 r  sm/temp_out0_i_85/O
                         net (fo=64, routed)          1.196    10.854    L_reg/M_sm_ra1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.328    11.182 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           0.729    11.911    L_reg/temp_out0_i_33_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.035 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           1.311    13.345    sm/M_alum_a[31]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.124    13.469 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.469    alum/S[0]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.982 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.982    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.099 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.099    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.216 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.216    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.333 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.333    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.450 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.450    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.567 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.567    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.684 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.801    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.055 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          0.741    15.796    alum/data2[31]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.367    16.163 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.163    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.713    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.827 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.827    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.941 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.941    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.169    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.283 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.283    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.397 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.397    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.511 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.511    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.668 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          0.831    18.499    alum/data2[30]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.828 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.378 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.378    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.948 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.948    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.062 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.062    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.176 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.176    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.333 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          0.864    21.197    alum/data2[29]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.526 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    21.526    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.059 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.059    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.293    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.644    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.878    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.035 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.106    24.141    alum/data2[28]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.473 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.473    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.023 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.023    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.365 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.365    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.479 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.479    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.593 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.593    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.707 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.821 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.978 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          0.901    26.878    alum/data2[27]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.207 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.757 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.757    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.871 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.871    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.985 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.985    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.099 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.099    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.213 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.213    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.327 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.327    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.441 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.441    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.555 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.712 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          0.679    29.391    alum/data2[26]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.720 r  alum/D_registers_q[7][25]_i_43/O
                         net (fo=1, routed)           0.000    29.720    alum/D_registers_q[7][25]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.252 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.252    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.366 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    30.366    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.480 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.480    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.594 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.009    30.603    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.717 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.717    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.831 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.831    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.945 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.102 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.107    32.209    alum/data2[25]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.538 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.088 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.202 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.202    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.316 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.316    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.430    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.658    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.772    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.886    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.043 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          1.012    35.055    alum/data2[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.384 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    35.384    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.934 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.390    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.504    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.618    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.732 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.732    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.889 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          1.175    38.063    alum/data2[23]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.392 r  alum/D_registers_q[7][22]_i_44/O
                         net (fo=1, routed)           0.000    38.392    alum/D_registers_q[7][22]_i_44_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.793 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.793    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.907 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.021 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.021    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.135 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.135    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.249 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.249    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.363 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.363    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.477 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.477    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.591 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.591    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.748 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.951    40.700    alum/data2[22]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    41.029 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    41.029    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.562 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.562    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.679 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.796 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.796    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.913 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.913    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.030 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.030    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.147 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.147    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.264 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.264    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.381 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.538 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          1.098    43.636    alum/data2[21]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    43.968 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.968    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.518 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.746 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.746    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.860 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.860    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.974 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.974    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.088 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.088    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.202 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.202    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.316 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.316    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.473 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          1.295    46.768    alum/data2[20]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    47.097 r  alum/D_registers_q[7][19]_i_48/O
                         net (fo=1, routed)           0.000    47.097    alum/D_registers_q[7][19]_i_48_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.498 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.498    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.612    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.726    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.840    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.954    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.068 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.068    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.182 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.182    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.296 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.296    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.453 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          0.975    49.428    alum/data2[19]
    SLICE_X50Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.228 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.228    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.345 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.345    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.462 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.462    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.579 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.579    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.696 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.696    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.813 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.813    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.930 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.930    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.047 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.047    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.204 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.033    52.237    alum/data2[18]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.569 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    52.569    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.119 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.119    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.233 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.233    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.347 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.347    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.461 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.461    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.575 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.575    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.689 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.074 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          1.261    55.335    alum/data2[17]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.664 r  alum/D_registers_q[7][16]_i_42/O
                         net (fo=1, routed)           0.000    55.664    alum/D_registers_q[7][16]_i_42_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.197 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.314 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.314    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.431 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.431    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.548 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.548    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.665 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.782 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.782    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.899 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.899    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.056 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.891    57.946    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.278 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.278    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.828 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.828    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.942 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.942    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.056 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.056    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.170 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.170    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.284 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.284    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.398 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.398    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.512    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.626    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.783 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          0.985    60.768    alum/data2[15]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.097 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.097    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.630 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.630    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.747 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.864 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.864    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.981 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.981    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.098 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.215 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.215    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.332 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.449 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.449    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.606 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.969    63.575    alum/data2[14]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.907 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    63.907    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.457 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.457    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.571 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.571    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.685 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.685    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.799 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.913 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.913    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.027 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.027    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.141 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.141    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.255 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.255    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.412 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.955    66.368    alum/data2[13]
    SLICE_X31Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.153 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.153    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.267 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.267    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.381 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.381    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.495 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.495    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.609 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.609    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.723 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.723    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.837 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.951 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.951    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.107 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          1.033    69.140    alum/data2[12]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.469 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    69.469    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.019 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.133 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.133    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.247 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.247    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.361 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.361    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.475 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.475    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.589 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.589    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.703 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.817 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.817    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.974 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.989    71.963    alum/data2[11]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.763 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.763    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.880 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.880    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.997 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.997    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.114 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.739 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          0.914    74.653    alum/data2[10]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.985 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    74.985    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.535 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.991 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.991    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.105 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.105    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.219 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.219    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.333 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.333    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.490 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.108    77.598    alum/data2[9]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    77.927 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    77.927    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.477 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.477    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.591 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.591    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.705 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.705    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.819 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.819    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.933 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.047 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.047    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.161 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.161    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.275 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.432 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          1.088    80.520    alum/data2[8]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    80.849 r  alum/D_registers_q[7][7]_i_46/O
                         net (fo=1, routed)           0.000    80.849    alum/D_registers_q[7][7]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.399 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.399    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.513 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.513    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.627 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.627    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.741 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.741    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.354 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          0.830    83.184    alum/data2[7]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.513 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.513    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.063 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.063    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.177 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.177    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.291 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.405 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.405    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.519 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.519    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.633 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.633    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.747 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.018 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          1.039    86.057    alum/data2[6]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.386 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.936 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    86.936    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.050 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.050    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.164 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.164    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.278 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.278    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.392 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.392    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.506 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.620 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.620    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.734 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.734    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.891 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.309    89.200    alum/data2[5]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.529 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.529    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.079 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.079    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.193 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.193    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.307 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.307    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.421 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.421    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.535 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.535    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.649 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.034 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.019    92.052    alum/data2[4]
    SLICE_X49Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.381 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.381    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.931 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    92.931    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.045 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.045    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.159 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.159    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.273 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.273    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.387 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.387    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.501 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.615 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.615    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.729 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.729    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.886 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          1.102    94.988    alum/data2[3]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    95.317 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.317    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.850 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.850    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.967 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.967    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.084 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.084    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.201 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.201    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.318 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.318    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.435 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.435    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.552 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.552    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.669 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.669    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.826 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.893    97.719    alum/data2[2]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.051 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.051    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.584 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.584    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.701 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.818 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.818    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.935 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.052 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.052    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.169 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.169    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.286 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.286    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.403 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.403    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.560 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          0.834   100.394    alum/data2[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.726 r  alum/D_registers_q[7][0]_i_143/O
                         net (fo=1, routed)           0.000   100.726    alum/D_registers_q[7][0]_i_143_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.276 r  alum/D_registers_q_reg[7][0]_i_136/CO[3]
                         net (fo=1, routed)           0.000   101.276    alum/D_registers_q_reg[7][0]_i_136_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.390    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.504 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.504    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.618 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.618    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.732 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.732    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.846 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.846    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.960 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.960    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.074 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.074    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.231 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.504   102.735    sm/data2[0]
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.329   103.064 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.497    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.124   103.621 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.251   104.871    sm/M_alum_out[0]
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.118   104.989 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.327   105.317    sm/D_states_q[3]_i_34_n_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.326   105.643 r  sm/D_states_q[0]_i_31/O
                         net (fo=1, routed)           0.505   106.148    sm/D_states_q[0]_i_31_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124   106.272 r  sm/D_states_q[0]_i_30/O
                         net (fo=1, routed)           0.449   106.721    sm/D_states_q[0]_i_30_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124   106.845 r  sm/D_states_q[0]_i_27/O
                         net (fo=1, routed)           0.452   107.297    sm/D_states_q[0]_i_27_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I3_O)        0.124   107.421 f  sm/D_states_q[0]_i_23/O
                         net (fo=1, routed)           0.506   107.927    sm/D_states_q[0]_i_23_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.124   108.051 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.000   108.051    sm/D_states_q[0]_i_14_n_0
    SLICE_X49Y26         MUXF7 (Prop_muxf7_I0_O)      0.212   108.263 r  sm/D_states_q_reg[0]_i_5/O
                         net (fo=1, routed)           0.303   108.566    sm/D_states_q_reg[0]_i_5_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.299   108.865 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.000   108.865    sm/D_states_q[0]_i_2_n_0
    SLICE_X48Y25         MUXF7 (Prop_muxf7_I0_O)      0.212   109.077 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.565   109.642    sm/D_states_d__0[0]
    SLICE_X48Y24         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X48Y24         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X48Y24         FDSE (Setup_fdse_C_D)       -0.242   115.932    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.932    
                         arrival time                        -109.642    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.879ns  (logic 60.468ns (58.210%)  route 43.411ns (41.790%))
  Logic Levels:           327  (CARRY4=286 LUT2=4 LUT3=29 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y22         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[7]/Q
                         net (fo=123, routed)         1.826     7.420    sm/D_states_q[7]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.544 r  sm/D_registers_q[7][31]_i_61/O
                         net (fo=2, routed)           1.007     8.550    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.674 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.833     9.508    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I2_O)        0.150     9.658 r  sm/temp_out0_i_85/O
                         net (fo=64, routed)          1.196    10.854    L_reg/M_sm_ra1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.328    11.182 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           0.729    11.911    L_reg/temp_out0_i_33_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.035 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           1.311    13.345    sm/M_alum_a[31]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.124    13.469 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.469    alum/S[0]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.982 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.982    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.099 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.099    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.216 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.216    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.333 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.333    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.450 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.450    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.567 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.567    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.684 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.801    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.055 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          0.741    15.796    alum/data2[31]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.367    16.163 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.163    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.713    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.827 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.827    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.941 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.941    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.169    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.283 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.283    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.397 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.397    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.511 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.511    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.668 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          0.831    18.499    alum/data2[30]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.828 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.378 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.378    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.948 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.948    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.062 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.062    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.176 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.176    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.333 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          0.864    21.197    alum/data2[29]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.526 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    21.526    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.059 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.059    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.293    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.644    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.878    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.035 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.106    24.141    alum/data2[28]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.473 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.473    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.023 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.023    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.365 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.365    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.479 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.479    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.593 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.593    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.707 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.821 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.978 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          0.901    26.878    alum/data2[27]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.207 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.757 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.757    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.871 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.871    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.985 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.985    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.099 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.099    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.213 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.213    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.327 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.327    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.441 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.441    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.555 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.712 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          0.679    29.391    alum/data2[26]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.720 r  alum/D_registers_q[7][25]_i_43/O
                         net (fo=1, routed)           0.000    29.720    alum/D_registers_q[7][25]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.252 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.252    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.366 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    30.366    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.480 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.480    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.594 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.009    30.603    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.717 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.717    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.831 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.831    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.945 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.102 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.107    32.209    alum/data2[25]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.538 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.088 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.202 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.202    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.316 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.316    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.430    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.658    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.772    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.886    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.043 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          1.012    35.055    alum/data2[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.384 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    35.384    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.934 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.390    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.504    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.618    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.732 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.732    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.889 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          1.175    38.063    alum/data2[23]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.392 r  alum/D_registers_q[7][22]_i_44/O
                         net (fo=1, routed)           0.000    38.392    alum/D_registers_q[7][22]_i_44_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.793 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.793    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.907 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.021 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.021    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.135 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.135    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.249 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.249    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.363 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.363    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.477 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.477    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.591 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.591    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.748 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.951    40.700    alum/data2[22]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    41.029 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    41.029    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.562 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.562    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.679 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.796 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.796    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.913 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.913    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.030 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.030    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.147 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.147    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.264 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.264    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.381 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.538 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          1.098    43.636    alum/data2[21]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    43.968 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.968    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.518 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.746 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.746    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.860 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.860    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.974 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.974    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.088 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.088    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.202 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.202    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.316 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.316    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.473 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          1.295    46.768    alum/data2[20]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    47.097 r  alum/D_registers_q[7][19]_i_48/O
                         net (fo=1, routed)           0.000    47.097    alum/D_registers_q[7][19]_i_48_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.498 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.498    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.612    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.726    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.840    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.954    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.068 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.068    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.182 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.182    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.296 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.296    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.453 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          0.975    49.428    alum/data2[19]
    SLICE_X50Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.228 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.228    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.345 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.345    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.462 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.462    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.579 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.579    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.696 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.696    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.813 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.813    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.930 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.930    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.047 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.047    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.204 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.033    52.237    alum/data2[18]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.569 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    52.569    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.119 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.119    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.233 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.233    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.347 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.347    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.461 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.461    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.575 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.575    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.689 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.074 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          1.261    55.335    alum/data2[17]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.664 r  alum/D_registers_q[7][16]_i_42/O
                         net (fo=1, routed)           0.000    55.664    alum/D_registers_q[7][16]_i_42_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.197 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.314 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.314    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.431 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.431    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.548 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.548    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.665 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.782 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.782    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.899 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.899    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.056 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.891    57.946    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.278 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.278    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.828 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.828    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.942 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.942    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.056 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.056    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.170 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.170    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.284 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.284    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.398 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.398    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.512    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.626    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.783 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          0.985    60.768    alum/data2[15]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.097 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.097    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.630 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.630    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.747 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.864 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.864    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.981 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.981    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.098 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.215 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.215    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.332 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.449 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.449    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.606 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.969    63.575    alum/data2[14]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.907 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    63.907    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.457 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.457    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.571 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.571    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.685 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.685    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.799 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.913 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.913    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.027 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.027    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.141 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.141    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.255 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.255    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.412 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.955    66.368    alum/data2[13]
    SLICE_X31Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.153 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.153    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.267 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.267    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.381 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.381    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.495 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.495    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.609 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.609    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.723 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.723    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.837 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.951 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.951    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.107 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          1.033    69.140    alum/data2[12]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.469 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    69.469    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.019 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.133 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.133    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.247 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.247    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.361 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.361    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.475 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.475    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.589 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.589    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.703 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.817 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.817    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.974 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.989    71.963    alum/data2[11]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.763 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.763    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.880 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.880    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.997 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.997    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.114 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.739 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          0.914    74.653    alum/data2[10]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.985 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    74.985    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.535 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.991 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.991    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.105 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.105    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.219 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.219    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.333 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.333    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.490 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.108    77.598    alum/data2[9]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    77.927 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    77.927    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.477 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.477    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.591 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.591    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.705 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.705    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.819 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.819    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.933 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.047 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.047    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.161 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.161    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.275 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.432 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          1.088    80.520    alum/data2[8]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    80.849 r  alum/D_registers_q[7][7]_i_46/O
                         net (fo=1, routed)           0.000    80.849    alum/D_registers_q[7][7]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.399 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.399    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.513 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.513    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.627 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.627    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.741 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.741    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.354 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          0.830    83.184    alum/data2[7]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.513 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.513    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.063 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.063    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.177 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.177    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.291 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.405 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.405    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.519 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.519    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.633 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.633    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.747 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.018 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          1.039    86.057    alum/data2[6]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.386 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.936 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    86.936    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.050 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.050    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.164 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.164    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.278 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.278    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.392 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.392    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.506 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.620 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.620    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.734 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.734    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.891 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.309    89.200    alum/data2[5]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.529 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.529    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.079 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.079    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.193 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.193    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.307 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.307    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.421 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.421    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.535 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.535    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.649 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.034 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.019    92.052    alum/data2[4]
    SLICE_X49Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.381 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.381    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.931 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    92.931    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.045 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.045    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.159 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.159    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.273 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.273    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.387 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.387    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.501 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.615 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.615    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.729 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.729    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.886 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          1.102    94.988    alum/data2[3]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    95.317 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.317    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.850 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.850    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.967 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.967    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.084 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.084    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.201 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.201    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.318 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.318    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.435 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.435    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.552 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.552    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.669 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.669    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.826 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.893    97.719    alum/data2[2]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.051 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.051    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.584 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.584    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.701 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.818 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.818    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.935 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.052 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.052    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.169 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.169    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.286 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.286    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.403 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.403    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.560 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          0.834   100.394    alum/data2[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.726 r  alum/D_registers_q[7][0]_i_143/O
                         net (fo=1, routed)           0.000   100.726    alum/D_registers_q[7][0]_i_143_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.276 r  alum/D_registers_q_reg[7][0]_i_136/CO[3]
                         net (fo=1, routed)           0.000   101.276    alum/D_registers_q_reg[7][0]_i_136_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.390    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.504 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.504    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.618 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.618    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.732 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.732    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.846 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.846    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.960 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.960    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.074 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.074    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.231 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.504   102.735    sm/data2[0]
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.329   103.064 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.497    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.124   103.621 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.251   104.871    sm/M_alum_out[0]
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.118   104.989 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.488   105.477    sm/D_states_q[3]_i_34_n_0
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.326   105.803 r  sm/D_states_q[3]_i_27/O
                         net (fo=4, routed)           0.516   106.319    sm/D_states_q[3]_i_27_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.124   106.443 r  sm/D_states_q[2]_i_9/O
                         net (fo=1, routed)           0.649   107.093    sm/D_states_q[2]_i_9_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124   107.217 f  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           1.035   108.252    sm/D_states_q[2]_i_2_n_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I0_O)        0.124   108.376 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.641   109.017    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.438   115.954    sm/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.273   116.227    
                         clock uncertainty           -0.035   116.192    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)       -0.031   116.161    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.161    
                         arrival time                        -109.017    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.808ns  (logic 60.468ns (58.250%)  route 43.340ns (41.750%))
  Logic Levels:           327  (CARRY4=286 LUT2=4 LUT3=29 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y22         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[7]/Q
                         net (fo=123, routed)         1.826     7.420    sm/D_states_q[7]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.544 r  sm/D_registers_q[7][31]_i_61/O
                         net (fo=2, routed)           1.007     8.550    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.674 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.833     9.508    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I2_O)        0.150     9.658 r  sm/temp_out0_i_85/O
                         net (fo=64, routed)          1.196    10.854    L_reg/M_sm_ra1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.328    11.182 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           0.729    11.911    L_reg/temp_out0_i_33_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.035 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           1.311    13.345    sm/M_alum_a[31]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.124    13.469 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.469    alum/S[0]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.982 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.982    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.099 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.099    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.216 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.216    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.333 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.333    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.450 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.450    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.567 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.567    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.684 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.801    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.055 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          0.741    15.796    alum/data2[31]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.367    16.163 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.163    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.713    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.827 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.827    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.941 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.941    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.169    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.283 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.283    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.397 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.397    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.511 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.511    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.668 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          0.831    18.499    alum/data2[30]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.828 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.378 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.378    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.948 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.948    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.062 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.062    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.176 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.176    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.333 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          0.864    21.197    alum/data2[29]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.526 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    21.526    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.059 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.059    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.293    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.644    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.878    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.035 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.106    24.141    alum/data2[28]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.473 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.473    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.023 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.023    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.365 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.365    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.479 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.479    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.593 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.593    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.707 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.821 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.978 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          0.901    26.878    alum/data2[27]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.207 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.757 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.757    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.871 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.871    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.985 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.985    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.099 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.099    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.213 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.213    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.327 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.327    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.441 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.441    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.555 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.712 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          0.679    29.391    alum/data2[26]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.720 r  alum/D_registers_q[7][25]_i_43/O
                         net (fo=1, routed)           0.000    29.720    alum/D_registers_q[7][25]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.252 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.252    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.366 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    30.366    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.480 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.480    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.594 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.009    30.603    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.717 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.717    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.831 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.831    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.945 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.102 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.107    32.209    alum/data2[25]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.538 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.088 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.202 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.202    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.316 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.316    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.430    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.658    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.772    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.886    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.043 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          1.012    35.055    alum/data2[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.384 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    35.384    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.934 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.390    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.504    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.618    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.732 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.732    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.889 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          1.175    38.063    alum/data2[23]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.392 r  alum/D_registers_q[7][22]_i_44/O
                         net (fo=1, routed)           0.000    38.392    alum/D_registers_q[7][22]_i_44_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.793 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.793    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.907 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.021 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.021    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.135 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.135    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.249 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.249    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.363 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.363    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.477 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.477    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.591 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.591    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.748 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.951    40.700    alum/data2[22]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    41.029 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    41.029    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.562 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.562    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.679 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.796 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.796    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.913 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.913    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.030 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.030    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.147 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.147    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.264 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.264    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.381 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.538 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          1.098    43.636    alum/data2[21]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    43.968 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.968    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.518 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.746 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.746    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.860 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.860    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.974 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.974    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.088 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.088    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.202 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.202    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.316 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.316    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.473 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          1.295    46.768    alum/data2[20]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    47.097 r  alum/D_registers_q[7][19]_i_48/O
                         net (fo=1, routed)           0.000    47.097    alum/D_registers_q[7][19]_i_48_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.498 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.498    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.612    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.726    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.840    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.954    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.068 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.068    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.182 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.182    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.296 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.296    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.453 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          0.975    49.428    alum/data2[19]
    SLICE_X50Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.228 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.228    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.345 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.345    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.462 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.462    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.579 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.579    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.696 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.696    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.813 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.813    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.930 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.930    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.047 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.047    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.204 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.033    52.237    alum/data2[18]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.569 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    52.569    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.119 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.119    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.233 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.233    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.347 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.347    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.461 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.461    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.575 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.575    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.689 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.074 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          1.261    55.335    alum/data2[17]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.664 r  alum/D_registers_q[7][16]_i_42/O
                         net (fo=1, routed)           0.000    55.664    alum/D_registers_q[7][16]_i_42_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.197 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.314 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.314    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.431 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.431    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.548 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.548    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.665 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.782 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.782    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.899 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.899    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.056 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.891    57.946    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.278 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.278    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.828 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.828    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.942 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.942    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.056 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.056    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.170 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.170    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.284 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.284    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.398 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.398    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.512    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.626    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.783 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          0.985    60.768    alum/data2[15]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.097 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.097    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.630 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.630    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.747 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.864 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.864    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.981 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.981    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.098 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.215 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.215    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.332 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.449 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.449    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.606 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.969    63.575    alum/data2[14]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.907 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    63.907    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.457 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.457    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.571 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.571    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.685 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.685    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.799 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.913 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.913    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.027 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.027    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.141 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.141    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.255 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.255    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.412 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.955    66.368    alum/data2[13]
    SLICE_X31Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.153 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.153    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.267 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.267    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.381 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.381    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.495 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.495    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.609 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.609    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.723 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.723    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.837 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.951 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.951    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.107 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          1.033    69.140    alum/data2[12]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.469 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    69.469    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.019 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.133 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.133    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.247 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.247    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.361 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.361    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.475 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.475    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.589 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.589    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.703 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.817 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.817    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.974 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.989    71.963    alum/data2[11]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.763 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.763    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.880 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.880    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.997 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.997    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.114 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.739 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          0.914    74.653    alum/data2[10]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.985 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    74.985    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.535 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.991 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.991    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.105 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.105    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.219 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.219    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.333 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.333    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.490 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.108    77.598    alum/data2[9]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    77.927 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    77.927    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.477 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.477    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.591 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.591    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.705 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.705    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.819 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.819    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.933 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.047 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.047    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.161 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.161    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.275 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.432 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          1.088    80.520    alum/data2[8]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    80.849 r  alum/D_registers_q[7][7]_i_46/O
                         net (fo=1, routed)           0.000    80.849    alum/D_registers_q[7][7]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.399 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.399    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.513 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.513    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.627 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.627    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.741 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.741    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.354 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          0.830    83.184    alum/data2[7]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.513 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.513    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.063 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.063    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.177 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.177    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.291 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.405 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.405    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.519 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.519    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.633 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.633    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.747 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.018 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          1.039    86.057    alum/data2[6]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.386 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.936 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    86.936    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.050 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.050    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.164 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.164    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.278 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.278    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.392 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.392    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.506 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.620 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.620    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.734 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.734    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.891 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.309    89.200    alum/data2[5]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.529 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.529    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.079 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.079    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.193 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.193    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.307 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.307    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.421 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.421    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.535 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.535    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.649 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.034 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.019    92.052    alum/data2[4]
    SLICE_X49Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.381 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.381    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.931 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    92.931    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.045 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.045    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.159 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.159    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.273 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.273    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.387 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.387    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.501 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.615 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.615    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.729 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.729    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.886 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          1.102    94.988    alum/data2[3]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    95.317 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.317    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.850 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.850    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.967 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.967    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.084 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.084    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.201 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.201    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.318 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.318    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.435 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.435    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.552 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.552    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.669 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.669    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.826 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.893    97.719    alum/data2[2]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.051 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.051    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.584 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.584    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.701 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.818 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.818    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.935 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.052 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.052    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.169 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.169    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.286 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.286    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.403 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.403    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.560 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          0.834   100.394    alum/data2[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.726 r  alum/D_registers_q[7][0]_i_143/O
                         net (fo=1, routed)           0.000   100.726    alum/D_registers_q[7][0]_i_143_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.276 r  alum/D_registers_q_reg[7][0]_i_136/CO[3]
                         net (fo=1, routed)           0.000   101.276    alum/D_registers_q_reg[7][0]_i_136_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.390    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.504 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.504    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.618 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.618    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.732 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.732    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.846 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.846    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.960 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.960    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.074 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.074    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.231 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.504   102.735    sm/data2[0]
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.329   103.064 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.497    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.124   103.621 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.251   104.871    sm/M_alum_out[0]
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.118   104.989 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.488   105.477    sm/D_states_q[3]_i_34_n_0
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.326   105.803 r  sm/D_states_q[3]_i_27/O
                         net (fo=4, routed)           0.516   106.319    sm/D_states_q[3]_i_27_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.124   106.443 r  sm/D_states_q[2]_i_9/O
                         net (fo=1, routed)           0.649   107.093    sm/D_states_q[2]_i_9_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124   107.217 f  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           1.018   108.235    sm/D_states_q[2]_i_2_n_0
    SLICE_X54Y25         LUT6 (Prop_lut6_I0_O)        0.124   108.359 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.587   108.946    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X54Y25         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.435   115.951    sm/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.210    
                         clock uncertainty           -0.035   116.175    
    SLICE_X54Y25         FDRE (Setup_fdre_C_D)       -0.016   116.159    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.159    
                         arrival time                        -108.946    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.362ns  (logic 60.380ns (58.416%)  route 42.982ns (41.584%))
  Logic Levels:           326  (CARRY4=286 LUT2=2 LUT3=29 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y22         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[7]/Q
                         net (fo=123, routed)         1.826     7.420    sm/D_states_q[7]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.544 r  sm/D_registers_q[7][31]_i_61/O
                         net (fo=2, routed)           1.007     8.550    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.674 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.833     9.508    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I2_O)        0.150     9.658 r  sm/temp_out0_i_85/O
                         net (fo=64, routed)          1.196    10.854    L_reg/M_sm_ra1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.328    11.182 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           0.729    11.911    L_reg/temp_out0_i_33_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.035 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           1.311    13.345    sm/M_alum_a[31]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.124    13.469 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.469    alum/S[0]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.982 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.982    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.099 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.099    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.216 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.216    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.333 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.333    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.450 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.450    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.567 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.567    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.684 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.801    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.055 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          0.741    15.796    alum/data2[31]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.367    16.163 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.163    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.713    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.827 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.827    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.941 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.941    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.169    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.283 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.283    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.397 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.397    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.511 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.511    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.668 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          0.831    18.499    alum/data2[30]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.828 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.378 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.378    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.948 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.948    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.062 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.062    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.176 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.176    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.333 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          0.864    21.197    alum/data2[29]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.526 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    21.526    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.059 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.059    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.293    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.644    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.878    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.035 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.106    24.141    alum/data2[28]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.473 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.473    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.023 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.023    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.365 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.365    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.479 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.479    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.593 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.593    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.707 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.821 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.978 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          0.901    26.878    alum/data2[27]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.207 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.757 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.757    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.871 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.871    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.985 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.985    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.099 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.099    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.213 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.213    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.327 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.327    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.441 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.441    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.555 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.712 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          0.679    29.391    alum/data2[26]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.720 r  alum/D_registers_q[7][25]_i_43/O
                         net (fo=1, routed)           0.000    29.720    alum/D_registers_q[7][25]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.252 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.252    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.366 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    30.366    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.480 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.480    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.594 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.009    30.603    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.717 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.717    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.831 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.831    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.945 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.102 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.107    32.209    alum/data2[25]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.538 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.088 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.202 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.202    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.316 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.316    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.430    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.658    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.772    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.886    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.043 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          1.012    35.055    alum/data2[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.384 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    35.384    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.934 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.390    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.504    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.618    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.732 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.732    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.889 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          1.175    38.063    alum/data2[23]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.392 r  alum/D_registers_q[7][22]_i_44/O
                         net (fo=1, routed)           0.000    38.392    alum/D_registers_q[7][22]_i_44_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.793 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.793    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.907 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.021 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.021    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.135 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.135    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.249 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.249    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.363 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.363    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.477 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.477    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.591 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.591    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.748 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.951    40.700    alum/data2[22]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    41.029 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    41.029    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.562 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.562    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.679 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.796 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.796    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.913 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.913    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.030 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.030    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.147 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.147    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.264 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.264    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.381 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.538 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          1.098    43.636    alum/data2[21]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    43.968 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.968    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.518 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.746 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.746    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.860 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.860    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.974 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.974    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.088 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.088    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.202 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.202    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.316 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.316    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.473 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          1.295    46.768    alum/data2[20]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    47.097 r  alum/D_registers_q[7][19]_i_48/O
                         net (fo=1, routed)           0.000    47.097    alum/D_registers_q[7][19]_i_48_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.498 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.498    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.612    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.726    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.840    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.954    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.068 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.068    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.182 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.182    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.296 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.296    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.453 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          0.975    49.428    alum/data2[19]
    SLICE_X50Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.228 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.228    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.345 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.345    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.462 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.462    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.579 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.579    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.696 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.696    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.813 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.813    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.930 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.930    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.047 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.047    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.204 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.033    52.237    alum/data2[18]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.569 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    52.569    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.119 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.119    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.233 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.233    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.347 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.347    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.461 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.461    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.575 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.575    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.689 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.074 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          1.261    55.335    alum/data2[17]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.664 r  alum/D_registers_q[7][16]_i_42/O
                         net (fo=1, routed)           0.000    55.664    alum/D_registers_q[7][16]_i_42_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.197 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.314 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.314    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.431 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.431    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.548 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.548    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.665 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.782 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.782    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.899 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.899    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.056 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.891    57.946    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.278 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.278    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.828 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.828    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.942 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.942    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.056 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.056    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.170 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.170    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.284 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.284    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.398 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.398    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.512    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.626    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.783 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          0.985    60.768    alum/data2[15]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.097 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.097    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.630 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.630    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.747 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.864 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.864    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.981 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.981    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.098 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.215 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.215    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.332 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.449 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.449    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.606 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.969    63.575    alum/data2[14]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.907 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    63.907    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.457 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.457    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.571 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.571    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.685 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.685    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.799 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.913 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.913    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.027 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.027    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.141 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.141    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.255 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.255    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.412 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.955    66.368    alum/data2[13]
    SLICE_X31Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.153 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.153    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.267 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.267    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.381 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.381    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.495 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.495    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.609 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.609    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.723 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.723    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.837 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.951 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.951    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.107 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          1.033    69.140    alum/data2[12]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.469 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    69.469    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.019 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.133 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.133    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.247 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.247    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.361 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.361    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.475 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.475    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.589 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.589    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.703 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.817 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.817    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.974 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.989    71.963    alum/data2[11]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.763 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.763    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.880 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.880    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.997 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.997    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.114 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.739 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          0.914    74.653    alum/data2[10]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.985 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    74.985    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.535 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.991 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.991    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.105 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.105    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.219 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.219    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.333 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.333    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.490 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.108    77.598    alum/data2[9]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    77.927 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    77.927    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.477 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.477    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.591 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.591    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.705 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.705    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.819 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.819    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.933 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.047 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.047    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.161 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.161    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.275 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.432 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          1.088    80.520    alum/data2[8]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    80.849 r  alum/D_registers_q[7][7]_i_46/O
                         net (fo=1, routed)           0.000    80.849    alum/D_registers_q[7][7]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.399 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.399    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.513 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.513    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.627 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.627    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.741 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.741    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.354 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          0.830    83.184    alum/data2[7]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.513 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.513    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.063 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.063    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.177 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.177    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.291 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.405 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.405    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.519 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.519    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.633 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.633    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.747 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.018 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          1.039    86.057    alum/data2[6]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.386 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.936 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    86.936    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.050 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.050    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.164 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.164    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.278 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.278    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.392 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.392    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.506 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.620 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.620    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.734 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.734    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.891 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.309    89.200    alum/data2[5]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.529 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.529    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.079 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.079    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.193 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.193    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.307 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.307    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.421 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.421    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.535 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.535    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.649 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.034 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.019    92.052    alum/data2[4]
    SLICE_X49Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.381 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.381    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.931 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    92.931    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.045 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.045    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.159 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.159    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.273 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.273    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.387 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.387    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.501 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.615 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.615    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.729 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.729    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.886 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          1.102    94.988    alum/data2[3]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    95.317 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.317    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.850 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.850    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.967 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.967    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.084 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.084    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.201 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.201    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.318 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.318    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.435 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.435    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.552 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.552    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.669 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.669    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.826 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.893    97.719    alum/data2[2]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.051 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.051    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.584 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.584    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.701 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.818 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.818    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.935 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.052 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.052    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.169 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.169    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.286 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.286    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.403 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.403    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.560 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          0.834   100.394    alum/data2[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.726 r  alum/D_registers_q[7][0]_i_143/O
                         net (fo=1, routed)           0.000   100.726    alum/D_registers_q[7][0]_i_143_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.276 r  alum/D_registers_q_reg[7][0]_i_136/CO[3]
                         net (fo=1, routed)           0.000   101.276    alum/D_registers_q_reg[7][0]_i_136_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.390    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.504 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.504    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.618 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.618    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.732 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.732    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.846 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.846    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.960 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.960    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.074 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.074    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.231 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.504   102.735    sm/data2[0]
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.329   103.064 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.497    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.124   103.621 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.558   105.179    sm/M_alum_out[0]
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.153   105.332 r  sm/D_states_q[1]_i_35/O
                         net (fo=2, routed)           0.464   105.796    sm/D_states_q[1]_i_35_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.327   106.123 r  sm/D_states_q[1]_i_23/O
                         net (fo=1, routed)           0.865   106.989    sm/D_states_q[1]_i_23_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I2_O)        0.124   107.113 r  sm/D_states_q[1]_i_7/O
                         net (fo=3, routed)           0.430   107.543    sm/D_states_q[1]_i_7_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124   107.667 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.833   108.500    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X45Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.431   115.947    sm/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.206    
                         clock uncertainty           -0.035   116.171    
    SLICE_X45Y24         FDRE (Setup_fdre_C_D)       -0.105   116.066    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.066    
                         arrival time                        -108.501    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.342ns  (logic 60.671ns (58.709%)  route 42.671ns (41.291%))
  Logic Levels:           327  (CARRY4=286 LUT2=4 LUT3=29 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y22         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[7]/Q
                         net (fo=123, routed)         1.826     7.420    sm/D_states_q[7]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.544 r  sm/D_registers_q[7][31]_i_61/O
                         net (fo=2, routed)           1.007     8.550    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.674 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.833     9.508    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I2_O)        0.150     9.658 r  sm/temp_out0_i_85/O
                         net (fo=64, routed)          1.196    10.854    L_reg/M_sm_ra1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.328    11.182 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           0.729    11.911    L_reg/temp_out0_i_33_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.035 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           1.311    13.345    sm/M_alum_a[31]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.124    13.469 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.469    alum/S[0]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.982 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.982    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.099 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.099    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.216 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.216    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.333 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.333    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.450 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.450    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.567 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.567    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.684 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.801    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.055 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          0.741    15.796    alum/data2[31]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.367    16.163 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.163    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.713    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.827 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.827    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.941 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.941    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.169    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.283 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.283    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.397 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.397    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.511 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.511    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.668 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          0.831    18.499    alum/data2[30]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.828 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.378 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.378    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.948 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.948    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.062 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.062    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.176 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.176    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.333 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          0.864    21.197    alum/data2[29]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.526 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    21.526    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.059 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.059    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.293    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.644    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.878    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.035 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.106    24.141    alum/data2[28]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.473 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.473    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.023 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.023    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.365 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.365    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.479 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.479    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.593 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.593    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.707 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.821 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.978 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          0.901    26.878    alum/data2[27]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.207 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.757 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.757    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.871 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.871    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.985 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.985    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.099 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.099    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.213 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.213    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.327 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.327    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.441 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.441    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.555 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.712 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          0.679    29.391    alum/data2[26]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.720 r  alum/D_registers_q[7][25]_i_43/O
                         net (fo=1, routed)           0.000    29.720    alum/D_registers_q[7][25]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.252 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.252    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.366 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    30.366    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.480 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.480    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.594 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.009    30.603    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.717 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.717    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.831 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.831    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.945 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.102 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.107    32.209    alum/data2[25]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.538 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.088 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.202 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.202    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.316 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.316    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.430    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.658    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.772    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.886    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.043 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          1.012    35.055    alum/data2[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.384 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    35.384    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.934 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.390    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.504    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.618    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.732 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.732    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.889 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          1.175    38.063    alum/data2[23]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.392 r  alum/D_registers_q[7][22]_i_44/O
                         net (fo=1, routed)           0.000    38.392    alum/D_registers_q[7][22]_i_44_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.793 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.793    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.907 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.021 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.021    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.135 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.135    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.249 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.249    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.363 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.363    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.477 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.477    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.591 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.591    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.748 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.951    40.700    alum/data2[22]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    41.029 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    41.029    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.562 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.562    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.679 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.796 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.796    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.913 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.913    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.030 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.030    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.147 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.147    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.264 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.264    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.381 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.538 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          1.098    43.636    alum/data2[21]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    43.968 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.968    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.518 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.746 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.746    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.860 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.860    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.974 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.974    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.088 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.088    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.202 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.202    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.316 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.316    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.473 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          1.295    46.768    alum/data2[20]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    47.097 r  alum/D_registers_q[7][19]_i_48/O
                         net (fo=1, routed)           0.000    47.097    alum/D_registers_q[7][19]_i_48_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.498 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.498    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.612    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.726    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.840    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.954    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.068 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.068    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.182 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.182    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.296 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.296    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.453 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          0.975    49.428    alum/data2[19]
    SLICE_X50Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.228 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.228    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.345 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.345    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.462 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.462    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.579 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.579    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.696 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.696    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.813 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.813    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.930 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.930    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.047 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.047    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.204 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.033    52.237    alum/data2[18]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.569 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    52.569    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.119 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.119    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.233 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.233    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.347 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.347    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.461 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.461    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.575 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.575    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.689 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.074 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          1.261    55.335    alum/data2[17]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.664 r  alum/D_registers_q[7][16]_i_42/O
                         net (fo=1, routed)           0.000    55.664    alum/D_registers_q[7][16]_i_42_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.197 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.314 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.314    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.431 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.431    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.548 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.548    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.665 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.782 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.782    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.899 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.899    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.056 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.891    57.946    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.278 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.278    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.828 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.828    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.942 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.942    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.056 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.056    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.170 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.170    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.284 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.284    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.398 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.398    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.512    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.626    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.783 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          0.985    60.768    alum/data2[15]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.097 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.097    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.630 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.630    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.747 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.864 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.864    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.981 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.981    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.098 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.215 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.215    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.332 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.449 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.449    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.606 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.969    63.575    alum/data2[14]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.907 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    63.907    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.457 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.457    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.571 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.571    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.685 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.685    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.799 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.913 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.913    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.027 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.027    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.141 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.141    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.255 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.255    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.412 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.955    66.368    alum/data2[13]
    SLICE_X31Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.153 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.153    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.267 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.267    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.381 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.381    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.495 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.495    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.609 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.609    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.723 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.723    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.837 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.951 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.951    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.107 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          1.033    69.140    alum/data2[12]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.469 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    69.469    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.019 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.133 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.133    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.247 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.247    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.361 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.361    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.475 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.475    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.589 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.589    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.703 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.817 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.817    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.974 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.989    71.963    alum/data2[11]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.763 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.763    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.880 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.880    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.997 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.997    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.114 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.739 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          0.914    74.653    alum/data2[10]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.985 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    74.985    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.535 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.991 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.991    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.105 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.105    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.219 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.219    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.333 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.333    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.490 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.108    77.598    alum/data2[9]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    77.927 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    77.927    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.477 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.477    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.591 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.591    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.705 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.705    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.819 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.819    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.933 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.047 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.047    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.161 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.161    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.275 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.432 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          1.088    80.520    alum/data2[8]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    80.849 r  alum/D_registers_q[7][7]_i_46/O
                         net (fo=1, routed)           0.000    80.849    alum/D_registers_q[7][7]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.399 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.399    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.513 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.513    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.627 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.627    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.741 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.741    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.354 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          0.830    83.184    alum/data2[7]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.513 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.513    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.063 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.063    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.177 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.177    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.291 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.405 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.405    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.519 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.519    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.633 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.633    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.747 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.018 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          1.039    86.057    alum/data2[6]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.386 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.936 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    86.936    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.050 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.050    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.164 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.164    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.278 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.278    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.392 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.392    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.506 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.620 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.620    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.734 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.734    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.891 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.309    89.200    alum/data2[5]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.529 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.529    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.079 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.079    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.193 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.193    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.307 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.307    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.421 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.421    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.535 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.535    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.649 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.034 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.019    92.052    alum/data2[4]
    SLICE_X49Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.381 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.381    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.931 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    92.931    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.045 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.045    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.159 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.159    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.273 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.273    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.387 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.387    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.501 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.615 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.615    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.729 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.729    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.886 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          1.102    94.988    alum/data2[3]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    95.317 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.317    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.850 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.850    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.967 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.967    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.084 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.084    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.201 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.201    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.318 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.318    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.435 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.435    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.552 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.552    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.669 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.669    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.826 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.893    97.719    alum/data2[2]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.051 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.051    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.584 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.584    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.701 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.818 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.818    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.935 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.052 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.052    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.169 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.169    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.286 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.286    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.403 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.403    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.560 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          0.834   100.394    alum/data2[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.726 r  alum/D_registers_q[7][0]_i_143/O
                         net (fo=1, routed)           0.000   100.726    alum/D_registers_q[7][0]_i_143_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.276 r  alum/D_registers_q_reg[7][0]_i_136/CO[3]
                         net (fo=1, routed)           0.000   101.276    alum/D_registers_q_reg[7][0]_i_136_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.390    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.504 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.504    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.618 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.618    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.732 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.732    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.846 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.846    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.960 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.960    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.074 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.074    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.231 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.504   102.735    sm/data2[0]
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.329   103.064 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.497    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.124   103.621 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.251   104.871    sm/M_alum_out[0]
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.118   104.989 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.488   105.477    sm/D_states_q[3]_i_34_n_0
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.321   105.798 f  sm/D_states_q[3]_i_30/O
                         net (fo=2, routed)           0.547   106.346    sm/D_states_q[3]_i_30_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I2_O)        0.332   106.678 r  sm/D_states_q[3]_i_22/O
                         net (fo=1, routed)           0.440   107.118    sm/D_states_q[3]_i_22_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I4_O)        0.124   107.242 r  sm/D_states_q[3]_i_7/O
                         net (fo=3, routed)           0.644   107.886    sm/D_states_q[3]_i_7_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   108.010 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.471   108.480    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.435   115.951    sm/clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.259   116.210    
                         clock uncertainty           -0.035   116.175    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)       -0.047   116.128    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.128    
                         arrival time                        -108.481    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.272ns  (logic 60.380ns (58.467%)  route 42.892ns (41.533%))
  Logic Levels:           326  (CARRY4=286 LUT2=2 LUT3=29 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y22         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[7]/Q
                         net (fo=123, routed)         1.826     7.420    sm/D_states_q[7]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.544 r  sm/D_registers_q[7][31]_i_61/O
                         net (fo=2, routed)           1.007     8.550    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.674 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.833     9.508    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I2_O)        0.150     9.658 r  sm/temp_out0_i_85/O
                         net (fo=64, routed)          1.196    10.854    L_reg/M_sm_ra1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.328    11.182 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           0.729    11.911    L_reg/temp_out0_i_33_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.035 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           1.311    13.345    sm/M_alum_a[31]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.124    13.469 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.469    alum/S[0]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.982 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.982    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.099 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.099    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.216 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.216    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.333 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.333    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.450 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.450    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.567 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.567    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.684 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.801    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.055 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          0.741    15.796    alum/data2[31]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.367    16.163 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.163    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.713    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.827 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.827    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.941 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.941    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.169    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.283 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.283    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.397 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.397    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.511 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.511    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.668 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          0.831    18.499    alum/data2[30]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.828 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.378 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.378    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.948 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.948    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.062 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.062    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.176 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.176    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.333 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          0.864    21.197    alum/data2[29]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.526 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    21.526    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.059 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.059    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.293    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.644    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.878    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.035 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.106    24.141    alum/data2[28]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.473 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.473    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.023 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.023    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.365 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.365    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.479 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.479    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.593 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.593    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.707 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.821 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.978 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          0.901    26.878    alum/data2[27]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.207 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.757 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.757    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.871 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.871    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.985 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.985    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.099 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.099    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.213 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.213    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.327 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.327    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.441 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.441    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.555 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.712 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          0.679    29.391    alum/data2[26]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.720 r  alum/D_registers_q[7][25]_i_43/O
                         net (fo=1, routed)           0.000    29.720    alum/D_registers_q[7][25]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.252 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.252    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.366 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    30.366    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.480 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.480    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.594 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.009    30.603    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.717 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.717    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.831 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.831    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.945 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.102 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.107    32.209    alum/data2[25]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.538 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.088 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.202 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.202    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.316 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.316    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.430    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.658    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.772    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.886    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.043 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          1.012    35.055    alum/data2[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.384 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    35.384    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.934 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.390    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.504    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.618    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.732 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.732    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.889 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          1.175    38.063    alum/data2[23]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.392 r  alum/D_registers_q[7][22]_i_44/O
                         net (fo=1, routed)           0.000    38.392    alum/D_registers_q[7][22]_i_44_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.793 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.793    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.907 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.021 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.021    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.135 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.135    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.249 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.249    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.363 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.363    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.477 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.477    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.591 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.591    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.748 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.951    40.700    alum/data2[22]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    41.029 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    41.029    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.562 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.562    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.679 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.796 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.796    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.913 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.913    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.030 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.030    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.147 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.147    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.264 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.264    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.381 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.538 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          1.098    43.636    alum/data2[21]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    43.968 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.968    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.518 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.746 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.746    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.860 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.860    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.974 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.974    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.088 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.088    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.202 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.202    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.316 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.316    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.473 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          1.295    46.768    alum/data2[20]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    47.097 r  alum/D_registers_q[7][19]_i_48/O
                         net (fo=1, routed)           0.000    47.097    alum/D_registers_q[7][19]_i_48_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.498 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.498    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.612    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.726    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.840    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.954    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.068 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.068    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.182 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.182    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.296 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.296    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.453 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          0.975    49.428    alum/data2[19]
    SLICE_X50Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.228 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.228    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.345 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.345    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.462 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.462    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.579 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.579    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.696 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.696    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.813 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.813    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.930 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.930    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.047 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.047    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.204 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.033    52.237    alum/data2[18]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.569 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    52.569    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.119 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.119    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.233 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.233    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.347 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.347    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.461 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.461    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.575 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.575    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.689 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.074 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          1.261    55.335    alum/data2[17]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.664 r  alum/D_registers_q[7][16]_i_42/O
                         net (fo=1, routed)           0.000    55.664    alum/D_registers_q[7][16]_i_42_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.197 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.314 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.314    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.431 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.431    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.548 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.548    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.665 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.782 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.782    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.899 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.899    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.056 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.891    57.946    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.278 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.278    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.828 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.828    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.942 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.942    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.056 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.056    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.170 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.170    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.284 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.284    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.398 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.398    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.512    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.626    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.783 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          0.985    60.768    alum/data2[15]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.097 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.097    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.630 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.630    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.747 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.864 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.864    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.981 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.981    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.098 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.215 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.215    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.332 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.449 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.449    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.606 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.969    63.575    alum/data2[14]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.907 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    63.907    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.457 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.457    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.571 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.571    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.685 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.685    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.799 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.913 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.913    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.027 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.027    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.141 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.141    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.255 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.255    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.412 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.955    66.368    alum/data2[13]
    SLICE_X31Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.153 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.153    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.267 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.267    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.381 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.381    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.495 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.495    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.609 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.609    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.723 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.723    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.837 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.951 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.951    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.107 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          1.033    69.140    alum/data2[12]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.469 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    69.469    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.019 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.133 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.133    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.247 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.247    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.361 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.361    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.475 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.475    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.589 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.589    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.703 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.817 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.817    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.974 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.989    71.963    alum/data2[11]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.763 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.763    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.880 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.880    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.997 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.997    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.114 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.739 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          0.914    74.653    alum/data2[10]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.985 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    74.985    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.535 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.991 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.991    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.105 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.105    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.219 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.219    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.333 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.333    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.490 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.108    77.598    alum/data2[9]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    77.927 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    77.927    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.477 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.477    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.591 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.591    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.705 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.705    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.819 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.819    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.933 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.047 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.047    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.161 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.161    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.275 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.432 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          1.088    80.520    alum/data2[8]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    80.849 r  alum/D_registers_q[7][7]_i_46/O
                         net (fo=1, routed)           0.000    80.849    alum/D_registers_q[7][7]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.399 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.399    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.513 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.513    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.627 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.627    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.741 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.741    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.354 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          0.830    83.184    alum/data2[7]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.513 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.513    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.063 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.063    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.177 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.177    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.291 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.405 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.405    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.519 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.519    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.633 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.633    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.747 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.018 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          1.039    86.057    alum/data2[6]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.386 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.936 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    86.936    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.050 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.050    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.164 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.164    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.278 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.278    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.392 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.392    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.506 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.620 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.620    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.734 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.734    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.891 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.309    89.200    alum/data2[5]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.529 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.529    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.079 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.079    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.193 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.193    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.307 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.307    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.421 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.421    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.535 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.535    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.649 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.034 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.019    92.052    alum/data2[4]
    SLICE_X49Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.381 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.381    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.931 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    92.931    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.045 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.045    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.159 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.159    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.273 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.273    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.387 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.387    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.501 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.615 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.615    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.729 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.729    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.886 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          1.102    94.988    alum/data2[3]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    95.317 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.317    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.850 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.850    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.967 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.967    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.084 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.084    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.201 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.201    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.318 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.318    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.435 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.435    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.552 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.552    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.669 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.669    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.826 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.893    97.719    alum/data2[2]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.051 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.051    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.584 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.584    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.701 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.818 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.818    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.935 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.052 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.052    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.169 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.169    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.286 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.286    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.403 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.403    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.560 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          0.834   100.394    alum/data2[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.726 r  alum/D_registers_q[7][0]_i_143/O
                         net (fo=1, routed)           0.000   100.726    alum/D_registers_q[7][0]_i_143_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.276 r  alum/D_registers_q_reg[7][0]_i_136/CO[3]
                         net (fo=1, routed)           0.000   101.276    alum/D_registers_q_reg[7][0]_i_136_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.390    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.504 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.504    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.618 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.618    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.732 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.732    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.846 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.846    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.960 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.960    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.074 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.074    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.231 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.504   102.735    sm/data2[0]
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.329   103.064 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.497    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.124   103.621 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.558   105.179    sm/M_alum_out[0]
    SLICE_X51Y28         LUT5 (Prop_lut5_I4_O)        0.153   105.332 r  sm/D_states_q[1]_i_35/O
                         net (fo=2, routed)           0.464   105.796    sm/D_states_q[1]_i_35_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.327   106.123 r  sm/D_states_q[1]_i_23/O
                         net (fo=1, routed)           0.865   106.989    sm/D_states_q[1]_i_23_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I2_O)        0.124   107.113 r  sm/D_states_q[1]_i_7/O
                         net (fo=3, routed)           0.431   107.544    sm/D_states_q[1]_i_7_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124   107.668 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.742   108.410    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X45Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.431   115.947    sm/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.259   116.206    
                         clock uncertainty           -0.035   116.171    
    SLICE_X45Y24         FDRE (Setup_fdre_C_D)       -0.103   116.068    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.068    
                         arrival time                        -108.411    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.246ns  (logic 60.671ns (58.764%)  route 42.575ns (41.236%))
  Logic Levels:           327  (CARRY4=286 LUT2=4 LUT3=29 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y22         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[7]/Q
                         net (fo=123, routed)         1.826     7.420    sm/D_states_q[7]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.544 r  sm/D_registers_q[7][31]_i_61/O
                         net (fo=2, routed)           1.007     8.550    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.674 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.833     9.508    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I2_O)        0.150     9.658 r  sm/temp_out0_i_85/O
                         net (fo=64, routed)          1.196    10.854    L_reg/M_sm_ra1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.328    11.182 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           0.729    11.911    L_reg/temp_out0_i_33_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.035 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           1.311    13.345    sm/M_alum_a[31]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.124    13.469 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.469    alum/S[0]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.982 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.982    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.099 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.099    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.216 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.216    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.333 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.333    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.450 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.450    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.567 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.567    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.684 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.801    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.055 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          0.741    15.796    alum/data2[31]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.367    16.163 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.163    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.713    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.827 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.827    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.941 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.941    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.169    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.283 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.283    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.397 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.397    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.511 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.511    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.668 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          0.831    18.499    alum/data2[30]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.828 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.378 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.378    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.948 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.948    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.062 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.062    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.176 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.176    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.333 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          0.864    21.197    alum/data2[29]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.526 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    21.526    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.059 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.059    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.293    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.644    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.878    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.035 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.106    24.141    alum/data2[28]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.473 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.473    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.023 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.023    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.365 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.365    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.479 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.479    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.593 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.593    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.707 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.821 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.978 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          0.901    26.878    alum/data2[27]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.207 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.757 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.757    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.871 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.871    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.985 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.985    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.099 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.099    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.213 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.213    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.327 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.327    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.441 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.441    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.555 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.712 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          0.679    29.391    alum/data2[26]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.720 r  alum/D_registers_q[7][25]_i_43/O
                         net (fo=1, routed)           0.000    29.720    alum/D_registers_q[7][25]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.252 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.252    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.366 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    30.366    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.480 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.480    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.594 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.009    30.603    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.717 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.717    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.831 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.831    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.945 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.102 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.107    32.209    alum/data2[25]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.538 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.088 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.202 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.202    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.316 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.316    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.430    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.658    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.772    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.886    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.043 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          1.012    35.055    alum/data2[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.384 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    35.384    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.934 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.390    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.504    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.618    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.732 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.732    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.889 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          1.175    38.063    alum/data2[23]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.392 r  alum/D_registers_q[7][22]_i_44/O
                         net (fo=1, routed)           0.000    38.392    alum/D_registers_q[7][22]_i_44_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.793 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.793    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.907 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.021 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.021    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.135 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.135    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.249 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.249    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.363 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.363    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.477 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.477    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.591 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.591    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.748 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.951    40.700    alum/data2[22]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    41.029 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    41.029    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.562 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.562    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.679 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.796 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.796    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.913 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.913    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.030 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.030    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.147 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.147    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.264 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.264    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.381 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.538 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          1.098    43.636    alum/data2[21]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    43.968 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.968    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.518 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.746 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.746    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.860 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.860    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.974 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.974    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.088 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.088    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.202 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.202    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.316 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.316    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.473 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          1.295    46.768    alum/data2[20]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    47.097 r  alum/D_registers_q[7][19]_i_48/O
                         net (fo=1, routed)           0.000    47.097    alum/D_registers_q[7][19]_i_48_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.498 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.498    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.612    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.726    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.840    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.954    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.068 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.068    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.182 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.182    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.296 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.296    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.453 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          0.975    49.428    alum/data2[19]
    SLICE_X50Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.228 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.228    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.345 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.345    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.462 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.462    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.579 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.579    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.696 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.696    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.813 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.813    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.930 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.930    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.047 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.047    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.204 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.033    52.237    alum/data2[18]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.569 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    52.569    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.119 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.119    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.233 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.233    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.347 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.347    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.461 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.461    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.575 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.575    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.689 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.074 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          1.261    55.335    alum/data2[17]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.664 r  alum/D_registers_q[7][16]_i_42/O
                         net (fo=1, routed)           0.000    55.664    alum/D_registers_q[7][16]_i_42_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.197 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.314 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.314    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.431 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.431    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.548 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.548    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.665 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.782 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.782    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.899 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.899    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.056 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.891    57.946    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.278 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.278    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.828 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.828    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.942 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.942    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.056 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.056    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.170 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.170    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.284 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.284    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.398 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.398    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.512    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.626    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.783 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          0.985    60.768    alum/data2[15]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.097 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.097    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.630 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.630    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.747 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.864 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.864    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.981 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.981    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.098 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.215 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.215    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.332 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.449 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.449    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.606 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.969    63.575    alum/data2[14]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.907 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    63.907    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.457 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.457    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.571 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.571    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.685 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.685    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.799 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.913 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.913    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.027 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.027    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.141 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.141    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.255 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.255    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.412 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.955    66.368    alum/data2[13]
    SLICE_X31Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.153 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.153    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.267 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.267    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.381 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.381    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.495 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.495    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.609 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.609    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.723 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.723    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.837 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.951 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.951    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.107 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          1.033    69.140    alum/data2[12]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.469 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    69.469    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.019 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.133 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.133    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.247 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.247    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.361 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.361    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.475 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.475    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.589 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.589    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.703 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.817 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.817    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.974 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.989    71.963    alum/data2[11]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.763 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.763    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.880 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.880    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.997 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.997    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.114 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.739 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          0.914    74.653    alum/data2[10]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.985 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    74.985    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.535 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.991 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.991    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.105 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.105    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.219 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.219    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.333 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.333    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.490 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.108    77.598    alum/data2[9]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    77.927 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    77.927    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.477 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.477    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.591 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.591    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.705 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.705    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.819 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.819    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.933 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.047 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.047    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.161 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.161    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.275 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.432 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          1.088    80.520    alum/data2[8]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    80.849 r  alum/D_registers_q[7][7]_i_46/O
                         net (fo=1, routed)           0.000    80.849    alum/D_registers_q[7][7]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.399 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.399    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.513 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.513    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.627 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.627    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.741 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.741    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.354 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          0.830    83.184    alum/data2[7]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.513 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.513    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.063 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.063    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.177 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.177    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.291 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.405 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.405    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.519 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.519    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.633 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.633    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.747 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.018 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          1.039    86.057    alum/data2[6]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.386 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.936 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    86.936    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.050 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.050    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.164 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.164    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.278 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.278    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.392 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.392    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.506 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.620 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.620    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.734 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.734    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.891 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.309    89.200    alum/data2[5]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.529 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.529    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.079 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.079    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.193 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.193    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.307 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.307    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.421 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.421    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.535 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.535    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.649 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.034 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.019    92.052    alum/data2[4]
    SLICE_X49Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.381 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.381    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.931 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    92.931    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.045 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.045    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.159 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.159    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.273 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.273    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.387 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.387    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.501 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.615 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.615    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.729 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.729    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.886 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          1.102    94.988    alum/data2[3]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    95.317 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.317    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.850 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.850    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.967 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.967    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.084 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.084    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.201 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.201    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.318 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.318    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.435 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.435    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.552 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.552    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.669 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.669    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.826 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.893    97.719    alum/data2[2]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.051 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.051    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.584 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.584    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.701 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.818 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.818    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.935 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.052 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.052    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.169 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.169    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.286 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.286    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.403 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.403    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.560 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          0.834   100.394    alum/data2[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.726 r  alum/D_registers_q[7][0]_i_143/O
                         net (fo=1, routed)           0.000   100.726    alum/D_registers_q[7][0]_i_143_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.276 r  alum/D_registers_q_reg[7][0]_i_136/CO[3]
                         net (fo=1, routed)           0.000   101.276    alum/D_registers_q_reg[7][0]_i_136_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.390    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.504 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.504    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.618 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.618    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.732 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.732    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.846 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.846    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.960 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.960    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.074 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.074    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.231 f  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.504   102.735    sm/data2[0]
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.329   103.064 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.497    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.124   103.621 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.251   104.871    sm/M_alum_out[0]
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.118   104.989 f  sm/D_states_q[3]_i_34/O
                         net (fo=4, routed)           0.488   105.477    sm/D_states_q[3]_i_34_n_0
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.321   105.798 f  sm/D_states_q[3]_i_30/O
                         net (fo=2, routed)           0.547   106.346    sm/D_states_q[3]_i_30_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I2_O)        0.332   106.678 r  sm/D_states_q[3]_i_22/O
                         net (fo=1, routed)           0.440   107.118    sm/D_states_q[3]_i_22_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I4_O)        0.124   107.242 r  sm/D_states_q[3]_i_7/O
                         net (fo=3, routed)           0.639   107.881    sm/D_states_q[3]_i_7_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   108.005 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   108.384    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.435   115.951    sm/clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.259   116.210    
                         clock uncertainty           -0.035   116.175    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)       -0.081   116.094    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.094    
                         arrival time                        -108.384    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.177ns  (logic 60.659ns (58.791%)  route 42.518ns (41.209%))
  Logic Levels:           328  (CARRY4=286 LUT2=3 LUT3=29 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X55Y22         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDSE (Prop_fdse_C_Q)         0.456     5.594 f  sm/D_states_q_reg[7]/Q
                         net (fo=123, routed)         1.826     7.420    sm/D_states_q[7]
    SLICE_X44Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.544 r  sm/D_registers_q[7][31]_i_61/O
                         net (fo=2, routed)           1.007     8.550    sm/D_registers_q[7][31]_i_61_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I3_O)        0.124     8.674 r  sm/D_registers_q[7][31]_i_27/O
                         net (fo=2, routed)           0.833     9.508    sm/D_registers_q[7][31]_i_27_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I2_O)        0.150     9.658 r  sm/temp_out0_i_85/O
                         net (fo=64, routed)          1.196    10.854    L_reg/M_sm_ra1[1]
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.328    11.182 r  L_reg/temp_out0_i_33/O
                         net (fo=2, routed)           0.729    11.911    L_reg/temp_out0_i_33_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.035 r  L_reg/temp_out0_i_1/O
                         net (fo=9, routed)           1.311    13.345    sm/M_alum_a[31]
    SLICE_X30Y6          LUT2 (Prop_lut2_I1_O)        0.124    13.469 r  sm/D_registers_q[7][31]_i_148/O
                         net (fo=1, routed)           0.000    13.469    alum/S[0]
    SLICE_X30Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.982 r  alum/D_registers_q_reg[7][31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.982    alum/D_registers_q_reg[7][31]_i_139_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.099 r  alum/D_registers_q_reg[7][31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.099    alum/D_registers_q_reg[7][31]_i_134_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.216 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.216    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.333 r  alum/D_registers_q_reg[7][31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.333    alum/D_registers_q_reg[7][31]_i_124_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.450 r  alum/D_registers_q_reg[7][31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.450    alum/D_registers_q_reg[7][31]_i_119_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.567 r  alum/D_registers_q_reg[7][31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    14.567    alum/D_registers_q_reg[7][31]_i_114_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.684 r  alum/D_registers_q_reg[7][31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    14.684    alum/D_registers_q_reg[7][31]_i_96_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.801 r  alum/D_registers_q_reg[7][31]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.801    alum/D_registers_q_reg[7][31]_i_67_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.055 r  alum/D_registers_q_reg[7][31]_i_32/CO[0]
                         net (fo=37, routed)          0.741    15.796    alum/data2[31]
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.367    16.163 r  alum/D_registers_q[7][30]_i_45/O
                         net (fo=1, routed)           0.000    16.163    alum/D_registers_q[7][30]_i_45_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.713 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.713    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.827 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.827    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.941 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.941    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.055    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.169    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.283 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.283    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.397 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.397    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.511 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.511    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.668 r  alum/D_registers_q_reg[7][30]_i_3/CO[1]
                         net (fo=37, routed)          0.831    18.499    alum/data2[30]
    SLICE_X29Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.828 r  alum/D_registers_q[7][29]_i_48/O
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q[7][29]_i_48_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.378 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.378    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.492 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.492    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.606 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.606    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.720 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.834 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.834    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.948 r  alum/D_registers_q_reg[7][29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.948    alum/D_registers_q_reg[7][29]_i_16_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.062 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.062    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.176 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.176    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.333 r  alum/D_registers_q_reg[7][29]_i_3/CO[1]
                         net (fo=36, routed)          0.864    21.197    alum/data2[29]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.329    21.526 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    21.526    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.059 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.059    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.176 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.293 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.293    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.410 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.410    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.527    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.644 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    22.644    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.761 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.761    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.878 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.878    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.035 r  alum/D_registers_q_reg[7][28]_i_3/CO[1]
                         net (fo=37, routed)          1.106    24.141    alum/data2[28]
    SLICE_X33Y12         LUT3 (Prop_lut3_I0_O)        0.332    24.473 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    24.473    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.023 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.023    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.137 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.137    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.251    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.365 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.365    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.479 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.479    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.593 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.593    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.707 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.821 r  alum/D_registers_q_reg[7][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.821    alum/D_registers_q_reg[7][27]_i_6_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.978 r  alum/D_registers_q_reg[7][27]_i_3/CO[1]
                         net (fo=36, routed)          0.901    26.878    alum/data2[27]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    27.207 r  alum/D_registers_q[7][26]_i_46/O
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q[7][26]_i_46_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.757 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.757    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.871 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.871    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.985 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.985    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.099 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    28.099    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.213 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    28.213    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.327 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.327    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.441 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.441    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.555 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.712 r  alum/D_registers_q_reg[7][26]_i_3/CO[1]
                         net (fo=36, routed)          0.679    29.391    alum/data2[26]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    29.720 r  alum/D_registers_q[7][25]_i_43/O
                         net (fo=1, routed)           0.000    29.720    alum/D_registers_q[7][25]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.252 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    30.252    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.366 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    30.366    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.480 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    30.480    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.594 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.009    30.603    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.717 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.717    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.831 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    30.831    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.945 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.945    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.102 r  alum/D_registers_q_reg[7][25]_i_3/CO[1]
                         net (fo=36, routed)          1.107    32.209    alum/data2[25]
    SLICE_X37Y16         LUT3 (Prop_lut3_I0_O)        0.329    32.538 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    32.538    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.088 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    33.088    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.202 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.202    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.316 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    33.316    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.430 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.430    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.544 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.544    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.658 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.658    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.772 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.772    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.886 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.886    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.043 r  alum/D_registers_q_reg[7][24]_i_3/CO[1]
                         net (fo=36, routed)          1.012    35.055    alum/data2[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    35.384 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    35.384    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.934 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.934    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.048 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.048    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.162 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.162    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.276    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.390    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.504    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.618    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.732 r  alum/D_registers_q_reg[7][23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.732    alum/D_registers_q_reg[7][23]_i_6_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.889 r  alum/D_registers_q_reg[7][23]_i_3/CO[1]
                         net (fo=36, routed)          1.175    38.063    alum/data2[23]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.329    38.392 r  alum/D_registers_q[7][22]_i_44/O
                         net (fo=1, routed)           0.000    38.392    alum/D_registers_q[7][22]_i_44_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.793 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.793    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.907 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.907    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.021 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.021    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.135 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.135    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.249 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.249    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.363 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.363    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.477 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.477    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.591 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.591    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.748 r  alum/D_registers_q_reg[7][22]_i_3/CO[1]
                         net (fo=36, routed)          0.951    40.700    alum/data2[22]
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.329    41.029 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    41.029    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.562 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.562    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.679 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    41.679    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.796 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    41.796    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.913 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    41.913    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.030 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.030    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.147 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.147    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.264 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    42.264    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.381 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.538 r  alum/D_registers_q_reg[7][21]_i_3/CO[1]
                         net (fo=36, routed)          1.098    43.636    alum/data2[21]
    SLICE_X41Y12         LUT3 (Prop_lut3_I0_O)        0.332    43.968 r  alum/D_registers_q[7][20]_i_46/O
                         net (fo=1, routed)           0.000    43.968    alum/D_registers_q[7][20]_i_46_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.518 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.518    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.632    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.746 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.746    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.860 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.860    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.974 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.974    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.088 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    45.088    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.202 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    45.202    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.316 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.316    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.473 r  alum/D_registers_q_reg[7][20]_i_3/CO[1]
                         net (fo=36, routed)          1.295    46.768    alum/data2[20]
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.329    47.097 r  alum/D_registers_q[7][19]_i_48/O
                         net (fo=1, routed)           0.000    47.097    alum/D_registers_q[7][19]_i_48_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.498 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.498    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.612 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.612    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.726 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.726    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.840 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.840    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.954 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.954    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.068 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.068    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.182 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.182    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.296 r  alum/D_registers_q_reg[7][19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.296    alum/D_registers_q_reg[7][19]_i_6_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.453 r  alum/D_registers_q_reg[7][19]_i_3/CO[1]
                         net (fo=36, routed)          0.975    49.428    alum/data2[19]
    SLICE_X50Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.228 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.228    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.345 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.345    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.462 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.462    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.579 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.579    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.696 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.696    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.813 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.813    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.930 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    50.930    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.047 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.047    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.204 r  alum/D_registers_q_reg[7][18]_i_3/CO[1]
                         net (fo=36, routed)          1.033    52.237    alum/data2[18]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.332    52.569 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    52.569    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.119 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.119    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.233 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.233    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.347 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    53.347    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.461 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.461    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.575 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    53.575    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.689 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.689    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.803 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.803    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.917 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.917    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.074 r  alum/D_registers_q_reg[7][17]_i_3/CO[1]
                         net (fo=36, routed)          1.261    55.335    alum/data2[17]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    55.664 r  alum/D_registers_q[7][16]_i_42/O
                         net (fo=1, routed)           0.000    55.664    alum/D_registers_q[7][16]_i_42_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.197 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    56.197    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.314 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    56.314    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.431 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.431    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.548 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.548    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.665 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.782 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.782    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.899 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.899    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.056 r  alum/D_registers_q_reg[7][16]_i_3/CO[1]
                         net (fo=36, routed)          0.891    57.946    alum/data2[16]
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.332    58.278 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    58.278    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.828 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.828    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.942 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.942    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.056 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.056    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.170 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.170    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.284 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.284    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.398 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.398    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.512 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.512    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.626 r  alum/D_registers_q_reg[7][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.626    alum/D_registers_q_reg[7][15]_i_5_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.783 r  alum/D_registers_q_reg[7][15]_i_3/CO[1]
                         net (fo=36, routed)          0.985    60.768    alum/data2[15]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    61.097 r  alum/D_registers_q[7][14]_i_46/O
                         net (fo=1, routed)           0.000    61.097    alum/D_registers_q[7][14]_i_46_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.630 r  alum/D_registers_q_reg[7][14]_i_39/CO[3]
                         net (fo=1, routed)           0.000    61.630    alum/D_registers_q_reg[7][14]_i_39_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.747 r  alum/D_registers_q_reg[7][14]_i_34/CO[3]
                         net (fo=1, routed)           0.000    61.747    alum/D_registers_q_reg[7][14]_i_34_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.864 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    61.864    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.981 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    61.981    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.098 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    62.098    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.215 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    62.215    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.332 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.332    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.449 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.449    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.606 r  alum/D_registers_q_reg[7][14]_i_3/CO[1]
                         net (fo=36, routed)          0.969    63.575    alum/data2[14]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    63.907 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    63.907    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.457 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.457    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.571 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.571    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.685 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.685    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.799 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.913 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    64.913    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.027 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    65.027    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.141 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    65.141    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.255 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.255    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.412 r  alum/D_registers_q_reg[7][13]_i_3/CO[1]
                         net (fo=36, routed)          0.955    66.368    alum/data2[13]
    SLICE_X31Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.153 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.153    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.267 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.267    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.381 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.381    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.495 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.495    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.609 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.609    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.723 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.723    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.837 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.837    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.951 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.951    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.107 r  alum/D_registers_q_reg[7][12]_i_3/CO[1]
                         net (fo=36, routed)          1.033    69.140    alum/data2[12]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.329    69.469 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    69.469    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.019 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.019    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.133 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.133    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.247 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.247    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.361 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.361    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.475 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    70.475    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.589 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.589    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.703 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.817 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.817    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.974 r  alum/D_registers_q_reg[7][11]_i_3/CO[1]
                         net (fo=36, routed)          0.989    71.963    alum/data2[11]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    72.763 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.763    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.880 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000    72.880    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.997 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    72.997    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.114 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.739 r  alum/D_registers_q_reg[7][10]_i_3/CO[1]
                         net (fo=36, routed)          0.914    74.653    alum/data2[10]
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.332    74.985 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    74.985    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.535 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.535    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.649 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.649    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.763 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.763    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.877 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.877    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.991 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.991    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.105 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.105    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.219 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.219    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.333 r  alum/D_registers_q_reg[7][9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.333    alum/D_registers_q_reg[7][9]_i_5_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.490 r  alum/D_registers_q_reg[7][9]_i_3/CO[1]
                         net (fo=36, routed)          1.108    77.598    alum/data2[9]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.329    77.927 r  alum/D_registers_q[7][8]_i_46/O
                         net (fo=1, routed)           0.000    77.927    alum/D_registers_q[7][8]_i_46_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.477 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.477    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.591 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.591    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.705 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.705    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.819 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.819    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.933 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.933    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.047 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    79.047    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.161 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.161    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.275 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.275    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.432 r  alum/D_registers_q_reg[7][8]_i_3/CO[1]
                         net (fo=36, routed)          1.088    80.520    alum/data2[8]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    80.849 r  alum/D_registers_q[7][7]_i_46/O
                         net (fo=1, routed)           0.000    80.849    alum/D_registers_q[7][7]_i_46_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.399 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.399    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.513 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    81.513    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.627 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    81.627    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.741 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.741    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.855 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.855    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.969 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    81.969    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.083 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    82.083    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.197 r  alum/D_registers_q_reg[7][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    82.197    alum/D_registers_q_reg[7][7]_i_5_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.354 r  alum/D_registers_q_reg[7][7]_i_3/CO[1]
                         net (fo=36, routed)          0.830    83.184    alum/data2[7]
    SLICE_X44Y6          LUT3 (Prop_lut3_I0_O)        0.329    83.513 r  alum/D_registers_q[7][6]_i_46/O
                         net (fo=1, routed)           0.000    83.513    alum/D_registers_q[7][6]_i_46_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.063 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000    84.063    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.177 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.177    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.291 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    84.291    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.405 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.405    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.519 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.519    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.633 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000    84.633    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.747 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.747    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.861 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.861    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.018 r  alum/D_registers_q_reg[7][6]_i_3/CO[1]
                         net (fo=36, routed)          1.039    86.057    alum/data2[6]
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.386 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    86.386    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.936 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    86.936    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.050 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.050    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.164 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.164    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.278 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.278    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.392 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.392    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.506 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.506    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.620 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.620    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.734 r  alum/D_registers_q_reg[7][5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.734    alum/D_registers_q_reg[7][5]_i_5_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.891 r  alum/D_registers_q_reg[7][5]_i_3/CO[1]
                         net (fo=36, routed)          1.309    89.200    alum/data2[5]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.329    89.529 r  alum/D_registers_q[7][4]_i_46/O
                         net (fo=1, routed)           0.000    89.529    alum/D_registers_q[7][4]_i_46_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.079 r  alum/D_registers_q_reg[7][4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    90.079    alum/D_registers_q_reg[7][4]_i_39_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.193 r  alum/D_registers_q_reg[7][4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    90.193    alum/D_registers_q_reg[7][4]_i_34_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.307 r  alum/D_registers_q_reg[7][4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.307    alum/D_registers_q_reg[7][4]_i_29_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.421 r  alum/D_registers_q_reg[7][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.421    alum/D_registers_q_reg[7][4]_i_24_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.535 r  alum/D_registers_q_reg[7][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.535    alum/D_registers_q_reg[7][4]_i_19_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.649 r  alum/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.649    alum/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.763 r  alum/D_registers_q_reg[7][4]_i_9/CO[3]
                         net (fo=1, routed)           0.000    90.763    alum/D_registers_q_reg[7][4]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.877 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    90.877    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.034 r  alum/D_registers_q_reg[7][4]_i_3/CO[1]
                         net (fo=36, routed)          1.019    92.052    alum/data2[4]
    SLICE_X49Y3          LUT3 (Prop_lut3_I0_O)        0.329    92.381 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    92.381    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.931 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    92.931    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.045 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    93.045    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.159 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    93.159    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.273 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    93.273    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.387 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    93.387    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.501 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    93.501    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.615 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    93.615    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.729 r  alum/D_registers_q_reg[7][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.729    alum/D_registers_q_reg[7][3]_i_5_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.886 r  alum/D_registers_q_reg[7][3]_i_3/CO[1]
                         net (fo=36, routed)          1.102    94.988    alum/data2[3]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329    95.317 r  alum/D_registers_q[7][2]_i_46/O
                         net (fo=1, routed)           0.000    95.317    alum/D_registers_q[7][2]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.850 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.850    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.967 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.967    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.084 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.084    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.201 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.201    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.318 r  alum/D_registers_q_reg[7][2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    96.318    alum/D_registers_q_reg[7][2]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.435 r  alum/D_registers_q_reg[7][2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    96.435    alum/D_registers_q_reg[7][2]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.552 r  alum/D_registers_q_reg[7][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    96.552    alum/D_registers_q_reg[7][2]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.669 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    96.669    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.826 r  alum/D_registers_q_reg[7][2]_i_3/CO[1]
                         net (fo=36, routed)          0.893    97.719    alum/data2[2]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.332    98.051 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000    98.051    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.584 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.584    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.701 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.818 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.818    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.935 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.935    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.052 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000    99.052    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.169 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    99.169    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.286 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    99.286    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.403 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    99.403    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.560 r  alum/D_registers_q_reg[7][1]_i_4/CO[1]
                         net (fo=36, routed)          0.834   100.394    alum/data2[1]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332   100.726 r  alum/D_registers_q[7][0]_i_143/O
                         net (fo=1, routed)           0.000   100.726    alum/D_registers_q[7][0]_i_143_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.276 r  alum/D_registers_q_reg[7][0]_i_136/CO[3]
                         net (fo=1, routed)           0.000   101.276    alum/D_registers_q_reg[7][0]_i_136_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.390 r  alum/D_registers_q_reg[7][0]_i_131/CO[3]
                         net (fo=1, routed)           0.000   101.390    alum/D_registers_q_reg[7][0]_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.504 r  alum/D_registers_q_reg[7][0]_i_126/CO[3]
                         net (fo=1, routed)           0.000   101.504    alum/D_registers_q_reg[7][0]_i_126_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.618 r  alum/D_registers_q_reg[7][0]_i_113/CO[3]
                         net (fo=1, routed)           0.000   101.618    alum/D_registers_q_reg[7][0]_i_113_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.732 r  alum/D_registers_q_reg[7][0]_i_91/CO[3]
                         net (fo=1, routed)           0.000   101.732    alum/D_registers_q_reg[7][0]_i_91_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.846 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   101.846    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.960 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.960    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.074 r  alum/D_registers_q_reg[7][0]_i_12/CO[3]
                         net (fo=1, routed)           0.000   102.074    alum/D_registers_q_reg[7][0]_i_12_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.231 r  alum/D_registers_q_reg[7][0]_i_6/CO[1]
                         net (fo=1, routed)           0.504   102.735    sm/data2[0]
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.329   103.064 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.433   103.497    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.124   103.621 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.251   104.871    sm/M_alum_out[0]
    SLICE_X47Y27         LUT2 (Prop_lut2_I1_O)        0.124   104.995 f  sm/D_states_q[2]_i_20/O
                         net (fo=6, routed)           0.565   105.560    sm/D_states_q[2]_i_20_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124   105.684 r  sm/D_states_q[4]_i_17/O
                         net (fo=1, routed)           0.434   106.119    sm/D_states_q[4]_i_17_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I5_O)        0.124   106.243 f  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.000   106.243    sm/D_states_q[4]_i_12_n_0
    SLICE_X49Y27         MUXF7 (Prop_muxf7_I0_O)      0.212   106.455 f  sm/D_states_q_reg[4]_i_5/O
                         net (fo=1, routed)           0.640   107.095    sm/D_states_q_reg[4]_i_5_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.299   107.394 r  sm/D_states_q[4]_i_2/O
                         net (fo=3, routed)           0.322   107.715    sm/D_states_q[4]_i_2_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.124   107.839 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.476   108.315    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X51Y22         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.438   115.954    sm/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X51Y22         FDRE (Setup_fdre_C_D)       -0.067   116.111    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.111    
                         arrival time                        -108.316    
  -------------------------------------------------------------------
                         slack                                  7.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.355ns (73.034%)  route 0.131ns (26.966%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.595     1.539    forLoop_idx_0_1482541658[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.130     1.810    forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[11]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.970 r  forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.971    forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.025    forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[12]_i_1__4_n_7
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.052    forLoop_idx_0_1482541658[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.735%)  route 0.303ns (68.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.550     1.494    sr3/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.303     1.938    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.509    
    SLICE_X34Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.735%)  route 0.303ns (68.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.550     1.494    sr3/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.303     1.938    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.509    
    SLICE_X34Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.735%)  route 0.303ns (68.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.550     1.494    sr3/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.303     1.938    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.509    
    SLICE_X34Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.735%)  route 0.303ns (68.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.550     1.494    sr3/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.303     1.938    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.509    
    SLICE_X34Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.596     1.540    forLoop_idx_0_932105146[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.830    forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000     1.986    forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__5_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     2.027    forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__9_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.080 r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     2.080    forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__9_n_7
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.864     2.054    forLoop_idx_0_932105146[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.894%)  route 0.131ns (25.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.595     1.539    forLoop_idx_0_1482541658[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.130     1.810    forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[11]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.970 r  forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.971    forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.061 r  forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[12]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.061    forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[12]_i_1__4_n_6
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.052    forLoop_idx_0_1482541658[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_1482541658[0].cond_butt_dirs/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.596     1.540    forLoop_idx_0_932105146[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.127     1.830    forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000     1.986    forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__5_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.026 r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     2.027    forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__9_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.093 r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     2.093    forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__9_n_5
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.864     2.054    forLoop_idx_0_932105146[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.264%)  route 0.341ns (70.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.550     1.494    sr3/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.341     1.976    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.509    
    SLICE_X34Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.818    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.264%)  route 0.341ns (70.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.550     1.494    sr3/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.341     1.976    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y22         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.509    
    SLICE_X34Y22         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.818    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y6    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y7    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y11   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y7    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y10   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y10   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y7    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y6    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y6    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y24   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y24   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y24   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y24   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y24   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y24   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y24   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y24   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y24   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y24   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y24   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y24   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y24   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y24   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y24   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y24   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.830ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.253ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.897ns (20.290%)  route 3.524ns (79.710%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.478     5.613 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=124, routed)         2.321     7.935    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.295     8.230 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.445     8.675    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.799 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.758     9.556    fifo_reset_cond/AS[0]
    SLICE_X36Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.428   115.944    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.203    
                         clock uncertainty           -0.035   116.168    
    SLICE_X36Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.809    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.809    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                106.253    

Slack (MET) :             106.253ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.897ns (20.290%)  route 3.524ns (79.710%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.478     5.613 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=124, routed)         2.321     7.935    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.295     8.230 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.445     8.675    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.799 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.758     9.556    fifo_reset_cond/AS[0]
    SLICE_X36Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.428   115.944    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.203    
                         clock uncertainty           -0.035   116.168    
    SLICE_X36Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.809    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.809    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                106.253    

Slack (MET) :             106.253ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.897ns (20.290%)  route 3.524ns (79.710%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.478     5.613 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=124, routed)         2.321     7.935    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.295     8.230 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.445     8.675    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.799 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.758     9.556    fifo_reset_cond/AS[0]
    SLICE_X36Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.428   115.944    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.203    
                         clock uncertainty           -0.035   116.168    
    SLICE_X36Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.809    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.809    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                106.253    

Slack (MET) :             106.253ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.897ns (20.290%)  route 3.524ns (79.710%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.478     5.613 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=124, routed)         2.321     7.935    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X41Y24         LUT2 (Prop_lut2_I0_O)        0.295     8.230 f  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           0.445     8.675    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.799 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.758     9.556    fifo_reset_cond/AS[0]
    SLICE_X36Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.428   115.944    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.203    
                         clock uncertainty           -0.035   116.168    
    SLICE_X36Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.809    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.809    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                106.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.269%)  route 0.580ns (75.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=111, routed)         0.285     1.920    sm/D_states_q_reg[1]_rep_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.965 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.296     2.261    fifo_reset_cond/AS[0]
    SLICE_X36Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.816     2.006    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.526    
    SLICE_X36Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.431    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.269%)  route 0.580ns (75.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=111, routed)         0.285     1.920    sm/D_states_q_reg[1]_rep_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.965 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.296     2.261    fifo_reset_cond/AS[0]
    SLICE_X36Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.816     2.006    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.526    
    SLICE_X36Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.431    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.269%)  route 0.580ns (75.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=111, routed)         0.285     1.920    sm/D_states_q_reg[1]_rep_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.965 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.296     2.261    fifo_reset_cond/AS[0]
    SLICE_X36Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.816     2.006    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.526    
    SLICE_X36Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.431    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.269%)  route 0.580ns (75.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=111, routed)         0.285     1.920    sm/D_states_q_reg[1]_rep_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.965 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.296     2.261    fifo_reset_cond/AS[0]
    SLICE_X36Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.816     2.006    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.526    
    SLICE_X36Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.431    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.830    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.348ns  (logic 11.903ns (31.039%)  route 26.445ns (68.961%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.797     7.469    L_reg/M_sm_timer[8]
    SLICE_X41Y5          LUT3 (Prop_lut3_I1_O)        0.152     7.621 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.448     8.069    L_reg/i__carry_i_14__4_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.395 f  L_reg/L_4812f426_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.134     9.529    L_reg/L_4812f426_remainder0_carry_i_16__1_n_0
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.681 f  L_reg/L_4812f426_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.350    L_reg/L_4812f426_remainder0_carry_i_19__1_n_0
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.710 r  L_reg/L_4812f426_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.778    11.487    L_reg/L_4812f426_remainder0_carry_i_10__1_n_0
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.813 r  L_reg/L_4812f426_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.813    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.346    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.463    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.786 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.240    14.027    L_reg/L_4812f426_remainder0_3[9]
    SLICE_X39Y7          LUT5 (Prop_lut5_I1_O)        0.306    14.333 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.916    15.249    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X38Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.373 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.963    16.336    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.460 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.993    17.453    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.150    17.603 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.808    18.411    L_reg/i__carry_i_20__4_n_0
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.356    18.767 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.119    19.886    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.212 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.693 f  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.670    L_reg/L_4812f426_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X34Y6          LUT5 (Prop_lut5_I1_O)        0.302    22.972 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.438    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.562 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.268    24.830    L_reg/i__carry_i_14__1_0
    SLICE_X29Y6          LUT3 (Prop_lut3_I0_O)        0.124    24.954 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.629    L_reg/i__carry_i_25__3_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    25.753 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.676    26.429    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    26.553 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.974    27.527    L_reg/i__carry_i_13__3_n_0
    SLICE_X32Y5          LUT3 (Prop_lut3_I1_O)        0.152    27.679 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.337    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X33Y4          LUT5 (Prop_lut5_I0_O)        0.332    28.669 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.669    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.219 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.219    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.333 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.333    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.646 f  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.508    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.306    30.814 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.488    31.302    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.124    31.426 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.995    32.422    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y7          LUT3 (Prop_lut3_I1_O)        0.124    32.546 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.569    33.115    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I3_O)        0.124    33.239 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.130    34.368    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I2_O)        0.152    34.520 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.221    39.742    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    43.502 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.502    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.214ns  (logic 11.899ns (31.137%)  route 26.315ns (68.863%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.797     7.469    L_reg/M_sm_timer[8]
    SLICE_X41Y5          LUT3 (Prop_lut3_I1_O)        0.152     7.621 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.448     8.069    L_reg/i__carry_i_14__4_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.395 f  L_reg/L_4812f426_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.134     9.529    L_reg/L_4812f426_remainder0_carry_i_16__1_n_0
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.681 f  L_reg/L_4812f426_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.350    L_reg/L_4812f426_remainder0_carry_i_19__1_n_0
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.710 r  L_reg/L_4812f426_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.778    11.487    L_reg/L_4812f426_remainder0_carry_i_10__1_n_0
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.813 r  L_reg/L_4812f426_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.813    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.346    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.463    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.786 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.240    14.027    L_reg/L_4812f426_remainder0_3[9]
    SLICE_X39Y7          LUT5 (Prop_lut5_I1_O)        0.306    14.333 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.916    15.249    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X38Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.373 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.963    16.336    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.460 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.993    17.453    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.150    17.603 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.808    18.411    L_reg/i__carry_i_20__4_n_0
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.356    18.767 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.119    19.886    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.212 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.693 f  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.670    L_reg/L_4812f426_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X34Y6          LUT5 (Prop_lut5_I1_O)        0.302    22.972 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.438    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.562 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.268    24.830    L_reg/i__carry_i_14__1_0
    SLICE_X29Y6          LUT3 (Prop_lut3_I0_O)        0.124    24.954 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.629    L_reg/i__carry_i_25__3_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    25.753 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.676    26.429    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    26.553 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.974    27.527    L_reg/i__carry_i_13__3_n_0
    SLICE_X32Y5          LUT3 (Prop_lut3_I1_O)        0.152    27.679 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.337    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X33Y4          LUT5 (Prop_lut5_I0_O)        0.332    28.669 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.669    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.219 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.219    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.333 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.333    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.646 f  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.508    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.306    30.814 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.488    31.302    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.124    31.426 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.995    32.422    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y7          LUT3 (Prop_lut3_I1_O)        0.124    32.546 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.569    33.115    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I3_O)        0.124    33.239 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.132    34.370    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I2_O)        0.152    34.522 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.090    39.612    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    43.369 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.369    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.019ns  (logic 11.670ns (30.694%)  route 26.350ns (69.306%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.797     7.469    L_reg/M_sm_timer[8]
    SLICE_X41Y5          LUT3 (Prop_lut3_I1_O)        0.152     7.621 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.448     8.069    L_reg/i__carry_i_14__4_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.395 f  L_reg/L_4812f426_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.134     9.529    L_reg/L_4812f426_remainder0_carry_i_16__1_n_0
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.681 f  L_reg/L_4812f426_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.350    L_reg/L_4812f426_remainder0_carry_i_19__1_n_0
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.710 r  L_reg/L_4812f426_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.778    11.487    L_reg/L_4812f426_remainder0_carry_i_10__1_n_0
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.813 r  L_reg/L_4812f426_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.813    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.346    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.463    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.786 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.240    14.027    L_reg/L_4812f426_remainder0_3[9]
    SLICE_X39Y7          LUT5 (Prop_lut5_I1_O)        0.306    14.333 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.916    15.249    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X38Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.373 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.963    16.336    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.460 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.993    17.453    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.150    17.603 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.808    18.411    L_reg/i__carry_i_20__4_n_0
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.356    18.767 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.119    19.886    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.212 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.693 f  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.670    L_reg/L_4812f426_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X34Y6          LUT5 (Prop_lut5_I1_O)        0.302    22.972 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.438    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.562 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.268    24.830    L_reg/i__carry_i_14__1_0
    SLICE_X29Y6          LUT3 (Prop_lut3_I0_O)        0.124    24.954 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.629    L_reg/i__carry_i_25__3_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    25.753 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.676    26.429    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    26.553 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.974    27.527    L_reg/i__carry_i_13__3_n_0
    SLICE_X32Y5          LUT3 (Prop_lut3_I1_O)        0.152    27.679 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.337    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X33Y4          LUT5 (Prop_lut5_I0_O)        0.332    28.669 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.669    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.219 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.219    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.333 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.333    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.646 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.508    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.306    30.814 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.488    31.302    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.124    31.426 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.596    32.022    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.124    32.146 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.986    33.132    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.256 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.162    34.418    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.124    34.542 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.076    39.618    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.174 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.174    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.870ns  (logic 11.537ns (30.465%)  route 26.333ns (69.535%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.464     8.072    L_reg/M_sm_pac[3]
    SLICE_X34Y4          LUT5 (Prop_lut5_I4_O)        0.153     8.225 r  L_reg/L_4812f426_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.834     9.058    L_reg/L_4812f426_remainder0_carry__1_i_8_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.331     9.389 f  L_reg/L_4812f426_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.823    10.212    L_reg/L_4812f426_remainder0_carry__1_i_7_n_0
    SLICE_X30Y4          LUT3 (Prop_lut3_I2_O)        0.148    10.360 f  L_reg/L_4812f426_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.845    11.206    L_reg/L_4812f426_remainder0_carry_i_20_n_0
    SLICE_X30Y4          LUT5 (Prop_lut5_I4_O)        0.328    11.534 r  L_reg/L_4812f426_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.150    12.683    L_reg/L_4812f426_remainder0_carry_i_10_n_0
    SLICE_X32Y1          LUT4 (Prop_lut4_I1_O)        0.124    12.807 r  L_reg/L_4812f426_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.807    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.357 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.357    aseg_driver/decimal_renderer/L_4812f426_remainder0_carry_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.471 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.471    aseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.710 f  aseg_driver/decimal_renderer/L_4812f426_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.980    14.690    L_reg/L_4812f426_remainder0[10]
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.992 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.020    16.012    L_reg/i__carry__1_i_10_n_0
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.124    16.136 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.735    16.871    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124    16.995 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.688    17.684    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.148    17.832 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    18.678    L_reg/i__carry_i_20__0_n_0
    SLICE_X28Y1          LUT3 (Prop_lut3_I1_O)        0.356    19.034 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.199    20.233    L_reg/i__carry_i_11_n_0
    SLICE_X15Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.559 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.911    21.470    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X29Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.977 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.977    aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.091 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.091    aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.330 f  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.301    23.632    L_reg/L_4812f426_remainder0_inferred__1/i__carry__2[2]
    SLICE_X14Y3          LUT5 (Prop_lut5_I1_O)        0.302    23.934 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.658    24.592    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X14Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.716 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.834    25.550    L_reg/i__carry_i_14_0
    SLICE_X13Y2          LUT3 (Prop_lut3_I0_O)        0.152    25.702 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.812    26.514    L_reg/i__carry_i_25_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.840 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.679    27.519    L_reg/i__carry_i_20_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.643 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.957    28.600    L_reg/i__carry_i_13_n_0
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.146    28.746 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.635    29.381    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X15Y1          LUT5 (Prop_lut5_I0_O)        0.328    29.709 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.709    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.259 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.259    aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.498 f  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.816    31.313    aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X14Y3          LUT6 (Prop_lut6_I4_O)        0.302    31.615 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.820    32.435    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.559 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.475    33.034    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.124    33.158 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    33.964    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.088 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.982    35.069    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.153    35.222 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.063    39.285    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    43.021 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    43.021    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.780ns  (logic 11.893ns (31.481%)  route 25.886ns (68.519%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.797     7.469    L_reg/M_sm_timer[8]
    SLICE_X41Y5          LUT3 (Prop_lut3_I1_O)        0.152     7.621 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.448     8.069    L_reg/i__carry_i_14__4_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.395 f  L_reg/L_4812f426_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.134     9.529    L_reg/L_4812f426_remainder0_carry_i_16__1_n_0
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.681 f  L_reg/L_4812f426_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.350    L_reg/L_4812f426_remainder0_carry_i_19__1_n_0
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.710 r  L_reg/L_4812f426_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.778    11.487    L_reg/L_4812f426_remainder0_carry_i_10__1_n_0
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.813 r  L_reg/L_4812f426_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.813    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.346    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.463    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.786 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.240    14.027    L_reg/L_4812f426_remainder0_3[9]
    SLICE_X39Y7          LUT5 (Prop_lut5_I1_O)        0.306    14.333 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.916    15.249    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X38Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.373 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.963    16.336    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.460 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.993    17.453    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.150    17.603 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.808    18.411    L_reg/i__carry_i_20__4_n_0
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.356    18.767 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.119    19.886    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.212 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.693 f  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.670    L_reg/L_4812f426_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X34Y6          LUT5 (Prop_lut5_I1_O)        0.302    22.972 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.438    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.562 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.268    24.830    L_reg/i__carry_i_14__1_0
    SLICE_X29Y6          LUT3 (Prop_lut3_I0_O)        0.124    24.954 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.629    L_reg/i__carry_i_25__3_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    25.753 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.676    26.429    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    26.553 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.974    27.527    L_reg/i__carry_i_13__3_n_0
    SLICE_X32Y5          LUT3 (Prop_lut3_I1_O)        0.152    27.679 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.337    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X33Y4          LUT5 (Prop_lut5_I0_O)        0.332    28.669 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.669    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.219 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.219    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.333 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.333    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.646 f  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.508    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.306    30.814 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.488    31.302    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.124    31.426 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.596    32.022    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.124    32.146 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.986    33.132    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.256 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.162    34.418    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.153    34.571 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.612    39.183    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    42.934 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.934    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.774ns  (logic 11.658ns (30.863%)  route 26.116ns (69.137%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.797     7.469    L_reg/M_sm_timer[8]
    SLICE_X41Y5          LUT3 (Prop_lut3_I1_O)        0.152     7.621 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.448     8.069    L_reg/i__carry_i_14__4_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.395 f  L_reg/L_4812f426_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.134     9.529    L_reg/L_4812f426_remainder0_carry_i_16__1_n_0
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.681 f  L_reg/L_4812f426_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.350    L_reg/L_4812f426_remainder0_carry_i_19__1_n_0
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.710 r  L_reg/L_4812f426_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.778    11.487    L_reg/L_4812f426_remainder0_carry_i_10__1_n_0
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.813 r  L_reg/L_4812f426_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.813    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.346    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.463    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.786 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.240    14.027    L_reg/L_4812f426_remainder0_3[9]
    SLICE_X39Y7          LUT5 (Prop_lut5_I1_O)        0.306    14.333 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.916    15.249    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X38Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.373 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.963    16.336    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.460 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.993    17.453    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.150    17.603 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.808    18.411    L_reg/i__carry_i_20__4_n_0
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.356    18.767 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.119    19.886    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.212 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.693 f  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.670    L_reg/L_4812f426_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X34Y6          LUT5 (Prop_lut5_I1_O)        0.302    22.972 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.438    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.562 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.268    24.830    L_reg/i__carry_i_14__1_0
    SLICE_X29Y6          LUT3 (Prop_lut3_I0_O)        0.124    24.954 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.629    L_reg/i__carry_i_25__3_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    25.753 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.676    26.429    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    26.553 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.974    27.527    L_reg/i__carry_i_13__3_n_0
    SLICE_X32Y5          LUT3 (Prop_lut3_I1_O)        0.152    27.679 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.337    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X33Y4          LUT5 (Prop_lut5_I0_O)        0.332    28.669 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.669    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.219 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.219    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.333 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.333    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.646 f  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.508    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.306    30.814 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.488    31.302    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.124    31.426 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.995    32.422    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y7          LUT3 (Prop_lut3_I1_O)        0.124    32.546 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.569    33.115    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I3_O)        0.124    33.239 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.132    34.370    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.124    34.494 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.890    39.384    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.928 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.928    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.737ns  (logic 11.665ns (30.910%)  route 26.073ns (69.090%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.797     7.469    L_reg/M_sm_timer[8]
    SLICE_X41Y5          LUT3 (Prop_lut3_I1_O)        0.152     7.621 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.448     8.069    L_reg/i__carry_i_14__4_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.395 f  L_reg/L_4812f426_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.134     9.529    L_reg/L_4812f426_remainder0_carry_i_16__1_n_0
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.681 f  L_reg/L_4812f426_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.350    L_reg/L_4812f426_remainder0_carry_i_19__1_n_0
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.710 r  L_reg/L_4812f426_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.778    11.487    L_reg/L_4812f426_remainder0_carry_i_10__1_n_0
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.813 r  L_reg/L_4812f426_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.813    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.346    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.463    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.786 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.240    14.027    L_reg/L_4812f426_remainder0_3[9]
    SLICE_X39Y7          LUT5 (Prop_lut5_I1_O)        0.306    14.333 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.916    15.249    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X38Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.373 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.963    16.336    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.460 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.993    17.453    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.150    17.603 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.808    18.411    L_reg/i__carry_i_20__4_n_0
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.356    18.767 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.119    19.886    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.212 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.693 f  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.670    L_reg/L_4812f426_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X34Y6          LUT5 (Prop_lut5_I1_O)        0.302    22.972 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.438    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.562 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.268    24.830    L_reg/i__carry_i_14__1_0
    SLICE_X29Y6          LUT3 (Prop_lut3_I0_O)        0.124    24.954 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.629    L_reg/i__carry_i_25__3_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    25.753 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.676    26.429    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    26.553 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.974    27.527    L_reg/i__carry_i_13__3_n_0
    SLICE_X32Y5          LUT3 (Prop_lut3_I1_O)        0.152    27.679 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.337    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X33Y4          LUT5 (Prop_lut5_I0_O)        0.332    28.669 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.669    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.219 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.219    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.333 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.333    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.646 f  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.508    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.306    30.814 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.488    31.302    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.124    31.426 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.995    32.422    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y7          LUT3 (Prop_lut3_I1_O)        0.124    32.546 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.569    33.115    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I3_O)        0.124    33.239 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.130    34.368    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X33Y9          LUT4 (Prop_lut4_I3_O)        0.124    34.492 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.849    39.341    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.892 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.892    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.711ns  (logic 11.310ns (29.992%)  route 26.401ns (70.008%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.464     8.072    L_reg/M_sm_pac[3]
    SLICE_X34Y4          LUT5 (Prop_lut5_I4_O)        0.153     8.225 r  L_reg/L_4812f426_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.834     9.058    L_reg/L_4812f426_remainder0_carry__1_i_8_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.331     9.389 f  L_reg/L_4812f426_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.823    10.212    L_reg/L_4812f426_remainder0_carry__1_i_7_n_0
    SLICE_X30Y4          LUT3 (Prop_lut3_I2_O)        0.148    10.360 f  L_reg/L_4812f426_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.845    11.206    L_reg/L_4812f426_remainder0_carry_i_20_n_0
    SLICE_X30Y4          LUT5 (Prop_lut5_I4_O)        0.328    11.534 r  L_reg/L_4812f426_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.150    12.683    L_reg/L_4812f426_remainder0_carry_i_10_n_0
    SLICE_X32Y1          LUT4 (Prop_lut4_I1_O)        0.124    12.807 r  L_reg/L_4812f426_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.807    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.357 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.357    aseg_driver/decimal_renderer/L_4812f426_remainder0_carry_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.471 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.471    aseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.710 f  aseg_driver/decimal_renderer/L_4812f426_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.980    14.690    L_reg/L_4812f426_remainder0[10]
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.992 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.020    16.012    L_reg/i__carry__1_i_10_n_0
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.124    16.136 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.735    16.871    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124    16.995 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.688    17.684    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.148    17.832 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    18.678    L_reg/i__carry_i_20__0_n_0
    SLICE_X28Y1          LUT3 (Prop_lut3_I1_O)        0.356    19.034 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.199    20.233    L_reg/i__carry_i_11_n_0
    SLICE_X15Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.559 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.911    21.470    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X29Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.977 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.977    aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.091 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.091    aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.330 f  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.301    23.632    L_reg/L_4812f426_remainder0_inferred__1/i__carry__2[2]
    SLICE_X14Y3          LUT5 (Prop_lut5_I1_O)        0.302    23.934 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.658    24.592    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X14Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.716 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.834    25.550    L_reg/i__carry_i_14_0
    SLICE_X13Y2          LUT3 (Prop_lut3_I0_O)        0.152    25.702 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.812    26.514    L_reg/i__carry_i_25_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.840 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.679    27.519    L_reg/i__carry_i_20_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.643 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.957    28.600    L_reg/i__carry_i_13_n_0
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.146    28.746 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.635    29.381    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X15Y1          LUT5 (Prop_lut5_I0_O)        0.328    29.709 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.709    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.259 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.259    aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.498 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.816    31.313    aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X14Y3          LUT6 (Prop_lut6_I4_O)        0.302    31.615 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.820    32.435    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.559 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.475    33.034    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.124    33.158 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    33.964    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.088 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.982    35.069    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X14Y6          LUT4 (Prop_lut4_I3_O)        0.124    35.193 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.131    39.324    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    42.862 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.862    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.512ns  (logic 11.667ns (31.103%)  route 25.845ns (68.897%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.797     7.469    L_reg/M_sm_timer[8]
    SLICE_X41Y5          LUT3 (Prop_lut3_I1_O)        0.152     7.621 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.448     8.069    L_reg/i__carry_i_14__4_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I2_O)        0.326     8.395 f  L_reg/L_4812f426_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           1.134     9.529    L_reg/L_4812f426_remainder0_carry_i_16__1_n_0
    SLICE_X37Y5          LUT3 (Prop_lut3_I0_O)        0.152     9.681 f  L_reg/L_4812f426_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.350    L_reg/L_4812f426_remainder0_carry_i_19__1_n_0
    SLICE_X37Y5          LUT5 (Prop_lut5_I3_O)        0.360    10.710 r  L_reg/L_4812f426_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.778    11.487    L_reg/L_4812f426_remainder0_carry_i_10__1_n_0
    SLICE_X38Y2          LUT4 (Prop_lut4_I1_O)        0.326    11.813 r  L_reg/L_4812f426_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.813    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.346 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.346    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.463 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.463    timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.786 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.240    14.027    L_reg/L_4812f426_remainder0_3[9]
    SLICE_X39Y7          LUT5 (Prop_lut5_I1_O)        0.306    14.333 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.916    15.249    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X38Y7          LUT4 (Prop_lut4_I0_O)        0.124    15.373 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.963    16.336    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.460 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           0.993    17.453    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y6          LUT3 (Prop_lut3_I0_O)        0.150    17.603 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.808    18.411    L_reg/i__carry_i_20__4_n_0
    SLICE_X37Y6          LUT3 (Prop_lut3_I1_O)        0.356    18.767 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.119    19.886    L_reg/i__carry_i_11__3_n_0
    SLICE_X34Y5          LUT2 (Prop_lut2_I1_O)        0.326    20.212 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    20.833    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.340 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.340    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.454 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.454    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.693 f  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.670    L_reg/L_4812f426_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X34Y6          LUT5 (Prop_lut5_I1_O)        0.302    22.972 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    23.438    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X34Y6          LUT5 (Prop_lut5_I0_O)        0.124    23.562 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.268    24.830    L_reg/i__carry_i_14__1_0
    SLICE_X29Y6          LUT3 (Prop_lut3_I0_O)        0.124    24.954 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    25.629    L_reg/i__carry_i_25__3_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124    25.753 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.676    26.429    L_reg/i__carry_i_20__3_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I2_O)        0.124    26.553 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.974    27.527    L_reg/i__carry_i_13__3_n_0
    SLICE_X32Y5          LUT3 (Prop_lut3_I1_O)        0.152    27.679 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.337    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X33Y4          LUT5 (Prop_lut5_I0_O)        0.332    28.669 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.669    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.219 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.219    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.333 r  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.333    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.646 f  timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.508    timerseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.306    30.814 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.488    31.302    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.124    31.426 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.825    32.252    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.124    32.376 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.594    32.970    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124    33.094 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.013    34.107    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.124    34.231 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.882    39.113    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.667 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.667    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.239ns  (logic 11.525ns (30.950%)  route 25.713ns (69.050%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.464     8.072    L_reg/M_sm_pac[3]
    SLICE_X34Y4          LUT5 (Prop_lut5_I4_O)        0.153     8.225 r  L_reg/L_4812f426_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.834     9.058    L_reg/L_4812f426_remainder0_carry__1_i_8_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.331     9.389 f  L_reg/L_4812f426_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.823    10.212    L_reg/L_4812f426_remainder0_carry__1_i_7_n_0
    SLICE_X30Y4          LUT3 (Prop_lut3_I2_O)        0.148    10.360 f  L_reg/L_4812f426_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.845    11.206    L_reg/L_4812f426_remainder0_carry_i_20_n_0
    SLICE_X30Y4          LUT5 (Prop_lut5_I4_O)        0.328    11.534 r  L_reg/L_4812f426_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.150    12.683    L_reg/L_4812f426_remainder0_carry_i_10_n_0
    SLICE_X32Y1          LUT4 (Prop_lut4_I1_O)        0.124    12.807 r  L_reg/L_4812f426_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.807    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.357 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.357    aseg_driver/decimal_renderer/L_4812f426_remainder0_carry_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.471 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.471    aseg_driver/decimal_renderer/L_4812f426_remainder0_carry__0_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.710 f  aseg_driver/decimal_renderer/L_4812f426_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.980    14.690    L_reg/L_4812f426_remainder0[10]
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.992 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.020    16.012    L_reg/i__carry__1_i_10_n_0
    SLICE_X30Y2          LUT4 (Prop_lut4_I0_O)        0.124    16.136 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.735    16.871    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124    16.995 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.688    17.684    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X30Y1          LUT3 (Prop_lut3_I2_O)        0.148    17.832 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.846    18.678    L_reg/i__carry_i_20__0_n_0
    SLICE_X28Y1          LUT3 (Prop_lut3_I1_O)        0.356    19.034 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.199    20.233    L_reg/i__carry_i_11_n_0
    SLICE_X15Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.559 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.911    21.470    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X29Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.977 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.977    aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry_n_0
    SLICE_X29Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.091 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.091    aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.330 f  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.301    23.632    L_reg/L_4812f426_remainder0_inferred__1/i__carry__2[2]
    SLICE_X14Y3          LUT5 (Prop_lut5_I1_O)        0.302    23.934 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.658    24.592    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X14Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.716 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.834    25.550    L_reg/i__carry_i_14_0
    SLICE_X13Y2          LUT3 (Prop_lut3_I0_O)        0.152    25.702 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.812    26.514    L_reg/i__carry_i_25_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.326    26.840 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.679    27.519    L_reg/i__carry_i_20_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.643 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.957    28.600    L_reg/i__carry_i_13_n_0
    SLICE_X14Y1          LUT3 (Prop_lut3_I1_O)        0.146    28.746 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.635    29.381    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X15Y1          LUT5 (Prop_lut5_I0_O)        0.328    29.709 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.709    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X15Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.259 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.259    aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.498 r  aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.816    31.313    aseg_driver/decimal_renderer/L_4812f426_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X14Y3          LUT6 (Prop_lut6_I4_O)        0.302    31.615 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.820    32.435    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.559 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.475    33.034    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X14Y2          LUT6 (Prop_lut6_I1_O)        0.124    33.158 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    33.964    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X14Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.088 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.598    34.685    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X14Y6          LUT4 (Prop_lut4_I2_O)        0.117    34.802 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.827    38.630    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.760    42.390 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.390    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_932105146[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.466ns (72.272%)  route 0.562ns (27.728%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    forLoop_idx_0_932105146[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  forLoop_idx_0_932105146[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_932105146[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.759    forLoop_idx_0_932105146[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X62Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  forLoop_idx_0_932105146[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.863    forLoop_idx_0_932105146[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.908 r  forLoop_idx_0_932105146[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          0.422     2.330    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.565 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.565    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.483ns (72.971%)  route 0.549ns (27.029%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.596     1.540    forLoop_idx_0_932105146[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.073     1.777    forLoop_idx_0_932105146[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.874    forLoop_idx_0_932105146[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.919 r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.424     2.343    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.573 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.573    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1482541658[3].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.409ns (67.256%)  route 0.686ns (32.744%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    forLoop_idx_0_1482541658[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  forLoop_idx_0_1482541658[3].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1482541658[3].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.298     1.976    forLoop_idx_0_1482541658[3].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X62Y57         LUT4 (Prop_lut4_I2_O)        0.045     2.021 r  forLoop_idx_0_1482541658[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.388     2.409    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.632 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.632    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1482541658[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.408ns (64.946%)  route 0.760ns (35.054%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_1482541658[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_1482541658[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1482541658[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.276     1.952    forLoop_idx_0_1482541658[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y57         LUT4 (Prop_lut4_I1_O)        0.045     1.997 r  forLoop_idx_0_1482541658[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.484     2.482    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.704 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.704    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.430ns (64.861%)  route 0.775ns (35.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.775     2.439    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.706 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.706    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1482541658[1].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.458ns (66.267%)  route 0.742ns (33.733%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_1482541658[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1482541658[1].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1482541658[1].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.075     1.752    forLoop_idx_0_1482541658[1].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X59Y54         LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  forLoop_idx_0_1482541658[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.106     1.903    forLoop_idx_0_1482541658[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X59Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.948 r  forLoop_idx_0_1482541658[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.561     2.509    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.735 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.735    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.432ns (62.583%)  route 0.856ns (37.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.856     2.494    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.785 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.785    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.432ns (62.086%)  route 0.875ns (37.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X30Y18         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.875     2.538    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.807 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.807    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.430ns (61.955%)  route 0.878ns (38.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.878     2.543    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.809 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.809    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.431ns (60.716%)  route 0.926ns (39.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X30Y18         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.926     2.590    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.857 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.857    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.496ns (27.647%)  route 3.914ns (72.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.914     5.409    reset_cond/AS[0]
    SLICE_X44Y25         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.431     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y25         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.496ns (27.647%)  route 3.914ns (72.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.914     5.409    reset_cond/AS[0]
    SLICE_X44Y25         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.431     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y25         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.496ns (27.647%)  route 3.914ns (72.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.914     5.409    reset_cond/AS[0]
    SLICE_X44Y25         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.431     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y25         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.496ns (27.647%)  route 3.914ns (72.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.914     5.409    reset_cond/AS[0]
    SLICE_X44Y25         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.431     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y25         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.496ns (27.647%)  route 3.914ns (72.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.914     5.409    reset_cond/AS[0]
    SLICE_X44Y25         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.431     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y25         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1482541658[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.987ns  (logic 1.490ns (29.873%)  route 3.497ns (70.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.497     4.987    forLoop_idx_0_1482541658[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1482541658[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507     4.911    forLoop_idx_0_1482541658[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1482541658[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1482541658[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 1.488ns (30.001%)  route 3.471ns (69.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.471     4.958    forLoop_idx_0_1482541658[3].cond_butt_dirs/sync/D[0]
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_1482541658[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.509     4.913    forLoop_idx_0_1482541658[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_1482541658[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1482541658[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.500ns (32.032%)  route 3.183ns (67.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.183     4.683    forLoop_idx_0_1482541658[1].cond_butt_dirs/sync/D[0]
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1482541658[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.444     4.848    forLoop_idx_0_1482541658[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1482541658[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1482541658[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.550ns  (logic 1.502ns (33.019%)  route 3.047ns (66.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.047     4.550    forLoop_idx_0_1482541658[0].cond_butt_dirs/sync/D[0]
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1482541658[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.444     4.848    forLoop_idx_0_1482541658[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1482541658[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.412ns  (logic 1.493ns (33.846%)  route 2.919ns (66.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.919     4.412    cond_butt_next_play/sync/D[0]
    SLICE_X49Y31         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.441     4.846    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_932105146[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.236ns (29.076%)  route 0.575ns (70.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.575     0.811    forLoop_idx_0_932105146[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_932105146[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_932105146[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_932105146[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_932105146[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.230ns (27.711%)  route 0.600ns (72.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.600     0.830    forLoop_idx_0_932105146[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.864     2.054    forLoop_idx_0_932105146[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_932105146[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.261ns (17.558%)  route 1.226ns (82.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.226     1.487    cond_butt_next_play/sync/D[0]
    SLICE_X49Y31         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.827     2.017    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1482541658[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.678ns  (logic 0.270ns (16.080%)  route 1.408ns (83.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.408     1.678    forLoop_idx_0_1482541658[0].cond_butt_dirs/sync/D[0]
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1482541658[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.835     2.025    forLoop_idx_0_1482541658[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1482541658[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1482541658[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.268ns (15.617%)  route 1.446ns (84.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.446     1.713    forLoop_idx_0_1482541658[1].cond_butt_dirs/sync/D[0]
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1482541658[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.835     2.025    forLoop_idx_0_1482541658[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1482541658[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1482541658[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.255ns (13.740%)  route 1.603ns (86.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.603     1.858    forLoop_idx_0_1482541658[3].cond_butt_dirs/sync/D[0]
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_1482541658[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_1482541658[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_1482541658[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1482541658[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.257ns (13.705%)  route 1.621ns (86.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.621     1.879    forLoop_idx_0_1482541658[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1482541658[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.860     2.050    forLoop_idx_0_1482541658[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1482541658[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.263ns (13.101%)  route 1.746ns (86.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.746     2.009    reset_cond/AS[0]
    SLICE_X44Y25         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y25         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.263ns (13.101%)  route 1.746ns (86.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.746     2.009    reset_cond/AS[0]
    SLICE_X44Y25         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y25         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.263ns (13.101%)  route 1.746ns (86.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.746     2.009    reset_cond/AS[0]
    SLICE_X44Y25         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y25         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





