$date
	Wed Jul 02 16:08:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module comparator_tb $end
$var wire 1 ! LT $end
$var wire 1 " GT $end
$var wire 1 # EQ $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var reg 1 # EQ $end
$var reg 1 " GT $end
$var reg 1 ! LT $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
bx &
bx %
bx $
x#
x"
x!
$end
#2
1#
0!
0"
b100 (
b1011 %
b1011 '
b1011 $
b1011 &
#4
0#
1"
b100 (
b1111 $
b1111 &
#6
b100 (
b1000 %
b1000 '
b1001 $
b1001 &
#8
1!
0"
b100 (
b11 %
b11 '
b1 $
b1 &
#10
