0.7
2020.2
May 22 2024
19:03:11
C:/Users/krisg/AppData/Roaming/Xilinx/Vivado/project_2/project_2.sim/sim_1/synth/timing/xsim/fpga_basicIO_tb_time_synth.v,1728312074,verilog,,,,MemIN;circuito;control;datapath;fpga_basicIO;glbl;memOUT;unimacro_BRAM_SINGLE_MACRO;unimacro_BRAM_SINGLE_MACRO__parameterized0;unimacro_BRAM_SINGLE_MACRO__parameterized1;unimacro_BRAM_SINGLE_MACRO__parameterized2,,,,,,,,
C:/Users/krisg/AppData/Roaming/Xilinx/Vivado/project_2/project_2.srcs/sim_1/new/fpga_IO_tb.vhd,1728309821,vhdl,,,,fpga_basicio_tb,,,,,,,,
