Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Mar 10 14:38:02 2022
| Host         : DESKTOP-41AA437 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    14          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.346        0.000                      0                   57        0.254        0.000                      0                   57        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.346        0.000                      0                   57        0.254        0.000                      0                   57        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.346ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 2.083ns (76.801%)  route 0.629ns (23.199%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.190    slowclock/clk
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.337    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.994 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.462 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.579 r  slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.579    slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.902 r  slowclock/M_ctr_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.902    slowclock/M_ctr_q_reg[24]_i_1_n_6
    SLICE_X64Y81         FDRE                                         r  slowclock/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.499    14.903    slowclock/clk
    SLICE_X64Y81         FDRE                                         r  slowclock/M_ctr_q_reg[25]/C
                         clock pessimism              0.272    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)        0.109    15.249    slowclock/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  7.346    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 1.999ns (76.059%)  route 0.629ns (23.941%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.190    slowclock/clk
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.337    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.994 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.462 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.579 r  slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.579    slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.818 r  slowclock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.818    slowclock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X64Y81         FDRE                                         r  slowclock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.499    14.903    slowclock/clk
    SLICE_X64Y81         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
                         clock pessimism              0.272    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)        0.109    15.249    slowclock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 1.979ns (75.876%)  route 0.629ns (24.124%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.190    slowclock/clk
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.337    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.994 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.462 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.579 r  slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.579    slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.798 r  slowclock/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.798    slowclock/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X64Y81         FDRE                                         r  slowclock/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.499    14.903    slowclock/clk
    SLICE_X64Y81         FDRE                                         r  slowclock/M_ctr_q_reg[24]/C
                         clock pessimism              0.272    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)        0.109    15.249    slowclock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.462ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 1.966ns (75.755%)  route 0.629ns (24.245%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.190    slowclock/clk
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.337    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.994 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.462 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.785 r  slowclock/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.785    slowclock/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X64Y80         FDRE                                         r  slowclock/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.498    14.902    slowclock/clk
    SLICE_X64Y80         FDRE                                         r  slowclock/M_ctr_q_reg[21]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y80         FDRE (Setup_fdre_C_D)        0.109    15.248    slowclock/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                  7.462    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.958ns (75.680%)  route 0.629ns (24.320%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.190    slowclock/clk
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.337    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.994 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.462 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.777 r  slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.777    slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X64Y80         FDRE                                         r  slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.498    14.902    slowclock/clk
    SLICE_X64Y80         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y80         FDRE (Setup_fdre_C_D)        0.109    15.248    slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 1.882ns (74.944%)  route 0.629ns (25.056%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.190    slowclock/clk
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.337    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.994 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.462 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.701 r  slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.701    slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X64Y80         FDRE                                         r  slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.498    14.902    slowclock/clk
    SLICE_X64Y80         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y80         FDRE (Setup_fdre_C_D)        0.109    15.248    slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 1.862ns (74.743%)  route 0.629ns (25.257%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.190    slowclock/clk
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.337    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.994 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.462 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.681 r  slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.681    slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X64Y80         FDRE                                         r  slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.498    14.902    slowclock/clk
    SLICE_X64Y80         FDRE                                         r  slowclock/M_ctr_q_reg[20]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y80         FDRE (Setup_fdre_C_D)        0.109    15.248    slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.190    slowclock/clk
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.337    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.994 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.668 r  slowclock/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.668    slowclock/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.498    14.902    slowclock/clk
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y79         FDRE (Setup_fdre_C_D)        0.109    15.248    slowclock/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.190    slowclock/clk
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.337    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.994 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.660 r  slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.660    slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.498    14.902    slowclock/clk
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y79         FDRE (Setup_fdre_C_D)        0.109    15.248    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.606     5.190    slowclock/clk
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.629     6.337    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.994 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.584 r  slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.584    slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.498    14.902    slowclock/clk
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y79         FDRE (Setup_fdre_C_D)        0.109    15.248    slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  7.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    slowclock/clk
    SLICE_X64Y78         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.805    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X64Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  slowclock/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    slowclock/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X64Y78         FDRE                                         r  slowclock/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     2.041    slowclock/clk
    SLICE_X64Y78         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.134     1.661    slowclock/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    slowclock/clk
    SLICE_X64Y77         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  slowclock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.805    slowclock/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  slowclock/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    slowclock/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X64Y77         FDRE                                         r  slowclock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     2.040    slowclock/clk
    SLICE_X64Y77         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.134     1.661    slowclock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.584     1.528    slowclock/clk
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  slowclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.806    slowclock/M_ctr_q_reg_n_0_[18]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.852     2.042    slowclock/clk
    SLICE_X64Y79         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.134     1.662    slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.529    slowclock/clk
    SLICE_X64Y80         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  slowclock/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.807    slowclock/M_ctr_q_reg_n_0_[22]
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X64Y80         FDRE                                         r  slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.853     2.043    slowclock/clk
    SLICE_X64Y80         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X64Y80         FDRE (Hold_fdre_C_D)         0.134     1.663    slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.580     1.524    slowclock/clk
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.802    slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  slowclock/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    slowclock/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.847     2.037    slowclock/clk
    SLICE_X64Y75         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.134     1.658    slowclock/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.581     1.525    slowclock/clk
    SLICE_X64Y76         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  slowclock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.803    slowclock/M_ctr_q_reg_n_0_[6]
    SLICE_X64Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  slowclock/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    slowclock/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X64Y76         FDRE                                         r  slowclock/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.848     2.038    slowclock/clk
    SLICE_X64Y76         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X64Y76         FDRE (Hold_fdre_C_D)         0.134     1.659    slowclock/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.201     1.869    reset_cond/M_stage_d[3]
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     2.040    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X65Y77         FDSE (Hold_fdse_C_D)         0.072     1.599    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.201     1.869    reset_cond/M_stage_d[2]
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     2.040    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X65Y77         FDSE (Hold_fdse_C_D)         0.070     1.597    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.201     1.869    reset_cond/M_stage_d[1]
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     2.040    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X65Y77         FDSE (Hold_fdse_C_D)         0.066     1.593    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.380%)  route 0.139ns (33.620%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.586     1.530    slowclock/clk
    SLICE_X64Y81         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  slowclock/M_ctr_q_reg[26]/Q
                         net (fo=15, routed)          0.139     1.833    slowclock/out[0]
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.943 r  slowclock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.943    slowclock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X64Y81         FDRE                                         r  slowclock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     2.044    slowclock/clk
    SLICE_X64Y81         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.134     1.664    slowclock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y77   reset_cond/M_stage_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y77   reset_cond/M_stage_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y77   reset_cond/M_stage_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y77   reset_cond/M_stage_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y75   slowclock/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y77   slowclock/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y77   slowclock/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y78   slowclock/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y78   slowclock/M_ctr_q_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   slowclock/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   slowclock/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y77   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   slowclock/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y75   slowclock/M_ctr_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.121ns  (logic 4.391ns (48.138%)  route 4.730ns (51.862%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[5]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  plus_one/M_register_1_q_reg[5]/Q
                         net (fo=2, routed)           0.870     1.388    plus_one/M_register_1_q[5]
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.124     1.512 r  plus_one/io_led_OBUF[10]_inst_i_2/O
                         net (fo=6, routed)           0.470     1.982    plus_one/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.124     2.106 r  plus_one/io_led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.439     2.545    plus_one/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.669 r  plus_one/io_led_OBUF[15]_inst_i_1/O
                         net (fo=4, routed)           2.951     5.620    io_led_OBUF[11]
    K5                   OBUF (Prop_obuf_I_O)         3.501     9.121 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.121    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.825ns  (logic 4.393ns (49.775%)  route 4.432ns (50.225%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[5]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  plus_one/M_register_1_q_reg[5]/Q
                         net (fo=2, routed)           0.870     1.388    plus_one/M_register_1_q[5]
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.124     1.512 r  plus_one/io_led_OBUF[10]_inst_i_2/O
                         net (fo=6, routed)           0.470     1.982    plus_one/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.124     2.106 r  plus_one/io_led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.439     2.545    plus_one/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.669 r  plus_one/io_led_OBUF[15]_inst_i_1/O
                         net (fo=4, routed)           2.653     5.322    io_led_OBUF[11]
    E6                   OBUF (Prop_obuf_I_O)         3.503     8.825 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.825    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.563ns  (logic 4.691ns (54.784%)  route 3.872ns (45.216%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[5]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  plus_one/M_register_1_q_reg[5]/Q
                         net (fo=2, routed)           0.870     1.388    plus_one/M_register_1_q[5]
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.124     1.512 r  plus_one/io_led_OBUF[10]_inst_i_2/O
                         net (fo=6, routed)           0.470     1.982    plus_one/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.124     2.106 r  plus_one/io_led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.834     2.940    plus_one/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X62Y79         LUT3 (Prop_lut3_I1_O)        0.152     3.092 r  plus_one/io_led_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           1.698     4.790    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.773     8.563 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.563    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.408ns  (logic 4.547ns (54.085%)  route 3.861ns (45.915%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[5]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  plus_one/M_register_1_q_reg[5]/Q
                         net (fo=2, routed)           0.870     1.388    plus_one/M_register_1_q[5]
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.124     1.512 r  plus_one/io_led_OBUF[10]_inst_i_2/O
                         net (fo=6, routed)           0.884     2.397    plus_one/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y79         LUT3 (Prop_lut3_I1_O)        0.150     2.547 r  plus_one/io_led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           2.106     4.653    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.755     8.408 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.408    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.287ns  (logic 4.443ns (53.615%)  route 3.844ns (46.385%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[5]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  plus_one/M_register_1_q_reg[5]/Q
                         net (fo=2, routed)           0.870     1.388    plus_one/M_register_1_q[5]
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.124     1.512 r  plus_one/io_led_OBUF[10]_inst_i_2/O
                         net (fo=6, routed)           0.470     1.982    plus_one/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.124     2.106 r  plus_one/io_led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.834     2.940    plus_one/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X62Y79         LUT4 (Prop_lut4_I2_O)        0.124     3.064 r  plus_one/io_led_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           1.670     4.734    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553     8.287 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.287    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 4.449ns (54.208%)  route 3.758ns (45.792%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[5]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  plus_one/M_register_1_q_reg[5]/Q
                         net (fo=2, routed)           0.870     1.388    plus_one/M_register_1_q[5]
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.124     1.512 r  plus_one/io_led_OBUF[10]_inst_i_2/O
                         net (fo=6, routed)           0.470     1.982    plus_one/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I3_O)        0.124     2.106 r  plus_one/io_led_OBUF[15]_inst_i_2/O
                         net (fo=3, routed)           0.439     2.545    plus_one/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.669 r  plus_one/io_led_OBUF[15]_inst_i_1/O
                         net (fo=4, routed)           1.979     4.648    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559     8.206 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.206    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.308ns (52.896%)  route 3.836ns (47.104%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[5]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  plus_one/M_register_1_q_reg[5]/Q
                         net (fo=2, routed)           0.870     1.388    plus_one/M_register_1_q[5]
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.124     1.512 r  plus_one/io_led_OBUF[10]_inst_i_2/O
                         net (fo=6, routed)           0.884     2.397    plus_one/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.521 r  plus_one/io_led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.081     4.602    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542     8.144 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.144    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.019ns  (logic 4.550ns (56.739%)  route 3.469ns (43.261%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[5]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  plus_one/M_register_1_q_reg[5]/Q
                         net (fo=2, routed)           0.870     1.388    plus_one/M_register_1_q[5]
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.124     1.512 r  plus_one/io_led_OBUF[10]_inst_i_2/O
                         net (fo=6, routed)           0.744     2.257    plus_one/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y80         LUT5 (Prop_lut5_I2_O)        0.150     2.407 r  plus_one/io_led_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           1.854     4.261    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.758     8.019 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.019    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.896ns  (logic 4.315ns (54.652%)  route 3.581ns (45.348%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[5]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  plus_one/M_register_1_q_reg[5]/Q
                         net (fo=2, routed)           0.870     1.388    plus_one/M_register_1_q[5]
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.124     1.512 r  plus_one/io_led_OBUF[10]_inst_i_2/O
                         net (fo=6, routed)           0.744     2.257    plus_one/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y80         LUT4 (Prop_lut4_I2_O)        0.124     2.381 r  plus_one/io_led_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           1.966     4.347    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549     7.896 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.896    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.204ns  (logic 4.434ns (61.557%)  route 2.769ns (38.443%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[2]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  plus_one/M_register_1_q_reg[2]/Q
                         net (fo=5, routed)           0.851     1.369    plus_one/M_register_1_q[2]
    SLICE_X64Y82         LUT4 (Prop_lut4_I3_O)        0.150     1.519 r  plus_one/io_led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.918     3.437    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.766     7.204 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.204    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            plus_one/M_register_1_q_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[11]/C
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  plus_one/M_register_1_q_reg[11]/Q
                         net (fo=3, routed)           0.108     0.249    plus_one/M_register_1_q[11]
    SLICE_X62Y79         LUT3 (Prop_lut3_I2_O)        0.048     0.297 r  plus_one/io_led_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.297    plus_one/D[11]
    SLICE_X62Y79         FDRE                                         r  plus_one/M_register_1_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            plus_one/M_register_1_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.227ns (71.532%)  route 0.090ns (28.468%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[8]/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  plus_one/M_register_1_q_reg[8]/Q
                         net (fo=4, routed)           0.090     0.218    plus_one/M_register_1_q[8]
    SLICE_X62Y80         LUT6 (Prop_lut6_I1_O)        0.099     0.317 r  plus_one/M_register_1_q[10]_i_1/O
                         net (fo=1, routed)           0.000     0.317    plus_one/M_plus_one_out[10]
    SLICE_X62Y80         FDRE                                         r  plus_one/M_register_1_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            plus_one/M_register_1_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.209ns (60.343%)  route 0.137ns (39.657%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[1]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  plus_one/M_register_1_q_reg[1]/Q
                         net (fo=6, routed)           0.137     0.301    plus_one/M_register_1_q[1]
    SLICE_X64Y82         LUT6 (Prop_lut6_I2_O)        0.045     0.346 r  plus_one/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.346    plus_one/D[5]
    SLICE_X64Y82         FDRE                                         r  plus_one/M_register_1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            plus_one/M_register_1_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.190ns (50.948%)  route 0.183ns (49.052%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[9]/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  plus_one/M_register_1_q_reg[9]/Q
                         net (fo=3, routed)           0.183     0.324    plus_one/M_register_1_q[9]
    SLICE_X62Y80         LUT5 (Prop_lut5_I0_O)        0.049     0.373 r  plus_one/io_led_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.373    plus_one/D[9]
    SLICE_X62Y80         FDRE                                         r  plus_one/M_register_1_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            plus_one/M_register_1_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[3]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  plus_one/M_register_1_q_reg[3]/Q
                         net (fo=4, routed)           0.186     0.350    plus_one/M_register_1_q[3]
    SLICE_X64Y82         LUT4 (Prop_lut4_I0_O)        0.043     0.393 r  plus_one/io_led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.393    plus_one/D[3]
    SLICE_X64Y82         FDRE                                         r  plus_one/M_register_1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            plus_one/M_register_1_q_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.186ns (39.182%)  route 0.289ns (60.818%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[11]/C
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  plus_one/M_register_1_q_reg[11]/Q
                         net (fo=3, routed)           0.108     0.249    plus_one/M_register_1_q[11]
    SLICE_X62Y79         LUT4 (Prop_lut4_I1_O)        0.045     0.294 r  plus_one/io_led_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           0.181     0.475    plus_one/D[12]
    SLICE_X62Y79         FDRE                                         r  plus_one/M_register_1_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            plus_one/M_register_1_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.209ns (41.852%)  route 0.290ns (58.148%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[2]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  plus_one/M_register_1_q_reg[2]/Q
                         net (fo=5, routed)           0.165     0.329    plus_one/M_register_1_q[2]
    SLICE_X64Y83         LUT3 (Prop_lut3_I0_O)        0.045     0.374 r  plus_one/io_led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.125     0.499    plus_one/D[2]
    SLICE_X64Y83         FDRE                                         r  plus_one/M_register_1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            plus_one/M_register_1_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.207ns (38.904%)  route 0.325ns (61.096%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[0]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  plus_one/M_register_1_q_reg[0]/Q
                         net (fo=7, routed)           0.187     0.351    plus_one/M_register_1_q[0]
    SLICE_X64Y83         LUT2 (Prop_lut2_I1_O)        0.043     0.394 r  plus_one/io_led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.138     0.532    plus_one/D[1]
    SLICE_X64Y83         FDRE                                         r  plus_one/M_register_1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            plus_one/M_register_1_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.186ns (32.614%)  route 0.384ns (67.386%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[6]/C
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  plus_one/M_register_1_q_reg[6]/Q
                         net (fo=6, routed)           0.248     0.389    plus_one/M_register_1_q[6]
    SLICE_X62Y80         LUT4 (Prop_lut4_I1_O)        0.045     0.434 r  plus_one/io_led_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           0.136     0.570    plus_one/D[8]
    SLICE_X62Y80         FDRE                                         r  plus_one/M_register_1_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 plus_one/M_register_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            plus_one/M_register_1_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.209ns (36.257%)  route 0.367ns (63.743%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  plus_one/M_register_1_q_reg[0]/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  plus_one/M_register_1_q_reg[0]/Q
                         net (fo=7, routed)           0.242     0.406    plus_one/M_register_1_q[0]
    SLICE_X64Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.451 r  plus_one/io_led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.125     0.576    plus_one/D[0]
    SLICE_X64Y83         FDRE                                         r  plus_one/M_register_1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.749ns  (logic 0.456ns (26.065%)  route 1.293ns (73.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.609     5.193    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.456     5.649 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          1.293     6.942    plus_one/Q[0]
    SLICE_X62Y79         FDRE                                         r  plus_one/M_register_1_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.749ns  (logic 0.456ns (26.065%)  route 1.293ns (73.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.609     5.193    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.456     5.649 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          1.293     6.942    plus_one/Q[0]
    SLICE_X62Y79         FDRE                                         r  plus_one/M_register_1_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.749ns  (logic 0.456ns (26.065%)  route 1.293ns (73.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.609     5.193    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.456     5.649 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          1.293     6.942    plus_one/Q[0]
    SLICE_X62Y79         FDRE                                         r  plus_one/M_register_1_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.749ns  (logic 0.456ns (26.065%)  route 1.293ns (73.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.609     5.193    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.456     5.649 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          1.293     6.942    plus_one/Q[0]
    SLICE_X62Y79         FDRE                                         r  plus_one/M_register_1_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.745ns  (logic 0.456ns (26.130%)  route 1.289ns (73.870%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.609     5.193    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.456     5.649 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          1.289     6.938    plus_one/Q[0]
    SLICE_X63Y79         FDRE                                         r  plus_one/M_register_1_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.574ns  (logic 0.456ns (28.973%)  route 1.118ns (71.027%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.609     5.193    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.456     5.649 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          1.118     6.767    plus_one/Q[0]
    SLICE_X64Y83         FDRE                                         r  plus_one/M_register_1_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.574ns  (logic 0.456ns (28.973%)  route 1.118ns (71.027%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.609     5.193    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.456     5.649 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          1.118     6.767    plus_one/Q[0]
    SLICE_X64Y83         FDRE                                         r  plus_one/M_register_1_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.574ns  (logic 0.456ns (28.973%)  route 1.118ns (71.027%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.609     5.193    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.456     5.649 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          1.118     6.767    plus_one/Q[0]
    SLICE_X64Y83         FDRE                                         r  plus_one/M_register_1_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.463ns  (logic 0.456ns (31.178%)  route 1.007ns (68.822%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.609     5.193    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.456     5.649 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          1.007     6.656    plus_one/Q[0]
    SLICE_X62Y80         FDRE                                         r  plus_one/M_register_1_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.463ns  (logic 0.456ns (31.178%)  route 1.007ns (68.822%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.609     5.193    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.456     5.649 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          1.007     6.656    plus_one/Q[0]
    SLICE_X62Y80         FDRE                                         r  plus_one/M_register_1_q_reg[8]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.141ns (25.471%)  route 0.413ns (74.529%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          0.413     2.080    plus_one/Q[0]
    SLICE_X62Y80         FDRE                                         r  plus_one/M_register_1_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[8]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.141ns (25.471%)  route 0.413ns (74.529%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          0.413     2.080    plus_one/Q[0]
    SLICE_X62Y80         FDRE                                         r  plus_one/M_register_1_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.141ns (25.471%)  route 0.413ns (74.529%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          0.413     2.080    plus_one/Q[0]
    SLICE_X62Y80         FDRE                                         r  plus_one/M_register_1_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.141ns (25.430%)  route 0.413ns (74.570%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          0.413     2.081    plus_one/Q[0]
    SLICE_X64Y82         FDRE                                         r  plus_one/M_register_1_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.141ns (25.430%)  route 0.413ns (74.570%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          0.413     2.081    plus_one/Q[0]
    SLICE_X64Y82         FDRE                                         r  plus_one/M_register_1_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.141ns (25.430%)  route 0.413ns (74.570%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          0.413     2.081    plus_one/Q[0]
    SLICE_X64Y82         FDRE                                         r  plus_one/M_register_1_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.141ns (23.196%)  route 0.467ns (76.804%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          0.467     2.135    plus_one/Q[0]
    SLICE_X64Y83         FDRE                                         r  plus_one/M_register_1_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.141ns (23.196%)  route 0.467ns (76.804%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          0.467     2.135    plus_one/Q[0]
    SLICE_X64Y83         FDRE                                         r  plus_one/M_register_1_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.141ns (23.196%)  route 0.467ns (76.804%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          0.467     2.135    plus_one/Q[0]
    SLICE_X64Y83         FDRE                                         r  plus_one/M_register_1_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plus_one/M_register_1_q_reg[11]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.141ns (21.073%)  route 0.528ns (78.927%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.527    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=41, routed)          0.528     2.196    plus_one/Q[0]
    SLICE_X63Y79         FDRE                                         r  plus_one/M_register_1_q_reg[11]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 1.634ns (24.183%)  route 5.122ns (75.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.267     5.777    reset_cond/rst_n_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.124     5.901 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.856     6.756    reset_cond/M_reset_cond_in
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.495     4.899    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 1.634ns (24.183%)  route 5.122ns (75.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.267     5.777    reset_cond/rst_n_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.124     5.901 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.856     6.756    reset_cond/M_reset_cond_in
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.495     4.899    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 1.634ns (24.183%)  route 5.122ns (75.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.267     5.777    reset_cond/rst_n_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.124     5.901 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.856     6.756    reset_cond/M_reset_cond_in
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.495     4.899    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 1.634ns (24.183%)  route 5.122ns (75.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.267     5.777    reset_cond/rst_n_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.124     5.901 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.856     6.756    reset_cond/M_reset_cond_in
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.495     4.899    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.693ns  (logic 0.322ns (11.972%)  route 2.370ns (88.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.945     2.222    reset_cond/rst_n_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.267 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.426     2.693    reset_cond/M_reset_cond_in
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     2.040    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.693ns  (logic 0.322ns (11.972%)  route 2.370ns (88.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.945     2.222    reset_cond/rst_n_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.267 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.426     2.693    reset_cond/M_reset_cond_in
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     2.040    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.693ns  (logic 0.322ns (11.972%)  route 2.370ns (88.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.945     2.222    reset_cond/rst_n_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.267 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.426     2.693    reset_cond/M_reset_cond_in
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     2.040    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.693ns  (logic 0.322ns (11.972%)  route 2.370ns (88.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.945     2.222    reset_cond/rst_n_IBUF
    SLICE_X64Y73         LUT1 (Prop_lut1_I0_O)        0.045     2.267 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.426     2.693    reset_cond/M_reset_cond_in
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     2.040    reset_cond/CLK
    SLICE_X65Y77         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





