$date
	Sun Oct 09 16:15:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! altb $end
$var wire 1 " agtb $end
$var wire 1 # aeqb $end
$var reg 4 $ c [3:0] $end
$var reg 4 % d [3:0] $end
$scope module signedcomp4 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ! altb $end
$var wire 1 " agtb $end
$var wire 1 # aeqb $end
$var reg 4 ( c [3:0] $end
$var reg 4 ) d [3:0] $end
$scope module stage0 $end
$var wire 3 * a [2:0] $end
$var wire 1 # aeqb $end
$var wire 1 " agtb $end
$var wire 1 ! altb $end
$var wire 3 + b [2:0] $end
$var wire 6 , s [5:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111 ,
b111 +
b111 *
b111 )
b111 (
b1001 '
b1001 &
b1001 %
b1001 $
1#
0"
0!
$end
#20
1"
0#
b100011 ,
b110 +
b110 )
b1010 $
b1010 &
#40
0!
1"
b10001 ,
b1 +
b10 *
b1 )
b10 (
b1 %
b1 '
b10 $
b10 &
#60
1!
0"
b100000 ,
b1 *
b110 +
b1 (
b110 )
b1010 $
b1010 &
#80
0!
1"
b101010 ,
b111 *
b10 +
b111 (
b10 )
b1001 %
b1001 '
b10 $
b10 &
#100
0!
1#
0"
b111 ,
b10 *
b10 (
b10 %
b10 '
#120
