{
  "module_name": "ramcfg.h",
  "hash_id": "1353e643857d964ee86583712f479061757a32f1e4599c67837c2e877bf2050b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/include/nvkm/subdev/bios/ramcfg.h",
  "human_readable_source": " \n#ifndef __NVBIOS_RAMCFG_H__\n#define __NVBIOS_RAMCFG_H__\nstruct nvbios_ramcfg {\n\tunsigned rammap_ver;\n\tunsigned rammap_hdr;\n\tunsigned rammap_min;\n\tunsigned rammap_max;\n\tunion {\n\t\tstruct {\n\t\t\tunsigned rammap_00_16_20:1;\n\t\t\tunsigned rammap_00_16_40:1;\n\t\t\tunsigned rammap_00_17_02:1;\n\t\t};\n\t\tstruct {\n\t\t\tunsigned rammap_10_04_02:1;\n\t\t\tunsigned rammap_10_04_08:1;\n\t\t};\n\t\tstruct {\n\t\t\tunsigned rammap_11_08_01:1;\n\t\t\tunsigned rammap_11_08_0c:2;\n\t\t\tunsigned rammap_11_08_10:1;\n\t\t\tunsigned rammap_11_09_01ff:9;\n\t\t\tunsigned rammap_11_0a_03fe:9;\n\t\t\tunsigned rammap_11_0a_0400:1;\n\t\t\tunsigned rammap_11_0a_0800:1;\n\t\t\tunsigned rammap_11_0b_01f0:5;\n\t\t\tunsigned rammap_11_0b_0200:1;\n\t\t\tunsigned rammap_11_0b_0400:1;\n\t\t\tunsigned rammap_11_0b_0800:1;\n\t\t\tunsigned rammap_11_0d:8;\n\t\t\tunsigned rammap_11_0e:8;\n\t\t\tunsigned rammap_11_0f:8;\n\t\t\tunsigned rammap_11_11_0c:2;\n\t\t};\n\t};\n\n\tunsigned ramcfg_ver;\n\tunsigned ramcfg_hdr;\n\tunsigned ramcfg_timing;\n\tunsigned ramcfg_DLLoff;\n\tunsigned ramcfg_RON;\n\tunsigned ramcfg_FBVDDQ;\n\tunion {\n\t\tstruct {\n\t\t\tunsigned ramcfg_00_03_01:1;\n\t\t\tunsigned ramcfg_00_03_02:1;\n\t\t\tunsigned ramcfg_00_03_08:1;\n\t\t\tunsigned ramcfg_00_03_10:1;\n\t\t\tunsigned ramcfg_00_04_02:1;\n\t\t\tunsigned ramcfg_00_04_04:1;\n\t\t\tunsigned ramcfg_00_04_20:1;\n\t\t\tunsigned ramcfg_00_05:8;\n\t\t\tunsigned ramcfg_00_06:8;\n\t\t\tunsigned ramcfg_00_07:8;\n\t\t\tunsigned ramcfg_00_08:8;\n\t\t\tunsigned ramcfg_00_09:8;\n\t\t\tunsigned ramcfg_00_0a_0f:4;\n\t\t\tunsigned ramcfg_00_0a_f0:4;\n\t\t};\n\t\tstruct {\n\t\t\tunsigned ramcfg_10_02_01:1;\n\t\t\tunsigned ramcfg_10_02_02:1;\n\t\t\tunsigned ramcfg_10_02_04:1;\n\t\t\tunsigned ramcfg_10_02_08:1;\n\t\t\tunsigned ramcfg_10_02_10:1;\n\t\t\tunsigned ramcfg_10_02_20:1;\n\t\t\tunsigned ramcfg_10_03_0f:4;\n\t\t\tunsigned ramcfg_10_04_01:1;\n\t\t\tunsigned ramcfg_10_05:8;\n\t\t\tunsigned ramcfg_10_06:8;\n\t\t\tunsigned ramcfg_10_07:8;\n\t\t\tunsigned ramcfg_10_08:8;\n\t\t\tunsigned ramcfg_10_09_0f:4;\n\t\t\tunsigned ramcfg_10_09_f0:4;\n\t\t};\n\t\tstruct {\n\t\t\tunsigned ramcfg_11_01_01:1;\n\t\t\tunsigned ramcfg_11_01_02:1;\n\t\t\tunsigned ramcfg_11_01_04:1;\n\t\t\tunsigned ramcfg_11_01_08:1;\n\t\t\tunsigned ramcfg_11_01_10:1;\n\t\t\tunsigned ramcfg_11_01_40:1;\n\t\t\tunsigned ramcfg_11_01_80:1;\n\t\t\tunsigned ramcfg_11_02_03:2;\n\t\t\tunsigned ramcfg_11_02_04:1;\n\t\t\tunsigned ramcfg_11_02_08:1;\n\t\t\tunsigned ramcfg_11_02_10:1;\n\t\t\tunsigned ramcfg_11_02_40:1;\n\t\t\tunsigned ramcfg_11_02_80:1;\n\t\t\tunsigned ramcfg_11_03_0f:4;\n\t\t\tunsigned ramcfg_11_03_30:2;\n\t\t\tunsigned ramcfg_11_03_c0:2;\n\t\t\tunsigned ramcfg_11_03_f0:4;\n\t\t\tunsigned ramcfg_11_04:8;\n\t\t\tunsigned ramcfg_11_06:8;\n\t\t\tunsigned ramcfg_11_07_02:1;\n\t\t\tunsigned ramcfg_11_07_04:1;\n\t\t\tunsigned ramcfg_11_07_08:1;\n\t\t\tunsigned ramcfg_11_07_10:1;\n\t\t\tunsigned ramcfg_11_07_40:1;\n\t\t\tunsigned ramcfg_11_07_80:1;\n\t\t\tunsigned ramcfg_11_08_01:1;\n\t\t\tunsigned ramcfg_11_08_02:1;\n\t\t\tunsigned ramcfg_11_08_04:1;\n\t\t\tunsigned ramcfg_11_08_08:1;\n\t\t\tunsigned ramcfg_11_08_10:1;\n\t\t\tunsigned ramcfg_11_08_20:1;\n\t\t\tunsigned ramcfg_11_09:8;\n\t\t};\n\t};\n\n\tunsigned timing_ver;\n\tunsigned timing_hdr;\n\tunsigned timing[11];\n\tunion {\n\t\tstruct {\n\t\t\tunsigned timing_10_WR:8;\n\t\t\tunsigned timing_10_WTR:8;\n\t\t\tunsigned timing_10_CL:8;\n\t\t\tunsigned timing_10_RC:8;\n\t\t\t \n\t\t\tunsigned timing_10_RFC:8;         \n\t\t\t \n\t\t\tunsigned timing_10_RAS:8;         \n\t\t\t \n\t\t\tunsigned timing_10_RP:8;          \n\t\t\tunsigned timing_10_RCDRD:8;\n\t\t\tunsigned timing_10_RCDWR:8;\n\t\t\tunsigned timing_10_RRD:8;\n\t\t\tunsigned timing_10_13:8;\n\t\t\tunsigned timing_10_ODT:3;\n\t\t\t \n\t\t\tunsigned timing_10_16:8;\n\t\t\t \n\t\t\tunsigned timing_10_18:8;\n\t\t\tunsigned timing_10_CWL:8;\n\t\t\tunsigned timing_10_20:8;\n\t\t\tunsigned timing_10_21:8;\n\t\t\t \n\t\t\tunsigned timing_10_24:8;\n\t\t};\n\t\tstruct {\n\t\t\tunsigned timing_20_2e_03:2;\n\t\t\tunsigned timing_20_2e_30:2;\n\t\t\tunsigned timing_20_2e_c0:2;\n\t\t\tunsigned timing_20_2f_03:2;\n\t\t\tunsigned timing_20_2c_003f:6;\n\t\t\tunsigned timing_20_2c_1fc0:7;\n\t\t\tunsigned timing_20_30_f8:5;\n\t\t\tunsigned timing_20_30_07:3;\n\t\t\tunsigned timing_20_31_0007:3;\n\t\t\tunsigned timing_20_31_0078:4;\n\t\t\tunsigned timing_20_31_0780:4;\n\t\t\tunsigned timing_20_31_0800:1;\n\t\t\tunsigned timing_20_31_7000:3;\n\t\t\tunsigned timing_20_31_8000:1;\n\t\t};\n\t};\n};\n\nu8 nvbios_ramcfg_count(struct nvkm_bios *);\nu8 nvbios_ramcfg_index(struct nvkm_subdev *);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}