
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.1.259.1
Mapped on: Thu Oct  3 15:34:35 2024

Design Information
------------------

Command line:   map -pdc C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/m
     icroP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/impl_1.pdc -i
     lab3_jb_impl_1_syn.udb -o lab3_jb_impl_1_map.udb -mp lab3_jb_impl_1.mrp
     -hierrpt -gui -msgset C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs
     /microP-lab3/fpga/radiant_project/lab3_jb/promote.xml

Design Summary
--------------

   Number of slice registers:  38 out of  5280 (1%)
   Number of I/O registers:      2 out of   117 (2%)
   Number of LUT4s:           111 out of  5280 (2%)
      Number of logic LUT4s:              97
      Number of inserted feedthru LUT4s:   8
      Number of ripple logic:              3 (6 LUT4s)
   Number of IO sites used:   19 out of 39 (49%)
      Number of IO sites used for general PIO: 19
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 19 out of 36 (53%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 19 out of 39 (49%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 38 loads, 38 rising, 0 falling (Driver: Pin hf_osc/CLKHF)
   Number of Clock Enables:  3
      Net VCC_net: 1 loads, 0 SLICEs
      Net MOD1.n548: 3 loads, 3 SLICEs
      Net MOD1.n3: 5 loads, 5 SLICEs
   Number of LSRs:  3
      Net MOD3.n3: 3 loads, 3 SLICEs
      Net MOD1.state[4]: 1 loads, 1 SLICEs
      Net MOD1.state_FSM_illegal: 20 loads, 20 SLICEs
   Top 10 highest fanout non-clock nets:

                                    Page 1





Design Summary (cont)
---------------------
      Net MOD1.state_FSM_illegal: 20 loads
      Net MOD1.n6: 17 loads
      Net col_c_0: 16 loads
      Net col_c_1: 16 loads
      Net MOD1.state[5]: 15 loads
      Net MOD1.state[6]: 13 loads
      Net MOD1.state[4]: 12 loads
      Net MOD1.n4: 11 loads
      Net col_c_2: 10 loads
      Net col_c_3: 10 loads





   Number of warnings:  4
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/m
     icroP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/impl_1.pdc (18) : No
     port matched 'debug_clk'.
WARNING <1027013> - map: No port matched 'debug_clk'.
WARNING <1026001> - map: C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/m
     icroP-lab3/fpga/radiant_project/lab3_jb/source/impl_1/impl_1.pdc (18) :
     Can't resolve object 'debug_clk' in constraint 'ldc_set_location -site {28}
     [get_ports debug_clk]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {28}
     [get_ports debug_clk]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| col[0]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| col[1]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| col[2]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| col[3]              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| osc[0]              | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| osc[1]              | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| seg[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[6]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r_sel[0]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r_sel[1]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r_sel[2]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r_sel[3]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          PIN,NODE clk_c
  DIV Setting:                                  01

ASIC Components
---------------

Instance Name: hf_osc
         Type: HFOSC
Instance Name: osc_i1
         Type: IOLOGIC
Instance Name: osc_i2
         Type: IOLOGIC

Constraint Summary
------------------

   Total number of constraints: 20
   Total number of constraints dropped: 1
   Dropped constraint is:
     ldc_set_location -site {28} [get_ports debug_clk]





                                    Page 3





Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 66 MB
Checksum -- map: bf0ac55cc8eb2bf069c37d5e68a62f0eccb91e42





















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
