# Digital Logic ‚Äì Final Exam Quick Review

## 1Ô∏è‚É£ K-Map & Flip-Flop Rules (VERY IMPORTANT)

- ‚úÖ **K-maps use CURRENT STATE only**
  - Use: `Q(t)` and **inputs (X, Y, ‚Ä¶)**
  - ‚ùå Never place `Q(t+1)` in a K-map

- ‚úÖ If there is an **input X**, it MUST be included in the K-map variables

- ‚úÖ Steps for FSM design:
  1. State diagram
  2. State table (Current state + Input ‚Üí Next state)
  3. Use **excitation table** of FF
  4. Build **K-maps (using current states + inputs)**
  5. Get FF input equations
  6. Draw circuit

---

## 2Ô∏è‚É£ Flip-Flops ‚Äì What to Remember

### D Flip-Flop
- **Characteristic equation**:
Q(t+1) = D
- ‚úîÔ∏è Easiest for analysis
- ‚úîÔ∏è No excitation table needed

---

### T Flip-Flop
- Toggles when T = 1
- **Characteristic equation**:
Q(t+1) = T ‚äï Q(t)
- **Excitation rule**:
- No change ‚Üí T = 0
- Change ‚Üí T = 1

---

### JK Flip-Flop
- Most powerful
- **Characteristic equation**:
Q(t+1) = J¬∑Q' + K'¬∑Q
- Must use **excitation table**
- Often requires **more K-maps**

---

## 3Ô∏è‚É£ Moore vs Mealy (GOLD QUESTION ‚≠ê)

### Moore Machine
- Output depends on **STATE ONLY**
- Output written **inside the circle**
- More stable, slower response

### Mealy Machine
- Output depends on **STATE + INPUT**
- Output written **on the arrow**
- Faster, more sensitive

üìå **If output = f(state)** ‚Üí Moore  
üìå **If output = f(state, input)** ‚Üí Mealy

---

## 4Ô∏è‚É£ Counters (Exam Favorite)

- Number of flip-flops needed:
n FFs ‚Üí 2^n states

- **Synchronous counter**:
- All FFs share the same clock
- Design steps:
  1. State diagram
  2. State table
  3. Excitation table
  4. K-maps
  5. Circuit

- **T FF rule for counters**:
- Bit toggles when lower bits = 1

---

## 5Ô∏è‚É£ Registers & Shift Registers

### Register
- Group of flip-flops
- Stores **n-bit data**
- Common clock

### Shift Register
- Moves data left/right
- Types:
- Serial-In Serial-Out (SISO)
- Serial-In Parallel-Out (SIPO)
- Parallel-In Serial-Out (PISO)
- Parallel-In Parallel-Out (PIPO)

---

## 6Ô∏è‚É£ RAM & ROM (Conceptual)

### RAM
- Volatile (data lost when power off)
- Types:
- **SRAM** ‚Üí built using latches
- **DRAM** ‚Üí uses capacitors

### ROM
- Non-volatile
- Data fixed (or programmed once)

---

## 7Ô∏è‚É£ What NOT to Memorize ‚ùå
- Excitation tables (usually given)
- K-map layouts
- Gate-level transistor details

---

## 8Ô∏è‚É£ What YOU MUST Memorize ‚úÖ
- FSM design steps
- Moore vs Mealy difference
- Flip-flop characteristic equations
- How to read excitation tables
- How many FFs for given states

---

## 1Ô∏è‚É£ K-Map & Flip-Flop Rules (VERY IMPORTANT)

* ‚úÖ **K-maps use CURRENT STATE only**

  * Use: `Q(t)` and **inputs (X, Y, ‚Ä¶)**
  * ‚ùå Never place `Q(t+1)` in a K-map

* ‚úÖ If there is an **input X**, it MUST be included in the K-map variables

* ‚úÖ **Outputs (Y, Z, ‚Ä¶)**:

  * Have their **own K-map**
  * ‚ùå Do NOT affect state equations
  * ‚úî Used only in output logic and circuit

* ‚úÖ Steps for FSM design:

  1. State diagram
  2. State table (Current state + Input ‚Üí Next state)
  3. Use **excitation table** of the flip-flop
  4. Build **K-maps (current states + inputs)**
  5. Get FF input equations
  6. Draw circuit

---

## 2Ô∏è‚É£ Flip-Flops in Design Problems (WHEN TO USE WHAT)

* **D Flip-Flop**

  * Simplest
  * `D = Q(t+1)` (direct copy)
  * Usually **no excitation table needed**

* **T Flip-Flop**

  * Toggles when `T = 1`
  * Used a lot in **counters**
  * `T = Q ‚äï Q(t+1)`

* **JK Flip-Flop**

  * Most general
  * Needs **excitation table**
  * Often requires **more K-maps**

* **SR Flip-Flop**

  * Rarely used in design problems
  * Has **invalid state (S=R=1)**
  * Usually avoided unless explicitly asked

---

## 3Ô∏è‚É£ Moore vs Mealy (GOLD EXAM POINT)

* **Moore Machine**

  * Output depends on **state only**
  * Output written **inside the state circle**
  * More stable

* **Mealy Machine**

  * Output depends on **state + input**
  * Output written **on transitions**
  * Faster response

---

## 4Ô∏è‚É£ Encoder vs Decoder (VERY SHORT)

* **Decoder**

  * `n` inputs ‚Üí `2^n` outputs
  * Activates **one output line**
  * Example: 3 inputs ‚Üí 8 outputs

* **Encoder**

  * `2^n` inputs ‚Üí `n` outputs
  * Converts active line into binary code

---

## 5Ô∏è‚É£ Memory Basics (RAM & ROM)

* **RAM (Random Access Memory)**

  * ‚úÖ Volatile
  * ‚ùå Loses data when power OFF

* **ROM (Read Only Memory)**

  * ‚úÖ Non-volatile
  * ‚úî Keeps data when power OFF

---

## 6Ô∏è‚É£ Memory Size & Decoder Rule (IMPORTANT)

* Example: **1K √ó 16 memory**

  * `1K = 1024 = 2^10` words
  * Each word = **16 bits**

* Decoder size:

  * Address lines = **10** ‚Üí Decoder = `2^10`

* Example question:

  * `64K √ó 16`
  * `64K = 2^16`
  * ‚úÖ Decoder = **16-to-64K**

‚ö†Ô∏è Don‚Äôt mix:

* **Bits** = data width
* **Words** = number of locations

---

## 7Ô∏è‚É£ Registers & Shift Registers

* **Flip-flop** ‚Üí stores **1 bit**

* **Register** ‚Üí group of flip-flops (n bits)

* **Shift Register**

  * Shifts data left or right
  * Can be:

    * Serial-in / Serial-out
    * Serial-in / Parallel-out
    * Parallel-in / Parallel-out

---

## 8Ô∏è‚É£ Core Exam Rules to Remember

* Number of FFs = `‚åàlog2(number of states)‚åâ`
* Counters ‚Üí usually **T or JK FFs**
* FSM with outputs ‚Üí identify **Moore or Mealy** first
* K-map variables = **current states + inputs only**
* Output equations are **separate**
