// Copyright 2025 ETH Zurich and University of Bologna.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Lorenzo Leone <lleone@iis.ee.ethz.ch>

#define L3_START_ADDRESS    0x70000000UL    // Base address of memory tile 0
#define L3_SIZE             0x100000UL      // Size of memory tile (1MiB)

#define CLUSTER_PER_ROW 4
#define CLUSTER_PER_COL 4
