============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue Jun 25 17:47:23 2024

   Run on =     LMZS
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 252 feed throughs used by 140 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  6.868959s wall, 5.796875s user + 0.250000s system = 6.046875s CPU (88.0%)

RUN-1004 : used memory is 748 MB, reserved memory is 740 MB, peak memory is 797 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 337 feed throughs used by 163 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.701157s wall, 2.281250s user + 0.125000s system = 2.406250s CPU (51.2%)

RUN-1004 : used memory is 765 MB, reserved memory is 784 MB, peak memory is 818 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.157764s wall, 0.078125s user + 0.109375s system = 0.187500s CPU (2.6%)

RUN-1004 : used memory is 811 MB, reserved memory is 824 MB, peak memory is 829 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.380517s wall, 0.156250s user + 0.125000s system = 0.281250s CPU (3.8%)

RUN-1004 : used memory is 811 MB, reserved memory is 824 MB, peak memory is 829 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 337 feed throughs used by 163 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.825694s wall, 1.437500s user + 0.109375s system = 1.546875s CPU (32.1%)

RUN-1004 : used memory is 820 MB, reserved memory is 840 MB, peak memory is 879 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.262803s wall, 0.046875s user + 0.093750s system = 0.140625s CPU (1.9%)

RUN-1004 : used memory is 858 MB, reserved memory is 851 MB, peak memory is 879 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.480610s wall, 0.109375s user + 0.093750s system = 0.203125s CPU (2.7%)

RUN-1004 : used memory is 858 MB, reserved memory is 851 MB, peak memory is 879 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/colorcorrecction.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 295 feed throughs used by 180 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.702748s wall, 1.125000s user + 0.046875s system = 1.171875s CPU (24.9%)

RUN-1004 : used memory is 888 MB, reserved memory is 879 MB, peak memory is 897 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.354805s wall, 0.093750s user + 0.218750s system = 0.312500s CPU (4.2%)

RUN-1004 : used memory is 916 MB, reserved memory is 906 MB, peak memory is 935 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.583612s wall, 0.140625s user + 0.218750s system = 0.359375s CPU (4.7%)

RUN-1004 : used memory is 916 MB, reserved memory is 906 MB, peak memory is 935 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 295 feed throughs used by 180 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.679834s wall, 2.031250s user + 0.109375s system = 2.140625s CPU (45.7%)

RUN-1004 : used memory is 898 MB, reserved memory is 891 MB, peak memory is 935 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.205303s wall, 0.031250s user + 0.093750s system = 0.125000s CPU (1.7%)

RUN-1004 : used memory is 926 MB, reserved memory is 918 MB, peak memory is 945 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.428169s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (2.3%)

RUN-1004 : used memory is 926 MB, reserved memory is 918 MB, peak memory is 945 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 295 feed throughs used by 180 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.702864s wall, 3.281250s user + 0.109375s system = 3.390625s CPU (72.1%)

RUN-1004 : used memory is 908 MB, reserved memory is 901 MB, peak memory is 945 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.015539s wall, 0.046875s user + 0.125000s system = 0.171875s CPU (2.4%)

RUN-1004 : used memory is 936 MB, reserved memory is 928 MB, peak memory is 955 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.228515s wall, 0.125000s user + 0.140625s system = 0.265625s CPU (3.7%)

RUN-1004 : used memory is 936 MB, reserved memory is 928 MB, peak memory is 955 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 295 feed throughs used by 180 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.781036s wall, 2.531250s user + 0.078125s system = 2.609375s CPU (54.6%)

RUN-1004 : used memory is 913 MB, reserved memory is 907 MB, peak memory is 955 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.464186s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (3.8%)

RUN-1004 : used memory is 941 MB, reserved memory is 934 MB, peak memory is 960 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.683350s wall, 0.187500s user + 0.171875s system = 0.359375s CPU (4.7%)

RUN-1004 : used memory is 941 MB, reserved memory is 934 MB, peak memory is 960 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/colorcorrecction.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 163 feed throughs used by 117 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.647116s wall, 2.734375s user + 0.109375s system = 2.843750s CPU (61.2%)

RUN-1004 : used memory is 927 MB, reserved memory is 920 MB, peak memory is 960 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.236005s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (0.9%)

RUN-1004 : used memory is 955 MB, reserved memory is 947 MB, peak memory is 973 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.456379s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (2.1%)

RUN-1004 : used memory is 955 MB, reserved memory is 947 MB, peak memory is 973 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/colorcorrecction.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 337 feed throughs used by 163 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.687987s wall, 2.046875s user + 0.109375s system = 2.156250s CPU (46.0%)

RUN-1004 : used memory is 939 MB, reserved memory is 932 MB, peak memory is 973 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.368894s wall, 0.062500s user + 0.187500s system = 0.250000s CPU (3.4%)

RUN-1004 : used memory is 966 MB, reserved memory is 960 MB, peak memory is 985 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.597511s wall, 0.109375s user + 0.187500s system = 0.296875s CPU (3.9%)

RUN-1004 : used memory is 966 MB, reserved memory is 960 MB, peak memory is 985 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-5007 WARNING: 'uart_interrupt' is not declared in ../rtl/CortexM0_SoC.v(113)
HDL-5007 WARNING: 'uart_interrupt' is not declared in ../rtl/CortexM0_SoC.v(113)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'UART_PSEL', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(594)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'UART_PSEL', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(595)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
RUN-8001 ERROR: Project manager: failed to remove source files, invalid type.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/colorcorrecction.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_gpio.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_vga.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-8007 ERROR: cannot find port 'PCLK' on this module in ../rtl/CortexM0_SoC.v(796)
HDL-8007 ERROR: cannot find port 'PRESETn' on this module in ../rtl/CortexM0_SoC.v(797)
HDL-8007 ERROR: cannot find port 'PSEL' on this module in ../rtl/CortexM0_SoC.v(798)
HDL-8007 ERROR: cannot find port 'PADDR' on this module in ../rtl/CortexM0_SoC.v(799)
HDL-8007 ERROR: cannot find port 'PWDATA' on this module in ../rtl/CortexM0_SoC.v(800)
HDL-8007 ERROR: cannot find port 'PWRITE' on this module in ../rtl/CortexM0_SoC.v(801)
HDL-8007 ERROR: cannot find port 'ECOREVNUM' on this module in ../rtl/CortexM0_SoC.v(802)
HDL-8007 ERROR: cannot find port 'PREADY' on this module in ../rtl/CortexM0_SoC.v(803)
HDL-8007 ERROR: cannot find port 'PRDATA' on this module in ../rtl/CortexM0_SoC.v(804)
HDL-8007 ERROR: cannot find port 'PSLVERR' on this module in ../rtl/CortexM0_SoC.v(805)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(25)
HDL-5007 WARNING: 'HSEL' is not declared in ../rtl/apb_uart/apb_uart.v(28)
HDL-5007 WARNING: 'HTRANS' is not declared in ../rtl/apb_uart/apb_uart.v(28)
HDL-5007 WARNING: 'HWRITE' is not declared in ../rtl/apb_uart/apb_uart.v(28)
HDL-5007 WARNING: 'HREADY' is not declared in ../rtl/apb_uart/apb_uart.v(28)
HDL-5007 WARNING: 'HSEL' is not declared in ../rtl/apb_uart/apb_uart.v(31)
HDL-5007 WARNING: 'HTRANS' is not declared in ../rtl/apb_uart/apb_uart.v(31)
HDL-5007 WARNING: 'HWRITE' is not declared in ../rtl/apb_uart/apb_uart.v(31)
HDL-5007 WARNING: 'HREADY' is not declared in ../rtl/apb_uart/apb_uart.v(31)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(34)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(34)
HDL-5007 Similar messages will be suppressed.
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(25)
HDL-5007 WARNING: 'HSEL' is not declared in ../rtl/apb_uart/apb_uart.v(28)
HDL-5007 WARNING: 'HTRANS' is not declared in ../rtl/apb_uart/apb_uart.v(28)
HDL-5007 WARNING: 'HWRITE' is not declared in ../rtl/apb_uart/apb_uart.v(28)
HDL-5007 WARNING: 'HREADY' is not declared in ../rtl/apb_uart/apb_uart.v(28)
HDL-5007 WARNING: 'HSEL' is not declared in ../rtl/apb_uart/apb_uart.v(31)
HDL-5007 WARNING: 'HTRANS' is not declared in ../rtl/apb_uart/apb_uart.v(31)
HDL-5007 WARNING: 'HWRITE' is not declared in ../rtl/apb_uart/apb_uart.v(31)
HDL-5007 WARNING: 'HREADY' is not declared in ../rtl/apb_uart/apb_uart.v(31)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(34)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(34)
HDL-5007 Similar messages will be suppressed.
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(23)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
HDL-5007 WARNING: 'HSEL' is not declared in ../rtl/apb_uart/apb_uart.v(27)
HDL-5007 WARNING: 'HTRANS' is not declared in ../rtl/apb_uart/apb_uart.v(27)
HDL-5007 WARNING: 'HWRITE' is not declared in ../rtl/apb_uart/apb_uart.v(27)
HDL-5007 WARNING: 'HREADY' is not declared in ../rtl/apb_uart/apb_uart.v(27)
HDL-5007 WARNING: 'HSEL' is not declared in ../rtl/apb_uart/apb_uart.v(30)
HDL-5007 WARNING: 'HTRANS' is not declared in ../rtl/apb_uart/apb_uart.v(30)
HDL-5007 WARNING: 'HWRITE' is not declared in ../rtl/apb_uart/apb_uart.v(30)
HDL-5007 WARNING: 'HREADY' is not declared in ../rtl/apb_uart/apb_uart.v(30)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(33)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(33)
HDL-5007 Similar messages will be suppressed.
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-5007 WARNING: 'HSEL' is not declared in ../rtl/apb_uart/apb_uart.v(27)
HDL-5007 WARNING: 'HTRANS' is not declared in ../rtl/apb_uart/apb_uart.v(27)
HDL-5007 WARNING: 'HWRITE' is not declared in ../rtl/apb_uart/apb_uart.v(27)
HDL-5007 WARNING: 'HREADY' is not declared in ../rtl/apb_uart/apb_uart.v(27)
HDL-5007 WARNING: 'HSEL' is not declared in ../rtl/apb_uart/apb_uart.v(30)
HDL-5007 WARNING: 'HTRANS' is not declared in ../rtl/apb_uart/apb_uart.v(30)
HDL-5007 WARNING: 'HWRITE' is not declared in ../rtl/apb_uart/apb_uart.v(30)
HDL-5007 WARNING: 'HREADY' is not declared in ../rtl/apb_uart/apb_uart.v(30)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(33)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(33)
HDL-5007 Similar messages will be suppressed.
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(23)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
HDL-5007 WARNING: 'HSEL' is not declared in ../rtl/apb_uart/apb_uart.v(30)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(33)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(33)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(34)
HDL-5007 WARNING: 'HADDR' is not declared in ../rtl/apb_uart/apb_uart.v(35)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(39)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(39)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(40)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 Similar messages will be suppressed.
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(23)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
HDL-5007 WARNING: 'HSEL' is not declared in ../rtl/apb_uart/apb_uart.v(30)
HDL-5007 WARNING: 'HADDR' is not declared in ../rtl/apb_uart/apb_uart.v(35)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(39)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(39)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(40)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(47)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(54)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(55)
HDL-5007 Similar messages will be suppressed.
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(23)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
HDL-5007 WARNING: 'HSEL' is not declared in ../rtl/apb_uart/apb_uart.v(30)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(39)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(39)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(40)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(47)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(54)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(55)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(56)
HDL-5007 Similar messages will be suppressed.
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(23)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
HDL-5007 WARNING: 'HSEL' is not declared in ../rtl/apb_uart/apb_uart.v(30)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(39)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(39)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(40)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(47)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(54)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(55)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(56)
HDL-5007 Similar messages will be suppressed.
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(23)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(39)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(39)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(40)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(47)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(54)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(55)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(56)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(58)
HDL-5007 Similar messages will be suppressed.
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(23)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(47)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(54)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(55)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(56)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(58)
HDL-5007 WARNING: 'HWDATA' is not declared in ../rtl/apb_uart/apb_uart.v(62)
HDL-5007 WARNING: 'HCLK' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 WARNING: 'HRESETn' is not declared in ../rtl/apb_uart/apb_uart.v(46)
HDL-5007 Similar messages will be suppressed.
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(23)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(54)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(55)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(56)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(58)
HDL-5007 WARNING: 'HWDATA' is not declared in ../rtl/apb_uart/apb_uart.v(62)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(54)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(55)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(56)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(58)
HDL-5007 WARNING: 'HWDATA' is not declared in ../rtl/apb_uart/apb_uart.v(62)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(23)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
HDL-8007 ERROR: procedural assignment to a non-register 'PRDATA' is not permitted in ../rtl/apb_uart/apb_uart.v(54)
HDL-8007 ERROR: procedural assignment to a non-register 'PRDATA' is not permitted in ../rtl/apb_uart/apb_uart.v(55)
HDL-8007 ERROR: procedural assignment to a non-register 'PRDATA' is not permitted in ../rtl/apb_uart/apb_uart.v(56)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(58)
HDL-5007 WARNING: 'HWDATA' is not declared in ../rtl/apb_uart/apb_uart.v(62)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/apb_uart/apb_uart.v(1)
HDL-1007 : Verilog file '../rtl/apb_uart/apb_uart.v' ignored due to errors
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(23)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(58)
HDL-5007 WARNING: 'HWDATA' is not declared in ../rtl/apb_uart/apb_uart.v(62)
HDL-5007 WARNING: 'HRDATA' is not declared in ../rtl/apb_uart/apb_uart.v(58)
HDL-5007 WARNING: 'HWDATA' is not declared in ../rtl/apb_uart/apb_uart.v(62)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(23)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : undeclared symbol 'HRESP', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(23)
HDL-1007 : undeclared symbol 'HREADYOUT', assumed default net type 'wire' in ../rtl/apb_uart/apb_uart.v(24)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(816)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
HDL-8007 ERROR: extra comma in port association list is not allowed in ../rtl/CortexM0_SoC.v(822)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(816)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(816)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-8007 ERROR: cannot find port 'clk' on this module in ../rtl/CortexM0_SoC.v(814)
HDL-8007 ERROR: cannot find port 'rstn' on this module in ../rtl/CortexM0_SoC.v(815)
HDL-8007 ERROR: 'po_data' is not a port in ../rtl/CortexM0_SoC.v(818)
HDL-8007 ERROR: 'po_flag' is not a port in ../rtl/CortexM0_SoC.v(819)
HDL-8007 ERROR: cannot find port 'pi_data' on this module in ../rtl/CortexM0_SoC.v(820)
HDL-8007 ERROR: cannot find port 'pi_flag' on this module in ../rtl/CortexM0_SoC.v(821)
HDL-8007 ERROR: cannot find port 'tx_busy' on this module in ../rtl/CortexM0_SoC.v(822)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(816)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/uart_rx.v
HDL-8007 ERROR: cannot find port 'clk' on this module in ../rtl/CortexM0_SoC.v(814)
HDL-8007 ERROR: cannot find port 'rstn' on this module in ../rtl/CortexM0_SoC.v(815)
HDL-8007 ERROR: 'po_data' is not a port in ../rtl/CortexM0_SoC.v(818)
HDL-8007 ERROR: 'po_flag' is not a port in ../rtl/CortexM0_SoC.v(819)
HDL-8007 ERROR: cannot find port 'pi_data' on this module in ../rtl/CortexM0_SoC.v(820)
HDL-8007 ERROR: cannot find port 'pi_flag' on this module in ../rtl/CortexM0_SoC.v(821)
HDL-8007 ERROR: cannot find port 'tx_busy' on this module in ../rtl/CortexM0_SoC.v(822)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(816)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/uart_tx.v
HDL-8007 ERROR: cannot find port 'clk' on this module in ../rtl/CortexM0_SoC.v(814)
HDL-8007 ERROR: cannot find port 'rstn' on this module in ../rtl/CortexM0_SoC.v(815)
HDL-8007 ERROR: 'po_data' is not a port in ../rtl/CortexM0_SoC.v(818)
HDL-8007 ERROR: 'po_flag' is not a port in ../rtl/CortexM0_SoC.v(819)
HDL-8007 ERROR: cannot find port 'pi_data' on this module in ../rtl/CortexM0_SoC.v(820)
HDL-8007 ERROR: cannot find port 'pi_flag' on this module in ../rtl/CortexM0_SoC.v(821)
HDL-8007 ERROR: cannot find port 'tx_busy' on this module in ../rtl/CortexM0_SoC.v(822)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(816)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-1007 : undeclared symbol 'sys_clk', assumed default net type 'wire' in ../rtl/apb_uart/rs232.v(13)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../rtl/apb_uart/rs232.v(14)
HDL-1007 : analyze verilog file ../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/uart_tx.v
HDL-8007 ERROR: 'po_data' is not a port in ../rtl/CortexM0_SoC.v(818)
HDL-8007 ERROR: 'po_flag' is not a port in ../rtl/CortexM0_SoC.v(819)
HDL-8007 ERROR: cannot find port 'pi_data' on this module in ../rtl/CortexM0_SoC.v(820)
HDL-8007 ERROR: cannot find port 'pi_flag' on this module in ../rtl/CortexM0_SoC.v(821)
HDL-8007 ERROR: cannot find port 'tx_busy' on this module in ../rtl/CortexM0_SoC.v(822)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(816)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-8007 ERROR: syntax error near 'output' in ../rtl/apb_uart/rs232.v(8)
HDL-8007 ERROR: Verilog 2000 keyword 'output' used in incorrect context in ../rtl/apb_uart/rs232.v(8)
HDL-1007 : Verilog file '../rtl/apb_uart/rs232.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/uart_tx.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(816)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-5007 WARNING: redeclaration of ANSI port 'po_data' is not allowed in ../rtl/apb_uart/rs232.v(26)
HDL-5007 WARNING: redeclaration of ANSI port 'po_flag' is not allowed in ../rtl/apb_uart/rs232.v(27)
HDL-1007 : undeclared symbol 'sys_clk', assumed default net type 'wire' in ../rtl/apb_uart/rs232.v(43)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../rtl/apb_uart/rs232.v(44)
HDL-1007 : analyze verilog file ../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/uart_tx.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-1007 : undeclared symbol 'sys_clk', assumed default net type 'wire' in ../rtl/apb_uart/rs232.v(42)
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../rtl/apb_uart/rs232.v(43)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(816)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(808)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(816)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-8007 ERROR: syntax error near '.' in ../rtl/apb_uart/rs232.v(64)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/apb_uart/rs232.v(1)
HDL-1007 : Verilog file '../rtl/apb_uart/rs232.v' ignored due to errors
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-8007 ERROR: 'work_en' is not a port in ../rtl/apb_uart/rs232.v(64)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/uart_tx.v
HDL-5007 WARNING: redeclaration of ANSI port 'work_en' is not allowed in ../rtl/apb_uart/uart_tx.v(27)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/uart_tx.v
HDL-8007 ERROR: procedural assignment to a non-register 'work_en' is not permitted in ../rtl/apb_uart/uart_tx.v(36)
HDL-8007 ERROR: procedural assignment to a non-register 'work_en' is not permitted in ../rtl/apb_uart/uart_tx.v(38)
HDL-8007 ERROR: procedural assignment to a non-register 'work_en' is not permitted in ../rtl/apb_uart/uart_tx.v(40)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/apb_uart/uart_tx.v(1)
HDL-1007 : Verilog file '../rtl/apb_uart/uart_tx.v' ignored due to errors
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/uart_tx.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(808)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(816)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(809)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(818)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(809)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(818)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(809)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(818)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(809)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(818)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-8007 ERROR: procedural assignment to a non-register 'PREADY' is not permitted in ../rtl/apb_uart/apb_uart.v(47)
HDL-8007 ERROR: procedural assignment to a non-register 'PREADY' is not permitted in ../rtl/apb_uart/apb_uart.v(53)
HDL-8007 ERROR: procedural assignment to a non-register 'PREADY' is not permitted in ../rtl/apb_uart/apb_uart.v(54)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/apb_uart/apb_uart.v(1)
HDL-1007 : Verilog file '../rtl/apb_uart/apb_uart.v' ignored due to errors
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-8007 ERROR: concurrent assignment to a non-net 'PREADY' is not permitted in ../rtl/apb_uart/apb_uart.v(23)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/apb_uart/apb_uart.v(1)
HDL-1007 : Verilog file '../rtl/apb_uart/apb_uart.v' ignored due to errors
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-8007 ERROR: procedural assignment to a non-register 'PREADY' is not permitted in ../rtl/apb_uart/apb_uart.v(47)
HDL-8007 ERROR: procedural assignment to a non-register 'PREADY' is not permitted in ../rtl/apb_uart/apb_uart.v(53)
HDL-8007 ERROR: procedural assignment to a non-register 'PREADY' is not permitted in ../rtl/apb_uart/apb_uart.v(54)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/apb_uart/apb_uart.v(1)
HDL-1007 : Verilog file '../rtl/apb_uart/apb_uart.v' ignored due to errors
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-5007 WARNING: 'PREADY_reg' is not declared in ../rtl/apb_uart/apb_uart.v(47)
HDL-5007 WARNING: 'PREADY_reg' is not declared in ../rtl/apb_uart/apb_uart.v(53)
HDL-5007 WARNING: 'PREADY_reg' is not declared in ../rtl/apb_uart/apb_uart.v(54)
HDL-5007 WARNING: 'PREADY_reg' is not declared in ../rtl/apb_uart/apb_uart.v(47)
HDL-5007 WARNING: 'PREADY_reg' is not declared in ../rtl/apb_uart/apb_uart.v(53)
HDL-5007 WARNING: 'PREADY_reg' is not declared in ../rtl/apb_uart/apb_uart.v(54)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(101)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(809)
HDL-1007 : undeclared symbol 'RX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(817)
HDL-1007 : undeclared symbol 'TX', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(818)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-8007 ERROR: syntax error near ';' in ../rtl/CortexM0_SoC.v(31)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(105)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(813)
GUI-6002 WARNING: Unable to open file:../rtl/VGA_Demo.adc
GUI-6001 WARNING: File ../rtl/VGA_Demo.adc does not exist!
GUI-6001 WARNING: File ../rtl/VGA_Demo.adc does not exist!
GUI-6001 WARNING: File ../rtl/VGA_Demo.adc does not exist!
GUI-6001 WARNING: File ../rtl/VGA_Demo.adc does not exist!
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/apb_uart.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 292 feed throughs used by 134 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.735221s wall, 1.984375s user + 0.046875s system = 2.031250s CPU (42.9%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1007 MB, peak memory is 1012 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.046969s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (1.1%)

RUN-1004 : used memory is 1035 MB, reserved memory is 1036 MB, peak memory is 1054 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.265954s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (2.4%)

RUN-1004 : used memory is 1035 MB, reserved memory is 1036 MB, peak memory is 1054 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.040361s wall, 0.046875s user + 0.140625s system = 0.187500s CPU (2.7%)

RUN-1004 : used memory is 1036 MB, reserved memory is 1036 MB, peak memory is 1054 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.255659s wall, 0.140625s user + 0.140625s system = 0.281250s CPU (3.9%)

RUN-1004 : used memory is 1036 MB, reserved memory is 1036 MB, peak memory is 1054 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 292 feed throughs used by 134 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.745647s wall, 2.515625s user + 0.093750s system = 2.609375s CPU (55.0%)

RUN-1004 : used memory is 1022 MB, reserved memory is 1025 MB, peak memory is 1054 MB
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in ../rtl/apb_uart/rs232.v(21)
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.160124s wall, 0.140625s user + 0.125000s system = 0.265625s CPU (3.7%)

RUN-1004 : used memory is 1036 MB, reserved memory is 1053 MB, peak memory is 1054 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.379258s wall, 0.218750s user + 0.140625s system = 0.359375s CPU (4.9%)

RUN-1004 : used memory is 1036 MB, reserved memory is 1053 MB, peak memory is 1054 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 15 bits in ../rtl/apb_uart/rs232.v(21)
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 16 bits in ../rtl/apb_uart/rs232.v(21)
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../rtl/apb_uart/rs232.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 16 bits in ../rtl/apb_uart/rs232.v(21)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 301 feed throughs used by 180 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.804236s wall, 3.156250s user + 0.218750s system = 3.375000s CPU (70.3%)

RUN-1004 : used memory is 1052 MB, reserved memory is 1057 MB, peak memory is 1059 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.091690s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (1.1%)

RUN-1004 : used memory is 1056 MB, reserved memory is 1059 MB, peak memory is 1074 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.307437s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (2.1%)

RUN-1004 : used memory is 1056 MB, reserved memory is 1059 MB, peak memory is 1074 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 317 feed throughs used by 167 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.853642s wall, 2.796875s user + 0.078125s system = 2.875000s CPU (59.2%)

RUN-1004 : used memory is 1050 MB, reserved memory is 1055 MB, peak memory is 1074 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.114105s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (1.1%)

RUN-1004 : used memory is 1078 MB, reserved memory is 1082 MB, peak memory is 1096 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.332098s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (2.1%)

RUN-1004 : used memory is 1078 MB, reserved memory is 1082 MB, peak memory is 1096 MB
GUI-1001 : Downloading succeeded!
