

================================================================
== Vitis HLS Report for 'process_arp_pkg_64_s'
================================================================
* Date:           Wed Jul 20 00:54:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        arp_server_subnet_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.569 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.56>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %arpDataIn_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 4 'nbreadreq' 'tmp_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.41ns)   --->   "%br_ln46 = br i1 %tmp_i_i, void %._crit_edge3.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:46->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 5 'br' 'br_ln46' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 6 [1/1] (1.40ns)   --->   "%arpDataIn_internal_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %arpDataIn_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 6 'read' 'arpDataIn_internal_read' <Predicate = (tmp_i_i)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i128 %arpDataIn_internal_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 7 'trunc' 'tmp_data_V' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %arpDataIn_internal_read, i32 72" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 8 'bitselect' 'tmp_last_V' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%header_ready_load = load i1 %header_ready" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:55]   --->   Operation 9 'load' 'header_ready_load' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 10 'load' 'header_idx_load' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = load i336 %header_header_V"   --->   Operation 11 'load' 'p_Val2_s' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%br_ln55 = br i1 %header_ready_load, void %_ifconv, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:55]   --->   Operation 12 'br' 'br_ln55' <Predicate = (tmp_i_i)> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i16 %header_idx_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 13 'trunc' 'trunc_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_load, i6 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i22 %shl_ln" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 15 'zext' 'zext_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.82ns)   --->   "%add_ln58 = add i23 %zext_ln58, i23 64" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 16 'add' 'add_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.75ns)   --->   "%icmp_ln58 = icmp_ult  i23 %add_ln58, i23 336" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 17 'icmp' 'icmp_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node shl_ln58)   --->   "%zext_ln215 = zext i64 %tmp_data_V"   --->   Operation 18 'zext' 'zext_ln215' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln58)   --->   "%or_ln60 = or i22 %shl_ln, i22 63" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:60]   --->   Operation 19 'or' 'or_ln60' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln58 = select i1 %icmp_ln58, i22 %or_ln60, i22 335" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 20 'select' 'select_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.74ns)   --->   "%icmp_ln58_1 = icmp_ugt  i22 %shl_ln, i22 %select_ln58" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 21 'icmp' 'icmp_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln58, i6 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = trunc i22 %select_ln58" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 23 'trunc' 'trunc_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%sub_ln58 = sub i9 335, i9 %tmp" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 24 'sub' 'sub_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node sub_ln58_1)   --->   "%select_ln58_1 = select i1 %icmp_ln58_1, i9 %tmp, i9 %trunc_ln58_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 25 'select' 'select_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln58)   --->   "%select_ln58_2 = select i1 %icmp_ln58_1, i9 %trunc_ln58_1, i9 %tmp" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 26 'select' 'select_ln58_2' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node shl_ln58)   --->   "%select_ln58_3 = select i1 %icmp_ln58_1, i9 %sub_ln58, i9 %tmp" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 27 'select' 'select_ln58_3' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln58_1 = sub i9 335, i9 %select_ln58_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 28 'sub' 'sub_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shl_ln58)   --->   "%zext_ln58_1 = zext i9 %select_ln58_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 29 'zext' 'zext_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln58)   --->   "%zext_ln58_2 = zext i9 %select_ln58_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 30 'zext' 'zext_ln58_2' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln58)   --->   "%zext_ln58_3 = zext i9 %sub_ln58_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 31 'zext' 'zext_ln58_3' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.09ns) (out node of the LUT)   --->   "%shl_ln58 = shl i336 %zext_ln215, i336 %zext_ln58_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 32 'shl' 'shl_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_1 = partselect i336 @llvm.part.select.i336, i336 %shl_ln58, i32 335, i32 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln58_4 = select i1 %icmp_ln58_1, i336 %tmp_1, i336 %shl_ln58" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 34 'select' 'select_ln58_4' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln58)   --->   "%shl_ln58_1 = shl i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln58_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 35 'shl' 'shl_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln58)   --->   "%lshr_ln58 = lshr i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln58_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 36 'lshr' 'lshr_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln58 = and i336 %shl_ln58_1, i336 %lshr_ln58" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 37 'and' 'and_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln58_1 = xor i336 %and_ln58, i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 38 'xor' 'xor_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln58_1 = and i336 %p_Val2_s, i336 %xor_ln58_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 39 'and' 'and_ln58_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln58_2 = and i336 %select_ln58_4, i336 %and_ln58" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 40 'and' 'and_ln58_2' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.45ns) (out node of the LUT)   --->   "%p_Result_s = or i336 %and_ln58_1, i336 %and_ln58_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 41 'or' 'p_Result_s' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.45> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.12ns)   --->   "%xor_ln58 = xor i1 %icmp_ln58, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 42 'xor' 'xor_ln58' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln414 = store i336 %p_Result_s, i336 %header_header_V"   --->   Operation 43 'store' 'store_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 44 'add' 'add_ln67' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln73 = br void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:73]   --->   Operation 45 'br' 'br_ln73' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%header_ready_flag_1_i_i = phi i1 0, void, i1 %xor_ln58, void %_ifconv" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 46 'phi' 'header_ready_flag_1_i_i' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%header_idx_flag_0_i_i = phi i1 0, void, i1 1, void %_ifconv"   --->   Operation 47 'phi' 'header_idx_flag_0_i_i' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%header_idx_new_0_i_i = phi i16 0, void, i16 %add_ln67, void %_ifconv" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 48 'phi' 'header_idx_new_0_i_i' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.41ns)   --->   "%br_ln51 = br i1 %tmp_last_V, void %._crit_edge3.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:51->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 49 'br' 'br_ln51' <Predicate = (tmp_i_i)> <Delay = 0.41>
ST_1 : Operation 50 [1/1] (0.41ns)   --->   "%br_ln70 = br void %._crit_edge3.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:70->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 50 'br' 'br_ln70' <Predicate = (tmp_i_i & tmp_last_V)> <Delay = 0.41>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%header_ready_flag_2_i_i = phi i1 1, void %._crit_edge4.i.i, i1 %header_ready_flag_1_i_i, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i, i1 0, void %entry" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 51 'phi' 'header_ready_flag_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%header_ready_new_2_i_i = phi i1 0, void %._crit_edge4.i.i, i1 1, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i, i1 0, void %entry"   --->   Operation 52 'phi' 'header_ready_new_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%header_idx_flag_1_i_i = phi i1 1, void %._crit_edge4.i.i, i1 %header_idx_flag_0_i_i, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i, i1 0, void %entry"   --->   Operation 53 'phi' 'header_idx_flag_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%header_idx_new_1_i_i = phi i16 0, void %._crit_edge4.i.i, i16 %header_idx_new_0_i_i, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i, i16 0, void %entry" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 54 'phi' 'header_idx_new_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %header_idx_flag_1_i_i, void %._crit_edge3.new2.i.i, void %mergeST1.i.i"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %header_idx_new_1_i_i, i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 56 'store' 'store_ln67' <Predicate = (header_idx_flag_1_i_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge3.new2.i.i"   --->   Operation 57 'br' 'br_ln0' <Predicate = (header_idx_flag_1_i_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %header_ready_flag_2_i_i, void %.exit, void %mergeST.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 58 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %header_ready_new_2_i_i, i1 %header_ready" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:65]   --->   Operation 59 'store' 'store_ln65' <Predicate = (header_ready_flag_2_i_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 60 'br' 'br_ln0' <Predicate = (header_ready_flag_2_i_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.86>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.46ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress"   --->   Operation 71 'read' 'myIpAddress_read' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.39ns)   --->   "%write_ln222 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %myIpAddress_out, i32 %myIpAddress_read" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 73 'write' 'write_ln222' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:32->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 86 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i336 %p_Val2_s, void, i336 %p_Result_s, void %_ifconv"   --->   Operation 87 'phi' 'p_Val2_1' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_9_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 304, i32 335"   --->   Operation 88 'partselect' 'p_Result_9_i_i' <Predicate = (tmp_i_i & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.85ns)   --->   "%icmp_ln870 = icmp_eq  i32 %p_Result_9_i_i, i32 %myIpAddress_read"   --->   Operation 89 'icmp' 'icmp_ln870' <Predicate = (tmp_i_i & tmp_last_V)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln870, void %._crit_edge4.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:53->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 90 'br' 'br_ln53' <Predicate = (tmp_i_i & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %p_Val2_1, i32 160, i32 175"   --->   Operation 91 'partselect' 'p_Result_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.49ns)   --->   "%switch_ln55 = switch i16 %p_Result_i_i, void %._crit_edge4.i.i, i16 256, void, i16 512, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:55->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 92 'switch' 'switch_ln55' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870)> <Delay = 0.49>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_3_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 224, i32 255"   --->   Operation 93 'partselect' 'p_Result_3_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_6_i_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 176, i32 223" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'partselect' 'tmp_6_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_2_i_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 48, i32 95"   --->   Operation 95 'partselect' 'p_Result_2_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_3_i_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 176, i32 223" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'partselect' 'tmp_3_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_4_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 224, i32 255" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'partselect' 'tmp_4_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.98>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i129 @_ssdm_op_BitConcatenate.i129.i17.i48.i32.i32, i17 65536, i48 %tmp_6_i_i, i32 0, i32 %p_Result_3_i_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'bitconcatenate' 'or_ln' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i129 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'zext' 'zext_ln174_1' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.98ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %arpTableInsertFifo, i192 %zext_ln174_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'write' 'write_ln174' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 4> <FIFO>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%pag_replyCounter_V_load = load i16 %pag_replyCounter_V"   --->   Operation 101 'load' 'pag_replyCounter_V_load' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln691_1 = add i16 %pag_replyCounter_V_load, i16 1"   --->   Operation 102 'add' 'add_ln691_1' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln691 = store i16 %add_ln691_1, i16 %pag_replyCounter_V"   --->   Operation 103 'store' 'store_ln691' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regReplyCount, i16 %add_ln691_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:66->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 104 'write' 'write_ln66' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln67 = br void %._crit_edge4.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:67->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 105 'br' 'br_ln67' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 512)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_5_i_i = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i16.i48.i16.i48, i32 %tmp_4_i_i, i16 0, i48 %tmp_3_i_i, i16 0, i48 %p_Result_2_i_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'bitconcatenate' 'tmp_5_i_i' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i160 %tmp_5_i_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'zext' 'zext_ln174' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.98ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %arpReplyMetaFifo, i192 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'write' 'write_ln174' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 4> <FIFO>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%pag_requestCounter_V_load = load i16 %pag_requestCounter_V"   --->   Operation 109 'load' 'pag_requestCounter_V_load' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.78ns)   --->   "%add_ln691 = add i16 %pag_requestCounter_V_load, i16 1"   --->   Operation 110 'add' 'add_ln691' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln691 = store i16 %add_ln691, i16 %pag_requestCounter_V"   --->   Operation 111 'store' 'store_ln691' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regRequestCount, i16 %add_ln691" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:60->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 112 'write' 'write_ln60' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln61 = br void %._crit_edge4.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:61->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 113 'br' 'br_ln61' <Predicate = (tmp_i_i & tmp_last_V & icmp_ln870 & p_Result_i_i == 256)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln222 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:222]   --->   Operation 114 'ret' 'ret_ln222' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ regRequestCount]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ regReplyCount]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ myIpAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ myIpAddress_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arpDataIn_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ header_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ arpReplyMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pag_requestCounter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ arpTableInsertFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pag_replyCounter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i_i                   (nbreadreq     ) [ 0111]
br_ln46                   (br            ) [ 0000]
arpDataIn_internal_read   (read          ) [ 0000]
tmp_data_V                (trunc         ) [ 0000]
tmp_last_V                (bitselect     ) [ 0111]
header_ready_load         (load          ) [ 0100]
header_idx_load           (load          ) [ 0000]
p_Val2_s                  (load          ) [ 0110]
br_ln55                   (br            ) [ 0110]
trunc_ln58                (trunc         ) [ 0000]
shl_ln                    (bitconcatenate) [ 0000]
zext_ln58                 (zext          ) [ 0000]
add_ln58                  (add           ) [ 0000]
icmp_ln58                 (icmp          ) [ 0000]
zext_ln215                (zext          ) [ 0000]
or_ln60                   (or            ) [ 0000]
select_ln58               (select        ) [ 0000]
icmp_ln58_1               (icmp          ) [ 0000]
tmp                       (bitconcatenate) [ 0000]
trunc_ln58_1              (trunc         ) [ 0000]
sub_ln58                  (sub           ) [ 0000]
select_ln58_1             (select        ) [ 0000]
select_ln58_2             (select        ) [ 0000]
select_ln58_3             (select        ) [ 0000]
sub_ln58_1                (sub           ) [ 0000]
zext_ln58_1               (zext          ) [ 0000]
zext_ln58_2               (zext          ) [ 0000]
zext_ln58_3               (zext          ) [ 0000]
shl_ln58                  (shl           ) [ 0000]
tmp_1                     (partselect    ) [ 0000]
select_ln58_4             (select        ) [ 0000]
shl_ln58_1                (shl           ) [ 0000]
lshr_ln58                 (lshr          ) [ 0000]
and_ln58                  (and           ) [ 0000]
xor_ln58_1                (xor           ) [ 0000]
and_ln58_1                (and           ) [ 0000]
and_ln58_2                (and           ) [ 0000]
p_Result_s                (or            ) [ 0110]
xor_ln58                  (xor           ) [ 0000]
store_ln414               (store         ) [ 0000]
add_ln67                  (add           ) [ 0000]
br_ln73                   (br            ) [ 0110]
header_ready_flag_1_i_i   (phi           ) [ 0000]
header_idx_flag_0_i_i     (phi           ) [ 0000]
header_idx_new_0_i_i      (phi           ) [ 0000]
br_ln51                   (br            ) [ 0000]
br_ln70                   (br            ) [ 0000]
header_ready_flag_2_i_i   (phi           ) [ 0100]
header_ready_new_2_i_i    (phi           ) [ 0000]
header_idx_flag_1_i_i     (phi           ) [ 0100]
header_idx_new_1_i_i      (phi           ) [ 0000]
br_ln0                    (br            ) [ 0000]
store_ln67                (store         ) [ 0000]
br_ln0                    (br            ) [ 0000]
br_ln58                   (br            ) [ 0000]
store_ln65                (store         ) [ 0000]
br_ln0                    (br            ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
myIpAddress_read          (read          ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
write_ln222               (write         ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specinterface_ln0         (specinterface ) [ 0000]
specpipeline_ln32         (specpipeline  ) [ 0000]
p_Val2_1                  (phi           ) [ 0110]
p_Result_9_i_i            (partselect    ) [ 0000]
icmp_ln870                (icmp          ) [ 0111]
br_ln53                   (br            ) [ 0000]
p_Result_i_i              (partselect    ) [ 0111]
switch_ln55               (switch        ) [ 0000]
p_Result_3_i_i            (partselect    ) [ 0101]
tmp_6_i_i                 (partselect    ) [ 0101]
p_Result_2_i_i            (partselect    ) [ 0101]
tmp_3_i_i                 (partselect    ) [ 0101]
tmp_4_i_i                 (partselect    ) [ 0101]
or_ln                     (bitconcatenate) [ 0000]
zext_ln174_1              (zext          ) [ 0000]
write_ln174               (write         ) [ 0000]
pag_replyCounter_V_load   (load          ) [ 0000]
add_ln691_1               (add           ) [ 0000]
store_ln691               (store         ) [ 0000]
write_ln66                (write         ) [ 0000]
br_ln67                   (br            ) [ 0000]
tmp_5_i_i                 (bitconcatenate) [ 0000]
zext_ln174                (zext          ) [ 0000]
write_ln174               (write         ) [ 0000]
pag_requestCounter_V_load (load          ) [ 0000]
add_ln691                 (add           ) [ 0000]
store_ln691               (store         ) [ 0000]
write_ln60                (write         ) [ 0000]
br_ln61                   (br            ) [ 0000]
ret_ln222                 (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="regRequestCount">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regRequestCount"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="regReplyCount">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regReplyCount"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="myIpAddress">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="myIpAddress_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arpDataIn_internal">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpDataIn_internal"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="header_ready">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_ready"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="header_idx">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="header_header_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arpReplyMetaFifo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpReplyMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pag_requestCounter_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pag_requestCounter_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arpTableInsertFifo">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arpTableInsertFifo"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pag_replyCounter_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pag_replyCounter_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i336"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i336.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i336.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i336.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i129.i17.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i192P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i32.i16.i48.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_i_i_nbreadreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arpDataIn_internal_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="128" slack="0"/>
<pin id="140" dir="0" index="1" bw="128" slack="0"/>
<pin id="141" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arpDataIn_internal_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="myIpAddress_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myIpAddress_read/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln222_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln174_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="192" slack="0"/>
<pin id="161" dir="0" index="2" bw="129" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln66_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="16" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln66/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln174_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="192" slack="0"/>
<pin id="175" dir="0" index="2" bw="160" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln60_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="16" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="header_ready_flag_1_i_i_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_flag_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="header_ready_flag_1_i_i_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_1_i_i/1 "/>
</bind>
</comp>

<comp id="196" class="1005" name="header_idx_flag_0_i_i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_flag_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="header_idx_flag_0_i_i_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_flag_0_i_i/1 "/>
</bind>
</comp>

<comp id="207" class="1005" name="header_idx_new_0_i_i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="209" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_new_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="header_idx_new_0_i_i_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_0_i_i/1 "/>
</bind>
</comp>

<comp id="217" class="1005" name="header_ready_flag_2_i_i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_flag_2_i_i (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="header_ready_flag_2_i_i_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="4" bw="1" slack="0"/>
<pin id="226" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_2_i_i/1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="header_ready_new_2_i_i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_new_2_i_i (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="header_ready_new_2_i_i_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="4" bw="1" slack="0"/>
<pin id="240" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_new_2_i_i/1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="header_idx_flag_1_i_i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="247" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_flag_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="header_idx_flag_1_i_i_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="4" bw="1" slack="0"/>
<pin id="254" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_flag_1_i_i/1 "/>
</bind>
</comp>

<comp id="259" class="1005" name="header_idx_new_1_i_i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="261" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_new_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="header_idx_new_1_i_i_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="16" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="4" bw="1" slack="0"/>
<pin id="268" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_1_i_i/1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_Val2_1_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="336" slack="2147483647"/>
<pin id="275" dir="1" index="1" bw="336" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Val2_1_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="336" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="336" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="336" slack="0"/>
<pin id="285" dir="0" index="2" bw="9" slack="0"/>
<pin id="286" dir="0" index="3" bw="9" slack="0"/>
<pin id="287" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_i_i/2 tmp_4_i_i/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="48" slack="0"/>
<pin id="294" dir="0" index="1" bw="336" slack="0"/>
<pin id="295" dir="0" index="2" bw="9" slack="0"/>
<pin id="296" dir="0" index="3" bw="9" slack="0"/>
<pin id="297" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6_i_i/2 tmp_3_i_i/2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3_i_i tmp_4_i_i "/>
</bind>
</comp>

<comp id="306" class="1005" name="reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="48" slack="1"/>
<pin id="308" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i_i tmp_3_i_i "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_data_V_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="128" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_last_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="128" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="header_ready_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_ready_load/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="header_idx_load_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_load/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Val2_s_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="336" slack="0"/>
<pin id="332" dir="1" index="1" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln58_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="shl_ln_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="22" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln58_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="22" slack="0"/>
<pin id="348" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln58_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="22" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln58_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="23" slack="0"/>
<pin id="358" dir="0" index="1" bw="10" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln215_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="1" index="1" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="or_ln60_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="22" slack="0"/>
<pin id="368" dir="0" index="1" bw="7" slack="0"/>
<pin id="369" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln58_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="22" slack="0"/>
<pin id="375" dir="0" index="2" bw="10" slack="0"/>
<pin id="376" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln58_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="22" slack="0"/>
<pin id="382" dir="0" index="1" bw="22" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln58_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="22" slack="0"/>
<pin id="396" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58_1/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sub_ln58_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="0" index="1" bw="9" slack="0"/>
<pin id="401" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln58_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="9" slack="0"/>
<pin id="407" dir="0" index="2" bw="9" slack="0"/>
<pin id="408" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_1/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln58_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="9" slack="0"/>
<pin id="415" dir="0" index="2" bw="9" slack="0"/>
<pin id="416" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_2/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln58_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="9" slack="0"/>
<pin id="423" dir="0" index="2" bw="9" slack="0"/>
<pin id="424" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_3/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sub_ln58_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="0"/>
<pin id="430" dir="0" index="1" bw="9" slack="0"/>
<pin id="431" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58_1/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln58_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="0"/>
<pin id="436" dir="1" index="1" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln58_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="1" index="1" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_2/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln58_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="0"/>
<pin id="444" dir="1" index="1" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_3/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="shl_ln58_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="0" index="1" bw="9" slack="0"/>
<pin id="449" dir="1" index="2" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln58/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="336" slack="0"/>
<pin id="454" dir="0" index="1" bw="336" slack="0"/>
<pin id="455" dir="0" index="2" bw="10" slack="0"/>
<pin id="456" dir="0" index="3" bw="1" slack="0"/>
<pin id="457" dir="1" index="4" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln58_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="336" slack="0"/>
<pin id="465" dir="0" index="2" bw="336" slack="0"/>
<pin id="466" dir="1" index="3" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_4/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="shl_ln58_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="9" slack="0"/>
<pin id="473" dir="1" index="2" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln58_1/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="lshr_ln58_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="9" slack="0"/>
<pin id="479" dir="1" index="2" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln58/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="and_ln58_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="336" slack="0"/>
<pin id="484" dir="0" index="1" bw="336" slack="0"/>
<pin id="485" dir="1" index="2" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln58_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="336" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln58_1/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="and_ln58_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="336" slack="0"/>
<pin id="496" dir="0" index="1" bw="336" slack="0"/>
<pin id="497" dir="1" index="2" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_1/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="and_ln58_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="336" slack="0"/>
<pin id="502" dir="0" index="1" bw="336" slack="0"/>
<pin id="503" dir="1" index="2" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58_2/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_Result_s_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="336" slack="0"/>
<pin id="508" dir="0" index="1" bw="336" slack="0"/>
<pin id="509" dir="1" index="2" bw="336" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="xor_ln58_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln58/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln414_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="336" slack="0"/>
<pin id="521" dir="0" index="1" bw="336" slack="0"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln67_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln67_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="0"/>
<pin id="534" dir="0" index="1" bw="16" slack="0"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln65_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_Result_9_i_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="336" slack="0"/>
<pin id="547" dir="0" index="2" bw="10" slack="0"/>
<pin id="548" dir="0" index="3" bw="10" slack="0"/>
<pin id="549" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_i_i/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln870_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Result_i_i_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="0" index="1" bw="336" slack="0"/>
<pin id="563" dir="0" index="2" bw="9" slack="0"/>
<pin id="564" dir="0" index="3" bw="9" slack="0"/>
<pin id="565" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_Result_2_i_i_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="48" slack="0"/>
<pin id="572" dir="0" index="1" bw="336" slack="0"/>
<pin id="573" dir="0" index="2" bw="7" slack="0"/>
<pin id="574" dir="0" index="3" bw="8" slack="0"/>
<pin id="575" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_i_i/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="or_ln_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="129" slack="0"/>
<pin id="582" dir="0" index="1" bw="17" slack="0"/>
<pin id="583" dir="0" index="2" bw="48" slack="1"/>
<pin id="584" dir="0" index="3" bw="1" slack="0"/>
<pin id="585" dir="0" index="4" bw="32" slack="1"/>
<pin id="586" dir="1" index="5" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln174_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="129" slack="0"/>
<pin id="594" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="pag_replyCounter_V_load_load_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="0"/>
<pin id="599" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pag_replyCounter_V_load/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln691_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln691_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="0"/>
<pin id="610" dir="0" index="1" bw="16" slack="0"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_5_i_i_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="160" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="1"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="0" index="3" bw="48" slack="1"/>
<pin id="619" dir="0" index="4" bw="1" slack="0"/>
<pin id="620" dir="0" index="5" bw="48" slack="1"/>
<pin id="621" dir="1" index="6" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_i_i/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln174_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="160" slack="0"/>
<pin id="629" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="pag_requestCounter_V_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pag_requestCounter_V_load/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln691_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln691_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="0" index="1" bw="16" slack="0"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_i_i_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="653" class="1005" name="tmp_last_V_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="660" class="1005" name="p_Val2_s_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="336" slack="1"/>
<pin id="662" dir="1" index="1" bw="336" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="665" class="1005" name="p_Result_s_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="336" slack="1"/>
<pin id="667" dir="1" index="1" bw="336" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="670" class="1005" name="icmp_ln870_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="674" class="1005" name="p_Result_i_i_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="1"/>
<pin id="676" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_i_i "/>
</bind>
</comp>

<comp id="678" class="1005" name="p_Result_2_i_i_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="48" slack="1"/>
<pin id="680" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="86" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="88" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="144" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="124" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="126" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="124" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="126" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="58" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="216"><net_src comp="64" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="228"><net_src comp="58" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="189" pin="4"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="220" pin=4"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="234" pin=4"/></net>

<net id="256"><net_src comp="58" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="199" pin="4"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="62" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="270"><net_src comp="68" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="210" pin="4"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="64" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="288"><net_src comp="92" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="276" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="106" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="108" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="298"><net_src comp="110" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="276" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="112" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="114" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="305"><net_src comp="282" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="292" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="138" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="30" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="138" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="10" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="12" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="326" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="34" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="326" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="310" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="338" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="42" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="356" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="338" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="372" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="334" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="36" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="372" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="386" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="380" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="386" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="394" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="380" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="394" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="386" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="380" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="398" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="386" pin="3"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="48" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="404" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="420" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="412" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="428" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="362" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="434" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="50" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="52" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="54" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="467"><net_src comp="380" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="452" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="446" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="56" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="438" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="442" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="470" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="476" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="330" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="462" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="482" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="494" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="356" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="58" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="512" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="523"><net_src comp="506" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="14" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="326" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="60" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="531"><net_src comp="525" pin="2"/><net_sink comp="210" pin=2"/></net>

<net id="536"><net_src comp="262" pin="6"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="12" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="234" pin="6"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="10" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="550"><net_src comp="92" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="276" pin="4"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="94" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="52" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="558"><net_src comp="544" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="144" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="96" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="276" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="98" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="100" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="576"><net_src comp="110" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="276" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="116" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="118" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="587"><net_src comp="120" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="122" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="306" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="590"><net_src comp="54" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="591"><net_src comp="302" pin="1"/><net_sink comp="580" pin=4"/></net>

<net id="595"><net_src comp="580" pin="5"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="600"><net_src comp="22" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="60" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="607"><net_src comp="601" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="612"><net_src comp="601" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="22" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="622"><net_src comp="128" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="302" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="68" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="306" pin="1"/><net_sink comp="614" pin=3"/></net>

<net id="626"><net_src comp="68" pin="0"/><net_sink comp="614" pin=4"/></net>

<net id="630"><net_src comp="614" pin="6"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="635"><net_src comp="18" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="60" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="642"><net_src comp="636" pin="2"/><net_sink comp="179" pin=2"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="18" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="130" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="314" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="663"><net_src comp="330" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="668"><net_src comp="506" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="673"><net_src comp="554" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="560" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="570" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="614" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: regRequestCount | {3 }
	Port: regReplyCount | {3 }
	Port: myIpAddress_out | {2 }
	Port: header_ready | {1 }
	Port: header_idx | {1 }
	Port: header_header_V | {1 }
	Port: arpReplyMetaFifo | {3 }
	Port: pag_requestCounter_V | {3 }
	Port: arpTableInsertFifo | {3 }
	Port: pag_replyCounter_V | {3 }
 - Input state : 
	Port: process_arp_pkg<64> : myIpAddress | {2 }
	Port: process_arp_pkg<64> : arpDataIn_internal | {1 }
	Port: process_arp_pkg<64> : header_ready | {1 }
	Port: process_arp_pkg<64> : header_idx | {1 }
	Port: process_arp_pkg<64> : header_header_V | {1 }
	Port: process_arp_pkg<64> : pag_requestCounter_V | {3 }
	Port: process_arp_pkg<64> : pag_replyCounter_V | {3 }
  - Chain level:
	State 1
		br_ln55 : 1
		trunc_ln58 : 1
		shl_ln : 1
		zext_ln58 : 2
		add_ln58 : 3
		icmp_ln58 : 4
		zext_ln215 : 1
		or_ln60 : 2
		select_ln58 : 5
		icmp_ln58_1 : 6
		tmp : 2
		trunc_ln58_1 : 6
		sub_ln58 : 3
		select_ln58_1 : 7
		select_ln58_2 : 7
		select_ln58_3 : 7
		sub_ln58_1 : 8
		zext_ln58_1 : 8
		zext_ln58_2 : 8
		zext_ln58_3 : 9
		shl_ln58 : 9
		tmp_1 : 10
		select_ln58_4 : 11
		shl_ln58_1 : 9
		lshr_ln58 : 10
		and_ln58 : 11
		xor_ln58_1 : 11
		and_ln58_1 : 11
		and_ln58_2 : 11
		p_Result_s : 11
		xor_ln58 : 5
		store_ln414 : 11
		add_ln67 : 1
		header_ready_flag_1_i_i : 5
		header_idx_flag_0_i_i : 2
		header_idx_new_0_i_i : 2
		br_ln51 : 1
		header_ready_flag_2_i_i : 6
		header_ready_new_2_i_i : 2
		header_idx_flag_1_i_i : 3
		header_idx_new_1_i_i : 3
		br_ln0 : 4
		store_ln67 : 4
		br_ln58 : 7
		store_ln65 : 3
	State 2
		p_Result_9_i_i : 1
		icmp_ln870 : 2
		br_ln53 : 3
		p_Result_i_i : 1
		switch_ln55 : 2
		p_Result_3_i_i : 1
		tmp_6_i_i : 1
		p_Result_2_i_i : 1
		tmp_3_i_i : 1
		tmp_4_i_i : 1
	State 3
		zext_ln174_1 : 1
		write_ln174 : 2
		add_ln691_1 : 1
		store_ln691 : 2
		write_ln66 : 2
		zext_ln174 : 1
		write_ln174 : 2
		add_ln691 : 1
		store_ln691 : 2
		write_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |           and_ln58_fu_482           |    0    |   336   |
|    and   |          and_ln58_1_fu_494          |    0    |   336   |
|          |          and_ln58_2_fu_500          |    0    |   336   |
|----------|-------------------------------------|---------|---------|
|          |          select_ln58_fu_372         |    0    |    22   |
|          |         select_ln58_1_fu_404        |    0    |    9    |
|  select  |         select_ln58_2_fu_412        |    0    |    9    |
|          |         select_ln58_3_fu_420        |    0    |    9    |
|          |         select_ln58_4_fu_462        |    0    |   289   |
|----------|-------------------------------------|---------|---------|
|    xor   |          xor_ln58_1_fu_488          |    0    |   336   |
|          |           xor_ln58_fu_512           |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    or    |            or_ln60_fu_366           |    0    |    0    |
|          |          p_Result_s_fu_506          |    0    |   336   |
|----------|-------------------------------------|---------|---------|
|    shl   |           shl_ln58_fu_446           |    0    |   182   |
|          |          shl_ln58_1_fu_470          |    0    |    18   |
|----------|-------------------------------------|---------|---------|
|          |           add_ln58_fu_350           |    0    |    29   |
|    add   |           add_ln67_fu_525           |    0    |    23   |
|          |          add_ln691_1_fu_601         |    0    |    23   |
|          |           add_ln691_fu_636          |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|          |           icmp_ln58_fu_356          |    0    |    16   |
|   icmp   |          icmp_ln58_1_fu_380         |    0    |    15   |
|          |          icmp_ln870_fu_554          |    0    |    20   |
|----------|-------------------------------------|---------|---------|
|    sub   |           sub_ln58_fu_398           |    0    |    16   |
|          |          sub_ln58_1_fu_428          |    0    |    16   |
|----------|-------------------------------------|---------|---------|
|   lshr   |           lshr_ln58_fu_476          |    0    |    18   |
|----------|-------------------------------------|---------|---------|
| nbreadreq|       tmp_i_i_nbreadreq_fu_130      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   read   | arpDataIn_internal_read_read_fu_138 |    0    |    0    |
|          |     myIpAddress_read_read_fu_144    |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |       write_ln222_write_fu_150      |    0    |    0    |
|          |       write_ln174_write_fu_158      |    0    |    0    |
|   write  |       write_ln66_write_fu_165       |    0    |    0    |
|          |       write_ln174_write_fu_172      |    0    |    0    |
|          |       write_ln60_write_fu_179       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              grp_fu_282             |    0    |    0    |
|          |              grp_fu_292             |    0    |    0    |
|partselect|             tmp_1_fu_452            |    0    |    0    |
|          |        p_Result_9_i_i_fu_544        |    0    |    0    |
|          |         p_Result_i_i_fu_560         |    0    |    0    |
|          |        p_Result_2_i_i_fu_570        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          tmp_data_V_fu_310          |    0    |    0    |
|   trunc  |          trunc_ln58_fu_334          |    0    |    0    |
|          |         trunc_ln58_1_fu_394         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|          tmp_last_V_fu_314          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |            shl_ln_fu_338            |    0    |    0    |
|bitconcatenate|              tmp_fu_386             |    0    |    0    |
|          |             or_ln_fu_580            |    0    |    0    |
|          |           tmp_5_i_i_fu_614          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |           zext_ln58_fu_346          |    0    |    0    |
|          |          zext_ln215_fu_362          |    0    |    0    |
|          |          zext_ln58_1_fu_434         |    0    |    0    |
|   zext   |          zext_ln58_2_fu_438         |    0    |    0    |
|          |          zext_ln58_3_fu_442         |    0    |    0    |
|          |         zext_ln174_1_fu_592         |    0    |    0    |
|          |          zext_ln174_fu_627          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   2419  |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| header_idx_flag_0_i_i_reg_196 |    1   |
| header_idx_flag_1_i_i_reg_245 |    1   |
|  header_idx_new_0_i_i_reg_207 |   16   |
|  header_idx_new_1_i_i_reg_259 |   16   |
|header_ready_flag_1_i_i_reg_186|    1   |
|header_ready_flag_2_i_i_reg_217|    1   |
| header_ready_new_2_i_i_reg_231|    1   |
|       icmp_ln870_reg_670      |    1   |
|     p_Result_2_i_i_reg_678    |   48   |
|      p_Result_i_i_reg_674     |   16   |
|       p_Result_s_reg_665      |   336  |
|        p_Val2_1_reg_273       |   336  |
|        p_Val2_s_reg_660       |   336  |
|            reg_302            |   32   |
|            reg_306            |   48   |
|        tmp_i_i_reg_649        |    1   |
|       tmp_last_V_reg_653      |    1   |
+-------------------------------+--------+
|             Total             |  1192  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  2419  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1192  |    -   |
+-----------+--------+--------+
|   Total   |  1192  |  2419  |
+-----------+--------+--------+
