
encoder_reading.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086f8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  08008808  08008808  00009808  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c64  08008c64  0000a1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008c64  08008c64  00009c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c6c  08008c6c  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c6c  08008c6c  00009c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c70  08008c70  00009c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008c74  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  200001d8  08008e4c  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000043c  08008e4c  0000a43c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bc6b  00000000  00000000  0000a201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bf5  00000000  00000000  00015e6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c40  00000000  00000000  00017a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000994  00000000  00000000  000186a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018533  00000000  00000000  0001903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d005  00000000  00000000  0003156f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c0a5  00000000  00000000  0003e574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ca619  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004928  00000000  00000000  000ca65c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000cef84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	080087f0 	.word	0x080087f0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	080087f0 	.word	0x080087f0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 8001098:	1d39      	adds	r1, r7, #4
 800109a:	f04f 33ff 	mov.w	r3, #4294967295
 800109e:	2201      	movs	r2, #1
 80010a0:	4803      	ldr	r0, [pc, #12]	@ (80010b0 <__io_putchar+0x20>)
 80010a2:	f002 fe63 	bl	8003d6c <HAL_UART_Transmit>
	return ch;
 80010a6:	687b      	ldr	r3, [r7, #4]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20000284 	.word	0x20000284

080010b4 <HAL_TIM_IC_CaptureCallback>:


float frequency = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	7f1b      	ldrb	r3, [r3, #28]
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	d152      	bne.n	800116a <HAL_TIM_IC_CaptureCallback+0xb6>
	{
		if (Is_First_Captured==0) // if the first rising edge is not captured
 80010c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001174 <HAL_TIM_IC_CaptureCallback+0xc0>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d10a      	bne.n	80010e2 <HAL_TIM_IC_CaptureCallback+0x2e>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80010cc:	2100      	movs	r1, #0
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f002 f966 	bl	80033a0 <HAL_TIM_ReadCapturedValue>
 80010d4:	4603      	mov	r3, r0
 80010d6:	4a28      	ldr	r2, [pc, #160]	@ (8001178 <HAL_TIM_IC_CaptureCallback+0xc4>)
 80010d8:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 80010da:	4b26      	ldr	r3, [pc, #152]	@ (8001174 <HAL_TIM_IC_CaptureCallback+0xc0>)
 80010dc:	2201      	movs	r2, #1
 80010de:	601a      	str	r2, [r3, #0]
			rpm = (frequency * 60);
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
			Is_First_Captured = 0; // set it back to false
		}
	}
}
 80010e0:	e043      	b.n	800116a <HAL_TIM_IC_CaptureCallback+0xb6>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 80010e2:	2100      	movs	r1, #0
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f002 f95b 	bl	80033a0 <HAL_TIM_ReadCapturedValue>
 80010ea:	4603      	mov	r3, r0
 80010ec:	4a23      	ldr	r2, [pc, #140]	@ (800117c <HAL_TIM_IC_CaptureCallback+0xc8>)
 80010ee:	6013      	str	r3, [r2, #0]
			if (IC_Val2 > IC_Val1)
 80010f0:	4b22      	ldr	r3, [pc, #136]	@ (800117c <HAL_TIM_IC_CaptureCallback+0xc8>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4b20      	ldr	r3, [pc, #128]	@ (8001178 <HAL_TIM_IC_CaptureCallback+0xc4>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d907      	bls.n	800110c <HAL_TIM_IC_CaptureCallback+0x58>
				Difference = IC_Val2-IC_Val1;
 80010fc:	4b1f      	ldr	r3, [pc, #124]	@ (800117c <HAL_TIM_IC_CaptureCallback+0xc8>)
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	4b1d      	ldr	r3, [pc, #116]	@ (8001178 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	4a1e      	ldr	r2, [pc, #120]	@ (8001180 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	e00d      	b.n	8001128 <HAL_TIM_IC_CaptureCallback+0x74>
			else if (IC_Val1 > IC_Val2)
 800110c:	4b1a      	ldr	r3, [pc, #104]	@ (8001178 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	4b1a      	ldr	r3, [pc, #104]	@ (800117c <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	429a      	cmp	r2, r3
 8001116:	d907      	bls.n	8001128 <HAL_TIM_IC_CaptureCallback+0x74>
				Difference = (0xffffffff - IC_Val1) + IC_Val2;
 8001118:	4b18      	ldr	r3, [pc, #96]	@ (800117c <HAL_TIM_IC_CaptureCallback+0xc8>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4b16      	ldr	r3, [pc, #88]	@ (8001178 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	3b01      	subs	r3, #1
 8001124:	4a16      	ldr	r2, [pc, #88]	@ (8001180 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001126:	6013      	str	r3, [r2, #0]
			float refClock = TIMCLOCK/(PRESCALAR);
 8001128:	4b16      	ldr	r3, [pc, #88]	@ (8001184 <HAL_TIM_IC_CaptureCallback+0xd0>)
 800112a:	60fb      	str	r3, [r7, #12]
			frequency = (refClock/Difference);
 800112c:	4b14      	ldr	r3, [pc, #80]	@ (8001180 <HAL_TIM_IC_CaptureCallback+0xcc>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff fdcf 	bl	8000cd4 <__aeabi_ui2f>
 8001136:	4603      	mov	r3, r0
 8001138:	4619      	mov	r1, r3
 800113a:	68f8      	ldr	r0, [r7, #12]
 800113c:	f7ff fed6 	bl	8000eec <__aeabi_fdiv>
 8001140:	4603      	mov	r3, r0
 8001142:	461a      	mov	r2, r3
 8001144:	4b10      	ldr	r3, [pc, #64]	@ (8001188 <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001146:	601a      	str	r2, [r3, #0]
			rpm = (frequency * 60);
 8001148:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <HAL_TIM_IC_CaptureCallback+0xd4>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	490f      	ldr	r1, [pc, #60]	@ (800118c <HAL_TIM_IC_CaptureCallback+0xd8>)
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff fe18 	bl	8000d84 <__aeabi_fmul>
 8001154:	4603      	mov	r3, r0
 8001156:	461a      	mov	r2, r3
 8001158:	4b0d      	ldr	r3, [pc, #52]	@ (8001190 <HAL_TIM_IC_CaptureCallback+0xdc>)
 800115a:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2200      	movs	r2, #0
 8001162:	625a      	str	r2, [r3, #36]	@ 0x24
			Is_First_Captured = 0; // set it back to false
 8001164:	4b03      	ldr	r3, [pc, #12]	@ (8001174 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
}
 800116a:	bf00      	nop
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	200002e0 	.word	0x200002e0
 8001178:	200002d4 	.word	0x200002d4
 800117c:	200002d8 	.word	0x200002d8
 8001180:	200002dc 	.word	0x200002dc
 8001184:	49742400 	.word	0x49742400
 8001188:	200002e4 	.word	0x200002e4
 800118c:	42700000 	.word	0x42700000
 8001190:	200002cc 	.word	0x200002cc

08001194 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800119a:	f000 fc07 	bl	80019ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800119e:	f000 f843 	bl	8001228 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011a2:	f000 f97b 	bl	800149c <MX_GPIO_Init>
  MX_TIM2_Init();
 80011a6:	f000 f885 	bl	80012b4 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80011aa:	f000 f94d 	bl	8001448 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80011ae:	f000 f8f1 	bl	8001394 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80011b2:	2100      	movs	r1, #0
 80011b4:	4815      	ldr	r0, [pc, #84]	@ (800120c <main+0x78>)
 80011b6:	f001 fcd1 	bl	8002b5c <HAL_TIM_IC_Start_IT>
	TIM3->CCR1 = 5000/2;
 80011ba:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <main+0x7c>)
 80011bc:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80011c0:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80011c2:	2100      	movs	r1, #0
 80011c4:	4813      	ldr	r0, [pc, #76]	@ (8001214 <main+0x80>)
 80011c6:	f001 fbcf 	bl	8002968 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		uint32_t now = HAL_GetTick();
 80011ca:	f000 fc47 	bl	8001a5c <HAL_GetTick>
 80011ce:	6078      	str	r0, [r7, #4]
		if ((now - last_capture_time) > NO_PULSE_TIMEOUT_MS) {
 80011d0:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <main+0x84>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80011dc:	4293      	cmp	r3, r2
 80011de:	d906      	bls.n	80011ee <main+0x5a>
			rpm = 0.0f;
 80011e0:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <main+0x88>)
 80011e2:	f04f 0200 	mov.w	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
			first_time = 1;     //  ln c xung mi li mi li mc o
 80011e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001220 <main+0x8c>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	701a      	strb	r2, [r3, #0]
		}

		printf("RPM: %.2f\r\n", rpm);
 80011ee:	4b0b      	ldr	r3, [pc, #44]	@ (800121c <main+0x88>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff f918 	bl	8000428 <__aeabi_f2d>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	4809      	ldr	r0, [pc, #36]	@ (8001224 <main+0x90>)
 80011fe:	f003 feaf 	bl	8004f60 <iprintf>
		HAL_Delay(200);
 8001202:	20c8      	movs	r0, #200	@ 0xc8
 8001204:	f000 fc34 	bl	8001a70 <HAL_Delay>
	while (1) {
 8001208:	e7df      	b.n	80011ca <main+0x36>
 800120a:	bf00      	nop
 800120c:	200001f4 	.word	0x200001f4
 8001210:	40000400 	.word	0x40000400
 8001214:	2000023c 	.word	0x2000023c
 8001218:	200002d0 	.word	0x200002d0
 800121c:	200002cc 	.word	0x200002cc
 8001220:	20000000 	.word	0x20000000
 8001224:	08008808 	.word	0x08008808

08001228 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b090      	sub	sp, #64	@ 0x40
 800122c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800122e:	f107 0318 	add.w	r3, r7, #24
 8001232:	2228      	movs	r2, #40	@ 0x28
 8001234:	2100      	movs	r1, #0
 8001236:	4618      	mov	r0, r3
 8001238:	f003 ff09 	bl	800504e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800123c:	1d3b      	adds	r3, r7, #4
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	605a      	str	r2, [r3, #4]
 8001244:	609a      	str	r2, [r3, #8]
 8001246:	60da      	str	r2, [r3, #12]
 8001248:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800124a:	2301      	movs	r3, #1
 800124c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800124e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001252:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001254:	2300      	movs	r3, #0
 8001256:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001258:	2301      	movs	r3, #1
 800125a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800125c:	2302      	movs	r3, #2
 800125e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001260:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001264:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001266:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800126a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800126c:	f107 0318 	add.w	r3, r7, #24
 8001270:	4618      	mov	r0, r3
 8001272:	f000 fecb 	bl	800200c <HAL_RCC_OscConfig>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800127c:	f000 f95a 	bl	8001534 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001280:	230f      	movs	r3, #15
 8001282:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001284:	2302      	movs	r3, #2
 8001286:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001288:	2300      	movs	r3, #0
 800128a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800128c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001290:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001292:	2300      	movs	r3, #0
 8001294:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001296:	1d3b      	adds	r3, r7, #4
 8001298:	2102      	movs	r1, #2
 800129a:	4618      	mov	r0, r3
 800129c:	f001 f938 	bl	8002510 <HAL_RCC_ClockConfig>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80012a6:	f000 f945 	bl	8001534 <Error_Handler>
  }
}
 80012aa:	bf00      	nop
 80012ac:	3740      	adds	r7, #64	@ 0x40
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
	...

080012b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08a      	sub	sp, #40	@ 0x28
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ba:	f107 0318 	add.w	r3, r7, #24
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012c8:	f107 0310 	add.w	r3, r7, #16
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80012d2:	463b      	mov	r3, r7
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012de:	4b2c      	ldr	r3, [pc, #176]	@ (8001390 <MX_TIM2_Init+0xdc>)
 80012e0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80012e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001390 <MX_TIM2_Init+0xdc>)
 80012e8:	2247      	movs	r2, #71	@ 0x47
 80012ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ec:	4b28      	ldr	r3, [pc, #160]	@ (8001390 <MX_TIM2_Init+0xdc>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80012f2:	4b27      	ldr	r3, [pc, #156]	@ (8001390 <MX_TIM2_Init+0xdc>)
 80012f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012fa:	4b25      	ldr	r3, [pc, #148]	@ (8001390 <MX_TIM2_Init+0xdc>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001300:	4b23      	ldr	r3, [pc, #140]	@ (8001390 <MX_TIM2_Init+0xdc>)
 8001302:	2200      	movs	r2, #0
 8001304:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001306:	4822      	ldr	r0, [pc, #136]	@ (8001390 <MX_TIM2_Init+0xdc>)
 8001308:	f001 fa90 	bl	800282c <HAL_TIM_Base_Init>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001312:	f000 f90f 	bl	8001534 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001316:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800131a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800131c:	f107 0318 	add.w	r3, r7, #24
 8001320:	4619      	mov	r1, r3
 8001322:	481b      	ldr	r0, [pc, #108]	@ (8001390 <MX_TIM2_Init+0xdc>)
 8001324:	f001 ff74 	bl	8003210 <HAL_TIM_ConfigClockSource>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800132e:	f000 f901 	bl	8001534 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001332:	4817      	ldr	r0, [pc, #92]	@ (8001390 <MX_TIM2_Init+0xdc>)
 8001334:	f001 fbba 	bl	8002aac <HAL_TIM_IC_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800133e:	f000 f8f9 	bl	8001534 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001342:	2300      	movs	r3, #0
 8001344:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001346:	2300      	movs	r3, #0
 8001348:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800134a:	f107 0310 	add.w	r3, r7, #16
 800134e:	4619      	mov	r1, r3
 8001350:	480f      	ldr	r0, [pc, #60]	@ (8001390 <MX_TIM2_Init+0xdc>)
 8001352:	f002 fc4b 	bl	8003bec <HAL_TIMEx_MasterConfigSynchronization>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 800135c:	f000 f8ea 	bl	8001534 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001360:	2300      	movs	r3, #0
 8001362:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001364:	2301      	movs	r3, #1
 8001366:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001368:	2300      	movs	r3, #0
 800136a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001370:	463b      	mov	r3, r7
 8001372:	2200      	movs	r2, #0
 8001374:	4619      	mov	r1, r3
 8001376:	4806      	ldr	r0, [pc, #24]	@ (8001390 <MX_TIM2_Init+0xdc>)
 8001378:	f001 fdec 	bl	8002f54 <HAL_TIM_IC_ConfigChannel>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001382:	f000 f8d7 	bl	8001534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001386:	bf00      	nop
 8001388:	3728      	adds	r7, #40	@ 0x28
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200001f4 	.word	0x200001f4

08001394 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08a      	sub	sp, #40	@ 0x28
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800139a:	f107 0320 	add.w	r3, r7, #32
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013a4:	1d3b      	adds	r3, r7, #4
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]
 80013ae:	60da      	str	r2, [r3, #12]
 80013b0:	611a      	str	r2, [r3, #16]
 80013b2:	615a      	str	r2, [r3, #20]
 80013b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013b6:	4b22      	ldr	r3, [pc, #136]	@ (8001440 <MX_TIM3_Init+0xac>)
 80013b8:	4a22      	ldr	r2, [pc, #136]	@ (8001444 <MX_TIM3_Init+0xb0>)
 80013ba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80013bc:	4b20      	ldr	r3, [pc, #128]	@ (8001440 <MX_TIM3_Init+0xac>)
 80013be:	2247      	movs	r2, #71	@ 0x47
 80013c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001440 <MX_TIM3_Init+0xac>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 5000-1;
 80013c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001440 <MX_TIM3_Init+0xac>)
 80013ca:	f241 3287 	movw	r2, #4999	@ 0x1387
 80013ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001440 <MX_TIM3_Init+0xac>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001440 <MX_TIM3_Init+0xac>)
 80013d8:	2200      	movs	r2, #0
 80013da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80013dc:	4818      	ldr	r0, [pc, #96]	@ (8001440 <MX_TIM3_Init+0xac>)
 80013de:	f001 fa74 	bl	80028ca <HAL_TIM_PWM_Init>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80013e8:	f000 f8a4 	bl	8001534 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ec:	2300      	movs	r3, #0
 80013ee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013f0:	2300      	movs	r3, #0
 80013f2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013f4:	f107 0320 	add.w	r3, r7, #32
 80013f8:	4619      	mov	r1, r3
 80013fa:	4811      	ldr	r0, [pc, #68]	@ (8001440 <MX_TIM3_Init+0xac>)
 80013fc:	f002 fbf6 	bl	8003bec <HAL_TIMEx_MasterConfigSynchronization>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001406:	f000 f895 	bl	8001534 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800140a:	2360      	movs	r3, #96	@ 0x60
 800140c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	2200      	movs	r2, #0
 800141e:	4619      	mov	r1, r3
 8001420:	4807      	ldr	r0, [pc, #28]	@ (8001440 <MX_TIM3_Init+0xac>)
 8001422:	f001 fe33 	bl	800308c <HAL_TIM_PWM_ConfigChannel>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800142c:	f000 f882 	bl	8001534 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001430:	4803      	ldr	r0, [pc, #12]	@ (8001440 <MX_TIM3_Init+0xac>)
 8001432:	f000 f919 	bl	8001668 <HAL_TIM_MspPostInit>

}
 8001436:	bf00      	nop
 8001438:	3728      	adds	r7, #40	@ 0x28
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	2000023c 	.word	0x2000023c
 8001444:	40000400 	.word	0x40000400

08001448 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800144c:	4b11      	ldr	r3, [pc, #68]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 800144e:	4a12      	ldr	r2, [pc, #72]	@ (8001498 <MX_USART1_UART_Init+0x50>)
 8001450:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001452:	4b10      	ldr	r3, [pc, #64]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 8001454:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001458:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800145a:	4b0e      	ldr	r3, [pc, #56]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001460:	4b0c      	ldr	r3, [pc, #48]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 8001462:	2200      	movs	r2, #0
 8001464:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001466:	4b0b      	ldr	r3, [pc, #44]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 8001468:	2200      	movs	r2, #0
 800146a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800146c:	4b09      	ldr	r3, [pc, #36]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 800146e:	220c      	movs	r2, #12
 8001470:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001472:	4b08      	ldr	r3, [pc, #32]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 8001474:	2200      	movs	r2, #0
 8001476:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001478:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 800147a:	2200      	movs	r2, #0
 800147c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800147e:	4805      	ldr	r0, [pc, #20]	@ (8001494 <MX_USART1_UART_Init+0x4c>)
 8001480:	f002 fc24 	bl	8003ccc <HAL_UART_Init>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800148a:	f000 f853 	bl	8001534 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	20000284 	.word	0x20000284
 8001498:	40013800 	.word	0x40013800

0800149c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b088      	sub	sp, #32
 80014a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a2:	f107 0310 	add.w	r3, r7, #16
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	605a      	str	r2, [r3, #4]
 80014ac:	609a      	str	r2, [r3, #8]
 80014ae:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014b0:	4b1e      	ldr	r3, [pc, #120]	@ (800152c <MX_GPIO_Init+0x90>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	4a1d      	ldr	r2, [pc, #116]	@ (800152c <MX_GPIO_Init+0x90>)
 80014b6:	f043 0320 	orr.w	r3, r3, #32
 80014ba:	6193      	str	r3, [r2, #24]
 80014bc:	4b1b      	ldr	r3, [pc, #108]	@ (800152c <MX_GPIO_Init+0x90>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	f003 0320 	and.w	r3, r3, #32
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c8:	4b18      	ldr	r3, [pc, #96]	@ (800152c <MX_GPIO_Init+0x90>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	4a17      	ldr	r2, [pc, #92]	@ (800152c <MX_GPIO_Init+0x90>)
 80014ce:	f043 0304 	orr.w	r3, r3, #4
 80014d2:	6193      	str	r3, [r2, #24]
 80014d4:	4b15      	ldr	r3, [pc, #84]	@ (800152c <MX_GPIO_Init+0x90>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	f003 0304 	and.w	r3, r3, #4
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e0:	4b12      	ldr	r3, [pc, #72]	@ (800152c <MX_GPIO_Init+0x90>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	4a11      	ldr	r2, [pc, #68]	@ (800152c <MX_GPIO_Init+0x90>)
 80014e6:	f043 0308 	orr.w	r3, r3, #8
 80014ea:	6193      	str	r3, [r2, #24]
 80014ec:	4b0f      	ldr	r3, [pc, #60]	@ (800152c <MX_GPIO_Init+0x90>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	f003 0308 	and.w	r3, r3, #8
 80014f4:	607b      	str	r3, [r7, #4]
 80014f6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80014f8:	2200      	movs	r2, #0
 80014fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014fe:	480c      	ldr	r0, [pc, #48]	@ (8001530 <MX_GPIO_Init+0x94>)
 8001500:	f000 fd6c 	bl	8001fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001504:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001508:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800150a:	2301      	movs	r3, #1
 800150c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001512:	2302      	movs	r3, #2
 8001514:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001516:	f107 0310 	add.w	r3, r7, #16
 800151a:	4619      	mov	r1, r3
 800151c:	4804      	ldr	r0, [pc, #16]	@ (8001530 <MX_GPIO_Init+0x94>)
 800151e:	f000 fbd9 	bl	8001cd4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001522:	bf00      	nop
 8001524:	3720      	adds	r7, #32
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40021000 	.word	0x40021000
 8001530:	40010c00 	.word	0x40010c00

08001534 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001538:	b672      	cpsid	i
}
 800153a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800153c:	bf00      	nop
 800153e:	e7fd      	b.n	800153c <Error_Handler+0x8>

08001540 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001540:	b480      	push	{r7}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001546:	4b15      	ldr	r3, [pc, #84]	@ (800159c <HAL_MspInit+0x5c>)
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	4a14      	ldr	r2, [pc, #80]	@ (800159c <HAL_MspInit+0x5c>)
 800154c:	f043 0301 	orr.w	r3, r3, #1
 8001550:	6193      	str	r3, [r2, #24]
 8001552:	4b12      	ldr	r3, [pc, #72]	@ (800159c <HAL_MspInit+0x5c>)
 8001554:	699b      	ldr	r3, [r3, #24]
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	60bb      	str	r3, [r7, #8]
 800155c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800155e:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <HAL_MspInit+0x5c>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	4a0e      	ldr	r2, [pc, #56]	@ (800159c <HAL_MspInit+0x5c>)
 8001564:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001568:	61d3      	str	r3, [r2, #28]
 800156a:	4b0c      	ldr	r3, [pc, #48]	@ (800159c <HAL_MspInit+0x5c>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001576:	4b0a      	ldr	r3, [pc, #40]	@ (80015a0 <HAL_MspInit+0x60>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	4a04      	ldr	r2, [pc, #16]	@ (80015a0 <HAL_MspInit+0x60>)
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001592:	bf00      	nop
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	40021000 	.word	0x40021000
 80015a0:	40010000 	.word	0x40010000

080015a4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b088      	sub	sp, #32
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ac:	f107 0310 	add.w	r3, r7, #16
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015c2:	d12b      	bne.n	800161c <HAL_TIM_Base_MspInit+0x78>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015c4:	4b17      	ldr	r3, [pc, #92]	@ (8001624 <HAL_TIM_Base_MspInit+0x80>)
 80015c6:	69db      	ldr	r3, [r3, #28]
 80015c8:	4a16      	ldr	r2, [pc, #88]	@ (8001624 <HAL_TIM_Base_MspInit+0x80>)
 80015ca:	f043 0301 	orr.w	r3, r3, #1
 80015ce:	61d3      	str	r3, [r2, #28]
 80015d0:	4b14      	ldr	r3, [pc, #80]	@ (8001624 <HAL_TIM_Base_MspInit+0x80>)
 80015d2:	69db      	ldr	r3, [r3, #28]
 80015d4:	f003 0301 	and.w	r3, r3, #1
 80015d8:	60fb      	str	r3, [r7, #12]
 80015da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015dc:	4b11      	ldr	r3, [pc, #68]	@ (8001624 <HAL_TIM_Base_MspInit+0x80>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	4a10      	ldr	r2, [pc, #64]	@ (8001624 <HAL_TIM_Base_MspInit+0x80>)
 80015e2:	f043 0304 	orr.w	r3, r3, #4
 80015e6:	6193      	str	r3, [r2, #24]
 80015e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001624 <HAL_TIM_Base_MspInit+0x80>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	f003 0304 	and.w	r3, r3, #4
 80015f0:	60bb      	str	r3, [r7, #8]
 80015f2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015f4:	2301      	movs	r3, #1
 80015f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001600:	f107 0310 	add.w	r3, r7, #16
 8001604:	4619      	mov	r1, r3
 8001606:	4808      	ldr	r0, [pc, #32]	@ (8001628 <HAL_TIM_Base_MspInit+0x84>)
 8001608:	f000 fb64 	bl	8001cd4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800160c:	2200      	movs	r2, #0
 800160e:	2100      	movs	r1, #0
 8001610:	201c      	movs	r0, #28
 8001612:	f000 fb28 	bl	8001c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001616:	201c      	movs	r0, #28
 8001618:	f000 fb41 	bl	8001c9e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800161c:	bf00      	nop
 800161e:	3720      	adds	r7, #32
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40021000 	.word	0x40021000
 8001628:	40010800 	.word	0x40010800

0800162c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a09      	ldr	r2, [pc, #36]	@ (8001660 <HAL_TIM_PWM_MspInit+0x34>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d10b      	bne.n	8001656 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800163e:	4b09      	ldr	r3, [pc, #36]	@ (8001664 <HAL_TIM_PWM_MspInit+0x38>)
 8001640:	69db      	ldr	r3, [r3, #28]
 8001642:	4a08      	ldr	r2, [pc, #32]	@ (8001664 <HAL_TIM_PWM_MspInit+0x38>)
 8001644:	f043 0302 	orr.w	r3, r3, #2
 8001648:	61d3      	str	r3, [r2, #28]
 800164a:	4b06      	ldr	r3, [pc, #24]	@ (8001664 <HAL_TIM_PWM_MspInit+0x38>)
 800164c:	69db      	ldr	r3, [r3, #28]
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001656:	bf00      	nop
 8001658:	3714      	adds	r7, #20
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr
 8001660:	40000400 	.word	0x40000400
 8001664:	40021000 	.word	0x40021000

08001668 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b088      	sub	sp, #32
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001670:	f107 0310 	add.w	r3, r7, #16
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	605a      	str	r2, [r3, #4]
 800167a:	609a      	str	r2, [r3, #8]
 800167c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a0f      	ldr	r2, [pc, #60]	@ (80016c0 <HAL_TIM_MspPostInit+0x58>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d117      	bne.n	80016b8 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001688:	4b0e      	ldr	r3, [pc, #56]	@ (80016c4 <HAL_TIM_MspPostInit+0x5c>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	4a0d      	ldr	r2, [pc, #52]	@ (80016c4 <HAL_TIM_MspPostInit+0x5c>)
 800168e:	f043 0304 	orr.w	r3, r3, #4
 8001692:	6193      	str	r3, [r2, #24]
 8001694:	4b0b      	ldr	r3, [pc, #44]	@ (80016c4 <HAL_TIM_MspPostInit+0x5c>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	f003 0304 	and.w	r3, r3, #4
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016a0:	2340      	movs	r3, #64	@ 0x40
 80016a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a4:	2302      	movs	r3, #2
 80016a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a8:	2302      	movs	r3, #2
 80016aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ac:	f107 0310 	add.w	r3, r7, #16
 80016b0:	4619      	mov	r1, r3
 80016b2:	4805      	ldr	r0, [pc, #20]	@ (80016c8 <HAL_TIM_MspPostInit+0x60>)
 80016b4:	f000 fb0e 	bl	8001cd4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80016b8:	bf00      	nop
 80016ba:	3720      	adds	r7, #32
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	40000400 	.word	0x40000400
 80016c4:	40021000 	.word	0x40021000
 80016c8:	40010800 	.word	0x40010800

080016cc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b088      	sub	sp, #32
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d4:	f107 0310 	add.w	r3, r7, #16
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a1c      	ldr	r2, [pc, #112]	@ (8001758 <HAL_UART_MspInit+0x8c>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d131      	bne.n	8001750 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016ec:	4b1b      	ldr	r3, [pc, #108]	@ (800175c <HAL_UART_MspInit+0x90>)
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	4a1a      	ldr	r2, [pc, #104]	@ (800175c <HAL_UART_MspInit+0x90>)
 80016f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016f6:	6193      	str	r3, [r2, #24]
 80016f8:	4b18      	ldr	r3, [pc, #96]	@ (800175c <HAL_UART_MspInit+0x90>)
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001700:	60fb      	str	r3, [r7, #12]
 8001702:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001704:	4b15      	ldr	r3, [pc, #84]	@ (800175c <HAL_UART_MspInit+0x90>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	4a14      	ldr	r2, [pc, #80]	@ (800175c <HAL_UART_MspInit+0x90>)
 800170a:	f043 0304 	orr.w	r3, r3, #4
 800170e:	6193      	str	r3, [r2, #24]
 8001710:	4b12      	ldr	r3, [pc, #72]	@ (800175c <HAL_UART_MspInit+0x90>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	60bb      	str	r3, [r7, #8]
 800171a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800171c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001720:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001722:	2302      	movs	r3, #2
 8001724:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001726:	2303      	movs	r3, #3
 8001728:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172a:	f107 0310 	add.w	r3, r7, #16
 800172e:	4619      	mov	r1, r3
 8001730:	480b      	ldr	r0, [pc, #44]	@ (8001760 <HAL_UART_MspInit+0x94>)
 8001732:	f000 facf 	bl	8001cd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001736:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800173a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001740:	2300      	movs	r3, #0
 8001742:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001744:	f107 0310 	add.w	r3, r7, #16
 8001748:	4619      	mov	r1, r3
 800174a:	4805      	ldr	r0, [pc, #20]	@ (8001760 <HAL_UART_MspInit+0x94>)
 800174c:	f000 fac2 	bl	8001cd4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001750:	bf00      	nop
 8001752:	3720      	adds	r7, #32
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40013800 	.word	0x40013800
 800175c:	40021000 	.word	0x40021000
 8001760:	40010800 	.word	0x40010800

08001764 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <NMI_Handler+0x4>

0800176c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001770:	bf00      	nop
 8001772:	e7fd      	b.n	8001770 <HardFault_Handler+0x4>

08001774 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <MemManage_Handler+0x4>

0800177c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001780:	bf00      	nop
 8001782:	e7fd      	b.n	8001780 <BusFault_Handler+0x4>

08001784 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001788:	bf00      	nop
 800178a:	e7fd      	b.n	8001788 <UsageFault_Handler+0x4>

0800178c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	bc80      	pop	{r7}
 8001796:	4770      	bx	lr

08001798 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr

080017a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr

080017b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017b4:	f000 f940 	bl	8001a38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}

080017bc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017c0:	4802      	ldr	r0, [pc, #8]	@ (80017cc <TIM2_IRQHandler+0x10>)
 80017c2:	f001 fad7 	bl	8002d74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	200001f4 	.word	0x200001f4

080017d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  return 1;
 80017d4:	2301      	movs	r3, #1
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr

080017de <_kill>:

int _kill(int pid, int sig)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
 80017e6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017e8:	f003 fc84 	bl	80050f4 <__errno>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2216      	movs	r2, #22
 80017f0:	601a      	str	r2, [r3, #0]
  return -1;
 80017f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <_exit>:

void _exit (int status)
{
 80017fe:	b580      	push	{r7, lr}
 8001800:	b082      	sub	sp, #8
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001806:	f04f 31ff 	mov.w	r1, #4294967295
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	f7ff ffe7 	bl	80017de <_kill>
  while (1) {}    /* Make sure we hang here */
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <_exit+0x12>

08001814 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001820:	2300      	movs	r3, #0
 8001822:	617b      	str	r3, [r7, #20]
 8001824:	e00a      	b.n	800183c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001826:	f3af 8000 	nop.w
 800182a:	4601      	mov	r1, r0
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	1c5a      	adds	r2, r3, #1
 8001830:	60ba      	str	r2, [r7, #8]
 8001832:	b2ca      	uxtb	r2, r1
 8001834:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	3301      	adds	r3, #1
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	697a      	ldr	r2, [r7, #20]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	429a      	cmp	r2, r3
 8001842:	dbf0      	blt.n	8001826 <_read+0x12>
  }

  return len;
 8001844:	687b      	ldr	r3, [r7, #4]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3718      	adds	r7, #24
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b086      	sub	sp, #24
 8001852:	af00      	add	r7, sp, #0
 8001854:	60f8      	str	r0, [r7, #12]
 8001856:	60b9      	str	r1, [r7, #8]
 8001858:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
 800185e:	e009      	b.n	8001874 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	1c5a      	adds	r2, r3, #1
 8001864:	60ba      	str	r2, [r7, #8]
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff fc11 	bl	8001090 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	3301      	adds	r3, #1
 8001872:	617b      	str	r3, [r7, #20]
 8001874:	697a      	ldr	r2, [r7, #20]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	429a      	cmp	r2, r3
 800187a:	dbf1      	blt.n	8001860 <_write+0x12>
  }
  return len;
 800187c:	687b      	ldr	r3, [r7, #4]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3718      	adds	r7, #24
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <_close>:

int _close(int file)
{
 8001886:	b480      	push	{r7}
 8001888:	b083      	sub	sp, #12
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800188e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001892:	4618      	mov	r0, r3
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	bc80      	pop	{r7}
 800189a:	4770      	bx	lr

0800189c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018ac:	605a      	str	r2, [r3, #4]
  return 0;
 80018ae:	2300      	movs	r3, #0
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr

080018ba <_isatty>:

int _isatty(int file)
{
 80018ba:	b480      	push	{r7}
 80018bc:	b083      	sub	sp, #12
 80018be:	af00      	add	r7, sp, #0
 80018c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018c2:	2301      	movs	r3, #1
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bc80      	pop	{r7}
 80018cc:	4770      	bx	lr

080018ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018ce:	b480      	push	{r7}
 80018d0:	b085      	sub	sp, #20
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	60f8      	str	r0, [r7, #12]
 80018d6:	60b9      	str	r1, [r7, #8]
 80018d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018da:	2300      	movs	r3, #0
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3714      	adds	r7, #20
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bc80      	pop	{r7}
 80018e4:	4770      	bx	lr
	...

080018e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018f0:	4a14      	ldr	r2, [pc, #80]	@ (8001944 <_sbrk+0x5c>)
 80018f2:	4b15      	ldr	r3, [pc, #84]	@ (8001948 <_sbrk+0x60>)
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018fc:	4b13      	ldr	r3, [pc, #76]	@ (800194c <_sbrk+0x64>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d102      	bne.n	800190a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001904:	4b11      	ldr	r3, [pc, #68]	@ (800194c <_sbrk+0x64>)
 8001906:	4a12      	ldr	r2, [pc, #72]	@ (8001950 <_sbrk+0x68>)
 8001908:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800190a:	4b10      	ldr	r3, [pc, #64]	@ (800194c <_sbrk+0x64>)
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4413      	add	r3, r2
 8001912:	693a      	ldr	r2, [r7, #16]
 8001914:	429a      	cmp	r2, r3
 8001916:	d207      	bcs.n	8001928 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001918:	f003 fbec 	bl	80050f4 <__errno>
 800191c:	4603      	mov	r3, r0
 800191e:	220c      	movs	r2, #12
 8001920:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001922:	f04f 33ff 	mov.w	r3, #4294967295
 8001926:	e009      	b.n	800193c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001928:	4b08      	ldr	r3, [pc, #32]	@ (800194c <_sbrk+0x64>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800192e:	4b07      	ldr	r3, [pc, #28]	@ (800194c <_sbrk+0x64>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4413      	add	r3, r2
 8001936:	4a05      	ldr	r2, [pc, #20]	@ (800194c <_sbrk+0x64>)
 8001938:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800193a:	68fb      	ldr	r3, [r7, #12]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20005000 	.word	0x20005000
 8001948:	00000400 	.word	0x00000400
 800194c:	200002e8 	.word	0x200002e8
 8001950:	20000440 	.word	0x20000440

08001954 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr

08001960 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001960:	f7ff fff8 	bl	8001954 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001964:	480b      	ldr	r0, [pc, #44]	@ (8001994 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001966:	490c      	ldr	r1, [pc, #48]	@ (8001998 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001968:	4a0c      	ldr	r2, [pc, #48]	@ (800199c <LoopFillZerobss+0x16>)
  movs r3, #0
 800196a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800196c:	e002      	b.n	8001974 <LoopCopyDataInit>

0800196e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800196e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001970:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001972:	3304      	adds	r3, #4

08001974 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001974:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001976:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001978:	d3f9      	bcc.n	800196e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800197a:	4a09      	ldr	r2, [pc, #36]	@ (80019a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800197c:	4c09      	ldr	r4, [pc, #36]	@ (80019a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800197e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001980:	e001      	b.n	8001986 <LoopFillZerobss>

08001982 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001982:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001984:	3204      	adds	r2, #4

08001986 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001986:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001988:	d3fb      	bcc.n	8001982 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800198a:	f003 fbb9 	bl	8005100 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800198e:	f7ff fc01 	bl	8001194 <main>
  bx lr
 8001992:	4770      	bx	lr
  ldr r0, =_sdata
 8001994:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001998:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800199c:	08008c74 	.word	0x08008c74
  ldr r2, =_sbss
 80019a0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80019a4:	2000043c 	.word	0x2000043c

080019a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019a8:	e7fe      	b.n	80019a8 <ADC1_2_IRQHandler>
	...

080019ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019b0:	4b08      	ldr	r3, [pc, #32]	@ (80019d4 <HAL_Init+0x28>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a07      	ldr	r2, [pc, #28]	@ (80019d4 <HAL_Init+0x28>)
 80019b6:	f043 0310 	orr.w	r3, r3, #16
 80019ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019bc:	2003      	movs	r0, #3
 80019be:	f000 f947 	bl	8001c50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019c2:	200f      	movs	r0, #15
 80019c4:	f000 f808 	bl	80019d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019c8:	f7ff fdba 	bl	8001540 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40022000 	.word	0x40022000

080019d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019e0:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <HAL_InitTick+0x54>)
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	4b12      	ldr	r3, [pc, #72]	@ (8001a30 <HAL_InitTick+0x58>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	4619      	mov	r1, r3
 80019ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80019f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f6:	4618      	mov	r0, r3
 80019f8:	f000 f95f 	bl	8001cba <HAL_SYSTICK_Config>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e00e      	b.n	8001a24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b0f      	cmp	r3, #15
 8001a0a:	d80a      	bhi.n	8001a22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	6879      	ldr	r1, [r7, #4]
 8001a10:	f04f 30ff 	mov.w	r0, #4294967295
 8001a14:	f000 f927 	bl	8001c66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a18:	4a06      	ldr	r2, [pc, #24]	@ (8001a34 <HAL_InitTick+0x5c>)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	e000      	b.n	8001a24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000004 	.word	0x20000004
 8001a30:	2000000c 	.word	0x2000000c
 8001a34:	20000008 	.word	0x20000008

08001a38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a3c:	4b05      	ldr	r3, [pc, #20]	@ (8001a54 <HAL_IncTick+0x1c>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	461a      	mov	r2, r3
 8001a42:	4b05      	ldr	r3, [pc, #20]	@ (8001a58 <HAL_IncTick+0x20>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4413      	add	r3, r2
 8001a48:	4a03      	ldr	r2, [pc, #12]	@ (8001a58 <HAL_IncTick+0x20>)
 8001a4a:	6013      	str	r3, [r2, #0]
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bc80      	pop	{r7}
 8001a52:	4770      	bx	lr
 8001a54:	2000000c 	.word	0x2000000c
 8001a58:	200002ec 	.word	0x200002ec

08001a5c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a60:	4b02      	ldr	r3, [pc, #8]	@ (8001a6c <HAL_GetTick+0x10>)
 8001a62:	681b      	ldr	r3, [r3, #0]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr
 8001a6c:	200002ec 	.word	0x200002ec

08001a70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a78:	f7ff fff0 	bl	8001a5c <HAL_GetTick>
 8001a7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a88:	d005      	beq.n	8001a96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab4 <HAL_Delay+0x44>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	4413      	add	r3, r2
 8001a94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a96:	bf00      	nop
 8001a98:	f7ff ffe0 	bl	8001a5c <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	68fa      	ldr	r2, [r7, #12]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d8f7      	bhi.n	8001a98 <HAL_Delay+0x28>
  {
  }
}
 8001aa8:	bf00      	nop
 8001aaa:	bf00      	nop
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	2000000c 	.word	0x2000000c

08001ab8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b085      	sub	sp, #20
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8001afc <__NVIC_SetPriorityGrouping+0x44>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ace:	68ba      	ldr	r2, [r7, #8]
 8001ad0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ae0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ae4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aea:	4a04      	ldr	r2, [pc, #16]	@ (8001afc <__NVIC_SetPriorityGrouping+0x44>)
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	60d3      	str	r3, [r2, #12]
}
 8001af0:	bf00      	nop
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	e000ed00 	.word	0xe000ed00

08001b00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b04:	4b04      	ldr	r3, [pc, #16]	@ (8001b18 <__NVIC_GetPriorityGrouping+0x18>)
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	0a1b      	lsrs	r3, r3, #8
 8001b0a:	f003 0307 	and.w	r3, r3, #7
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	e000ed00 	.word	0xe000ed00

08001b1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	4603      	mov	r3, r0
 8001b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	db0b      	blt.n	8001b46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b2e:	79fb      	ldrb	r3, [r7, #7]
 8001b30:	f003 021f 	and.w	r2, r3, #31
 8001b34:	4906      	ldr	r1, [pc, #24]	@ (8001b50 <__NVIC_EnableIRQ+0x34>)
 8001b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3a:	095b      	lsrs	r3, r3, #5
 8001b3c:	2001      	movs	r0, #1
 8001b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b46:	bf00      	nop
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bc80      	pop	{r7}
 8001b4e:	4770      	bx	lr
 8001b50:	e000e100 	.word	0xe000e100

08001b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	6039      	str	r1, [r7, #0]
 8001b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	db0a      	blt.n	8001b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	490c      	ldr	r1, [pc, #48]	@ (8001ba0 <__NVIC_SetPriority+0x4c>)
 8001b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b72:	0112      	lsls	r2, r2, #4
 8001b74:	b2d2      	uxtb	r2, r2
 8001b76:	440b      	add	r3, r1
 8001b78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b7c:	e00a      	b.n	8001b94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	4908      	ldr	r1, [pc, #32]	@ (8001ba4 <__NVIC_SetPriority+0x50>)
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	3b04      	subs	r3, #4
 8001b8c:	0112      	lsls	r2, r2, #4
 8001b8e:	b2d2      	uxtb	r2, r2
 8001b90:	440b      	add	r3, r1
 8001b92:	761a      	strb	r2, [r3, #24]
}
 8001b94:	bf00      	nop
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bc80      	pop	{r7}
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	e000e100 	.word	0xe000e100
 8001ba4:	e000ed00 	.word	0xe000ed00

08001ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b089      	sub	sp, #36	@ 0x24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	f1c3 0307 	rsb	r3, r3, #7
 8001bc2:	2b04      	cmp	r3, #4
 8001bc4:	bf28      	it	cs
 8001bc6:	2304      	movcs	r3, #4
 8001bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	3304      	adds	r3, #4
 8001bce:	2b06      	cmp	r3, #6
 8001bd0:	d902      	bls.n	8001bd8 <NVIC_EncodePriority+0x30>
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	3b03      	subs	r3, #3
 8001bd6:	e000      	b.n	8001bda <NVIC_EncodePriority+0x32>
 8001bd8:	2300      	movs	r3, #0
 8001bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	43da      	mvns	r2, r3
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	401a      	ands	r2, r3
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfa:	43d9      	mvns	r1, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c00:	4313      	orrs	r3, r2
         );
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3724      	adds	r7, #36	@ 0x24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr

08001c0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	3b01      	subs	r3, #1
 8001c18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c1c:	d301      	bcc.n	8001c22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e00f      	b.n	8001c42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c22:	4a0a      	ldr	r2, [pc, #40]	@ (8001c4c <SysTick_Config+0x40>)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3b01      	subs	r3, #1
 8001c28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c2a:	210f      	movs	r1, #15
 8001c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c30:	f7ff ff90 	bl	8001b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c34:	4b05      	ldr	r3, [pc, #20]	@ (8001c4c <SysTick_Config+0x40>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c3a:	4b04      	ldr	r3, [pc, #16]	@ (8001c4c <SysTick_Config+0x40>)
 8001c3c:	2207      	movs	r2, #7
 8001c3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	e000e010 	.word	0xe000e010

08001c50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f7ff ff2d 	bl	8001ab8 <__NVIC_SetPriorityGrouping>
}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b086      	sub	sp, #24
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	60b9      	str	r1, [r7, #8]
 8001c70:	607a      	str	r2, [r7, #4]
 8001c72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c74:	2300      	movs	r3, #0
 8001c76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c78:	f7ff ff42 	bl	8001b00 <__NVIC_GetPriorityGrouping>
 8001c7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	68b9      	ldr	r1, [r7, #8]
 8001c82:	6978      	ldr	r0, [r7, #20]
 8001c84:	f7ff ff90 	bl	8001ba8 <NVIC_EncodePriority>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c8e:	4611      	mov	r1, r2
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ff5f 	bl	8001b54 <__NVIC_SetPriority>
}
 8001c96:	bf00      	nop
 8001c98:	3718      	adds	r7, #24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff ff35 	bl	8001b1c <__NVIC_EnableIRQ>
}
 8001cb2:	bf00      	nop
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff ffa2 	bl	8001c0c <SysTick_Config>
 8001cc8:	4603      	mov	r3, r0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
	...

08001cd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b08b      	sub	sp, #44	@ 0x2c
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ce6:	e169      	b.n	8001fbc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ce8:	2201      	movs	r2, #1
 8001cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	69fa      	ldr	r2, [r7, #28]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	f040 8158 	bne.w	8001fb6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	4a9a      	ldr	r2, [pc, #616]	@ (8001f74 <HAL_GPIO_Init+0x2a0>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d05e      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d10:	4a98      	ldr	r2, [pc, #608]	@ (8001f74 <HAL_GPIO_Init+0x2a0>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d875      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d16:	4a98      	ldr	r2, [pc, #608]	@ (8001f78 <HAL_GPIO_Init+0x2a4>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d058      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d1c:	4a96      	ldr	r2, [pc, #600]	@ (8001f78 <HAL_GPIO_Init+0x2a4>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d86f      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d22:	4a96      	ldr	r2, [pc, #600]	@ (8001f7c <HAL_GPIO_Init+0x2a8>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d052      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d28:	4a94      	ldr	r2, [pc, #592]	@ (8001f7c <HAL_GPIO_Init+0x2a8>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d869      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d2e:	4a94      	ldr	r2, [pc, #592]	@ (8001f80 <HAL_GPIO_Init+0x2ac>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d04c      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d34:	4a92      	ldr	r2, [pc, #584]	@ (8001f80 <HAL_GPIO_Init+0x2ac>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d863      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d3a:	4a92      	ldr	r2, [pc, #584]	@ (8001f84 <HAL_GPIO_Init+0x2b0>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d046      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
 8001d40:	4a90      	ldr	r2, [pc, #576]	@ (8001f84 <HAL_GPIO_Init+0x2b0>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d85d      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d46:	2b12      	cmp	r3, #18
 8001d48:	d82a      	bhi.n	8001da0 <HAL_GPIO_Init+0xcc>
 8001d4a:	2b12      	cmp	r3, #18
 8001d4c:	d859      	bhi.n	8001e02 <HAL_GPIO_Init+0x12e>
 8001d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d54 <HAL_GPIO_Init+0x80>)
 8001d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d54:	08001dcf 	.word	0x08001dcf
 8001d58:	08001da9 	.word	0x08001da9
 8001d5c:	08001dbb 	.word	0x08001dbb
 8001d60:	08001dfd 	.word	0x08001dfd
 8001d64:	08001e03 	.word	0x08001e03
 8001d68:	08001e03 	.word	0x08001e03
 8001d6c:	08001e03 	.word	0x08001e03
 8001d70:	08001e03 	.word	0x08001e03
 8001d74:	08001e03 	.word	0x08001e03
 8001d78:	08001e03 	.word	0x08001e03
 8001d7c:	08001e03 	.word	0x08001e03
 8001d80:	08001e03 	.word	0x08001e03
 8001d84:	08001e03 	.word	0x08001e03
 8001d88:	08001e03 	.word	0x08001e03
 8001d8c:	08001e03 	.word	0x08001e03
 8001d90:	08001e03 	.word	0x08001e03
 8001d94:	08001e03 	.word	0x08001e03
 8001d98:	08001db1 	.word	0x08001db1
 8001d9c:	08001dc5 	.word	0x08001dc5
 8001da0:	4a79      	ldr	r2, [pc, #484]	@ (8001f88 <HAL_GPIO_Init+0x2b4>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d013      	beq.n	8001dce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001da6:	e02c      	b.n	8001e02 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	623b      	str	r3, [r7, #32]
          break;
 8001dae:	e029      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	3304      	adds	r3, #4
 8001db6:	623b      	str	r3, [r7, #32]
          break;
 8001db8:	e024      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	3308      	adds	r3, #8
 8001dc0:	623b      	str	r3, [r7, #32]
          break;
 8001dc2:	e01f      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	330c      	adds	r3, #12
 8001dca:	623b      	str	r3, [r7, #32]
          break;
 8001dcc:	e01a      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d102      	bne.n	8001ddc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dd6:	2304      	movs	r3, #4
 8001dd8:	623b      	str	r3, [r7, #32]
          break;
 8001dda:	e013      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d105      	bne.n	8001df0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001de4:	2308      	movs	r3, #8
 8001de6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	69fa      	ldr	r2, [r7, #28]
 8001dec:	611a      	str	r2, [r3, #16]
          break;
 8001dee:	e009      	b.n	8001e04 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001df0:	2308      	movs	r3, #8
 8001df2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	69fa      	ldr	r2, [r7, #28]
 8001df8:	615a      	str	r2, [r3, #20]
          break;
 8001dfa:	e003      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	623b      	str	r3, [r7, #32]
          break;
 8001e00:	e000      	b.n	8001e04 <HAL_GPIO_Init+0x130>
          break;
 8001e02:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	2bff      	cmp	r3, #255	@ 0xff
 8001e08:	d801      	bhi.n	8001e0e <HAL_GPIO_Init+0x13a>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	e001      	b.n	8001e12 <HAL_GPIO_Init+0x13e>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	3304      	adds	r3, #4
 8001e12:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	2bff      	cmp	r3, #255	@ 0xff
 8001e18:	d802      	bhi.n	8001e20 <HAL_GPIO_Init+0x14c>
 8001e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	e002      	b.n	8001e26 <HAL_GPIO_Init+0x152>
 8001e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e22:	3b08      	subs	r3, #8
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	210f      	movs	r1, #15
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	fa01 f303 	lsl.w	r3, r1, r3
 8001e34:	43db      	mvns	r3, r3
 8001e36:	401a      	ands	r2, r3
 8001e38:	6a39      	ldr	r1, [r7, #32]
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e40:	431a      	orrs	r2, r3
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	f000 80b1 	beq.w	8001fb6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e54:	4b4d      	ldr	r3, [pc, #308]	@ (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001e56:	699b      	ldr	r3, [r3, #24]
 8001e58:	4a4c      	ldr	r2, [pc, #304]	@ (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001e5a:	f043 0301 	orr.w	r3, r3, #1
 8001e5e:	6193      	str	r3, [r2, #24]
 8001e60:	4b4a      	ldr	r3, [pc, #296]	@ (8001f8c <HAL_GPIO_Init+0x2b8>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e6c:	4a48      	ldr	r2, [pc, #288]	@ (8001f90 <HAL_GPIO_Init+0x2bc>)
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e70:	089b      	lsrs	r3, r3, #2
 8001e72:	3302      	adds	r3, #2
 8001e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e78:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7c:	f003 0303 	and.w	r3, r3, #3
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	220f      	movs	r2, #15
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	68fa      	ldr	r2, [r7, #12]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a40      	ldr	r2, [pc, #256]	@ (8001f94 <HAL_GPIO_Init+0x2c0>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d013      	beq.n	8001ec0 <HAL_GPIO_Init+0x1ec>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a3f      	ldr	r2, [pc, #252]	@ (8001f98 <HAL_GPIO_Init+0x2c4>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d00d      	beq.n	8001ebc <HAL_GPIO_Init+0x1e8>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a3e      	ldr	r2, [pc, #248]	@ (8001f9c <HAL_GPIO_Init+0x2c8>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d007      	beq.n	8001eb8 <HAL_GPIO_Init+0x1e4>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a3d      	ldr	r2, [pc, #244]	@ (8001fa0 <HAL_GPIO_Init+0x2cc>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d101      	bne.n	8001eb4 <HAL_GPIO_Init+0x1e0>
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e006      	b.n	8001ec2 <HAL_GPIO_Init+0x1ee>
 8001eb4:	2304      	movs	r3, #4
 8001eb6:	e004      	b.n	8001ec2 <HAL_GPIO_Init+0x1ee>
 8001eb8:	2302      	movs	r3, #2
 8001eba:	e002      	b.n	8001ec2 <HAL_GPIO_Init+0x1ee>
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e000      	b.n	8001ec2 <HAL_GPIO_Init+0x1ee>
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ec4:	f002 0203 	and.w	r2, r2, #3
 8001ec8:	0092      	lsls	r2, r2, #2
 8001eca:	4093      	lsls	r3, r2
 8001ecc:	68fa      	ldr	r2, [r7, #12]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ed2:	492f      	ldr	r1, [pc, #188]	@ (8001f90 <HAL_GPIO_Init+0x2bc>)
 8001ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed6:	089b      	lsrs	r3, r3, #2
 8001ed8:	3302      	adds	r3, #2
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d006      	beq.n	8001efa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001eec:	4b2d      	ldr	r3, [pc, #180]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	492c      	ldr	r1, [pc, #176]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001ef2:	69bb      	ldr	r3, [r7, #24]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	608b      	str	r3, [r1, #8]
 8001ef8:	e006      	b.n	8001f08 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001efa:	4b2a      	ldr	r3, [pc, #168]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001efc:	689a      	ldr	r2, [r3, #8]
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	43db      	mvns	r3, r3
 8001f02:	4928      	ldr	r1, [pc, #160]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f04:	4013      	ands	r3, r2
 8001f06:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d006      	beq.n	8001f22 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f14:	4b23      	ldr	r3, [pc, #140]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f16:	68da      	ldr	r2, [r3, #12]
 8001f18:	4922      	ldr	r1, [pc, #136]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	60cb      	str	r3, [r1, #12]
 8001f20:	e006      	b.n	8001f30 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f22:	4b20      	ldr	r3, [pc, #128]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f24:	68da      	ldr	r2, [r3, #12]
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	491e      	ldr	r1, [pc, #120]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d006      	beq.n	8001f4a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f3c:	4b19      	ldr	r3, [pc, #100]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	4918      	ldr	r1, [pc, #96]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	604b      	str	r3, [r1, #4]
 8001f48:	e006      	b.n	8001f58 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f4a:	4b16      	ldr	r3, [pc, #88]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f4c:	685a      	ldr	r2, [r3, #4]
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	43db      	mvns	r3, r3
 8001f52:	4914      	ldr	r1, [pc, #80]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f54:	4013      	ands	r3, r2
 8001f56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d021      	beq.n	8001fa8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f64:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	490e      	ldr	r1, [pc, #56]	@ (8001fa4 <HAL_GPIO_Init+0x2d0>)
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	600b      	str	r3, [r1, #0]
 8001f70:	e021      	b.n	8001fb6 <HAL_GPIO_Init+0x2e2>
 8001f72:	bf00      	nop
 8001f74:	10320000 	.word	0x10320000
 8001f78:	10310000 	.word	0x10310000
 8001f7c:	10220000 	.word	0x10220000
 8001f80:	10210000 	.word	0x10210000
 8001f84:	10120000 	.word	0x10120000
 8001f88:	10110000 	.word	0x10110000
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	40010000 	.word	0x40010000
 8001f94:	40010800 	.word	0x40010800
 8001f98:	40010c00 	.word	0x40010c00
 8001f9c:	40011000 	.word	0x40011000
 8001fa0:	40011400 	.word	0x40011400
 8001fa4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd8 <HAL_GPIO_Init+0x304>)
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	4909      	ldr	r1, [pc, #36]	@ (8001fd8 <HAL_GPIO_Init+0x304>)
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb8:	3301      	adds	r3, #1
 8001fba:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f47f ae8e 	bne.w	8001ce8 <HAL_GPIO_Init+0x14>
  }
}
 8001fcc:	bf00      	nop
 8001fce:	bf00      	nop
 8001fd0:	372c      	adds	r7, #44	@ 0x2c
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr
 8001fd8:	40010400 	.word	0x40010400

08001fdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	807b      	strh	r3, [r7, #2]
 8001fe8:	4613      	mov	r3, r2
 8001fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fec:	787b      	ldrb	r3, [r7, #1]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d003      	beq.n	8001ffa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ff2:	887a      	ldrh	r2, [r7, #2]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ff8:	e003      	b.n	8002002 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ffa:	887b      	ldrh	r3, [r7, #2]
 8001ffc:	041a      	lsls	r2, r3, #16
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	611a      	str	r2, [r3, #16]
}
 8002002:	bf00      	nop
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr

0800200c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d101      	bne.n	800201e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e272      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	2b00      	cmp	r3, #0
 8002028:	f000 8087 	beq.w	800213a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800202c:	4b92      	ldr	r3, [pc, #584]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f003 030c 	and.w	r3, r3, #12
 8002034:	2b04      	cmp	r3, #4
 8002036:	d00c      	beq.n	8002052 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002038:	4b8f      	ldr	r3, [pc, #572]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f003 030c 	and.w	r3, r3, #12
 8002040:	2b08      	cmp	r3, #8
 8002042:	d112      	bne.n	800206a <HAL_RCC_OscConfig+0x5e>
 8002044:	4b8c      	ldr	r3, [pc, #560]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800204c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002050:	d10b      	bne.n	800206a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002052:	4b89      	ldr	r3, [pc, #548]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d06c      	beq.n	8002138 <HAL_RCC_OscConfig+0x12c>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d168      	bne.n	8002138 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e24c      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002072:	d106      	bne.n	8002082 <HAL_RCC_OscConfig+0x76>
 8002074:	4b80      	ldr	r3, [pc, #512]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a7f      	ldr	r2, [pc, #508]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 800207a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800207e:	6013      	str	r3, [r2, #0]
 8002080:	e02e      	b.n	80020e0 <HAL_RCC_OscConfig+0xd4>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d10c      	bne.n	80020a4 <HAL_RCC_OscConfig+0x98>
 800208a:	4b7b      	ldr	r3, [pc, #492]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a7a      	ldr	r2, [pc, #488]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 8002090:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002094:	6013      	str	r3, [r2, #0]
 8002096:	4b78      	ldr	r3, [pc, #480]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a77      	ldr	r2, [pc, #476]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 800209c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020a0:	6013      	str	r3, [r2, #0]
 80020a2:	e01d      	b.n	80020e0 <HAL_RCC_OscConfig+0xd4>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80020ac:	d10c      	bne.n	80020c8 <HAL_RCC_OscConfig+0xbc>
 80020ae:	4b72      	ldr	r3, [pc, #456]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a71      	ldr	r2, [pc, #452]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 80020b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020b8:	6013      	str	r3, [r2, #0]
 80020ba:	4b6f      	ldr	r3, [pc, #444]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a6e      	ldr	r2, [pc, #440]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 80020c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020c4:	6013      	str	r3, [r2, #0]
 80020c6:	e00b      	b.n	80020e0 <HAL_RCC_OscConfig+0xd4>
 80020c8:	4b6b      	ldr	r3, [pc, #428]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a6a      	ldr	r2, [pc, #424]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 80020ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020d2:	6013      	str	r3, [r2, #0]
 80020d4:	4b68      	ldr	r3, [pc, #416]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a67      	ldr	r2, [pc, #412]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 80020da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d013      	beq.n	8002110 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e8:	f7ff fcb8 	bl	8001a5c <HAL_GetTick>
 80020ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ee:	e008      	b.n	8002102 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020f0:	f7ff fcb4 	bl	8001a5c <HAL_GetTick>
 80020f4:	4602      	mov	r2, r0
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	2b64      	cmp	r3, #100	@ 0x64
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e200      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002102:	4b5d      	ldr	r3, [pc, #372]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d0f0      	beq.n	80020f0 <HAL_RCC_OscConfig+0xe4>
 800210e:	e014      	b.n	800213a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002110:	f7ff fca4 	bl	8001a5c <HAL_GetTick>
 8002114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002116:	e008      	b.n	800212a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002118:	f7ff fca0 	bl	8001a5c <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b64      	cmp	r3, #100	@ 0x64
 8002124:	d901      	bls.n	800212a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e1ec      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800212a:	4b53      	ldr	r3, [pc, #332]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1f0      	bne.n	8002118 <HAL_RCC_OscConfig+0x10c>
 8002136:	e000      	b.n	800213a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002138:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d063      	beq.n	800220e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002146:	4b4c      	ldr	r3, [pc, #304]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f003 030c 	and.w	r3, r3, #12
 800214e:	2b00      	cmp	r3, #0
 8002150:	d00b      	beq.n	800216a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002152:	4b49      	ldr	r3, [pc, #292]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f003 030c 	and.w	r3, r3, #12
 800215a:	2b08      	cmp	r3, #8
 800215c:	d11c      	bne.n	8002198 <HAL_RCC_OscConfig+0x18c>
 800215e:	4b46      	ldr	r3, [pc, #280]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d116      	bne.n	8002198 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800216a:	4b43      	ldr	r3, [pc, #268]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f003 0302 	and.w	r3, r3, #2
 8002172:	2b00      	cmp	r3, #0
 8002174:	d005      	beq.n	8002182 <HAL_RCC_OscConfig+0x176>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	2b01      	cmp	r3, #1
 800217c:	d001      	beq.n	8002182 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e1c0      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002182:	4b3d      	ldr	r3, [pc, #244]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	695b      	ldr	r3, [r3, #20]
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	4939      	ldr	r1, [pc, #228]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 8002192:	4313      	orrs	r3, r2
 8002194:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002196:	e03a      	b.n	800220e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d020      	beq.n	80021e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021a0:	4b36      	ldr	r3, [pc, #216]	@ (800227c <HAL_RCC_OscConfig+0x270>)
 80021a2:	2201      	movs	r2, #1
 80021a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a6:	f7ff fc59 	bl	8001a5c <HAL_GetTick>
 80021aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ac:	e008      	b.n	80021c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021ae:	f7ff fc55 	bl	8001a5c <HAL_GetTick>
 80021b2:	4602      	mov	r2, r0
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d901      	bls.n	80021c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e1a1      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0302 	and.w	r3, r3, #2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d0f0      	beq.n	80021ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	695b      	ldr	r3, [r3, #20]
 80021d8:	00db      	lsls	r3, r3, #3
 80021da:	4927      	ldr	r1, [pc, #156]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 80021dc:	4313      	orrs	r3, r2
 80021de:	600b      	str	r3, [r1, #0]
 80021e0:	e015      	b.n	800220e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021e2:	4b26      	ldr	r3, [pc, #152]	@ (800227c <HAL_RCC_OscConfig+0x270>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e8:	f7ff fc38 	bl	8001a5c <HAL_GetTick>
 80021ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021ee:	e008      	b.n	8002202 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021f0:	f7ff fc34 	bl	8001a5c <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e180      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002202:	4b1d      	ldr	r3, [pc, #116]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	2b00      	cmp	r3, #0
 800220c:	d1f0      	bne.n	80021f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0308 	and.w	r3, r3, #8
 8002216:	2b00      	cmp	r3, #0
 8002218:	d03a      	beq.n	8002290 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	699b      	ldr	r3, [r3, #24]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d019      	beq.n	8002256 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002222:	4b17      	ldr	r3, [pc, #92]	@ (8002280 <HAL_RCC_OscConfig+0x274>)
 8002224:	2201      	movs	r2, #1
 8002226:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002228:	f7ff fc18 	bl	8001a5c <HAL_GetTick>
 800222c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800222e:	e008      	b.n	8002242 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002230:	f7ff fc14 	bl	8001a5c <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e160      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002242:	4b0d      	ldr	r3, [pc, #52]	@ (8002278 <HAL_RCC_OscConfig+0x26c>)
 8002244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002246:	f003 0302 	and.w	r3, r3, #2
 800224a:	2b00      	cmp	r3, #0
 800224c:	d0f0      	beq.n	8002230 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800224e:	2001      	movs	r0, #1
 8002250:	f000 face 	bl	80027f0 <RCC_Delay>
 8002254:	e01c      	b.n	8002290 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002256:	4b0a      	ldr	r3, [pc, #40]	@ (8002280 <HAL_RCC_OscConfig+0x274>)
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800225c:	f7ff fbfe 	bl	8001a5c <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002262:	e00f      	b.n	8002284 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002264:	f7ff fbfa 	bl	8001a5c <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d908      	bls.n	8002284 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e146      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
 8002276:	bf00      	nop
 8002278:	40021000 	.word	0x40021000
 800227c:	42420000 	.word	0x42420000
 8002280:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002284:	4b92      	ldr	r3, [pc, #584]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1e9      	bne.n	8002264 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0304 	and.w	r3, r3, #4
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 80a6 	beq.w	80023ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800229e:	2300      	movs	r3, #0
 80022a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022a2:	4b8b      	ldr	r3, [pc, #556]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 80022a4:	69db      	ldr	r3, [r3, #28]
 80022a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d10d      	bne.n	80022ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022ae:	4b88      	ldr	r3, [pc, #544]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 80022b0:	69db      	ldr	r3, [r3, #28]
 80022b2:	4a87      	ldr	r2, [pc, #540]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 80022b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022b8:	61d3      	str	r3, [r2, #28]
 80022ba:	4b85      	ldr	r3, [pc, #532]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c2:	60bb      	str	r3, [r7, #8]
 80022c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022c6:	2301      	movs	r3, #1
 80022c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ca:	4b82      	ldr	r3, [pc, #520]	@ (80024d4 <HAL_RCC_OscConfig+0x4c8>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d118      	bne.n	8002308 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022d6:	4b7f      	ldr	r3, [pc, #508]	@ (80024d4 <HAL_RCC_OscConfig+0x4c8>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a7e      	ldr	r2, [pc, #504]	@ (80024d4 <HAL_RCC_OscConfig+0x4c8>)
 80022dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022e2:	f7ff fbbb 	bl	8001a5c <HAL_GetTick>
 80022e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e8:	e008      	b.n	80022fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ea:	f7ff fbb7 	bl	8001a5c <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b64      	cmp	r3, #100	@ 0x64
 80022f6:	d901      	bls.n	80022fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e103      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022fc:	4b75      	ldr	r3, [pc, #468]	@ (80024d4 <HAL_RCC_OscConfig+0x4c8>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002304:	2b00      	cmp	r3, #0
 8002306:	d0f0      	beq.n	80022ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d106      	bne.n	800231e <HAL_RCC_OscConfig+0x312>
 8002310:	4b6f      	ldr	r3, [pc, #444]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	4a6e      	ldr	r2, [pc, #440]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002316:	f043 0301 	orr.w	r3, r3, #1
 800231a:	6213      	str	r3, [r2, #32]
 800231c:	e02d      	b.n	800237a <HAL_RCC_OscConfig+0x36e>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d10c      	bne.n	8002340 <HAL_RCC_OscConfig+0x334>
 8002326:	4b6a      	ldr	r3, [pc, #424]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002328:	6a1b      	ldr	r3, [r3, #32]
 800232a:	4a69      	ldr	r2, [pc, #420]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 800232c:	f023 0301 	bic.w	r3, r3, #1
 8002330:	6213      	str	r3, [r2, #32]
 8002332:	4b67      	ldr	r3, [pc, #412]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002334:	6a1b      	ldr	r3, [r3, #32]
 8002336:	4a66      	ldr	r2, [pc, #408]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002338:	f023 0304 	bic.w	r3, r3, #4
 800233c:	6213      	str	r3, [r2, #32]
 800233e:	e01c      	b.n	800237a <HAL_RCC_OscConfig+0x36e>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	2b05      	cmp	r3, #5
 8002346:	d10c      	bne.n	8002362 <HAL_RCC_OscConfig+0x356>
 8002348:	4b61      	ldr	r3, [pc, #388]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 800234a:	6a1b      	ldr	r3, [r3, #32]
 800234c:	4a60      	ldr	r2, [pc, #384]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 800234e:	f043 0304 	orr.w	r3, r3, #4
 8002352:	6213      	str	r3, [r2, #32]
 8002354:	4b5e      	ldr	r3, [pc, #376]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002356:	6a1b      	ldr	r3, [r3, #32]
 8002358:	4a5d      	ldr	r2, [pc, #372]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 800235a:	f043 0301 	orr.w	r3, r3, #1
 800235e:	6213      	str	r3, [r2, #32]
 8002360:	e00b      	b.n	800237a <HAL_RCC_OscConfig+0x36e>
 8002362:	4b5b      	ldr	r3, [pc, #364]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002364:	6a1b      	ldr	r3, [r3, #32]
 8002366:	4a5a      	ldr	r2, [pc, #360]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002368:	f023 0301 	bic.w	r3, r3, #1
 800236c:	6213      	str	r3, [r2, #32]
 800236e:	4b58      	ldr	r3, [pc, #352]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002370:	6a1b      	ldr	r3, [r3, #32]
 8002372:	4a57      	ldr	r2, [pc, #348]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002374:	f023 0304 	bic.w	r3, r3, #4
 8002378:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d015      	beq.n	80023ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002382:	f7ff fb6b 	bl	8001a5c <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002388:	e00a      	b.n	80023a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800238a:	f7ff fb67 	bl	8001a5c <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002398:	4293      	cmp	r3, r2
 800239a:	d901      	bls.n	80023a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e0b1      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a0:	4b4b      	ldr	r3, [pc, #300]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 80023a2:	6a1b      	ldr	r3, [r3, #32]
 80023a4:	f003 0302 	and.w	r3, r3, #2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d0ee      	beq.n	800238a <HAL_RCC_OscConfig+0x37e>
 80023ac:	e014      	b.n	80023d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ae:	f7ff fb55 	bl	8001a5c <HAL_GetTick>
 80023b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023b4:	e00a      	b.n	80023cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023b6:	f7ff fb51 	bl	8001a5c <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d901      	bls.n	80023cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e09b      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023cc:	4b40      	ldr	r3, [pc, #256]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 80023ce:	6a1b      	ldr	r3, [r3, #32]
 80023d0:	f003 0302 	and.w	r3, r3, #2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d1ee      	bne.n	80023b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023d8:	7dfb      	ldrb	r3, [r7, #23]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d105      	bne.n	80023ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023de:	4b3c      	ldr	r3, [pc, #240]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 80023e0:	69db      	ldr	r3, [r3, #28]
 80023e2:	4a3b      	ldr	r2, [pc, #236]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 80023e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f000 8087 	beq.w	8002502 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023f4:	4b36      	ldr	r3, [pc, #216]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f003 030c 	and.w	r3, r3, #12
 80023fc:	2b08      	cmp	r3, #8
 80023fe:	d061      	beq.n	80024c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	69db      	ldr	r3, [r3, #28]
 8002404:	2b02      	cmp	r3, #2
 8002406:	d146      	bne.n	8002496 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002408:	4b33      	ldr	r3, [pc, #204]	@ (80024d8 <HAL_RCC_OscConfig+0x4cc>)
 800240a:	2200      	movs	r2, #0
 800240c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800240e:	f7ff fb25 	bl	8001a5c <HAL_GetTick>
 8002412:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002414:	e008      	b.n	8002428 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002416:	f7ff fb21 	bl	8001a5c <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	2b02      	cmp	r3, #2
 8002422:	d901      	bls.n	8002428 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002424:	2303      	movs	r3, #3
 8002426:	e06d      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002428:	4b29      	ldr	r3, [pc, #164]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1f0      	bne.n	8002416 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a1b      	ldr	r3, [r3, #32]
 8002438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800243c:	d108      	bne.n	8002450 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800243e:	4b24      	ldr	r3, [pc, #144]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	4921      	ldr	r1, [pc, #132]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 800244c:	4313      	orrs	r3, r2
 800244e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002450:	4b1f      	ldr	r3, [pc, #124]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a19      	ldr	r1, [r3, #32]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002460:	430b      	orrs	r3, r1
 8002462:	491b      	ldr	r1, [pc, #108]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 8002464:	4313      	orrs	r3, r2
 8002466:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002468:	4b1b      	ldr	r3, [pc, #108]	@ (80024d8 <HAL_RCC_OscConfig+0x4cc>)
 800246a:	2201      	movs	r2, #1
 800246c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800246e:	f7ff faf5 	bl	8001a5c <HAL_GetTick>
 8002472:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002474:	e008      	b.n	8002488 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002476:	f7ff faf1 	bl	8001a5c <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	2b02      	cmp	r3, #2
 8002482:	d901      	bls.n	8002488 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002484:	2303      	movs	r3, #3
 8002486:	e03d      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002488:	4b11      	ldr	r3, [pc, #68]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d0f0      	beq.n	8002476 <HAL_RCC_OscConfig+0x46a>
 8002494:	e035      	b.n	8002502 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002496:	4b10      	ldr	r3, [pc, #64]	@ (80024d8 <HAL_RCC_OscConfig+0x4cc>)
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800249c:	f7ff fade 	bl	8001a5c <HAL_GetTick>
 80024a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024a2:	e008      	b.n	80024b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024a4:	f7ff fada 	bl	8001a5c <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d901      	bls.n	80024b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e026      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024b6:	4b06      	ldr	r3, [pc, #24]	@ (80024d0 <HAL_RCC_OscConfig+0x4c4>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d1f0      	bne.n	80024a4 <HAL_RCC_OscConfig+0x498>
 80024c2:	e01e      	b.n	8002502 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	69db      	ldr	r3, [r3, #28]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d107      	bne.n	80024dc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e019      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
 80024d0:	40021000 	.word	0x40021000
 80024d4:	40007000 	.word	0x40007000
 80024d8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024dc:	4b0b      	ldr	r3, [pc, #44]	@ (800250c <HAL_RCC_OscConfig+0x500>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d106      	bne.n	80024fe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d001      	beq.n	8002502 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e000      	b.n	8002504 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3718      	adds	r7, #24
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40021000 	.word	0x40021000

08002510 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e0d0      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002524:	4b6a      	ldr	r3, [pc, #424]	@ (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0307 	and.w	r3, r3, #7
 800252c:	683a      	ldr	r2, [r7, #0]
 800252e:	429a      	cmp	r2, r3
 8002530:	d910      	bls.n	8002554 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002532:	4b67      	ldr	r3, [pc, #412]	@ (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f023 0207 	bic.w	r2, r3, #7
 800253a:	4965      	ldr	r1, [pc, #404]	@ (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	4313      	orrs	r3, r2
 8002540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002542:	4b63      	ldr	r3, [pc, #396]	@ (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0307 	and.w	r3, r3, #7
 800254a:	683a      	ldr	r2, [r7, #0]
 800254c:	429a      	cmp	r2, r3
 800254e:	d001      	beq.n	8002554 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e0b8      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0302 	and.w	r3, r3, #2
 800255c:	2b00      	cmp	r3, #0
 800255e:	d020      	beq.n	80025a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0304 	and.w	r3, r3, #4
 8002568:	2b00      	cmp	r3, #0
 800256a:	d005      	beq.n	8002578 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800256c:	4b59      	ldr	r3, [pc, #356]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	4a58      	ldr	r2, [pc, #352]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002572:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002576:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0308 	and.w	r3, r3, #8
 8002580:	2b00      	cmp	r3, #0
 8002582:	d005      	beq.n	8002590 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002584:	4b53      	ldr	r3, [pc, #332]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	4a52      	ldr	r2, [pc, #328]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800258a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800258e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002590:	4b50      	ldr	r3, [pc, #320]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	494d      	ldr	r1, [pc, #308]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d040      	beq.n	8002630 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d107      	bne.n	80025c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025b6:	4b47      	ldr	r3, [pc, #284]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d115      	bne.n	80025ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e07f      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d107      	bne.n	80025de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ce:	4b41      	ldr	r3, [pc, #260]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d109      	bne.n	80025ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e073      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025de:	4b3d      	ldr	r3, [pc, #244]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e06b      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025ee:	4b39      	ldr	r3, [pc, #228]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f023 0203 	bic.w	r2, r3, #3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	4936      	ldr	r1, [pc, #216]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002600:	f7ff fa2c 	bl	8001a5c <HAL_GetTick>
 8002604:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002606:	e00a      	b.n	800261e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002608:	f7ff fa28 	bl	8001a5c <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002616:	4293      	cmp	r3, r2
 8002618:	d901      	bls.n	800261e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e053      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800261e:	4b2d      	ldr	r3, [pc, #180]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f003 020c 	and.w	r2, r3, #12
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	429a      	cmp	r2, r3
 800262e:	d1eb      	bne.n	8002608 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002630:	4b27      	ldr	r3, [pc, #156]	@ (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0307 	and.w	r3, r3, #7
 8002638:	683a      	ldr	r2, [r7, #0]
 800263a:	429a      	cmp	r2, r3
 800263c:	d210      	bcs.n	8002660 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800263e:	4b24      	ldr	r3, [pc, #144]	@ (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f023 0207 	bic.w	r2, r3, #7
 8002646:	4922      	ldr	r1, [pc, #136]	@ (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	4313      	orrs	r3, r2
 800264c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800264e:	4b20      	ldr	r3, [pc, #128]	@ (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0307 	and.w	r3, r3, #7
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	429a      	cmp	r2, r3
 800265a:	d001      	beq.n	8002660 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e032      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0304 	and.w	r3, r3, #4
 8002668:	2b00      	cmp	r3, #0
 800266a:	d008      	beq.n	800267e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800266c:	4b19      	ldr	r3, [pc, #100]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	4916      	ldr	r1, [pc, #88]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800267a:	4313      	orrs	r3, r2
 800267c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0308 	and.w	r3, r3, #8
 8002686:	2b00      	cmp	r3, #0
 8002688:	d009      	beq.n	800269e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800268a:	4b12      	ldr	r3, [pc, #72]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	00db      	lsls	r3, r3, #3
 8002698:	490e      	ldr	r1, [pc, #56]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800269a:	4313      	orrs	r3, r2
 800269c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800269e:	f000 f821 	bl	80026e4 <HAL_RCC_GetSysClockFreq>
 80026a2:	4602      	mov	r2, r0
 80026a4:	4b0b      	ldr	r3, [pc, #44]	@ (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	091b      	lsrs	r3, r3, #4
 80026aa:	f003 030f 	and.w	r3, r3, #15
 80026ae:	490a      	ldr	r1, [pc, #40]	@ (80026d8 <HAL_RCC_ClockConfig+0x1c8>)
 80026b0:	5ccb      	ldrb	r3, [r1, r3]
 80026b2:	fa22 f303 	lsr.w	r3, r2, r3
 80026b6:	4a09      	ldr	r2, [pc, #36]	@ (80026dc <HAL_RCC_ClockConfig+0x1cc>)
 80026b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026ba:	4b09      	ldr	r3, [pc, #36]	@ (80026e0 <HAL_RCC_ClockConfig+0x1d0>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff f98a 	bl	80019d8 <HAL_InitTick>

  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3710      	adds	r7, #16
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	40022000 	.word	0x40022000
 80026d4:	40021000 	.word	0x40021000
 80026d8:	08008814 	.word	0x08008814
 80026dc:	20000004 	.word	0x20000004
 80026e0:	20000008 	.word	0x20000008

080026e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b087      	sub	sp, #28
 80026e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	60fb      	str	r3, [r7, #12]
 80026ee:	2300      	movs	r3, #0
 80026f0:	60bb      	str	r3, [r7, #8]
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
 80026f6:	2300      	movs	r3, #0
 80026f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80026fa:	2300      	movs	r3, #0
 80026fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x94>)
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f003 030c 	and.w	r3, r3, #12
 800270a:	2b04      	cmp	r3, #4
 800270c:	d002      	beq.n	8002714 <HAL_RCC_GetSysClockFreq+0x30>
 800270e:	2b08      	cmp	r3, #8
 8002710:	d003      	beq.n	800271a <HAL_RCC_GetSysClockFreq+0x36>
 8002712:	e027      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002714:	4b19      	ldr	r3, [pc, #100]	@ (800277c <HAL_RCC_GetSysClockFreq+0x98>)
 8002716:	613b      	str	r3, [r7, #16]
      break;
 8002718:	e027      	b.n	800276a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	0c9b      	lsrs	r3, r3, #18
 800271e:	f003 030f 	and.w	r3, r3, #15
 8002722:	4a17      	ldr	r2, [pc, #92]	@ (8002780 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002724:	5cd3      	ldrb	r3, [r2, r3]
 8002726:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d010      	beq.n	8002754 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002732:	4b11      	ldr	r3, [pc, #68]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x94>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	0c5b      	lsrs	r3, r3, #17
 8002738:	f003 0301 	and.w	r3, r3, #1
 800273c:	4a11      	ldr	r2, [pc, #68]	@ (8002784 <HAL_RCC_GetSysClockFreq+0xa0>)
 800273e:	5cd3      	ldrb	r3, [r2, r3]
 8002740:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a0d      	ldr	r2, [pc, #52]	@ (800277c <HAL_RCC_GetSysClockFreq+0x98>)
 8002746:	fb03 f202 	mul.w	r2, r3, r2
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002750:	617b      	str	r3, [r7, #20]
 8002752:	e004      	b.n	800275e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4a0c      	ldr	r2, [pc, #48]	@ (8002788 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002758:	fb02 f303 	mul.w	r3, r2, r3
 800275c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	613b      	str	r3, [r7, #16]
      break;
 8002762:	e002      	b.n	800276a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002764:	4b05      	ldr	r3, [pc, #20]	@ (800277c <HAL_RCC_GetSysClockFreq+0x98>)
 8002766:	613b      	str	r3, [r7, #16]
      break;
 8002768:	bf00      	nop
    }
  }
  return sysclockfreq;
 800276a:	693b      	ldr	r3, [r7, #16]
}
 800276c:	4618      	mov	r0, r3
 800276e:	371c      	adds	r7, #28
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40021000 	.word	0x40021000
 800277c:	007a1200 	.word	0x007a1200
 8002780:	0800882c 	.word	0x0800882c
 8002784:	0800883c 	.word	0x0800883c
 8002788:	003d0900 	.word	0x003d0900

0800278c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002790:	4b02      	ldr	r3, [pc, #8]	@ (800279c <HAL_RCC_GetHCLKFreq+0x10>)
 8002792:	681b      	ldr	r3, [r3, #0]
}
 8002794:	4618      	mov	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr
 800279c:	20000004 	.word	0x20000004

080027a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027a4:	f7ff fff2 	bl	800278c <HAL_RCC_GetHCLKFreq>
 80027a8:	4602      	mov	r2, r0
 80027aa:	4b05      	ldr	r3, [pc, #20]	@ (80027c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	0a1b      	lsrs	r3, r3, #8
 80027b0:	f003 0307 	and.w	r3, r3, #7
 80027b4:	4903      	ldr	r1, [pc, #12]	@ (80027c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027b6:	5ccb      	ldrb	r3, [r1, r3]
 80027b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027bc:	4618      	mov	r0, r3
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	40021000 	.word	0x40021000
 80027c4:	08008824 	.word	0x08008824

080027c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027cc:	f7ff ffde 	bl	800278c <HAL_RCC_GetHCLKFreq>
 80027d0:	4602      	mov	r2, r0
 80027d2:	4b05      	ldr	r3, [pc, #20]	@ (80027e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	0adb      	lsrs	r3, r3, #11
 80027d8:	f003 0307 	and.w	r3, r3, #7
 80027dc:	4903      	ldr	r1, [pc, #12]	@ (80027ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80027de:	5ccb      	ldrb	r3, [r1, r3]
 80027e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40021000 	.word	0x40021000
 80027ec:	08008824 	.word	0x08008824

080027f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002824 <RCC_Delay+0x34>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002828 <RCC_Delay+0x38>)
 80027fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002802:	0a5b      	lsrs	r3, r3, #9
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	fb02 f303 	mul.w	r3, r2, r3
 800280a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800280c:	bf00      	nop
  }
  while (Delay --);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	1e5a      	subs	r2, r3, #1
 8002812:	60fa      	str	r2, [r7, #12]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1f9      	bne.n	800280c <RCC_Delay+0x1c>
}
 8002818:	bf00      	nop
 800281a:	bf00      	nop
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr
 8002824:	20000004 	.word	0x20000004
 8002828:	10624dd3 	.word	0x10624dd3

0800282c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e041      	b.n	80028c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d106      	bne.n	8002858 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7fe fea6 	bl	80015a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2202      	movs	r2, #2
 800285c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	3304      	adds	r3, #4
 8002868:	4619      	mov	r1, r3
 800286a:	4610      	mov	r0, r2
 800286c:	f000 fe00 	bl	8003470 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2201      	movs	r2, #1
 8002894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2201      	movs	r2, #1
 800289c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2201      	movs	r2, #1
 80028a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2201      	movs	r2, #1
 80028ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b082      	sub	sp, #8
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d101      	bne.n	80028dc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e041      	b.n	8002960 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d106      	bne.n	80028f6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f7fe fe9b 	bl	800162c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2202      	movs	r2, #2
 80028fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	3304      	adds	r3, #4
 8002906:	4619      	mov	r1, r3
 8002908:	4610      	mov	r0, r2
 800290a:	f000 fdb1 	bl	8003470 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2201      	movs	r2, #1
 800291a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2201      	movs	r2, #1
 8002922:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2201      	movs	r2, #1
 800292a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2201      	movs	r2, #1
 8002932:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2201      	movs	r2, #1
 8002942:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2201      	movs	r2, #1
 800294a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2201      	movs	r2, #1
 8002952:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2201      	movs	r2, #1
 800295a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800295e:	2300      	movs	r3, #0
}
 8002960:	4618      	mov	r0, r3
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d109      	bne.n	800298c <HAL_TIM_PWM_Start+0x24>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800297e:	b2db      	uxtb	r3, r3
 8002980:	2b01      	cmp	r3, #1
 8002982:	bf14      	ite	ne
 8002984:	2301      	movne	r3, #1
 8002986:	2300      	moveq	r3, #0
 8002988:	b2db      	uxtb	r3, r3
 800298a:	e022      	b.n	80029d2 <HAL_TIM_PWM_Start+0x6a>
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	2b04      	cmp	r3, #4
 8002990:	d109      	bne.n	80029a6 <HAL_TIM_PWM_Start+0x3e>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2b01      	cmp	r3, #1
 800299c:	bf14      	ite	ne
 800299e:	2301      	movne	r3, #1
 80029a0:	2300      	moveq	r3, #0
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	e015      	b.n	80029d2 <HAL_TIM_PWM_Start+0x6a>
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	2b08      	cmp	r3, #8
 80029aa:	d109      	bne.n	80029c0 <HAL_TIM_PWM_Start+0x58>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	2b01      	cmp	r3, #1
 80029b6:	bf14      	ite	ne
 80029b8:	2301      	movne	r3, #1
 80029ba:	2300      	moveq	r3, #0
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	e008      	b.n	80029d2 <HAL_TIM_PWM_Start+0x6a>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	bf14      	ite	ne
 80029cc:	2301      	movne	r3, #1
 80029ce:	2300      	moveq	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e05e      	b.n	8002a98 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d104      	bne.n	80029ea <HAL_TIM_PWM_Start+0x82>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2202      	movs	r2, #2
 80029e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029e8:	e013      	b.n	8002a12 <HAL_TIM_PWM_Start+0xaa>
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	2b04      	cmp	r3, #4
 80029ee:	d104      	bne.n	80029fa <HAL_TIM_PWM_Start+0x92>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2202      	movs	r2, #2
 80029f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029f8:	e00b      	b.n	8002a12 <HAL_TIM_PWM_Start+0xaa>
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	2b08      	cmp	r3, #8
 80029fe:	d104      	bne.n	8002a0a <HAL_TIM_PWM_Start+0xa2>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2202      	movs	r2, #2
 8002a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a08:	e003      	b.n	8002a12 <HAL_TIM_PWM_Start+0xaa>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2202      	movs	r2, #2
 8002a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2201      	movs	r2, #1
 8002a18:	6839      	ldr	r1, [r7, #0]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f001 f8c1 	bl	8003ba2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a1e      	ldr	r2, [pc, #120]	@ (8002aa0 <HAL_TIM_PWM_Start+0x138>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d107      	bne.n	8002a3a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a38:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a18      	ldr	r2, [pc, #96]	@ (8002aa0 <HAL_TIM_PWM_Start+0x138>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d00e      	beq.n	8002a62 <HAL_TIM_PWM_Start+0xfa>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a4c:	d009      	beq.n	8002a62 <HAL_TIM_PWM_Start+0xfa>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a14      	ldr	r2, [pc, #80]	@ (8002aa4 <HAL_TIM_PWM_Start+0x13c>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d004      	beq.n	8002a62 <HAL_TIM_PWM_Start+0xfa>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a12      	ldr	r2, [pc, #72]	@ (8002aa8 <HAL_TIM_PWM_Start+0x140>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d111      	bne.n	8002a86 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f003 0307 	and.w	r3, r3, #7
 8002a6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2b06      	cmp	r3, #6
 8002a72:	d010      	beq.n	8002a96 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f042 0201 	orr.w	r2, r2, #1
 8002a82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a84:	e007      	b.n	8002a96 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f042 0201 	orr.w	r2, r2, #1
 8002a94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3710      	adds	r7, #16
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40012c00 	.word	0x40012c00
 8002aa4:	40000400 	.word	0x40000400
 8002aa8:	40000800 	.word	0x40000800

08002aac <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e041      	b.n	8002b42 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d106      	bne.n	8002ad8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 f839 	bl	8002b4a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2202      	movs	r2, #2
 8002adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	3304      	adds	r3, #4
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4610      	mov	r0, r2
 8002aec:	f000 fcc0 	bl	8003470 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}

08002b4a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	b083      	sub	sp, #12
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002b52:	bf00      	nop
 8002b54:	370c      	adds	r7, #12
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr

08002b5c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b66:	2300      	movs	r3, #0
 8002b68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d104      	bne.n	8002b7a <HAL_TIM_IC_Start_IT+0x1e>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	e013      	b.n	8002ba2 <HAL_TIM_IC_Start_IT+0x46>
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	2b04      	cmp	r3, #4
 8002b7e:	d104      	bne.n	8002b8a <HAL_TIM_IC_Start_IT+0x2e>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	e00b      	b.n	8002ba2 <HAL_TIM_IC_Start_IT+0x46>
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	2b08      	cmp	r3, #8
 8002b8e:	d104      	bne.n	8002b9a <HAL_TIM_IC_Start_IT+0x3e>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	e003      	b.n	8002ba2 <HAL_TIM_IC_Start_IT+0x46>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d104      	bne.n	8002bb4 <HAL_TIM_IC_Start_IT+0x58>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	e013      	b.n	8002bdc <HAL_TIM_IC_Start_IT+0x80>
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	2b04      	cmp	r3, #4
 8002bb8:	d104      	bne.n	8002bc4 <HAL_TIM_IC_Start_IT+0x68>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002bc0:	b2db      	uxtb	r3, r3
 8002bc2:	e00b      	b.n	8002bdc <HAL_TIM_IC_Start_IT+0x80>
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	2b08      	cmp	r3, #8
 8002bc8:	d104      	bne.n	8002bd4 <HAL_TIM_IC_Start_IT+0x78>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	e003      	b.n	8002bdc <HAL_TIM_IC_Start_IT+0x80>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002bde:	7bbb      	ldrb	r3, [r7, #14]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d102      	bne.n	8002bea <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002be4:	7b7b      	ldrb	r3, [r7, #13]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d001      	beq.n	8002bee <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e0b8      	b.n	8002d60 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d104      	bne.n	8002bfe <HAL_TIM_IC_Start_IT+0xa2>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002bfc:	e013      	b.n	8002c26 <HAL_TIM_IC_Start_IT+0xca>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	2b04      	cmp	r3, #4
 8002c02:	d104      	bne.n	8002c0e <HAL_TIM_IC_Start_IT+0xb2>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2202      	movs	r2, #2
 8002c08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c0c:	e00b      	b.n	8002c26 <HAL_TIM_IC_Start_IT+0xca>
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	2b08      	cmp	r3, #8
 8002c12:	d104      	bne.n	8002c1e <HAL_TIM_IC_Start_IT+0xc2>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2202      	movs	r2, #2
 8002c18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c1c:	e003      	b.n	8002c26 <HAL_TIM_IC_Start_IT+0xca>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2202      	movs	r2, #2
 8002c22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d104      	bne.n	8002c36 <HAL_TIM_IC_Start_IT+0xda>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2202      	movs	r2, #2
 8002c30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c34:	e013      	b.n	8002c5e <HAL_TIM_IC_Start_IT+0x102>
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	2b04      	cmp	r3, #4
 8002c3a:	d104      	bne.n	8002c46 <HAL_TIM_IC_Start_IT+0xea>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2202      	movs	r2, #2
 8002c40:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c44:	e00b      	b.n	8002c5e <HAL_TIM_IC_Start_IT+0x102>
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	2b08      	cmp	r3, #8
 8002c4a:	d104      	bne.n	8002c56 <HAL_TIM_IC_Start_IT+0xfa>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2202      	movs	r2, #2
 8002c50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c54:	e003      	b.n	8002c5e <HAL_TIM_IC_Start_IT+0x102>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2202      	movs	r2, #2
 8002c5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	2b0c      	cmp	r3, #12
 8002c62:	d841      	bhi.n	8002ce8 <HAL_TIM_IC_Start_IT+0x18c>
 8002c64:	a201      	add	r2, pc, #4	@ (adr r2, 8002c6c <HAL_TIM_IC_Start_IT+0x110>)
 8002c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c6a:	bf00      	nop
 8002c6c:	08002ca1 	.word	0x08002ca1
 8002c70:	08002ce9 	.word	0x08002ce9
 8002c74:	08002ce9 	.word	0x08002ce9
 8002c78:	08002ce9 	.word	0x08002ce9
 8002c7c:	08002cb3 	.word	0x08002cb3
 8002c80:	08002ce9 	.word	0x08002ce9
 8002c84:	08002ce9 	.word	0x08002ce9
 8002c88:	08002ce9 	.word	0x08002ce9
 8002c8c:	08002cc5 	.word	0x08002cc5
 8002c90:	08002ce9 	.word	0x08002ce9
 8002c94:	08002ce9 	.word	0x08002ce9
 8002c98:	08002ce9 	.word	0x08002ce9
 8002c9c:	08002cd7 	.word	0x08002cd7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68da      	ldr	r2, [r3, #12]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f042 0202 	orr.w	r2, r2, #2
 8002cae:	60da      	str	r2, [r3, #12]
      break;
 8002cb0:	e01d      	b.n	8002cee <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	68da      	ldr	r2, [r3, #12]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f042 0204 	orr.w	r2, r2, #4
 8002cc0:	60da      	str	r2, [r3, #12]
      break;
 8002cc2:	e014      	b.n	8002cee <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	68da      	ldr	r2, [r3, #12]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f042 0208 	orr.w	r2, r2, #8
 8002cd2:	60da      	str	r2, [r3, #12]
      break;
 8002cd4:	e00b      	b.n	8002cee <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f042 0210 	orr.w	r2, r2, #16
 8002ce4:	60da      	str	r2, [r3, #12]
      break;
 8002ce6:	e002      	b.n	8002cee <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	73fb      	strb	r3, [r7, #15]
      break;
 8002cec:	bf00      	nop
  }

  if (status == HAL_OK)
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d134      	bne.n	8002d5e <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	6839      	ldr	r1, [r7, #0]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f000 ff50 	bl	8003ba2 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a18      	ldr	r2, [pc, #96]	@ (8002d68 <HAL_TIM_IC_Start_IT+0x20c>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d00e      	beq.n	8002d2a <HAL_TIM_IC_Start_IT+0x1ce>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d14:	d009      	beq.n	8002d2a <HAL_TIM_IC_Start_IT+0x1ce>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a14      	ldr	r2, [pc, #80]	@ (8002d6c <HAL_TIM_IC_Start_IT+0x210>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d004      	beq.n	8002d2a <HAL_TIM_IC_Start_IT+0x1ce>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a12      	ldr	r2, [pc, #72]	@ (8002d70 <HAL_TIM_IC_Start_IT+0x214>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d111      	bne.n	8002d4e <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f003 0307 	and.w	r3, r3, #7
 8002d34:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	2b06      	cmp	r3, #6
 8002d3a:	d010      	beq.n	8002d5e <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 0201 	orr.w	r2, r2, #1
 8002d4a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d4c:	e007      	b.n	8002d5e <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f042 0201 	orr.w	r2, r2, #1
 8002d5c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	40012c00 	.word	0x40012c00
 8002d6c:	40000400 	.word	0x40000400
 8002d70:	40000800 	.word	0x40000800

08002d74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d020      	beq.n	8002dd8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d01b      	beq.n	8002dd8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f06f 0202 	mvn.w	r2, #2
 8002da8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2201      	movs	r2, #1
 8002dae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	f003 0303 	and.w	r3, r3, #3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d003      	beq.n	8002dc6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f7fe f978 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002dc4:	e005      	b.n	8002dd2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 fb37 	bl	800343a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f000 fb3d 	bl	800344c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	f003 0304 	and.w	r3, r3, #4
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d020      	beq.n	8002e24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f003 0304 	and.w	r3, r3, #4
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d01b      	beq.n	8002e24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f06f 0204 	mvn.w	r2, #4
 8002df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2202      	movs	r2, #2
 8002dfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d003      	beq.n	8002e12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f7fe f952 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002e10:	e005      	b.n	8002e1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f000 fb11 	bl	800343a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f000 fb17 	bl	800344c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	f003 0308 	and.w	r3, r3, #8
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d020      	beq.n	8002e70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f003 0308 	and.w	r3, r3, #8
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d01b      	beq.n	8002e70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f06f 0208 	mvn.w	r2, #8
 8002e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2204      	movs	r2, #4
 8002e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	f003 0303 	and.w	r3, r3, #3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d003      	beq.n	8002e5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f7fe f92c 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002e5c:	e005      	b.n	8002e6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 faeb 	bl	800343a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f000 faf1 	bl	800344c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	f003 0310 	and.w	r3, r3, #16
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d020      	beq.n	8002ebc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f003 0310 	and.w	r3, r3, #16
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d01b      	beq.n	8002ebc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f06f 0210 	mvn.w	r2, #16
 8002e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2208      	movs	r2, #8
 8002e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	69db      	ldr	r3, [r3, #28]
 8002e9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d003      	beq.n	8002eaa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7fe f906 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002ea8:	e005      	b.n	8002eb6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f000 fac5 	bl	800343a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f000 facb 	bl	800344c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00c      	beq.n	8002ee0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f003 0301 	and.w	r3, r3, #1
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d007      	beq.n	8002ee0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f06f 0201 	mvn.w	r2, #1
 8002ed8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f000 faa4 	bl	8003428 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00c      	beq.n	8002f04 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d007      	beq.n	8002f04 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002efc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f000 fedb 	bl	8003cba <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d00c      	beq.n	8002f28 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d007      	beq.n	8002f28 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002f20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 fa9b 	bl	800345e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	f003 0320 	and.w	r3, r3, #32
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00c      	beq.n	8002f4c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f003 0320 	and.w	r3, r3, #32
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d007      	beq.n	8002f4c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f06f 0220 	mvn.w	r2, #32
 8002f44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 feae 	bl	8003ca8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f4c:	bf00      	nop
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f60:	2300      	movs	r3, #0
 8002f62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d101      	bne.n	8002f72 <HAL_TIM_IC_ConfigChannel+0x1e>
 8002f6e:	2302      	movs	r3, #2
 8002f70:	e088      	b.n	8003084 <HAL_TIM_IC_ConfigChannel+0x130>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2201      	movs	r2, #1
 8002f76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d11b      	bne.n	8002fb8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8002f90:	f000 fc64 	bl	800385c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	699a      	ldr	r2, [r3, #24]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f022 020c 	bic.w	r2, r2, #12
 8002fa2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	6999      	ldr	r1, [r3, #24]
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	689a      	ldr	r2, [r3, #8]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	619a      	str	r2, [r3, #24]
 8002fb6:	e060      	b.n	800307a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2b04      	cmp	r3, #4
 8002fbc:	d11c      	bne.n	8002ff8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8002fce:	f000 fccd 	bl	800396c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	699a      	ldr	r2, [r3, #24]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002fe0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6999      	ldr	r1, [r3, #24]
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	021a      	lsls	r2, r3, #8
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	619a      	str	r2, [r3, #24]
 8002ff6:	e040      	b.n	800307a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b08      	cmp	r3, #8
 8002ffc:	d11b      	bne.n	8003036 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800300e:	f000 fd18 	bl	8003a42 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	69da      	ldr	r2, [r3, #28]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 020c 	bic.w	r2, r2, #12
 8003020:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	69d9      	ldr	r1, [r3, #28]
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	689a      	ldr	r2, [r3, #8]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	430a      	orrs	r2, r1
 8003032:	61da      	str	r2, [r3, #28]
 8003034:	e021      	b.n	800307a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2b0c      	cmp	r3, #12
 800303a:	d11c      	bne.n	8003076 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800304c:	f000 fd34 	bl	8003ab8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	69da      	ldr	r2, [r3, #28]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800305e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	69d9      	ldr	r1, [r3, #28]
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	021a      	lsls	r2, r3, #8
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	430a      	orrs	r2, r1
 8003072:	61da      	str	r2, [r3, #28]
 8003074:	e001      	b.n	800307a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003082:	7dfb      	ldrb	r3, [r7, #23]
}
 8003084:	4618      	mov	r0, r3
 8003086:	3718      	adds	r7, #24
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003098:	2300      	movs	r3, #0
 800309a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d101      	bne.n	80030aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80030a6:	2302      	movs	r3, #2
 80030a8:	e0ae      	b.n	8003208 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2b0c      	cmp	r3, #12
 80030b6:	f200 809f 	bhi.w	80031f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80030ba:	a201      	add	r2, pc, #4	@ (adr r2, 80030c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80030bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c0:	080030f5 	.word	0x080030f5
 80030c4:	080031f9 	.word	0x080031f9
 80030c8:	080031f9 	.word	0x080031f9
 80030cc:	080031f9 	.word	0x080031f9
 80030d0:	08003135 	.word	0x08003135
 80030d4:	080031f9 	.word	0x080031f9
 80030d8:	080031f9 	.word	0x080031f9
 80030dc:	080031f9 	.word	0x080031f9
 80030e0:	08003177 	.word	0x08003177
 80030e4:	080031f9 	.word	0x080031f9
 80030e8:	080031f9 	.word	0x080031f9
 80030ec:	080031f9 	.word	0x080031f9
 80030f0:	080031b7 	.word	0x080031b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	68b9      	ldr	r1, [r7, #8]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f000 fa26 	bl	800354c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	699a      	ldr	r2, [r3, #24]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0208 	orr.w	r2, r2, #8
 800310e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	699a      	ldr	r2, [r3, #24]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f022 0204 	bic.w	r2, r2, #4
 800311e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6999      	ldr	r1, [r3, #24]
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	691a      	ldr	r2, [r3, #16]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	430a      	orrs	r2, r1
 8003130:	619a      	str	r2, [r3, #24]
      break;
 8003132:	e064      	b.n	80031fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68b9      	ldr	r1, [r7, #8]
 800313a:	4618      	mov	r0, r3
 800313c:	f000 fa6c 	bl	8003618 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	699a      	ldr	r2, [r3, #24]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800314e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	699a      	ldr	r2, [r3, #24]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800315e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6999      	ldr	r1, [r3, #24]
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	021a      	lsls	r2, r3, #8
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	430a      	orrs	r2, r1
 8003172:	619a      	str	r2, [r3, #24]
      break;
 8003174:	e043      	b.n	80031fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68b9      	ldr	r1, [r7, #8]
 800317c:	4618      	mov	r0, r3
 800317e:	f000 fab5 	bl	80036ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	69da      	ldr	r2, [r3, #28]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f042 0208 	orr.w	r2, r2, #8
 8003190:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	69da      	ldr	r2, [r3, #28]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 0204 	bic.w	r2, r2, #4
 80031a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	69d9      	ldr	r1, [r3, #28]
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	691a      	ldr	r2, [r3, #16]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	430a      	orrs	r2, r1
 80031b2:	61da      	str	r2, [r3, #28]
      break;
 80031b4:	e023      	b.n	80031fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68b9      	ldr	r1, [r7, #8]
 80031bc:	4618      	mov	r0, r3
 80031be:	f000 faff 	bl	80037c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	69da      	ldr	r2, [r3, #28]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	69da      	ldr	r2, [r3, #28]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	69d9      	ldr	r1, [r3, #28]
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	691b      	ldr	r3, [r3, #16]
 80031ec:	021a      	lsls	r2, r3, #8
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	430a      	orrs	r2, r1
 80031f4:	61da      	str	r2, [r3, #28]
      break;
 80031f6:	e002      	b.n	80031fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	75fb      	strb	r3, [r7, #23]
      break;
 80031fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003206:	7dfb      	ldrb	r3, [r7, #23]
}
 8003208:	4618      	mov	r0, r3
 800320a:	3718      	adds	r7, #24
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}

08003210 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800321a:	2300      	movs	r3, #0
 800321c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003224:	2b01      	cmp	r3, #1
 8003226:	d101      	bne.n	800322c <HAL_TIM_ConfigClockSource+0x1c>
 8003228:	2302      	movs	r3, #2
 800322a:	e0b4      	b.n	8003396 <HAL_TIM_ConfigClockSource+0x186>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2202      	movs	r2, #2
 8003238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800324a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003252:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	68ba      	ldr	r2, [r7, #8]
 800325a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003264:	d03e      	beq.n	80032e4 <HAL_TIM_ConfigClockSource+0xd4>
 8003266:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800326a:	f200 8087 	bhi.w	800337c <HAL_TIM_ConfigClockSource+0x16c>
 800326e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003272:	f000 8086 	beq.w	8003382 <HAL_TIM_ConfigClockSource+0x172>
 8003276:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800327a:	d87f      	bhi.n	800337c <HAL_TIM_ConfigClockSource+0x16c>
 800327c:	2b70      	cmp	r3, #112	@ 0x70
 800327e:	d01a      	beq.n	80032b6 <HAL_TIM_ConfigClockSource+0xa6>
 8003280:	2b70      	cmp	r3, #112	@ 0x70
 8003282:	d87b      	bhi.n	800337c <HAL_TIM_ConfigClockSource+0x16c>
 8003284:	2b60      	cmp	r3, #96	@ 0x60
 8003286:	d050      	beq.n	800332a <HAL_TIM_ConfigClockSource+0x11a>
 8003288:	2b60      	cmp	r3, #96	@ 0x60
 800328a:	d877      	bhi.n	800337c <HAL_TIM_ConfigClockSource+0x16c>
 800328c:	2b50      	cmp	r3, #80	@ 0x50
 800328e:	d03c      	beq.n	800330a <HAL_TIM_ConfigClockSource+0xfa>
 8003290:	2b50      	cmp	r3, #80	@ 0x50
 8003292:	d873      	bhi.n	800337c <HAL_TIM_ConfigClockSource+0x16c>
 8003294:	2b40      	cmp	r3, #64	@ 0x40
 8003296:	d058      	beq.n	800334a <HAL_TIM_ConfigClockSource+0x13a>
 8003298:	2b40      	cmp	r3, #64	@ 0x40
 800329a:	d86f      	bhi.n	800337c <HAL_TIM_ConfigClockSource+0x16c>
 800329c:	2b30      	cmp	r3, #48	@ 0x30
 800329e:	d064      	beq.n	800336a <HAL_TIM_ConfigClockSource+0x15a>
 80032a0:	2b30      	cmp	r3, #48	@ 0x30
 80032a2:	d86b      	bhi.n	800337c <HAL_TIM_ConfigClockSource+0x16c>
 80032a4:	2b20      	cmp	r3, #32
 80032a6:	d060      	beq.n	800336a <HAL_TIM_ConfigClockSource+0x15a>
 80032a8:	2b20      	cmp	r3, #32
 80032aa:	d867      	bhi.n	800337c <HAL_TIM_ConfigClockSource+0x16c>
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d05c      	beq.n	800336a <HAL_TIM_ConfigClockSource+0x15a>
 80032b0:	2b10      	cmp	r3, #16
 80032b2:	d05a      	beq.n	800336a <HAL_TIM_ConfigClockSource+0x15a>
 80032b4:	e062      	b.n	800337c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032c6:	f000 fc4d 	bl	8003b64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80032d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68ba      	ldr	r2, [r7, #8]
 80032e0:	609a      	str	r2, [r3, #8]
      break;
 80032e2:	e04f      	b.n	8003384 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032f4:	f000 fc36 	bl	8003b64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	689a      	ldr	r2, [r3, #8]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003306:	609a      	str	r2, [r3, #8]
      break;
 8003308:	e03c      	b.n	8003384 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003316:	461a      	mov	r2, r3
 8003318:	f000 fafa 	bl	8003910 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2150      	movs	r1, #80	@ 0x50
 8003322:	4618      	mov	r0, r3
 8003324:	f000 fc04 	bl	8003b30 <TIM_ITRx_SetConfig>
      break;
 8003328:	e02c      	b.n	8003384 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003336:	461a      	mov	r2, r3
 8003338:	f000 fb54 	bl	80039e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2160      	movs	r1, #96	@ 0x60
 8003342:	4618      	mov	r0, r3
 8003344:	f000 fbf4 	bl	8003b30 <TIM_ITRx_SetConfig>
      break;
 8003348:	e01c      	b.n	8003384 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003356:	461a      	mov	r2, r3
 8003358:	f000 fada 	bl	8003910 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2140      	movs	r1, #64	@ 0x40
 8003362:	4618      	mov	r0, r3
 8003364:	f000 fbe4 	bl	8003b30 <TIM_ITRx_SetConfig>
      break;
 8003368:	e00c      	b.n	8003384 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4619      	mov	r1, r3
 8003374:	4610      	mov	r0, r2
 8003376:	f000 fbdb 	bl	8003b30 <TIM_ITRx_SetConfig>
      break;
 800337a:	e003      	b.n	8003384 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	73fb      	strb	r3, [r7, #15]
      break;
 8003380:	e000      	b.n	8003384 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003382:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003394:	7bfb      	ldrb	r3, [r7, #15]
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
	...

080033a0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80033aa:	2300      	movs	r3, #0
 80033ac:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	2b0c      	cmp	r3, #12
 80033b2:	d831      	bhi.n	8003418 <HAL_TIM_ReadCapturedValue+0x78>
 80033b4:	a201      	add	r2, pc, #4	@ (adr r2, 80033bc <HAL_TIM_ReadCapturedValue+0x1c>)
 80033b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ba:	bf00      	nop
 80033bc:	080033f1 	.word	0x080033f1
 80033c0:	08003419 	.word	0x08003419
 80033c4:	08003419 	.word	0x08003419
 80033c8:	08003419 	.word	0x08003419
 80033cc:	080033fb 	.word	0x080033fb
 80033d0:	08003419 	.word	0x08003419
 80033d4:	08003419 	.word	0x08003419
 80033d8:	08003419 	.word	0x08003419
 80033dc:	08003405 	.word	0x08003405
 80033e0:	08003419 	.word	0x08003419
 80033e4:	08003419 	.word	0x08003419
 80033e8:	08003419 	.word	0x08003419
 80033ec:	0800340f 	.word	0x0800340f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033f6:	60fb      	str	r3, [r7, #12]

      break;
 80033f8:	e00f      	b.n	800341a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003400:	60fb      	str	r3, [r7, #12]

      break;
 8003402:	e00a      	b.n	800341a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800340a:	60fb      	str	r3, [r7, #12]

      break;
 800340c:	e005      	b.n	800341a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003414:	60fb      	str	r3, [r7, #12]

      break;
 8003416:	e000      	b.n	800341a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003418:	bf00      	nop
  }

  return tmpreg;
 800341a:	68fb      	ldr	r3, [r7, #12]
}
 800341c:	4618      	mov	r0, r3
 800341e:	3714      	adds	r7, #20
 8003420:	46bd      	mov	sp, r7
 8003422:	bc80      	pop	{r7}
 8003424:	4770      	bx	lr
 8003426:	bf00      	nop

08003428 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003430:	bf00      	nop
 8003432:	370c      	adds	r7, #12
 8003434:	46bd      	mov	sp, r7
 8003436:	bc80      	pop	{r7}
 8003438:	4770      	bx	lr

0800343a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800343a:	b480      	push	{r7}
 800343c:	b083      	sub	sp, #12
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003442:	bf00      	nop
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	bc80      	pop	{r7}
 800344a:	4770      	bx	lr

0800344c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	bc80      	pop	{r7}
 800345c:	4770      	bx	lr

0800345e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	bc80      	pop	{r7}
 800346e:	4770      	bx	lr

08003470 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a2f      	ldr	r2, [pc, #188]	@ (8003540 <TIM_Base_SetConfig+0xd0>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d00b      	beq.n	80034a0 <TIM_Base_SetConfig+0x30>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800348e:	d007      	beq.n	80034a0 <TIM_Base_SetConfig+0x30>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a2c      	ldr	r2, [pc, #176]	@ (8003544 <TIM_Base_SetConfig+0xd4>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d003      	beq.n	80034a0 <TIM_Base_SetConfig+0x30>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a2b      	ldr	r2, [pc, #172]	@ (8003548 <TIM_Base_SetConfig+0xd8>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d108      	bne.n	80034b2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a22      	ldr	r2, [pc, #136]	@ (8003540 <TIM_Base_SetConfig+0xd0>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d00b      	beq.n	80034d2 <TIM_Base_SetConfig+0x62>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034c0:	d007      	beq.n	80034d2 <TIM_Base_SetConfig+0x62>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a1f      	ldr	r2, [pc, #124]	@ (8003544 <TIM_Base_SetConfig+0xd4>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d003      	beq.n	80034d2 <TIM_Base_SetConfig+0x62>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a1e      	ldr	r2, [pc, #120]	@ (8003548 <TIM_Base_SetConfig+0xd8>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d108      	bne.n	80034e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	68fa      	ldr	r2, [r7, #12]
 80034f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a0d      	ldr	r2, [pc, #52]	@ (8003540 <TIM_Base_SetConfig+0xd0>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d103      	bne.n	8003518 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	691a      	ldr	r2, [r3, #16]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	2b00      	cmp	r3, #0
 8003528:	d005      	beq.n	8003536 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	f023 0201 	bic.w	r2, r3, #1
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	611a      	str	r2, [r3, #16]
  }
}
 8003536:	bf00      	nop
 8003538:	3714      	adds	r7, #20
 800353a:	46bd      	mov	sp, r7
 800353c:	bc80      	pop	{r7}
 800353e:	4770      	bx	lr
 8003540:	40012c00 	.word	0x40012c00
 8003544:	40000400 	.word	0x40000400
 8003548:	40000800 	.word	0x40000800

0800354c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800354c:	b480      	push	{r7}
 800354e:	b087      	sub	sp, #28
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a1b      	ldr	r3, [r3, #32]
 8003560:	f023 0201 	bic.w	r2, r3, #1
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	699b      	ldr	r3, [r3, #24]
 8003572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800357a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f023 0303 	bic.w	r3, r3, #3
 8003582:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	4313      	orrs	r3, r2
 800358c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	f023 0302 	bic.w	r3, r3, #2
 8003594:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	4313      	orrs	r3, r2
 800359e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a1c      	ldr	r2, [pc, #112]	@ (8003614 <TIM_OC1_SetConfig+0xc8>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d10c      	bne.n	80035c2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	f023 0308 	bic.w	r3, r3, #8
 80035ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	697a      	ldr	r2, [r7, #20]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	f023 0304 	bic.w	r3, r3, #4
 80035c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a13      	ldr	r2, [pc, #76]	@ (8003614 <TIM_OC1_SetConfig+0xc8>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d111      	bne.n	80035ee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80035d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	693a      	ldr	r2, [r7, #16]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	693a      	ldr	r2, [r7, #16]
 80035f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68fa      	ldr	r2, [r7, #12]
 80035f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	685a      	ldr	r2, [r3, #4]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	697a      	ldr	r2, [r7, #20]
 8003606:	621a      	str	r2, [r3, #32]
}
 8003608:	bf00      	nop
 800360a:	371c      	adds	r7, #28
 800360c:	46bd      	mov	sp, r7
 800360e:	bc80      	pop	{r7}
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	40012c00 	.word	0x40012c00

08003618 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003618:	b480      	push	{r7}
 800361a:	b087      	sub	sp, #28
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6a1b      	ldr	r3, [r3, #32]
 8003626:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	f023 0210 	bic.w	r2, r3, #16
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	699b      	ldr	r3, [r3, #24]
 800363e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003646:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800364e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	021b      	lsls	r3, r3, #8
 8003656:	68fa      	ldr	r2, [r7, #12]
 8003658:	4313      	orrs	r3, r2
 800365a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	f023 0320 	bic.w	r3, r3, #32
 8003662:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	011b      	lsls	r3, r3, #4
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	4313      	orrs	r3, r2
 800366e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a1d      	ldr	r2, [pc, #116]	@ (80036e8 <TIM_OC2_SetConfig+0xd0>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d10d      	bne.n	8003694 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800367e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	011b      	lsls	r3, r3, #4
 8003686:	697a      	ldr	r2, [r7, #20]
 8003688:	4313      	orrs	r3, r2
 800368a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003692:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a14      	ldr	r2, [pc, #80]	@ (80036e8 <TIM_OC2_SetConfig+0xd0>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d113      	bne.n	80036c4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80036a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80036aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	695b      	ldr	r3, [r3, #20]
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	693a      	ldr	r2, [r7, #16]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68fa      	ldr	r2, [r7, #12]
 80036ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685a      	ldr	r2, [r3, #4]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	697a      	ldr	r2, [r7, #20]
 80036dc:	621a      	str	r2, [r3, #32]
}
 80036de:	bf00      	nop
 80036e0:	371c      	adds	r7, #28
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bc80      	pop	{r7}
 80036e6:	4770      	bx	lr
 80036e8:	40012c00 	.word	0x40012c00

080036ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b087      	sub	sp, #28
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a1b      	ldr	r3, [r3, #32]
 80036fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a1b      	ldr	r3, [r3, #32]
 8003700:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	69db      	ldr	r3, [r3, #28]
 8003712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800371a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f023 0303 	bic.w	r3, r3, #3
 8003722:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	4313      	orrs	r3, r2
 800372c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003734:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	021b      	lsls	r3, r3, #8
 800373c:	697a      	ldr	r2, [r7, #20]
 800373e:	4313      	orrs	r3, r2
 8003740:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a1d      	ldr	r2, [pc, #116]	@ (80037bc <TIM_OC3_SetConfig+0xd0>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d10d      	bne.n	8003766 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003750:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	021b      	lsls	r3, r3, #8
 8003758:	697a      	ldr	r2, [r7, #20]
 800375a:	4313      	orrs	r3, r2
 800375c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003764:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a14      	ldr	r2, [pc, #80]	@ (80037bc <TIM_OC3_SetConfig+0xd0>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d113      	bne.n	8003796 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003774:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800377c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	011b      	lsls	r3, r3, #4
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4313      	orrs	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	699b      	ldr	r3, [r3, #24]
 800378e:	011b      	lsls	r3, r3, #4
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	4313      	orrs	r3, r2
 8003794:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	693a      	ldr	r2, [r7, #16]
 800379a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685a      	ldr	r2, [r3, #4]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	697a      	ldr	r2, [r7, #20]
 80037ae:	621a      	str	r2, [r3, #32]
}
 80037b0:	bf00      	nop
 80037b2:	371c      	adds	r7, #28
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bc80      	pop	{r7}
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	40012c00 	.word	0x40012c00

080037c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b087      	sub	sp, #28
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a1b      	ldr	r3, [r3, #32]
 80037ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a1b      	ldr	r3, [r3, #32]
 80037d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	69db      	ldr	r3, [r3, #28]
 80037e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	021b      	lsls	r3, r3, #8
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	4313      	orrs	r3, r2
 8003802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800380a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	031b      	lsls	r3, r3, #12
 8003812:	693a      	ldr	r2, [r7, #16]
 8003814:	4313      	orrs	r3, r2
 8003816:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	4a0f      	ldr	r2, [pc, #60]	@ (8003858 <TIM_OC4_SetConfig+0x98>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d109      	bne.n	8003834 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003826:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	695b      	ldr	r3, [r3, #20]
 800382c:	019b      	lsls	r3, r3, #6
 800382e:	697a      	ldr	r2, [r7, #20]
 8003830:	4313      	orrs	r3, r2
 8003832:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	68fa      	ldr	r2, [r7, #12]
 800383e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	685a      	ldr	r2, [r3, #4]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	621a      	str	r2, [r3, #32]
}
 800384e:	bf00      	nop
 8003850:	371c      	adds	r7, #28
 8003852:	46bd      	mov	sp, r7
 8003854:	bc80      	pop	{r7}
 8003856:	4770      	bx	lr
 8003858:	40012c00 	.word	0x40012c00

0800385c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800385c:	b480      	push	{r7}
 800385e:	b087      	sub	sp, #28
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
 8003868:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6a1b      	ldr	r3, [r3, #32]
 8003874:	f023 0201 	bic.w	r2, r3, #1
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	4a1f      	ldr	r2, [pc, #124]	@ (8003904 <TIM_TI1_SetConfig+0xa8>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d00b      	beq.n	80038a2 <TIM_TI1_SetConfig+0x46>
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003890:	d007      	beq.n	80038a2 <TIM_TI1_SetConfig+0x46>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	4a1c      	ldr	r2, [pc, #112]	@ (8003908 <TIM_TI1_SetConfig+0xac>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d003      	beq.n	80038a2 <TIM_TI1_SetConfig+0x46>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	4a1b      	ldr	r2, [pc, #108]	@ (800390c <TIM_TI1_SetConfig+0xb0>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d101      	bne.n	80038a6 <TIM_TI1_SetConfig+0x4a>
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <TIM_TI1_SetConfig+0x4c>
 80038a6:	2300      	movs	r3, #0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d008      	beq.n	80038be <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	f023 0303 	bic.w	r3, r3, #3
 80038b2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80038b4:	697a      	ldr	r2, [r7, #20]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	617b      	str	r3, [r7, #20]
 80038bc:	e003      	b.n	80038c6 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	f043 0301 	orr.w	r3, r3, #1
 80038c4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	011b      	lsls	r3, r3, #4
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	f023 030a 	bic.w	r3, r3, #10
 80038e0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	f003 030a 	and.w	r3, r3, #10
 80038e8:	693a      	ldr	r2, [r7, #16]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	621a      	str	r2, [r3, #32]
}
 80038fa:	bf00      	nop
 80038fc:	371c      	adds	r7, #28
 80038fe:	46bd      	mov	sp, r7
 8003900:	bc80      	pop	{r7}
 8003902:	4770      	bx	lr
 8003904:	40012c00 	.word	0x40012c00
 8003908:	40000400 	.word	0x40000400
 800390c:	40000800 	.word	0x40000800

08003910 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003910:	b480      	push	{r7}
 8003912:	b087      	sub	sp, #28
 8003914:	af00      	add	r7, sp, #0
 8003916:	60f8      	str	r0, [r7, #12]
 8003918:	60b9      	str	r1, [r7, #8]
 800391a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6a1b      	ldr	r3, [r3, #32]
 8003920:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6a1b      	ldr	r3, [r3, #32]
 8003926:	f023 0201 	bic.w	r2, r3, #1
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	699b      	ldr	r3, [r3, #24]
 8003932:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800393a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	011b      	lsls	r3, r3, #4
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	4313      	orrs	r3, r2
 8003944:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	f023 030a 	bic.w	r3, r3, #10
 800394c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	4313      	orrs	r3, r2
 8003954:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	693a      	ldr	r2, [r7, #16]
 800395a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	697a      	ldr	r2, [r7, #20]
 8003960:	621a      	str	r2, [r3, #32]
}
 8003962:	bf00      	nop
 8003964:	371c      	adds	r7, #28
 8003966:	46bd      	mov	sp, r7
 8003968:	bc80      	pop	{r7}
 800396a:	4770      	bx	lr

0800396c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800396c:	b480      	push	{r7}
 800396e:	b087      	sub	sp, #28
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	607a      	str	r2, [r7, #4]
 8003978:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6a1b      	ldr	r3, [r3, #32]
 8003984:	f023 0210 	bic.w	r2, r3, #16
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	699b      	ldr	r3, [r3, #24]
 8003990:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003998:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	021b      	lsls	r3, r3, #8
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80039aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	031b      	lsls	r3, r3, #12
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	693a      	ldr	r2, [r7, #16]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80039be:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	011b      	lsls	r3, r3, #4
 80039c4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	693a      	ldr	r2, [r7, #16]
 80039d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	697a      	ldr	r2, [r7, #20]
 80039d8:	621a      	str	r2, [r3, #32]
}
 80039da:	bf00      	nop
 80039dc:	371c      	adds	r7, #28
 80039de:	46bd      	mov	sp, r7
 80039e0:	bc80      	pop	{r7}
 80039e2:	4770      	bx	lr

080039e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b087      	sub	sp, #28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	f023 0210 	bic.w	r2, r3, #16
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003a0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	031b      	lsls	r3, r3, #12
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003a20:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	011b      	lsls	r3, r3, #4
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	621a      	str	r2, [r3, #32]
}
 8003a38:	bf00      	nop
 8003a3a:	371c      	adds	r7, #28
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bc80      	pop	{r7}
 8003a40:	4770      	bx	lr

08003a42 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a42:	b480      	push	{r7}
 8003a44:	b087      	sub	sp, #28
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	60f8      	str	r0, [r7, #12]
 8003a4a:	60b9      	str	r1, [r7, #8]
 8003a4c:	607a      	str	r2, [r7, #4]
 8003a4e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6a1b      	ldr	r3, [r3, #32]
 8003a5a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	69db      	ldr	r3, [r3, #28]
 8003a66:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	f023 0303 	bic.w	r3, r3, #3
 8003a6e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003a70:	693a      	ldr	r2, [r7, #16]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a7e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	011b      	lsls	r3, r3, #4
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a92:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	021b      	lsls	r3, r3, #8
 8003a98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a9c:	697a      	ldr	r2, [r7, #20]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	621a      	str	r2, [r3, #32]
}
 8003aae:	bf00      	nop
 8003ab0:	371c      	adds	r7, #28
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bc80      	pop	{r7}
 8003ab6:	4770      	bx	lr

08003ab8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b087      	sub	sp, #28
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
 8003ac4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6a1b      	ldr	r3, [r3, #32]
 8003ad0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	69db      	ldr	r3, [r3, #28]
 8003adc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ae4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	021b      	lsls	r3, r3, #8
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003af6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	031b      	lsls	r3, r3, #12
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b0a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	031b      	lsls	r3, r3, #12
 8003b10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b14:	697a      	ldr	r2, [r7, #20]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	693a      	ldr	r2, [r7, #16]
 8003b1e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	621a      	str	r2, [r3, #32]
}
 8003b26:	bf00      	nop
 8003b28:	371c      	adds	r7, #28
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bc80      	pop	{r7}
 8003b2e:	4770      	bx	lr

08003b30 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b46:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b48:	683a      	ldr	r2, [r7, #0]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	f043 0307 	orr.w	r3, r3, #7
 8003b52:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68fa      	ldr	r2, [r7, #12]
 8003b58:	609a      	str	r2, [r3, #8]
}
 8003b5a:	bf00      	nop
 8003b5c:	3714      	adds	r7, #20
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bc80      	pop	{r7}
 8003b62:	4770      	bx	lr

08003b64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b087      	sub	sp, #28
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	607a      	str	r2, [r7, #4]
 8003b70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	021a      	lsls	r2, r3, #8
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	431a      	orrs	r2, r3
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	697a      	ldr	r2, [r7, #20]
 8003b96:	609a      	str	r2, [r3, #8]
}
 8003b98:	bf00      	nop
 8003b9a:	371c      	adds	r7, #28
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bc80      	pop	{r7}
 8003ba0:	4770      	bx	lr

08003ba2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ba2:	b480      	push	{r7}
 8003ba4:	b087      	sub	sp, #28
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	60f8      	str	r0, [r7, #12]
 8003baa:	60b9      	str	r1, [r7, #8]
 8003bac:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	f003 031f 	and.w	r3, r3, #31
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bba:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6a1a      	ldr	r2, [r3, #32]
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	43db      	mvns	r3, r3
 8003bc4:	401a      	ands	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6a1a      	ldr	r2, [r3, #32]
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	f003 031f 	and.w	r3, r3, #31
 8003bd4:	6879      	ldr	r1, [r7, #4]
 8003bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	621a      	str	r2, [r3, #32]
}
 8003be0:	bf00      	nop
 8003be2:	371c      	adds	r7, #28
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bc80      	pop	{r7}
 8003be8:	4770      	bx	lr
	...

08003bec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d101      	bne.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c00:	2302      	movs	r3, #2
 8003c02:	e046      	b.n	8003c92 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68fa      	ldr	r2, [r7, #12]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68fa      	ldr	r2, [r7, #12]
 8003c3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a16      	ldr	r2, [pc, #88]	@ (8003c9c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d00e      	beq.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c50:	d009      	beq.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a12      	ldr	r2, [pc, #72]	@ (8003ca0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d004      	beq.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a10      	ldr	r2, [pc, #64]	@ (8003ca4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d10c      	bne.n	8003c80 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68ba      	ldr	r2, [r7, #8]
 8003c7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3714      	adds	r7, #20
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bc80      	pop	{r7}
 8003c9a:	4770      	bx	lr
 8003c9c:	40012c00 	.word	0x40012c00
 8003ca0:	40000400 	.word	0x40000400
 8003ca4:	40000800 	.word	0x40000800

08003ca8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003cb0:	bf00      	nop
 8003cb2:	370c      	adds	r7, #12
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bc80      	pop	{r7}
 8003cb8:	4770      	bx	lr

08003cba <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003cba:	b480      	push	{r7}
 8003cbc:	b083      	sub	sp, #12
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003cc2:	bf00      	nop
 8003cc4:	370c      	adds	r7, #12
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bc80      	pop	{r7}
 8003cca:	4770      	bx	lr

08003ccc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d101      	bne.n	8003cde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e042      	b.n	8003d64 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d106      	bne.n	8003cf8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f7fd fcea 	bl	80016cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2224      	movs	r2, #36	@ 0x24
 8003cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68da      	ldr	r2, [r3, #12]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f000 f971 	bl	8003ff8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	691a      	ldr	r2, [r3, #16]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	695a      	ldr	r2, [r3, #20]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	68da      	ldr	r2, [r3, #12]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2220      	movs	r2, #32
 8003d50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d62:	2300      	movs	r3, #0
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3708      	adds	r7, #8
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b08a      	sub	sp, #40	@ 0x28
 8003d70:	af02      	add	r7, sp, #8
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	603b      	str	r3, [r7, #0]
 8003d78:	4613      	mov	r3, r2
 8003d7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	2b20      	cmp	r3, #32
 8003d8a:	d175      	bne.n	8003e78 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d002      	beq.n	8003d98 <HAL_UART_Transmit+0x2c>
 8003d92:	88fb      	ldrh	r3, [r7, #6]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d101      	bne.n	8003d9c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e06e      	b.n	8003e7a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2221      	movs	r2, #33	@ 0x21
 8003da6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003daa:	f7fd fe57 	bl	8001a5c <HAL_GetTick>
 8003dae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	88fa      	ldrh	r2, [r7, #6]
 8003db4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	88fa      	ldrh	r2, [r7, #6]
 8003dba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dc4:	d108      	bne.n	8003dd8 <HAL_UART_Transmit+0x6c>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d104      	bne.n	8003dd8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	61bb      	str	r3, [r7, #24]
 8003dd6:	e003      	b.n	8003de0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003de0:	e02e      	b.n	8003e40 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	9300      	str	r3, [sp, #0]
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	2200      	movs	r2, #0
 8003dea:	2180      	movs	r1, #128	@ 0x80
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 f848 	bl	8003e82 <UART_WaitOnFlagUntilTimeout>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d005      	beq.n	8003e04 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2220      	movs	r2, #32
 8003dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003e00:	2303      	movs	r3, #3
 8003e02:	e03a      	b.n	8003e7a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d10b      	bne.n	8003e22 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	881b      	ldrh	r3, [r3, #0]
 8003e0e:	461a      	mov	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e18:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	3302      	adds	r3, #2
 8003e1e:	61bb      	str	r3, [r7, #24]
 8003e20:	e007      	b.n	8003e32 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	781a      	ldrb	r2, [r3, #0]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	3301      	adds	r3, #1
 8003e30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	b29a      	uxth	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1cb      	bne.n	8003de2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	9300      	str	r3, [sp, #0]
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	2200      	movs	r2, #0
 8003e52:	2140      	movs	r1, #64	@ 0x40
 8003e54:	68f8      	ldr	r0, [r7, #12]
 8003e56:	f000 f814 	bl	8003e82 <UART_WaitOnFlagUntilTimeout>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d005      	beq.n	8003e6c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2220      	movs	r2, #32
 8003e64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e006      	b.n	8003e7a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2220      	movs	r2, #32
 8003e70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e74:	2300      	movs	r3, #0
 8003e76:	e000      	b.n	8003e7a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e78:	2302      	movs	r3, #2
  }
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3720      	adds	r7, #32
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b086      	sub	sp, #24
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	60f8      	str	r0, [r7, #12]
 8003e8a:	60b9      	str	r1, [r7, #8]
 8003e8c:	603b      	str	r3, [r7, #0]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e92:	e03b      	b.n	8003f0c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e94:	6a3b      	ldr	r3, [r7, #32]
 8003e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9a:	d037      	beq.n	8003f0c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e9c:	f7fd fdde 	bl	8001a5c <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	6a3a      	ldr	r2, [r7, #32]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d302      	bcc.n	8003eb2 <UART_WaitOnFlagUntilTimeout+0x30>
 8003eac:	6a3b      	ldr	r3, [r7, #32]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e03a      	b.n	8003f2c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	f003 0304 	and.w	r3, r3, #4
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d023      	beq.n	8003f0c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	2b80      	cmp	r3, #128	@ 0x80
 8003ec8:	d020      	beq.n	8003f0c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	2b40      	cmp	r3, #64	@ 0x40
 8003ece:	d01d      	beq.n	8003f0c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0308 	and.w	r3, r3, #8
 8003eda:	2b08      	cmp	r3, #8
 8003edc:	d116      	bne.n	8003f0c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003ede:	2300      	movs	r3, #0
 8003ee0:	617b      	str	r3, [r7, #20]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	617b      	str	r3, [r7, #20]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	617b      	str	r3, [r7, #20]
 8003ef2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f000 f81d 	bl	8003f34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2208      	movs	r2, #8
 8003efe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e00f      	b.n	8003f2c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	4013      	ands	r3, r2
 8003f16:	68ba      	ldr	r2, [r7, #8]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	bf0c      	ite	eq
 8003f1c:	2301      	moveq	r3, #1
 8003f1e:	2300      	movne	r3, #0
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	461a      	mov	r2, r3
 8003f24:	79fb      	ldrb	r3, [r7, #7]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d0b4      	beq.n	8003e94 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3718      	adds	r7, #24
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b095      	sub	sp, #84	@ 0x54
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	330c      	adds	r3, #12
 8003f42:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f46:	e853 3f00 	ldrex	r3, [r3]
 8003f4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	330c      	adds	r3, #12
 8003f5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f5c:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f60:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f64:	e841 2300 	strex	r3, r2, [r1]
 8003f68:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1e5      	bne.n	8003f3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	3314      	adds	r3, #20
 8003f76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f78:	6a3b      	ldr	r3, [r7, #32]
 8003f7a:	e853 3f00 	ldrex	r3, [r3]
 8003f7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	f023 0301 	bic.w	r3, r3, #1
 8003f86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	3314      	adds	r3, #20
 8003f8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f98:	e841 2300 	strex	r3, r2, [r1]
 8003f9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d1e5      	bne.n	8003f70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d119      	bne.n	8003fe0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	330c      	adds	r3, #12
 8003fb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	e853 3f00 	ldrex	r3, [r3]
 8003fba:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	f023 0310 	bic.w	r3, r3, #16
 8003fc2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	330c      	adds	r3, #12
 8003fca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fcc:	61ba      	str	r2, [r7, #24]
 8003fce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fd0:	6979      	ldr	r1, [r7, #20]
 8003fd2:	69ba      	ldr	r2, [r7, #24]
 8003fd4:	e841 2300 	strex	r3, r2, [r1]
 8003fd8:	613b      	str	r3, [r7, #16]
   return(result);
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d1e5      	bne.n	8003fac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003fee:	bf00      	nop
 8003ff0:	3754      	adds	r7, #84	@ 0x54
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bc80      	pop	{r7}
 8003ff6:	4770      	bx	lr

08003ff8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	68da      	ldr	r2, [r3, #12]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	430a      	orrs	r2, r1
 8004014:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	689a      	ldr	r2, [r3, #8]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	431a      	orrs	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	695b      	ldr	r3, [r3, #20]
 8004024:	4313      	orrs	r3, r2
 8004026:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004032:	f023 030c 	bic.w	r3, r3, #12
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	6812      	ldr	r2, [r2, #0]
 800403a:	68b9      	ldr	r1, [r7, #8]
 800403c:	430b      	orrs	r3, r1
 800403e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	695b      	ldr	r3, [r3, #20]
 8004046:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	699a      	ldr	r2, [r3, #24]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	430a      	orrs	r2, r1
 8004054:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a2c      	ldr	r2, [pc, #176]	@ (800410c <UART_SetConfig+0x114>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d103      	bne.n	8004068 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004060:	f7fe fbb2 	bl	80027c8 <HAL_RCC_GetPCLK2Freq>
 8004064:	60f8      	str	r0, [r7, #12]
 8004066:	e002      	b.n	800406e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004068:	f7fe fb9a 	bl	80027a0 <HAL_RCC_GetPCLK1Freq>
 800406c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800406e:	68fa      	ldr	r2, [r7, #12]
 8004070:	4613      	mov	r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	4413      	add	r3, r2
 8004076:	009a      	lsls	r2, r3, #2
 8004078:	441a      	add	r2, r3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	fbb2 f3f3 	udiv	r3, r2, r3
 8004084:	4a22      	ldr	r2, [pc, #136]	@ (8004110 <UART_SetConfig+0x118>)
 8004086:	fba2 2303 	umull	r2, r3, r2, r3
 800408a:	095b      	lsrs	r3, r3, #5
 800408c:	0119      	lsls	r1, r3, #4
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	4613      	mov	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	4413      	add	r3, r2
 8004096:	009a      	lsls	r2, r3, #2
 8004098:	441a      	add	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80040a4:	4b1a      	ldr	r3, [pc, #104]	@ (8004110 <UART_SetConfig+0x118>)
 80040a6:	fba3 0302 	umull	r0, r3, r3, r2
 80040aa:	095b      	lsrs	r3, r3, #5
 80040ac:	2064      	movs	r0, #100	@ 0x64
 80040ae:	fb00 f303 	mul.w	r3, r0, r3
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	011b      	lsls	r3, r3, #4
 80040b6:	3332      	adds	r3, #50	@ 0x32
 80040b8:	4a15      	ldr	r2, [pc, #84]	@ (8004110 <UART_SetConfig+0x118>)
 80040ba:	fba2 2303 	umull	r2, r3, r2, r3
 80040be:	095b      	lsrs	r3, r3, #5
 80040c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040c4:	4419      	add	r1, r3
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	4613      	mov	r3, r2
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	4413      	add	r3, r2
 80040ce:	009a      	lsls	r2, r3, #2
 80040d0:	441a      	add	r2, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80040dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004110 <UART_SetConfig+0x118>)
 80040de:	fba3 0302 	umull	r0, r3, r3, r2
 80040e2:	095b      	lsrs	r3, r3, #5
 80040e4:	2064      	movs	r0, #100	@ 0x64
 80040e6:	fb00 f303 	mul.w	r3, r0, r3
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	011b      	lsls	r3, r3, #4
 80040ee:	3332      	adds	r3, #50	@ 0x32
 80040f0:	4a07      	ldr	r2, [pc, #28]	@ (8004110 <UART_SetConfig+0x118>)
 80040f2:	fba2 2303 	umull	r2, r3, r2, r3
 80040f6:	095b      	lsrs	r3, r3, #5
 80040f8:	f003 020f 	and.w	r2, r3, #15
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	440a      	add	r2, r1
 8004102:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004104:	bf00      	nop
 8004106:	3710      	adds	r7, #16
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	40013800 	.word	0x40013800
 8004110:	51eb851f 	.word	0x51eb851f

08004114 <__cvt>:
 8004114:	2b00      	cmp	r3, #0
 8004116:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800411a:	461d      	mov	r5, r3
 800411c:	bfbb      	ittet	lt
 800411e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004122:	461d      	movlt	r5, r3
 8004124:	2300      	movge	r3, #0
 8004126:	232d      	movlt	r3, #45	@ 0x2d
 8004128:	b088      	sub	sp, #32
 800412a:	4614      	mov	r4, r2
 800412c:	bfb8      	it	lt
 800412e:	4614      	movlt	r4, r2
 8004130:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004132:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004134:	7013      	strb	r3, [r2, #0]
 8004136:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004138:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800413c:	f023 0820 	bic.w	r8, r3, #32
 8004140:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004144:	d005      	beq.n	8004152 <__cvt+0x3e>
 8004146:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800414a:	d100      	bne.n	800414e <__cvt+0x3a>
 800414c:	3601      	adds	r6, #1
 800414e:	2302      	movs	r3, #2
 8004150:	e000      	b.n	8004154 <__cvt+0x40>
 8004152:	2303      	movs	r3, #3
 8004154:	aa07      	add	r2, sp, #28
 8004156:	9204      	str	r2, [sp, #16]
 8004158:	aa06      	add	r2, sp, #24
 800415a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800415e:	e9cd 3600 	strd	r3, r6, [sp]
 8004162:	4622      	mov	r2, r4
 8004164:	462b      	mov	r3, r5
 8004166:	f001 f88f 	bl	8005288 <_dtoa_r>
 800416a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800416e:	4607      	mov	r7, r0
 8004170:	d119      	bne.n	80041a6 <__cvt+0x92>
 8004172:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004174:	07db      	lsls	r3, r3, #31
 8004176:	d50e      	bpl.n	8004196 <__cvt+0x82>
 8004178:	eb00 0906 	add.w	r9, r0, r6
 800417c:	2200      	movs	r2, #0
 800417e:	2300      	movs	r3, #0
 8004180:	4620      	mov	r0, r4
 8004182:	4629      	mov	r1, r5
 8004184:	f7fc fc10 	bl	80009a8 <__aeabi_dcmpeq>
 8004188:	b108      	cbz	r0, 800418e <__cvt+0x7a>
 800418a:	f8cd 901c 	str.w	r9, [sp, #28]
 800418e:	2230      	movs	r2, #48	@ 0x30
 8004190:	9b07      	ldr	r3, [sp, #28]
 8004192:	454b      	cmp	r3, r9
 8004194:	d31e      	bcc.n	80041d4 <__cvt+0xc0>
 8004196:	4638      	mov	r0, r7
 8004198:	9b07      	ldr	r3, [sp, #28]
 800419a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800419c:	1bdb      	subs	r3, r3, r7
 800419e:	6013      	str	r3, [r2, #0]
 80041a0:	b008      	add	sp, #32
 80041a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041a6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80041aa:	eb00 0906 	add.w	r9, r0, r6
 80041ae:	d1e5      	bne.n	800417c <__cvt+0x68>
 80041b0:	7803      	ldrb	r3, [r0, #0]
 80041b2:	2b30      	cmp	r3, #48	@ 0x30
 80041b4:	d10a      	bne.n	80041cc <__cvt+0xb8>
 80041b6:	2200      	movs	r2, #0
 80041b8:	2300      	movs	r3, #0
 80041ba:	4620      	mov	r0, r4
 80041bc:	4629      	mov	r1, r5
 80041be:	f7fc fbf3 	bl	80009a8 <__aeabi_dcmpeq>
 80041c2:	b918      	cbnz	r0, 80041cc <__cvt+0xb8>
 80041c4:	f1c6 0601 	rsb	r6, r6, #1
 80041c8:	f8ca 6000 	str.w	r6, [sl]
 80041cc:	f8da 3000 	ldr.w	r3, [sl]
 80041d0:	4499      	add	r9, r3
 80041d2:	e7d3      	b.n	800417c <__cvt+0x68>
 80041d4:	1c59      	adds	r1, r3, #1
 80041d6:	9107      	str	r1, [sp, #28]
 80041d8:	701a      	strb	r2, [r3, #0]
 80041da:	e7d9      	b.n	8004190 <__cvt+0x7c>

080041dc <__exponent>:
 80041dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041de:	2900      	cmp	r1, #0
 80041e0:	bfb6      	itet	lt
 80041e2:	232d      	movlt	r3, #45	@ 0x2d
 80041e4:	232b      	movge	r3, #43	@ 0x2b
 80041e6:	4249      	neglt	r1, r1
 80041e8:	2909      	cmp	r1, #9
 80041ea:	7002      	strb	r2, [r0, #0]
 80041ec:	7043      	strb	r3, [r0, #1]
 80041ee:	dd29      	ble.n	8004244 <__exponent+0x68>
 80041f0:	f10d 0307 	add.w	r3, sp, #7
 80041f4:	461d      	mov	r5, r3
 80041f6:	270a      	movs	r7, #10
 80041f8:	fbb1 f6f7 	udiv	r6, r1, r7
 80041fc:	461a      	mov	r2, r3
 80041fe:	fb07 1416 	mls	r4, r7, r6, r1
 8004202:	3430      	adds	r4, #48	@ 0x30
 8004204:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004208:	460c      	mov	r4, r1
 800420a:	2c63      	cmp	r4, #99	@ 0x63
 800420c:	4631      	mov	r1, r6
 800420e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004212:	dcf1      	bgt.n	80041f8 <__exponent+0x1c>
 8004214:	3130      	adds	r1, #48	@ 0x30
 8004216:	1e94      	subs	r4, r2, #2
 8004218:	f803 1c01 	strb.w	r1, [r3, #-1]
 800421c:	4623      	mov	r3, r4
 800421e:	1c41      	adds	r1, r0, #1
 8004220:	42ab      	cmp	r3, r5
 8004222:	d30a      	bcc.n	800423a <__exponent+0x5e>
 8004224:	f10d 0309 	add.w	r3, sp, #9
 8004228:	1a9b      	subs	r3, r3, r2
 800422a:	42ac      	cmp	r4, r5
 800422c:	bf88      	it	hi
 800422e:	2300      	movhi	r3, #0
 8004230:	3302      	adds	r3, #2
 8004232:	4403      	add	r3, r0
 8004234:	1a18      	subs	r0, r3, r0
 8004236:	b003      	add	sp, #12
 8004238:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800423a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800423e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004242:	e7ed      	b.n	8004220 <__exponent+0x44>
 8004244:	2330      	movs	r3, #48	@ 0x30
 8004246:	3130      	adds	r1, #48	@ 0x30
 8004248:	7083      	strb	r3, [r0, #2]
 800424a:	70c1      	strb	r1, [r0, #3]
 800424c:	1d03      	adds	r3, r0, #4
 800424e:	e7f1      	b.n	8004234 <__exponent+0x58>

08004250 <_printf_float>:
 8004250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004254:	b091      	sub	sp, #68	@ 0x44
 8004256:	460c      	mov	r4, r1
 8004258:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800425c:	4616      	mov	r6, r2
 800425e:	461f      	mov	r7, r3
 8004260:	4605      	mov	r5, r0
 8004262:	f000 fefd 	bl	8005060 <_localeconv_r>
 8004266:	6803      	ldr	r3, [r0, #0]
 8004268:	4618      	mov	r0, r3
 800426a:	9308      	str	r3, [sp, #32]
 800426c:	f7fb ff70 	bl	8000150 <strlen>
 8004270:	2300      	movs	r3, #0
 8004272:	930e      	str	r3, [sp, #56]	@ 0x38
 8004274:	f8d8 3000 	ldr.w	r3, [r8]
 8004278:	9009      	str	r0, [sp, #36]	@ 0x24
 800427a:	3307      	adds	r3, #7
 800427c:	f023 0307 	bic.w	r3, r3, #7
 8004280:	f103 0208 	add.w	r2, r3, #8
 8004284:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004288:	f8d4 b000 	ldr.w	fp, [r4]
 800428c:	f8c8 2000 	str.w	r2, [r8]
 8004290:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004294:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004298:	930b      	str	r3, [sp, #44]	@ 0x2c
 800429a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800429e:	f04f 32ff 	mov.w	r2, #4294967295
 80042a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80042a6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80042aa:	4b9c      	ldr	r3, [pc, #624]	@ (800451c <_printf_float+0x2cc>)
 80042ac:	f7fc fbae 	bl	8000a0c <__aeabi_dcmpun>
 80042b0:	bb70      	cbnz	r0, 8004310 <_printf_float+0xc0>
 80042b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80042b6:	f04f 32ff 	mov.w	r2, #4294967295
 80042ba:	4b98      	ldr	r3, [pc, #608]	@ (800451c <_printf_float+0x2cc>)
 80042bc:	f7fc fb88 	bl	80009d0 <__aeabi_dcmple>
 80042c0:	bb30      	cbnz	r0, 8004310 <_printf_float+0xc0>
 80042c2:	2200      	movs	r2, #0
 80042c4:	2300      	movs	r3, #0
 80042c6:	4640      	mov	r0, r8
 80042c8:	4649      	mov	r1, r9
 80042ca:	f7fc fb77 	bl	80009bc <__aeabi_dcmplt>
 80042ce:	b110      	cbz	r0, 80042d6 <_printf_float+0x86>
 80042d0:	232d      	movs	r3, #45	@ 0x2d
 80042d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042d6:	4a92      	ldr	r2, [pc, #584]	@ (8004520 <_printf_float+0x2d0>)
 80042d8:	4b92      	ldr	r3, [pc, #584]	@ (8004524 <_printf_float+0x2d4>)
 80042da:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80042de:	bf8c      	ite	hi
 80042e0:	4690      	movhi	r8, r2
 80042e2:	4698      	movls	r8, r3
 80042e4:	2303      	movs	r3, #3
 80042e6:	f04f 0900 	mov.w	r9, #0
 80042ea:	6123      	str	r3, [r4, #16]
 80042ec:	f02b 0304 	bic.w	r3, fp, #4
 80042f0:	6023      	str	r3, [r4, #0]
 80042f2:	4633      	mov	r3, r6
 80042f4:	4621      	mov	r1, r4
 80042f6:	4628      	mov	r0, r5
 80042f8:	9700      	str	r7, [sp, #0]
 80042fa:	aa0f      	add	r2, sp, #60	@ 0x3c
 80042fc:	f000 f9d4 	bl	80046a8 <_printf_common>
 8004300:	3001      	adds	r0, #1
 8004302:	f040 8090 	bne.w	8004426 <_printf_float+0x1d6>
 8004306:	f04f 30ff 	mov.w	r0, #4294967295
 800430a:	b011      	add	sp, #68	@ 0x44
 800430c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004310:	4642      	mov	r2, r8
 8004312:	464b      	mov	r3, r9
 8004314:	4640      	mov	r0, r8
 8004316:	4649      	mov	r1, r9
 8004318:	f7fc fb78 	bl	8000a0c <__aeabi_dcmpun>
 800431c:	b148      	cbz	r0, 8004332 <_printf_float+0xe2>
 800431e:	464b      	mov	r3, r9
 8004320:	2b00      	cmp	r3, #0
 8004322:	bfb8      	it	lt
 8004324:	232d      	movlt	r3, #45	@ 0x2d
 8004326:	4a80      	ldr	r2, [pc, #512]	@ (8004528 <_printf_float+0x2d8>)
 8004328:	bfb8      	it	lt
 800432a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800432e:	4b7f      	ldr	r3, [pc, #508]	@ (800452c <_printf_float+0x2dc>)
 8004330:	e7d3      	b.n	80042da <_printf_float+0x8a>
 8004332:	6863      	ldr	r3, [r4, #4]
 8004334:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004338:	1c5a      	adds	r2, r3, #1
 800433a:	d13f      	bne.n	80043bc <_printf_float+0x16c>
 800433c:	2306      	movs	r3, #6
 800433e:	6063      	str	r3, [r4, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004346:	6023      	str	r3, [r4, #0]
 8004348:	9206      	str	r2, [sp, #24]
 800434a:	aa0e      	add	r2, sp, #56	@ 0x38
 800434c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004350:	aa0d      	add	r2, sp, #52	@ 0x34
 8004352:	9203      	str	r2, [sp, #12]
 8004354:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004358:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800435c:	6863      	ldr	r3, [r4, #4]
 800435e:	4642      	mov	r2, r8
 8004360:	9300      	str	r3, [sp, #0]
 8004362:	4628      	mov	r0, r5
 8004364:	464b      	mov	r3, r9
 8004366:	910a      	str	r1, [sp, #40]	@ 0x28
 8004368:	f7ff fed4 	bl	8004114 <__cvt>
 800436c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800436e:	4680      	mov	r8, r0
 8004370:	2947      	cmp	r1, #71	@ 0x47
 8004372:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004374:	d128      	bne.n	80043c8 <_printf_float+0x178>
 8004376:	1cc8      	adds	r0, r1, #3
 8004378:	db02      	blt.n	8004380 <_printf_float+0x130>
 800437a:	6863      	ldr	r3, [r4, #4]
 800437c:	4299      	cmp	r1, r3
 800437e:	dd40      	ble.n	8004402 <_printf_float+0x1b2>
 8004380:	f1aa 0a02 	sub.w	sl, sl, #2
 8004384:	fa5f fa8a 	uxtb.w	sl, sl
 8004388:	4652      	mov	r2, sl
 800438a:	3901      	subs	r1, #1
 800438c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004390:	910d      	str	r1, [sp, #52]	@ 0x34
 8004392:	f7ff ff23 	bl	80041dc <__exponent>
 8004396:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004398:	4681      	mov	r9, r0
 800439a:	1813      	adds	r3, r2, r0
 800439c:	2a01      	cmp	r2, #1
 800439e:	6123      	str	r3, [r4, #16]
 80043a0:	dc02      	bgt.n	80043a8 <_printf_float+0x158>
 80043a2:	6822      	ldr	r2, [r4, #0]
 80043a4:	07d2      	lsls	r2, r2, #31
 80043a6:	d501      	bpl.n	80043ac <_printf_float+0x15c>
 80043a8:	3301      	adds	r3, #1
 80043aa:	6123      	str	r3, [r4, #16]
 80043ac:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d09e      	beq.n	80042f2 <_printf_float+0xa2>
 80043b4:	232d      	movs	r3, #45	@ 0x2d
 80043b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043ba:	e79a      	b.n	80042f2 <_printf_float+0xa2>
 80043bc:	2947      	cmp	r1, #71	@ 0x47
 80043be:	d1bf      	bne.n	8004340 <_printf_float+0xf0>
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d1bd      	bne.n	8004340 <_printf_float+0xf0>
 80043c4:	2301      	movs	r3, #1
 80043c6:	e7ba      	b.n	800433e <_printf_float+0xee>
 80043c8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80043cc:	d9dc      	bls.n	8004388 <_printf_float+0x138>
 80043ce:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80043d2:	d118      	bne.n	8004406 <_printf_float+0x1b6>
 80043d4:	2900      	cmp	r1, #0
 80043d6:	6863      	ldr	r3, [r4, #4]
 80043d8:	dd0b      	ble.n	80043f2 <_printf_float+0x1a2>
 80043da:	6121      	str	r1, [r4, #16]
 80043dc:	b913      	cbnz	r3, 80043e4 <_printf_float+0x194>
 80043de:	6822      	ldr	r2, [r4, #0]
 80043e0:	07d0      	lsls	r0, r2, #31
 80043e2:	d502      	bpl.n	80043ea <_printf_float+0x19a>
 80043e4:	3301      	adds	r3, #1
 80043e6:	440b      	add	r3, r1
 80043e8:	6123      	str	r3, [r4, #16]
 80043ea:	f04f 0900 	mov.w	r9, #0
 80043ee:	65a1      	str	r1, [r4, #88]	@ 0x58
 80043f0:	e7dc      	b.n	80043ac <_printf_float+0x15c>
 80043f2:	b913      	cbnz	r3, 80043fa <_printf_float+0x1aa>
 80043f4:	6822      	ldr	r2, [r4, #0]
 80043f6:	07d2      	lsls	r2, r2, #31
 80043f8:	d501      	bpl.n	80043fe <_printf_float+0x1ae>
 80043fa:	3302      	adds	r3, #2
 80043fc:	e7f4      	b.n	80043e8 <_printf_float+0x198>
 80043fe:	2301      	movs	r3, #1
 8004400:	e7f2      	b.n	80043e8 <_printf_float+0x198>
 8004402:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004406:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004408:	4299      	cmp	r1, r3
 800440a:	db05      	blt.n	8004418 <_printf_float+0x1c8>
 800440c:	6823      	ldr	r3, [r4, #0]
 800440e:	6121      	str	r1, [r4, #16]
 8004410:	07d8      	lsls	r0, r3, #31
 8004412:	d5ea      	bpl.n	80043ea <_printf_float+0x19a>
 8004414:	1c4b      	adds	r3, r1, #1
 8004416:	e7e7      	b.n	80043e8 <_printf_float+0x198>
 8004418:	2900      	cmp	r1, #0
 800441a:	bfcc      	ite	gt
 800441c:	2201      	movgt	r2, #1
 800441e:	f1c1 0202 	rsble	r2, r1, #2
 8004422:	4413      	add	r3, r2
 8004424:	e7e0      	b.n	80043e8 <_printf_float+0x198>
 8004426:	6823      	ldr	r3, [r4, #0]
 8004428:	055a      	lsls	r2, r3, #21
 800442a:	d407      	bmi.n	800443c <_printf_float+0x1ec>
 800442c:	6923      	ldr	r3, [r4, #16]
 800442e:	4642      	mov	r2, r8
 8004430:	4631      	mov	r1, r6
 8004432:	4628      	mov	r0, r5
 8004434:	47b8      	blx	r7
 8004436:	3001      	adds	r0, #1
 8004438:	d12b      	bne.n	8004492 <_printf_float+0x242>
 800443a:	e764      	b.n	8004306 <_printf_float+0xb6>
 800443c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004440:	f240 80dc 	bls.w	80045fc <_printf_float+0x3ac>
 8004444:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004448:	2200      	movs	r2, #0
 800444a:	2300      	movs	r3, #0
 800444c:	f7fc faac 	bl	80009a8 <__aeabi_dcmpeq>
 8004450:	2800      	cmp	r0, #0
 8004452:	d033      	beq.n	80044bc <_printf_float+0x26c>
 8004454:	2301      	movs	r3, #1
 8004456:	4631      	mov	r1, r6
 8004458:	4628      	mov	r0, r5
 800445a:	4a35      	ldr	r2, [pc, #212]	@ (8004530 <_printf_float+0x2e0>)
 800445c:	47b8      	blx	r7
 800445e:	3001      	adds	r0, #1
 8004460:	f43f af51 	beq.w	8004306 <_printf_float+0xb6>
 8004464:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004468:	4543      	cmp	r3, r8
 800446a:	db02      	blt.n	8004472 <_printf_float+0x222>
 800446c:	6823      	ldr	r3, [r4, #0]
 800446e:	07d8      	lsls	r0, r3, #31
 8004470:	d50f      	bpl.n	8004492 <_printf_float+0x242>
 8004472:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004476:	4631      	mov	r1, r6
 8004478:	4628      	mov	r0, r5
 800447a:	47b8      	blx	r7
 800447c:	3001      	adds	r0, #1
 800447e:	f43f af42 	beq.w	8004306 <_printf_float+0xb6>
 8004482:	f04f 0900 	mov.w	r9, #0
 8004486:	f108 38ff 	add.w	r8, r8, #4294967295
 800448a:	f104 0a1a 	add.w	sl, r4, #26
 800448e:	45c8      	cmp	r8, r9
 8004490:	dc09      	bgt.n	80044a6 <_printf_float+0x256>
 8004492:	6823      	ldr	r3, [r4, #0]
 8004494:	079b      	lsls	r3, r3, #30
 8004496:	f100 8102 	bmi.w	800469e <_printf_float+0x44e>
 800449a:	68e0      	ldr	r0, [r4, #12]
 800449c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800449e:	4298      	cmp	r0, r3
 80044a0:	bfb8      	it	lt
 80044a2:	4618      	movlt	r0, r3
 80044a4:	e731      	b.n	800430a <_printf_float+0xba>
 80044a6:	2301      	movs	r3, #1
 80044a8:	4652      	mov	r2, sl
 80044aa:	4631      	mov	r1, r6
 80044ac:	4628      	mov	r0, r5
 80044ae:	47b8      	blx	r7
 80044b0:	3001      	adds	r0, #1
 80044b2:	f43f af28 	beq.w	8004306 <_printf_float+0xb6>
 80044b6:	f109 0901 	add.w	r9, r9, #1
 80044ba:	e7e8      	b.n	800448e <_printf_float+0x23e>
 80044bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80044be:	2b00      	cmp	r3, #0
 80044c0:	dc38      	bgt.n	8004534 <_printf_float+0x2e4>
 80044c2:	2301      	movs	r3, #1
 80044c4:	4631      	mov	r1, r6
 80044c6:	4628      	mov	r0, r5
 80044c8:	4a19      	ldr	r2, [pc, #100]	@ (8004530 <_printf_float+0x2e0>)
 80044ca:	47b8      	blx	r7
 80044cc:	3001      	adds	r0, #1
 80044ce:	f43f af1a 	beq.w	8004306 <_printf_float+0xb6>
 80044d2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80044d6:	ea59 0303 	orrs.w	r3, r9, r3
 80044da:	d102      	bne.n	80044e2 <_printf_float+0x292>
 80044dc:	6823      	ldr	r3, [r4, #0]
 80044de:	07d9      	lsls	r1, r3, #31
 80044e0:	d5d7      	bpl.n	8004492 <_printf_float+0x242>
 80044e2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80044e6:	4631      	mov	r1, r6
 80044e8:	4628      	mov	r0, r5
 80044ea:	47b8      	blx	r7
 80044ec:	3001      	adds	r0, #1
 80044ee:	f43f af0a 	beq.w	8004306 <_printf_float+0xb6>
 80044f2:	f04f 0a00 	mov.w	sl, #0
 80044f6:	f104 0b1a 	add.w	fp, r4, #26
 80044fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80044fc:	425b      	negs	r3, r3
 80044fe:	4553      	cmp	r3, sl
 8004500:	dc01      	bgt.n	8004506 <_printf_float+0x2b6>
 8004502:	464b      	mov	r3, r9
 8004504:	e793      	b.n	800442e <_printf_float+0x1de>
 8004506:	2301      	movs	r3, #1
 8004508:	465a      	mov	r2, fp
 800450a:	4631      	mov	r1, r6
 800450c:	4628      	mov	r0, r5
 800450e:	47b8      	blx	r7
 8004510:	3001      	adds	r0, #1
 8004512:	f43f aef8 	beq.w	8004306 <_printf_float+0xb6>
 8004516:	f10a 0a01 	add.w	sl, sl, #1
 800451a:	e7ee      	b.n	80044fa <_printf_float+0x2aa>
 800451c:	7fefffff 	.word	0x7fefffff
 8004520:	08008842 	.word	0x08008842
 8004524:	0800883e 	.word	0x0800883e
 8004528:	0800884a 	.word	0x0800884a
 800452c:	08008846 	.word	0x08008846
 8004530:	0800884e 	.word	0x0800884e
 8004534:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004536:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800453a:	4553      	cmp	r3, sl
 800453c:	bfa8      	it	ge
 800453e:	4653      	movge	r3, sl
 8004540:	2b00      	cmp	r3, #0
 8004542:	4699      	mov	r9, r3
 8004544:	dc36      	bgt.n	80045b4 <_printf_float+0x364>
 8004546:	f04f 0b00 	mov.w	fp, #0
 800454a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800454e:	f104 021a 	add.w	r2, r4, #26
 8004552:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004554:	930a      	str	r3, [sp, #40]	@ 0x28
 8004556:	eba3 0309 	sub.w	r3, r3, r9
 800455a:	455b      	cmp	r3, fp
 800455c:	dc31      	bgt.n	80045c2 <_printf_float+0x372>
 800455e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004560:	459a      	cmp	sl, r3
 8004562:	dc3a      	bgt.n	80045da <_printf_float+0x38a>
 8004564:	6823      	ldr	r3, [r4, #0]
 8004566:	07da      	lsls	r2, r3, #31
 8004568:	d437      	bmi.n	80045da <_printf_float+0x38a>
 800456a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800456c:	ebaa 0903 	sub.w	r9, sl, r3
 8004570:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004572:	ebaa 0303 	sub.w	r3, sl, r3
 8004576:	4599      	cmp	r9, r3
 8004578:	bfa8      	it	ge
 800457a:	4699      	movge	r9, r3
 800457c:	f1b9 0f00 	cmp.w	r9, #0
 8004580:	dc33      	bgt.n	80045ea <_printf_float+0x39a>
 8004582:	f04f 0800 	mov.w	r8, #0
 8004586:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800458a:	f104 0b1a 	add.w	fp, r4, #26
 800458e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004590:	ebaa 0303 	sub.w	r3, sl, r3
 8004594:	eba3 0309 	sub.w	r3, r3, r9
 8004598:	4543      	cmp	r3, r8
 800459a:	f77f af7a 	ble.w	8004492 <_printf_float+0x242>
 800459e:	2301      	movs	r3, #1
 80045a0:	465a      	mov	r2, fp
 80045a2:	4631      	mov	r1, r6
 80045a4:	4628      	mov	r0, r5
 80045a6:	47b8      	blx	r7
 80045a8:	3001      	adds	r0, #1
 80045aa:	f43f aeac 	beq.w	8004306 <_printf_float+0xb6>
 80045ae:	f108 0801 	add.w	r8, r8, #1
 80045b2:	e7ec      	b.n	800458e <_printf_float+0x33e>
 80045b4:	4642      	mov	r2, r8
 80045b6:	4631      	mov	r1, r6
 80045b8:	4628      	mov	r0, r5
 80045ba:	47b8      	blx	r7
 80045bc:	3001      	adds	r0, #1
 80045be:	d1c2      	bne.n	8004546 <_printf_float+0x2f6>
 80045c0:	e6a1      	b.n	8004306 <_printf_float+0xb6>
 80045c2:	2301      	movs	r3, #1
 80045c4:	4631      	mov	r1, r6
 80045c6:	4628      	mov	r0, r5
 80045c8:	920a      	str	r2, [sp, #40]	@ 0x28
 80045ca:	47b8      	blx	r7
 80045cc:	3001      	adds	r0, #1
 80045ce:	f43f ae9a 	beq.w	8004306 <_printf_float+0xb6>
 80045d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80045d4:	f10b 0b01 	add.w	fp, fp, #1
 80045d8:	e7bb      	b.n	8004552 <_printf_float+0x302>
 80045da:	4631      	mov	r1, r6
 80045dc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80045e0:	4628      	mov	r0, r5
 80045e2:	47b8      	blx	r7
 80045e4:	3001      	adds	r0, #1
 80045e6:	d1c0      	bne.n	800456a <_printf_float+0x31a>
 80045e8:	e68d      	b.n	8004306 <_printf_float+0xb6>
 80045ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80045ec:	464b      	mov	r3, r9
 80045ee:	4631      	mov	r1, r6
 80045f0:	4628      	mov	r0, r5
 80045f2:	4442      	add	r2, r8
 80045f4:	47b8      	blx	r7
 80045f6:	3001      	adds	r0, #1
 80045f8:	d1c3      	bne.n	8004582 <_printf_float+0x332>
 80045fa:	e684      	b.n	8004306 <_printf_float+0xb6>
 80045fc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004600:	f1ba 0f01 	cmp.w	sl, #1
 8004604:	dc01      	bgt.n	800460a <_printf_float+0x3ba>
 8004606:	07db      	lsls	r3, r3, #31
 8004608:	d536      	bpl.n	8004678 <_printf_float+0x428>
 800460a:	2301      	movs	r3, #1
 800460c:	4642      	mov	r2, r8
 800460e:	4631      	mov	r1, r6
 8004610:	4628      	mov	r0, r5
 8004612:	47b8      	blx	r7
 8004614:	3001      	adds	r0, #1
 8004616:	f43f ae76 	beq.w	8004306 <_printf_float+0xb6>
 800461a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800461e:	4631      	mov	r1, r6
 8004620:	4628      	mov	r0, r5
 8004622:	47b8      	blx	r7
 8004624:	3001      	adds	r0, #1
 8004626:	f43f ae6e 	beq.w	8004306 <_printf_float+0xb6>
 800462a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800462e:	2200      	movs	r2, #0
 8004630:	2300      	movs	r3, #0
 8004632:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004636:	f7fc f9b7 	bl	80009a8 <__aeabi_dcmpeq>
 800463a:	b9c0      	cbnz	r0, 800466e <_printf_float+0x41e>
 800463c:	4653      	mov	r3, sl
 800463e:	f108 0201 	add.w	r2, r8, #1
 8004642:	4631      	mov	r1, r6
 8004644:	4628      	mov	r0, r5
 8004646:	47b8      	blx	r7
 8004648:	3001      	adds	r0, #1
 800464a:	d10c      	bne.n	8004666 <_printf_float+0x416>
 800464c:	e65b      	b.n	8004306 <_printf_float+0xb6>
 800464e:	2301      	movs	r3, #1
 8004650:	465a      	mov	r2, fp
 8004652:	4631      	mov	r1, r6
 8004654:	4628      	mov	r0, r5
 8004656:	47b8      	blx	r7
 8004658:	3001      	adds	r0, #1
 800465a:	f43f ae54 	beq.w	8004306 <_printf_float+0xb6>
 800465e:	f108 0801 	add.w	r8, r8, #1
 8004662:	45d0      	cmp	r8, sl
 8004664:	dbf3      	blt.n	800464e <_printf_float+0x3fe>
 8004666:	464b      	mov	r3, r9
 8004668:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800466c:	e6e0      	b.n	8004430 <_printf_float+0x1e0>
 800466e:	f04f 0800 	mov.w	r8, #0
 8004672:	f104 0b1a 	add.w	fp, r4, #26
 8004676:	e7f4      	b.n	8004662 <_printf_float+0x412>
 8004678:	2301      	movs	r3, #1
 800467a:	4642      	mov	r2, r8
 800467c:	e7e1      	b.n	8004642 <_printf_float+0x3f2>
 800467e:	2301      	movs	r3, #1
 8004680:	464a      	mov	r2, r9
 8004682:	4631      	mov	r1, r6
 8004684:	4628      	mov	r0, r5
 8004686:	47b8      	blx	r7
 8004688:	3001      	adds	r0, #1
 800468a:	f43f ae3c 	beq.w	8004306 <_printf_float+0xb6>
 800468e:	f108 0801 	add.w	r8, r8, #1
 8004692:	68e3      	ldr	r3, [r4, #12]
 8004694:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004696:	1a5b      	subs	r3, r3, r1
 8004698:	4543      	cmp	r3, r8
 800469a:	dcf0      	bgt.n	800467e <_printf_float+0x42e>
 800469c:	e6fd      	b.n	800449a <_printf_float+0x24a>
 800469e:	f04f 0800 	mov.w	r8, #0
 80046a2:	f104 0919 	add.w	r9, r4, #25
 80046a6:	e7f4      	b.n	8004692 <_printf_float+0x442>

080046a8 <_printf_common>:
 80046a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046ac:	4616      	mov	r6, r2
 80046ae:	4698      	mov	r8, r3
 80046b0:	688a      	ldr	r2, [r1, #8]
 80046b2:	690b      	ldr	r3, [r1, #16]
 80046b4:	4607      	mov	r7, r0
 80046b6:	4293      	cmp	r3, r2
 80046b8:	bfb8      	it	lt
 80046ba:	4613      	movlt	r3, r2
 80046bc:	6033      	str	r3, [r6, #0]
 80046be:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80046c2:	460c      	mov	r4, r1
 80046c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80046c8:	b10a      	cbz	r2, 80046ce <_printf_common+0x26>
 80046ca:	3301      	adds	r3, #1
 80046cc:	6033      	str	r3, [r6, #0]
 80046ce:	6823      	ldr	r3, [r4, #0]
 80046d0:	0699      	lsls	r1, r3, #26
 80046d2:	bf42      	ittt	mi
 80046d4:	6833      	ldrmi	r3, [r6, #0]
 80046d6:	3302      	addmi	r3, #2
 80046d8:	6033      	strmi	r3, [r6, #0]
 80046da:	6825      	ldr	r5, [r4, #0]
 80046dc:	f015 0506 	ands.w	r5, r5, #6
 80046e0:	d106      	bne.n	80046f0 <_printf_common+0x48>
 80046e2:	f104 0a19 	add.w	sl, r4, #25
 80046e6:	68e3      	ldr	r3, [r4, #12]
 80046e8:	6832      	ldr	r2, [r6, #0]
 80046ea:	1a9b      	subs	r3, r3, r2
 80046ec:	42ab      	cmp	r3, r5
 80046ee:	dc2b      	bgt.n	8004748 <_printf_common+0xa0>
 80046f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80046f4:	6822      	ldr	r2, [r4, #0]
 80046f6:	3b00      	subs	r3, #0
 80046f8:	bf18      	it	ne
 80046fa:	2301      	movne	r3, #1
 80046fc:	0692      	lsls	r2, r2, #26
 80046fe:	d430      	bmi.n	8004762 <_printf_common+0xba>
 8004700:	4641      	mov	r1, r8
 8004702:	4638      	mov	r0, r7
 8004704:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004708:	47c8      	blx	r9
 800470a:	3001      	adds	r0, #1
 800470c:	d023      	beq.n	8004756 <_printf_common+0xae>
 800470e:	6823      	ldr	r3, [r4, #0]
 8004710:	6922      	ldr	r2, [r4, #16]
 8004712:	f003 0306 	and.w	r3, r3, #6
 8004716:	2b04      	cmp	r3, #4
 8004718:	bf14      	ite	ne
 800471a:	2500      	movne	r5, #0
 800471c:	6833      	ldreq	r3, [r6, #0]
 800471e:	f04f 0600 	mov.w	r6, #0
 8004722:	bf08      	it	eq
 8004724:	68e5      	ldreq	r5, [r4, #12]
 8004726:	f104 041a 	add.w	r4, r4, #26
 800472a:	bf08      	it	eq
 800472c:	1aed      	subeq	r5, r5, r3
 800472e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004732:	bf08      	it	eq
 8004734:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004738:	4293      	cmp	r3, r2
 800473a:	bfc4      	itt	gt
 800473c:	1a9b      	subgt	r3, r3, r2
 800473e:	18ed      	addgt	r5, r5, r3
 8004740:	42b5      	cmp	r5, r6
 8004742:	d11a      	bne.n	800477a <_printf_common+0xd2>
 8004744:	2000      	movs	r0, #0
 8004746:	e008      	b.n	800475a <_printf_common+0xb2>
 8004748:	2301      	movs	r3, #1
 800474a:	4652      	mov	r2, sl
 800474c:	4641      	mov	r1, r8
 800474e:	4638      	mov	r0, r7
 8004750:	47c8      	blx	r9
 8004752:	3001      	adds	r0, #1
 8004754:	d103      	bne.n	800475e <_printf_common+0xb6>
 8004756:	f04f 30ff 	mov.w	r0, #4294967295
 800475a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800475e:	3501      	adds	r5, #1
 8004760:	e7c1      	b.n	80046e6 <_printf_common+0x3e>
 8004762:	2030      	movs	r0, #48	@ 0x30
 8004764:	18e1      	adds	r1, r4, r3
 8004766:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800476a:	1c5a      	adds	r2, r3, #1
 800476c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004770:	4422      	add	r2, r4
 8004772:	3302      	adds	r3, #2
 8004774:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004778:	e7c2      	b.n	8004700 <_printf_common+0x58>
 800477a:	2301      	movs	r3, #1
 800477c:	4622      	mov	r2, r4
 800477e:	4641      	mov	r1, r8
 8004780:	4638      	mov	r0, r7
 8004782:	47c8      	blx	r9
 8004784:	3001      	adds	r0, #1
 8004786:	d0e6      	beq.n	8004756 <_printf_common+0xae>
 8004788:	3601      	adds	r6, #1
 800478a:	e7d9      	b.n	8004740 <_printf_common+0x98>

0800478c <_printf_i>:
 800478c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004790:	7e0f      	ldrb	r7, [r1, #24]
 8004792:	4691      	mov	r9, r2
 8004794:	2f78      	cmp	r7, #120	@ 0x78
 8004796:	4680      	mov	r8, r0
 8004798:	460c      	mov	r4, r1
 800479a:	469a      	mov	sl, r3
 800479c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800479e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80047a2:	d807      	bhi.n	80047b4 <_printf_i+0x28>
 80047a4:	2f62      	cmp	r7, #98	@ 0x62
 80047a6:	d80a      	bhi.n	80047be <_printf_i+0x32>
 80047a8:	2f00      	cmp	r7, #0
 80047aa:	f000 80d1 	beq.w	8004950 <_printf_i+0x1c4>
 80047ae:	2f58      	cmp	r7, #88	@ 0x58
 80047b0:	f000 80b8 	beq.w	8004924 <_printf_i+0x198>
 80047b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80047bc:	e03a      	b.n	8004834 <_printf_i+0xa8>
 80047be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80047c2:	2b15      	cmp	r3, #21
 80047c4:	d8f6      	bhi.n	80047b4 <_printf_i+0x28>
 80047c6:	a101      	add	r1, pc, #4	@ (adr r1, 80047cc <_printf_i+0x40>)
 80047c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047cc:	08004825 	.word	0x08004825
 80047d0:	08004839 	.word	0x08004839
 80047d4:	080047b5 	.word	0x080047b5
 80047d8:	080047b5 	.word	0x080047b5
 80047dc:	080047b5 	.word	0x080047b5
 80047e0:	080047b5 	.word	0x080047b5
 80047e4:	08004839 	.word	0x08004839
 80047e8:	080047b5 	.word	0x080047b5
 80047ec:	080047b5 	.word	0x080047b5
 80047f0:	080047b5 	.word	0x080047b5
 80047f4:	080047b5 	.word	0x080047b5
 80047f8:	08004937 	.word	0x08004937
 80047fc:	08004863 	.word	0x08004863
 8004800:	080048f1 	.word	0x080048f1
 8004804:	080047b5 	.word	0x080047b5
 8004808:	080047b5 	.word	0x080047b5
 800480c:	08004959 	.word	0x08004959
 8004810:	080047b5 	.word	0x080047b5
 8004814:	08004863 	.word	0x08004863
 8004818:	080047b5 	.word	0x080047b5
 800481c:	080047b5 	.word	0x080047b5
 8004820:	080048f9 	.word	0x080048f9
 8004824:	6833      	ldr	r3, [r6, #0]
 8004826:	1d1a      	adds	r2, r3, #4
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	6032      	str	r2, [r6, #0]
 800482c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004830:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004834:	2301      	movs	r3, #1
 8004836:	e09c      	b.n	8004972 <_printf_i+0x1e6>
 8004838:	6833      	ldr	r3, [r6, #0]
 800483a:	6820      	ldr	r0, [r4, #0]
 800483c:	1d19      	adds	r1, r3, #4
 800483e:	6031      	str	r1, [r6, #0]
 8004840:	0606      	lsls	r6, r0, #24
 8004842:	d501      	bpl.n	8004848 <_printf_i+0xbc>
 8004844:	681d      	ldr	r5, [r3, #0]
 8004846:	e003      	b.n	8004850 <_printf_i+0xc4>
 8004848:	0645      	lsls	r5, r0, #25
 800484a:	d5fb      	bpl.n	8004844 <_printf_i+0xb8>
 800484c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004850:	2d00      	cmp	r5, #0
 8004852:	da03      	bge.n	800485c <_printf_i+0xd0>
 8004854:	232d      	movs	r3, #45	@ 0x2d
 8004856:	426d      	negs	r5, r5
 8004858:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800485c:	230a      	movs	r3, #10
 800485e:	4858      	ldr	r0, [pc, #352]	@ (80049c0 <_printf_i+0x234>)
 8004860:	e011      	b.n	8004886 <_printf_i+0xfa>
 8004862:	6821      	ldr	r1, [r4, #0]
 8004864:	6833      	ldr	r3, [r6, #0]
 8004866:	0608      	lsls	r0, r1, #24
 8004868:	f853 5b04 	ldr.w	r5, [r3], #4
 800486c:	d402      	bmi.n	8004874 <_printf_i+0xe8>
 800486e:	0649      	lsls	r1, r1, #25
 8004870:	bf48      	it	mi
 8004872:	b2ad      	uxthmi	r5, r5
 8004874:	2f6f      	cmp	r7, #111	@ 0x6f
 8004876:	6033      	str	r3, [r6, #0]
 8004878:	bf14      	ite	ne
 800487a:	230a      	movne	r3, #10
 800487c:	2308      	moveq	r3, #8
 800487e:	4850      	ldr	r0, [pc, #320]	@ (80049c0 <_printf_i+0x234>)
 8004880:	2100      	movs	r1, #0
 8004882:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004886:	6866      	ldr	r6, [r4, #4]
 8004888:	2e00      	cmp	r6, #0
 800488a:	60a6      	str	r6, [r4, #8]
 800488c:	db05      	blt.n	800489a <_printf_i+0x10e>
 800488e:	6821      	ldr	r1, [r4, #0]
 8004890:	432e      	orrs	r6, r5
 8004892:	f021 0104 	bic.w	r1, r1, #4
 8004896:	6021      	str	r1, [r4, #0]
 8004898:	d04b      	beq.n	8004932 <_printf_i+0x1a6>
 800489a:	4616      	mov	r6, r2
 800489c:	fbb5 f1f3 	udiv	r1, r5, r3
 80048a0:	fb03 5711 	mls	r7, r3, r1, r5
 80048a4:	5dc7      	ldrb	r7, [r0, r7]
 80048a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80048aa:	462f      	mov	r7, r5
 80048ac:	42bb      	cmp	r3, r7
 80048ae:	460d      	mov	r5, r1
 80048b0:	d9f4      	bls.n	800489c <_printf_i+0x110>
 80048b2:	2b08      	cmp	r3, #8
 80048b4:	d10b      	bne.n	80048ce <_printf_i+0x142>
 80048b6:	6823      	ldr	r3, [r4, #0]
 80048b8:	07df      	lsls	r7, r3, #31
 80048ba:	d508      	bpl.n	80048ce <_printf_i+0x142>
 80048bc:	6923      	ldr	r3, [r4, #16]
 80048be:	6861      	ldr	r1, [r4, #4]
 80048c0:	4299      	cmp	r1, r3
 80048c2:	bfde      	ittt	le
 80048c4:	2330      	movle	r3, #48	@ 0x30
 80048c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80048ca:	f106 36ff 	addle.w	r6, r6, #4294967295
 80048ce:	1b92      	subs	r2, r2, r6
 80048d0:	6122      	str	r2, [r4, #16]
 80048d2:	464b      	mov	r3, r9
 80048d4:	4621      	mov	r1, r4
 80048d6:	4640      	mov	r0, r8
 80048d8:	f8cd a000 	str.w	sl, [sp]
 80048dc:	aa03      	add	r2, sp, #12
 80048de:	f7ff fee3 	bl	80046a8 <_printf_common>
 80048e2:	3001      	adds	r0, #1
 80048e4:	d14a      	bne.n	800497c <_printf_i+0x1f0>
 80048e6:	f04f 30ff 	mov.w	r0, #4294967295
 80048ea:	b004      	add	sp, #16
 80048ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048f0:	6823      	ldr	r3, [r4, #0]
 80048f2:	f043 0320 	orr.w	r3, r3, #32
 80048f6:	6023      	str	r3, [r4, #0]
 80048f8:	2778      	movs	r7, #120	@ 0x78
 80048fa:	4832      	ldr	r0, [pc, #200]	@ (80049c4 <_printf_i+0x238>)
 80048fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004900:	6823      	ldr	r3, [r4, #0]
 8004902:	6831      	ldr	r1, [r6, #0]
 8004904:	061f      	lsls	r7, r3, #24
 8004906:	f851 5b04 	ldr.w	r5, [r1], #4
 800490a:	d402      	bmi.n	8004912 <_printf_i+0x186>
 800490c:	065f      	lsls	r7, r3, #25
 800490e:	bf48      	it	mi
 8004910:	b2ad      	uxthmi	r5, r5
 8004912:	6031      	str	r1, [r6, #0]
 8004914:	07d9      	lsls	r1, r3, #31
 8004916:	bf44      	itt	mi
 8004918:	f043 0320 	orrmi.w	r3, r3, #32
 800491c:	6023      	strmi	r3, [r4, #0]
 800491e:	b11d      	cbz	r5, 8004928 <_printf_i+0x19c>
 8004920:	2310      	movs	r3, #16
 8004922:	e7ad      	b.n	8004880 <_printf_i+0xf4>
 8004924:	4826      	ldr	r0, [pc, #152]	@ (80049c0 <_printf_i+0x234>)
 8004926:	e7e9      	b.n	80048fc <_printf_i+0x170>
 8004928:	6823      	ldr	r3, [r4, #0]
 800492a:	f023 0320 	bic.w	r3, r3, #32
 800492e:	6023      	str	r3, [r4, #0]
 8004930:	e7f6      	b.n	8004920 <_printf_i+0x194>
 8004932:	4616      	mov	r6, r2
 8004934:	e7bd      	b.n	80048b2 <_printf_i+0x126>
 8004936:	6833      	ldr	r3, [r6, #0]
 8004938:	6825      	ldr	r5, [r4, #0]
 800493a:	1d18      	adds	r0, r3, #4
 800493c:	6961      	ldr	r1, [r4, #20]
 800493e:	6030      	str	r0, [r6, #0]
 8004940:	062e      	lsls	r6, r5, #24
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	d501      	bpl.n	800494a <_printf_i+0x1be>
 8004946:	6019      	str	r1, [r3, #0]
 8004948:	e002      	b.n	8004950 <_printf_i+0x1c4>
 800494a:	0668      	lsls	r0, r5, #25
 800494c:	d5fb      	bpl.n	8004946 <_printf_i+0x1ba>
 800494e:	8019      	strh	r1, [r3, #0]
 8004950:	2300      	movs	r3, #0
 8004952:	4616      	mov	r6, r2
 8004954:	6123      	str	r3, [r4, #16]
 8004956:	e7bc      	b.n	80048d2 <_printf_i+0x146>
 8004958:	6833      	ldr	r3, [r6, #0]
 800495a:	2100      	movs	r1, #0
 800495c:	1d1a      	adds	r2, r3, #4
 800495e:	6032      	str	r2, [r6, #0]
 8004960:	681e      	ldr	r6, [r3, #0]
 8004962:	6862      	ldr	r2, [r4, #4]
 8004964:	4630      	mov	r0, r6
 8004966:	f000 fbf2 	bl	800514e <memchr>
 800496a:	b108      	cbz	r0, 8004970 <_printf_i+0x1e4>
 800496c:	1b80      	subs	r0, r0, r6
 800496e:	6060      	str	r0, [r4, #4]
 8004970:	6863      	ldr	r3, [r4, #4]
 8004972:	6123      	str	r3, [r4, #16]
 8004974:	2300      	movs	r3, #0
 8004976:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800497a:	e7aa      	b.n	80048d2 <_printf_i+0x146>
 800497c:	4632      	mov	r2, r6
 800497e:	4649      	mov	r1, r9
 8004980:	4640      	mov	r0, r8
 8004982:	6923      	ldr	r3, [r4, #16]
 8004984:	47d0      	blx	sl
 8004986:	3001      	adds	r0, #1
 8004988:	d0ad      	beq.n	80048e6 <_printf_i+0x15a>
 800498a:	6823      	ldr	r3, [r4, #0]
 800498c:	079b      	lsls	r3, r3, #30
 800498e:	d413      	bmi.n	80049b8 <_printf_i+0x22c>
 8004990:	68e0      	ldr	r0, [r4, #12]
 8004992:	9b03      	ldr	r3, [sp, #12]
 8004994:	4298      	cmp	r0, r3
 8004996:	bfb8      	it	lt
 8004998:	4618      	movlt	r0, r3
 800499a:	e7a6      	b.n	80048ea <_printf_i+0x15e>
 800499c:	2301      	movs	r3, #1
 800499e:	4632      	mov	r2, r6
 80049a0:	4649      	mov	r1, r9
 80049a2:	4640      	mov	r0, r8
 80049a4:	47d0      	blx	sl
 80049a6:	3001      	adds	r0, #1
 80049a8:	d09d      	beq.n	80048e6 <_printf_i+0x15a>
 80049aa:	3501      	adds	r5, #1
 80049ac:	68e3      	ldr	r3, [r4, #12]
 80049ae:	9903      	ldr	r1, [sp, #12]
 80049b0:	1a5b      	subs	r3, r3, r1
 80049b2:	42ab      	cmp	r3, r5
 80049b4:	dcf2      	bgt.n	800499c <_printf_i+0x210>
 80049b6:	e7eb      	b.n	8004990 <_printf_i+0x204>
 80049b8:	2500      	movs	r5, #0
 80049ba:	f104 0619 	add.w	r6, r4, #25
 80049be:	e7f5      	b.n	80049ac <_printf_i+0x220>
 80049c0:	08008850 	.word	0x08008850
 80049c4:	08008861 	.word	0x08008861

080049c8 <_scanf_float>:
 80049c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049cc:	b087      	sub	sp, #28
 80049ce:	9303      	str	r3, [sp, #12]
 80049d0:	688b      	ldr	r3, [r1, #8]
 80049d2:	4691      	mov	r9, r2
 80049d4:	1e5a      	subs	r2, r3, #1
 80049d6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80049da:	bf82      	ittt	hi
 80049dc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80049e0:	eb03 0b05 	addhi.w	fp, r3, r5
 80049e4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80049e8:	460a      	mov	r2, r1
 80049ea:	f04f 0500 	mov.w	r5, #0
 80049ee:	bf88      	it	hi
 80049f0:	608b      	strhi	r3, [r1, #8]
 80049f2:	680b      	ldr	r3, [r1, #0]
 80049f4:	4680      	mov	r8, r0
 80049f6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80049fa:	f842 3b1c 	str.w	r3, [r2], #28
 80049fe:	460c      	mov	r4, r1
 8004a00:	bf98      	it	ls
 8004a02:	f04f 0b00 	movls.w	fp, #0
 8004a06:	4616      	mov	r6, r2
 8004a08:	46aa      	mov	sl, r5
 8004a0a:	462f      	mov	r7, r5
 8004a0c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004a10:	9201      	str	r2, [sp, #4]
 8004a12:	9502      	str	r5, [sp, #8]
 8004a14:	68a2      	ldr	r2, [r4, #8]
 8004a16:	b15a      	cbz	r2, 8004a30 <_scanf_float+0x68>
 8004a18:	f8d9 3000 	ldr.w	r3, [r9]
 8004a1c:	781b      	ldrb	r3, [r3, #0]
 8004a1e:	2b4e      	cmp	r3, #78	@ 0x4e
 8004a20:	d862      	bhi.n	8004ae8 <_scanf_float+0x120>
 8004a22:	2b40      	cmp	r3, #64	@ 0x40
 8004a24:	d83a      	bhi.n	8004a9c <_scanf_float+0xd4>
 8004a26:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004a2a:	b2c8      	uxtb	r0, r1
 8004a2c:	280e      	cmp	r0, #14
 8004a2e:	d938      	bls.n	8004aa2 <_scanf_float+0xda>
 8004a30:	b11f      	cbz	r7, 8004a3a <_scanf_float+0x72>
 8004a32:	6823      	ldr	r3, [r4, #0]
 8004a34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a38:	6023      	str	r3, [r4, #0]
 8004a3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a3e:	f1ba 0f01 	cmp.w	sl, #1
 8004a42:	f200 8114 	bhi.w	8004c6e <_scanf_float+0x2a6>
 8004a46:	9b01      	ldr	r3, [sp, #4]
 8004a48:	429e      	cmp	r6, r3
 8004a4a:	f200 8105 	bhi.w	8004c58 <_scanf_float+0x290>
 8004a4e:	2001      	movs	r0, #1
 8004a50:	b007      	add	sp, #28
 8004a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a56:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004a5a:	2a0d      	cmp	r2, #13
 8004a5c:	d8e8      	bhi.n	8004a30 <_scanf_float+0x68>
 8004a5e:	a101      	add	r1, pc, #4	@ (adr r1, 8004a64 <_scanf_float+0x9c>)
 8004a60:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004a64:	08004bad 	.word	0x08004bad
 8004a68:	08004a31 	.word	0x08004a31
 8004a6c:	08004a31 	.word	0x08004a31
 8004a70:	08004a31 	.word	0x08004a31
 8004a74:	08004c09 	.word	0x08004c09
 8004a78:	08004be3 	.word	0x08004be3
 8004a7c:	08004a31 	.word	0x08004a31
 8004a80:	08004a31 	.word	0x08004a31
 8004a84:	08004bbb 	.word	0x08004bbb
 8004a88:	08004a31 	.word	0x08004a31
 8004a8c:	08004a31 	.word	0x08004a31
 8004a90:	08004a31 	.word	0x08004a31
 8004a94:	08004a31 	.word	0x08004a31
 8004a98:	08004b77 	.word	0x08004b77
 8004a9c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004aa0:	e7db      	b.n	8004a5a <_scanf_float+0x92>
 8004aa2:	290e      	cmp	r1, #14
 8004aa4:	d8c4      	bhi.n	8004a30 <_scanf_float+0x68>
 8004aa6:	a001      	add	r0, pc, #4	@ (adr r0, 8004aac <_scanf_float+0xe4>)
 8004aa8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004aac:	08004b67 	.word	0x08004b67
 8004ab0:	08004a31 	.word	0x08004a31
 8004ab4:	08004b67 	.word	0x08004b67
 8004ab8:	08004bf7 	.word	0x08004bf7
 8004abc:	08004a31 	.word	0x08004a31
 8004ac0:	08004b09 	.word	0x08004b09
 8004ac4:	08004b4d 	.word	0x08004b4d
 8004ac8:	08004b4d 	.word	0x08004b4d
 8004acc:	08004b4d 	.word	0x08004b4d
 8004ad0:	08004b4d 	.word	0x08004b4d
 8004ad4:	08004b4d 	.word	0x08004b4d
 8004ad8:	08004b4d 	.word	0x08004b4d
 8004adc:	08004b4d 	.word	0x08004b4d
 8004ae0:	08004b4d 	.word	0x08004b4d
 8004ae4:	08004b4d 	.word	0x08004b4d
 8004ae8:	2b6e      	cmp	r3, #110	@ 0x6e
 8004aea:	d809      	bhi.n	8004b00 <_scanf_float+0x138>
 8004aec:	2b60      	cmp	r3, #96	@ 0x60
 8004aee:	d8b2      	bhi.n	8004a56 <_scanf_float+0x8e>
 8004af0:	2b54      	cmp	r3, #84	@ 0x54
 8004af2:	d07b      	beq.n	8004bec <_scanf_float+0x224>
 8004af4:	2b59      	cmp	r3, #89	@ 0x59
 8004af6:	d19b      	bne.n	8004a30 <_scanf_float+0x68>
 8004af8:	2d07      	cmp	r5, #7
 8004afa:	d199      	bne.n	8004a30 <_scanf_float+0x68>
 8004afc:	2508      	movs	r5, #8
 8004afe:	e02f      	b.n	8004b60 <_scanf_float+0x198>
 8004b00:	2b74      	cmp	r3, #116	@ 0x74
 8004b02:	d073      	beq.n	8004bec <_scanf_float+0x224>
 8004b04:	2b79      	cmp	r3, #121	@ 0x79
 8004b06:	e7f6      	b.n	8004af6 <_scanf_float+0x12e>
 8004b08:	6821      	ldr	r1, [r4, #0]
 8004b0a:	05c8      	lsls	r0, r1, #23
 8004b0c:	d51e      	bpl.n	8004b4c <_scanf_float+0x184>
 8004b0e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004b12:	6021      	str	r1, [r4, #0]
 8004b14:	3701      	adds	r7, #1
 8004b16:	f1bb 0f00 	cmp.w	fp, #0
 8004b1a:	d003      	beq.n	8004b24 <_scanf_float+0x15c>
 8004b1c:	3201      	adds	r2, #1
 8004b1e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004b22:	60a2      	str	r2, [r4, #8]
 8004b24:	68a3      	ldr	r3, [r4, #8]
 8004b26:	3b01      	subs	r3, #1
 8004b28:	60a3      	str	r3, [r4, #8]
 8004b2a:	6923      	ldr	r3, [r4, #16]
 8004b2c:	3301      	adds	r3, #1
 8004b2e:	6123      	str	r3, [r4, #16]
 8004b30:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004b34:	3b01      	subs	r3, #1
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	f8c9 3004 	str.w	r3, [r9, #4]
 8004b3c:	f340 8083 	ble.w	8004c46 <_scanf_float+0x27e>
 8004b40:	f8d9 3000 	ldr.w	r3, [r9]
 8004b44:	3301      	adds	r3, #1
 8004b46:	f8c9 3000 	str.w	r3, [r9]
 8004b4a:	e763      	b.n	8004a14 <_scanf_float+0x4c>
 8004b4c:	eb1a 0105 	adds.w	r1, sl, r5
 8004b50:	f47f af6e 	bne.w	8004a30 <_scanf_float+0x68>
 8004b54:	460d      	mov	r5, r1
 8004b56:	468a      	mov	sl, r1
 8004b58:	6822      	ldr	r2, [r4, #0]
 8004b5a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004b5e:	6022      	str	r2, [r4, #0]
 8004b60:	f806 3b01 	strb.w	r3, [r6], #1
 8004b64:	e7de      	b.n	8004b24 <_scanf_float+0x15c>
 8004b66:	6822      	ldr	r2, [r4, #0]
 8004b68:	0610      	lsls	r0, r2, #24
 8004b6a:	f57f af61 	bpl.w	8004a30 <_scanf_float+0x68>
 8004b6e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b72:	6022      	str	r2, [r4, #0]
 8004b74:	e7f4      	b.n	8004b60 <_scanf_float+0x198>
 8004b76:	f1ba 0f00 	cmp.w	sl, #0
 8004b7a:	d10c      	bne.n	8004b96 <_scanf_float+0x1ce>
 8004b7c:	b977      	cbnz	r7, 8004b9c <_scanf_float+0x1d4>
 8004b7e:	6822      	ldr	r2, [r4, #0]
 8004b80:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004b84:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004b88:	d108      	bne.n	8004b9c <_scanf_float+0x1d4>
 8004b8a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004b8e:	f04f 0a01 	mov.w	sl, #1
 8004b92:	6022      	str	r2, [r4, #0]
 8004b94:	e7e4      	b.n	8004b60 <_scanf_float+0x198>
 8004b96:	f1ba 0f02 	cmp.w	sl, #2
 8004b9a:	d051      	beq.n	8004c40 <_scanf_float+0x278>
 8004b9c:	2d01      	cmp	r5, #1
 8004b9e:	d002      	beq.n	8004ba6 <_scanf_float+0x1de>
 8004ba0:	2d04      	cmp	r5, #4
 8004ba2:	f47f af45 	bne.w	8004a30 <_scanf_float+0x68>
 8004ba6:	3501      	adds	r5, #1
 8004ba8:	b2ed      	uxtb	r5, r5
 8004baa:	e7d9      	b.n	8004b60 <_scanf_float+0x198>
 8004bac:	f1ba 0f01 	cmp.w	sl, #1
 8004bb0:	f47f af3e 	bne.w	8004a30 <_scanf_float+0x68>
 8004bb4:	f04f 0a02 	mov.w	sl, #2
 8004bb8:	e7d2      	b.n	8004b60 <_scanf_float+0x198>
 8004bba:	b975      	cbnz	r5, 8004bda <_scanf_float+0x212>
 8004bbc:	2f00      	cmp	r7, #0
 8004bbe:	f47f af38 	bne.w	8004a32 <_scanf_float+0x6a>
 8004bc2:	6822      	ldr	r2, [r4, #0]
 8004bc4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004bc8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004bcc:	f040 80ff 	bne.w	8004dce <_scanf_float+0x406>
 8004bd0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004bd4:	2501      	movs	r5, #1
 8004bd6:	6022      	str	r2, [r4, #0]
 8004bd8:	e7c2      	b.n	8004b60 <_scanf_float+0x198>
 8004bda:	2d03      	cmp	r5, #3
 8004bdc:	d0e3      	beq.n	8004ba6 <_scanf_float+0x1de>
 8004bde:	2d05      	cmp	r5, #5
 8004be0:	e7df      	b.n	8004ba2 <_scanf_float+0x1da>
 8004be2:	2d02      	cmp	r5, #2
 8004be4:	f47f af24 	bne.w	8004a30 <_scanf_float+0x68>
 8004be8:	2503      	movs	r5, #3
 8004bea:	e7b9      	b.n	8004b60 <_scanf_float+0x198>
 8004bec:	2d06      	cmp	r5, #6
 8004bee:	f47f af1f 	bne.w	8004a30 <_scanf_float+0x68>
 8004bf2:	2507      	movs	r5, #7
 8004bf4:	e7b4      	b.n	8004b60 <_scanf_float+0x198>
 8004bf6:	6822      	ldr	r2, [r4, #0]
 8004bf8:	0591      	lsls	r1, r2, #22
 8004bfa:	f57f af19 	bpl.w	8004a30 <_scanf_float+0x68>
 8004bfe:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004c02:	6022      	str	r2, [r4, #0]
 8004c04:	9702      	str	r7, [sp, #8]
 8004c06:	e7ab      	b.n	8004b60 <_scanf_float+0x198>
 8004c08:	6822      	ldr	r2, [r4, #0]
 8004c0a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004c0e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004c12:	d005      	beq.n	8004c20 <_scanf_float+0x258>
 8004c14:	0550      	lsls	r0, r2, #21
 8004c16:	f57f af0b 	bpl.w	8004a30 <_scanf_float+0x68>
 8004c1a:	2f00      	cmp	r7, #0
 8004c1c:	f000 80d7 	beq.w	8004dce <_scanf_float+0x406>
 8004c20:	0591      	lsls	r1, r2, #22
 8004c22:	bf58      	it	pl
 8004c24:	9902      	ldrpl	r1, [sp, #8]
 8004c26:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004c2a:	bf58      	it	pl
 8004c2c:	1a79      	subpl	r1, r7, r1
 8004c2e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004c32:	f04f 0700 	mov.w	r7, #0
 8004c36:	bf58      	it	pl
 8004c38:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004c3c:	6022      	str	r2, [r4, #0]
 8004c3e:	e78f      	b.n	8004b60 <_scanf_float+0x198>
 8004c40:	f04f 0a03 	mov.w	sl, #3
 8004c44:	e78c      	b.n	8004b60 <_scanf_float+0x198>
 8004c46:	4649      	mov	r1, r9
 8004c48:	4640      	mov	r0, r8
 8004c4a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004c4e:	4798      	blx	r3
 8004c50:	2800      	cmp	r0, #0
 8004c52:	f43f aedf 	beq.w	8004a14 <_scanf_float+0x4c>
 8004c56:	e6eb      	b.n	8004a30 <_scanf_float+0x68>
 8004c58:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c5c:	464a      	mov	r2, r9
 8004c5e:	4640      	mov	r0, r8
 8004c60:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004c64:	4798      	blx	r3
 8004c66:	6923      	ldr	r3, [r4, #16]
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	6123      	str	r3, [r4, #16]
 8004c6c:	e6eb      	b.n	8004a46 <_scanf_float+0x7e>
 8004c6e:	1e6b      	subs	r3, r5, #1
 8004c70:	2b06      	cmp	r3, #6
 8004c72:	d824      	bhi.n	8004cbe <_scanf_float+0x2f6>
 8004c74:	2d02      	cmp	r5, #2
 8004c76:	d836      	bhi.n	8004ce6 <_scanf_float+0x31e>
 8004c78:	9b01      	ldr	r3, [sp, #4]
 8004c7a:	429e      	cmp	r6, r3
 8004c7c:	f67f aee7 	bls.w	8004a4e <_scanf_float+0x86>
 8004c80:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c84:	464a      	mov	r2, r9
 8004c86:	4640      	mov	r0, r8
 8004c88:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004c8c:	4798      	blx	r3
 8004c8e:	6923      	ldr	r3, [r4, #16]
 8004c90:	3b01      	subs	r3, #1
 8004c92:	6123      	str	r3, [r4, #16]
 8004c94:	e7f0      	b.n	8004c78 <_scanf_float+0x2b0>
 8004c96:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c9a:	464a      	mov	r2, r9
 8004c9c:	4640      	mov	r0, r8
 8004c9e:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004ca2:	4798      	blx	r3
 8004ca4:	6923      	ldr	r3, [r4, #16]
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	6123      	str	r3, [r4, #16]
 8004caa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004cae:	fa5f fa8a 	uxtb.w	sl, sl
 8004cb2:	f1ba 0f02 	cmp.w	sl, #2
 8004cb6:	d1ee      	bne.n	8004c96 <_scanf_float+0x2ce>
 8004cb8:	3d03      	subs	r5, #3
 8004cba:	b2ed      	uxtb	r5, r5
 8004cbc:	1b76      	subs	r6, r6, r5
 8004cbe:	6823      	ldr	r3, [r4, #0]
 8004cc0:	05da      	lsls	r2, r3, #23
 8004cc2:	d530      	bpl.n	8004d26 <_scanf_float+0x35e>
 8004cc4:	055b      	lsls	r3, r3, #21
 8004cc6:	d511      	bpl.n	8004cec <_scanf_float+0x324>
 8004cc8:	9b01      	ldr	r3, [sp, #4]
 8004cca:	429e      	cmp	r6, r3
 8004ccc:	f67f aebf 	bls.w	8004a4e <_scanf_float+0x86>
 8004cd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004cd4:	464a      	mov	r2, r9
 8004cd6:	4640      	mov	r0, r8
 8004cd8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004cdc:	4798      	blx	r3
 8004cde:	6923      	ldr	r3, [r4, #16]
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	6123      	str	r3, [r4, #16]
 8004ce4:	e7f0      	b.n	8004cc8 <_scanf_float+0x300>
 8004ce6:	46aa      	mov	sl, r5
 8004ce8:	46b3      	mov	fp, r6
 8004cea:	e7de      	b.n	8004caa <_scanf_float+0x2e2>
 8004cec:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004cf0:	6923      	ldr	r3, [r4, #16]
 8004cf2:	2965      	cmp	r1, #101	@ 0x65
 8004cf4:	f103 33ff 	add.w	r3, r3, #4294967295
 8004cf8:	f106 35ff 	add.w	r5, r6, #4294967295
 8004cfc:	6123      	str	r3, [r4, #16]
 8004cfe:	d00c      	beq.n	8004d1a <_scanf_float+0x352>
 8004d00:	2945      	cmp	r1, #69	@ 0x45
 8004d02:	d00a      	beq.n	8004d1a <_scanf_float+0x352>
 8004d04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004d08:	464a      	mov	r2, r9
 8004d0a:	4640      	mov	r0, r8
 8004d0c:	4798      	blx	r3
 8004d0e:	6923      	ldr	r3, [r4, #16]
 8004d10:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004d14:	3b01      	subs	r3, #1
 8004d16:	1eb5      	subs	r5, r6, #2
 8004d18:	6123      	str	r3, [r4, #16]
 8004d1a:	464a      	mov	r2, r9
 8004d1c:	4640      	mov	r0, r8
 8004d1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004d22:	4798      	blx	r3
 8004d24:	462e      	mov	r6, r5
 8004d26:	6822      	ldr	r2, [r4, #0]
 8004d28:	f012 0210 	ands.w	r2, r2, #16
 8004d2c:	d001      	beq.n	8004d32 <_scanf_float+0x36a>
 8004d2e:	2000      	movs	r0, #0
 8004d30:	e68e      	b.n	8004a50 <_scanf_float+0x88>
 8004d32:	7032      	strb	r2, [r6, #0]
 8004d34:	6823      	ldr	r3, [r4, #0]
 8004d36:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d3e:	d125      	bne.n	8004d8c <_scanf_float+0x3c4>
 8004d40:	9b02      	ldr	r3, [sp, #8]
 8004d42:	429f      	cmp	r7, r3
 8004d44:	d00a      	beq.n	8004d5c <_scanf_float+0x394>
 8004d46:	1bda      	subs	r2, r3, r7
 8004d48:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004d4c:	429e      	cmp	r6, r3
 8004d4e:	bf28      	it	cs
 8004d50:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004d54:	4630      	mov	r0, r6
 8004d56:	491f      	ldr	r1, [pc, #124]	@ (8004dd4 <_scanf_float+0x40c>)
 8004d58:	f000 f914 	bl	8004f84 <siprintf>
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	4640      	mov	r0, r8
 8004d60:	9901      	ldr	r1, [sp, #4]
 8004d62:	f002 fbfd 	bl	8007560 <_strtod_r>
 8004d66:	9b03      	ldr	r3, [sp, #12]
 8004d68:	6825      	ldr	r5, [r4, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f015 0f02 	tst.w	r5, #2
 8004d70:	4606      	mov	r6, r0
 8004d72:	460f      	mov	r7, r1
 8004d74:	f103 0204 	add.w	r2, r3, #4
 8004d78:	d015      	beq.n	8004da6 <_scanf_float+0x3de>
 8004d7a:	9903      	ldr	r1, [sp, #12]
 8004d7c:	600a      	str	r2, [r1, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	e9c3 6700 	strd	r6, r7, [r3]
 8004d84:	68e3      	ldr	r3, [r4, #12]
 8004d86:	3301      	adds	r3, #1
 8004d88:	60e3      	str	r3, [r4, #12]
 8004d8a:	e7d0      	b.n	8004d2e <_scanf_float+0x366>
 8004d8c:	9b04      	ldr	r3, [sp, #16]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d0e4      	beq.n	8004d5c <_scanf_float+0x394>
 8004d92:	9905      	ldr	r1, [sp, #20]
 8004d94:	230a      	movs	r3, #10
 8004d96:	4640      	mov	r0, r8
 8004d98:	3101      	adds	r1, #1
 8004d9a:	f002 fc61 	bl	8007660 <_strtol_r>
 8004d9e:	9b04      	ldr	r3, [sp, #16]
 8004da0:	9e05      	ldr	r6, [sp, #20]
 8004da2:	1ac2      	subs	r2, r0, r3
 8004da4:	e7d0      	b.n	8004d48 <_scanf_float+0x380>
 8004da6:	076d      	lsls	r5, r5, #29
 8004da8:	d4e7      	bmi.n	8004d7a <_scanf_float+0x3b2>
 8004daa:	9d03      	ldr	r5, [sp, #12]
 8004dac:	602a      	str	r2, [r5, #0]
 8004dae:	681d      	ldr	r5, [r3, #0]
 8004db0:	4602      	mov	r2, r0
 8004db2:	460b      	mov	r3, r1
 8004db4:	f7fb fe2a 	bl	8000a0c <__aeabi_dcmpun>
 8004db8:	b120      	cbz	r0, 8004dc4 <_scanf_float+0x3fc>
 8004dba:	4807      	ldr	r0, [pc, #28]	@ (8004dd8 <_scanf_float+0x410>)
 8004dbc:	f000 f9d6 	bl	800516c <nanf>
 8004dc0:	6028      	str	r0, [r5, #0]
 8004dc2:	e7df      	b.n	8004d84 <_scanf_float+0x3bc>
 8004dc4:	4630      	mov	r0, r6
 8004dc6:	4639      	mov	r1, r7
 8004dc8:	f7fb fe7e 	bl	8000ac8 <__aeabi_d2f>
 8004dcc:	e7f8      	b.n	8004dc0 <_scanf_float+0x3f8>
 8004dce:	2700      	movs	r7, #0
 8004dd0:	e633      	b.n	8004a3a <_scanf_float+0x72>
 8004dd2:	bf00      	nop
 8004dd4:	08008872 	.word	0x08008872
 8004dd8:	080089b3 	.word	0x080089b3

08004ddc <std>:
 8004ddc:	2300      	movs	r3, #0
 8004dde:	b510      	push	{r4, lr}
 8004de0:	4604      	mov	r4, r0
 8004de2:	e9c0 3300 	strd	r3, r3, [r0]
 8004de6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004dea:	6083      	str	r3, [r0, #8]
 8004dec:	8181      	strh	r1, [r0, #12]
 8004dee:	6643      	str	r3, [r0, #100]	@ 0x64
 8004df0:	81c2      	strh	r2, [r0, #14]
 8004df2:	6183      	str	r3, [r0, #24]
 8004df4:	4619      	mov	r1, r3
 8004df6:	2208      	movs	r2, #8
 8004df8:	305c      	adds	r0, #92	@ 0x5c
 8004dfa:	f000 f928 	bl	800504e <memset>
 8004dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8004e34 <std+0x58>)
 8004e00:	6224      	str	r4, [r4, #32]
 8004e02:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e04:	4b0c      	ldr	r3, [pc, #48]	@ (8004e38 <std+0x5c>)
 8004e06:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e08:	4b0c      	ldr	r3, [pc, #48]	@ (8004e3c <std+0x60>)
 8004e0a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e40 <std+0x64>)
 8004e0e:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e10:	4b0c      	ldr	r3, [pc, #48]	@ (8004e44 <std+0x68>)
 8004e12:	429c      	cmp	r4, r3
 8004e14:	d006      	beq.n	8004e24 <std+0x48>
 8004e16:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004e1a:	4294      	cmp	r4, r2
 8004e1c:	d002      	beq.n	8004e24 <std+0x48>
 8004e1e:	33d0      	adds	r3, #208	@ 0xd0
 8004e20:	429c      	cmp	r4, r3
 8004e22:	d105      	bne.n	8004e30 <std+0x54>
 8004e24:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004e28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e2c:	f000 b98c 	b.w	8005148 <__retarget_lock_init_recursive>
 8004e30:	bd10      	pop	{r4, pc}
 8004e32:	bf00      	nop
 8004e34:	08004fc9 	.word	0x08004fc9
 8004e38:	08004feb 	.word	0x08004feb
 8004e3c:	08005023 	.word	0x08005023
 8004e40:	08005047 	.word	0x08005047
 8004e44:	200002f0 	.word	0x200002f0

08004e48 <stdio_exit_handler>:
 8004e48:	4a02      	ldr	r2, [pc, #8]	@ (8004e54 <stdio_exit_handler+0xc>)
 8004e4a:	4903      	ldr	r1, [pc, #12]	@ (8004e58 <stdio_exit_handler+0x10>)
 8004e4c:	4803      	ldr	r0, [pc, #12]	@ (8004e5c <stdio_exit_handler+0x14>)
 8004e4e:	f000 b869 	b.w	8004f24 <_fwalk_sglue>
 8004e52:	bf00      	nop
 8004e54:	20000010 	.word	0x20000010
 8004e58:	08007c95 	.word	0x08007c95
 8004e5c:	20000020 	.word	0x20000020

08004e60 <cleanup_stdio>:
 8004e60:	6841      	ldr	r1, [r0, #4]
 8004e62:	4b0c      	ldr	r3, [pc, #48]	@ (8004e94 <cleanup_stdio+0x34>)
 8004e64:	b510      	push	{r4, lr}
 8004e66:	4299      	cmp	r1, r3
 8004e68:	4604      	mov	r4, r0
 8004e6a:	d001      	beq.n	8004e70 <cleanup_stdio+0x10>
 8004e6c:	f002 ff12 	bl	8007c94 <_fflush_r>
 8004e70:	68a1      	ldr	r1, [r4, #8]
 8004e72:	4b09      	ldr	r3, [pc, #36]	@ (8004e98 <cleanup_stdio+0x38>)
 8004e74:	4299      	cmp	r1, r3
 8004e76:	d002      	beq.n	8004e7e <cleanup_stdio+0x1e>
 8004e78:	4620      	mov	r0, r4
 8004e7a:	f002 ff0b 	bl	8007c94 <_fflush_r>
 8004e7e:	68e1      	ldr	r1, [r4, #12]
 8004e80:	4b06      	ldr	r3, [pc, #24]	@ (8004e9c <cleanup_stdio+0x3c>)
 8004e82:	4299      	cmp	r1, r3
 8004e84:	d004      	beq.n	8004e90 <cleanup_stdio+0x30>
 8004e86:	4620      	mov	r0, r4
 8004e88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e8c:	f002 bf02 	b.w	8007c94 <_fflush_r>
 8004e90:	bd10      	pop	{r4, pc}
 8004e92:	bf00      	nop
 8004e94:	200002f0 	.word	0x200002f0
 8004e98:	20000358 	.word	0x20000358
 8004e9c:	200003c0 	.word	0x200003c0

08004ea0 <global_stdio_init.part.0>:
 8004ea0:	b510      	push	{r4, lr}
 8004ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ed0 <global_stdio_init.part.0+0x30>)
 8004ea4:	4c0b      	ldr	r4, [pc, #44]	@ (8004ed4 <global_stdio_init.part.0+0x34>)
 8004ea6:	4a0c      	ldr	r2, [pc, #48]	@ (8004ed8 <global_stdio_init.part.0+0x38>)
 8004ea8:	4620      	mov	r0, r4
 8004eaa:	601a      	str	r2, [r3, #0]
 8004eac:	2104      	movs	r1, #4
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f7ff ff94 	bl	8004ddc <std>
 8004eb4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004eb8:	2201      	movs	r2, #1
 8004eba:	2109      	movs	r1, #9
 8004ebc:	f7ff ff8e 	bl	8004ddc <std>
 8004ec0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004ec4:	2202      	movs	r2, #2
 8004ec6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004eca:	2112      	movs	r1, #18
 8004ecc:	f7ff bf86 	b.w	8004ddc <std>
 8004ed0:	20000428 	.word	0x20000428
 8004ed4:	200002f0 	.word	0x200002f0
 8004ed8:	08004e49 	.word	0x08004e49

08004edc <__sfp_lock_acquire>:
 8004edc:	4801      	ldr	r0, [pc, #4]	@ (8004ee4 <__sfp_lock_acquire+0x8>)
 8004ede:	f000 b934 	b.w	800514a <__retarget_lock_acquire_recursive>
 8004ee2:	bf00      	nop
 8004ee4:	20000431 	.word	0x20000431

08004ee8 <__sfp_lock_release>:
 8004ee8:	4801      	ldr	r0, [pc, #4]	@ (8004ef0 <__sfp_lock_release+0x8>)
 8004eea:	f000 b92f 	b.w	800514c <__retarget_lock_release_recursive>
 8004eee:	bf00      	nop
 8004ef0:	20000431 	.word	0x20000431

08004ef4 <__sinit>:
 8004ef4:	b510      	push	{r4, lr}
 8004ef6:	4604      	mov	r4, r0
 8004ef8:	f7ff fff0 	bl	8004edc <__sfp_lock_acquire>
 8004efc:	6a23      	ldr	r3, [r4, #32]
 8004efe:	b11b      	cbz	r3, 8004f08 <__sinit+0x14>
 8004f00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f04:	f7ff bff0 	b.w	8004ee8 <__sfp_lock_release>
 8004f08:	4b04      	ldr	r3, [pc, #16]	@ (8004f1c <__sinit+0x28>)
 8004f0a:	6223      	str	r3, [r4, #32]
 8004f0c:	4b04      	ldr	r3, [pc, #16]	@ (8004f20 <__sinit+0x2c>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d1f5      	bne.n	8004f00 <__sinit+0xc>
 8004f14:	f7ff ffc4 	bl	8004ea0 <global_stdio_init.part.0>
 8004f18:	e7f2      	b.n	8004f00 <__sinit+0xc>
 8004f1a:	bf00      	nop
 8004f1c:	08004e61 	.word	0x08004e61
 8004f20:	20000428 	.word	0x20000428

08004f24 <_fwalk_sglue>:
 8004f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f28:	4607      	mov	r7, r0
 8004f2a:	4688      	mov	r8, r1
 8004f2c:	4614      	mov	r4, r2
 8004f2e:	2600      	movs	r6, #0
 8004f30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f34:	f1b9 0901 	subs.w	r9, r9, #1
 8004f38:	d505      	bpl.n	8004f46 <_fwalk_sglue+0x22>
 8004f3a:	6824      	ldr	r4, [r4, #0]
 8004f3c:	2c00      	cmp	r4, #0
 8004f3e:	d1f7      	bne.n	8004f30 <_fwalk_sglue+0xc>
 8004f40:	4630      	mov	r0, r6
 8004f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f46:	89ab      	ldrh	r3, [r5, #12]
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d907      	bls.n	8004f5c <_fwalk_sglue+0x38>
 8004f4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f50:	3301      	adds	r3, #1
 8004f52:	d003      	beq.n	8004f5c <_fwalk_sglue+0x38>
 8004f54:	4629      	mov	r1, r5
 8004f56:	4638      	mov	r0, r7
 8004f58:	47c0      	blx	r8
 8004f5a:	4306      	orrs	r6, r0
 8004f5c:	3568      	adds	r5, #104	@ 0x68
 8004f5e:	e7e9      	b.n	8004f34 <_fwalk_sglue+0x10>

08004f60 <iprintf>:
 8004f60:	b40f      	push	{r0, r1, r2, r3}
 8004f62:	b507      	push	{r0, r1, r2, lr}
 8004f64:	4906      	ldr	r1, [pc, #24]	@ (8004f80 <iprintf+0x20>)
 8004f66:	ab04      	add	r3, sp, #16
 8004f68:	6808      	ldr	r0, [r1, #0]
 8004f6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f6e:	6881      	ldr	r1, [r0, #8]
 8004f70:	9301      	str	r3, [sp, #4]
 8004f72:	f002 fcf7 	bl	8007964 <_vfiprintf_r>
 8004f76:	b003      	add	sp, #12
 8004f78:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f7c:	b004      	add	sp, #16
 8004f7e:	4770      	bx	lr
 8004f80:	2000001c 	.word	0x2000001c

08004f84 <siprintf>:
 8004f84:	b40e      	push	{r1, r2, r3}
 8004f86:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004f8a:	b510      	push	{r4, lr}
 8004f8c:	2400      	movs	r4, #0
 8004f8e:	b09d      	sub	sp, #116	@ 0x74
 8004f90:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004f92:	9002      	str	r0, [sp, #8]
 8004f94:	9006      	str	r0, [sp, #24]
 8004f96:	9107      	str	r1, [sp, #28]
 8004f98:	9104      	str	r1, [sp, #16]
 8004f9a:	4809      	ldr	r0, [pc, #36]	@ (8004fc0 <siprintf+0x3c>)
 8004f9c:	4909      	ldr	r1, [pc, #36]	@ (8004fc4 <siprintf+0x40>)
 8004f9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fa2:	9105      	str	r1, [sp, #20]
 8004fa4:	6800      	ldr	r0, [r0, #0]
 8004fa6:	a902      	add	r1, sp, #8
 8004fa8:	9301      	str	r3, [sp, #4]
 8004faa:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004fac:	f002 fbb6 	bl	800771c <_svfiprintf_r>
 8004fb0:	9b02      	ldr	r3, [sp, #8]
 8004fb2:	701c      	strb	r4, [r3, #0]
 8004fb4:	b01d      	add	sp, #116	@ 0x74
 8004fb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fba:	b003      	add	sp, #12
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	2000001c 	.word	0x2000001c
 8004fc4:	ffff0208 	.word	0xffff0208

08004fc8 <__sread>:
 8004fc8:	b510      	push	{r4, lr}
 8004fca:	460c      	mov	r4, r1
 8004fcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fd0:	f000 f86c 	bl	80050ac <_read_r>
 8004fd4:	2800      	cmp	r0, #0
 8004fd6:	bfab      	itete	ge
 8004fd8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004fda:	89a3      	ldrhlt	r3, [r4, #12]
 8004fdc:	181b      	addge	r3, r3, r0
 8004fde:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004fe2:	bfac      	ite	ge
 8004fe4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004fe6:	81a3      	strhlt	r3, [r4, #12]
 8004fe8:	bd10      	pop	{r4, pc}

08004fea <__swrite>:
 8004fea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fee:	461f      	mov	r7, r3
 8004ff0:	898b      	ldrh	r3, [r1, #12]
 8004ff2:	4605      	mov	r5, r0
 8004ff4:	05db      	lsls	r3, r3, #23
 8004ff6:	460c      	mov	r4, r1
 8004ff8:	4616      	mov	r6, r2
 8004ffa:	d505      	bpl.n	8005008 <__swrite+0x1e>
 8004ffc:	2302      	movs	r3, #2
 8004ffe:	2200      	movs	r2, #0
 8005000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005004:	f000 f840 	bl	8005088 <_lseek_r>
 8005008:	89a3      	ldrh	r3, [r4, #12]
 800500a:	4632      	mov	r2, r6
 800500c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005010:	81a3      	strh	r3, [r4, #12]
 8005012:	4628      	mov	r0, r5
 8005014:	463b      	mov	r3, r7
 8005016:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800501a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800501e:	f000 b857 	b.w	80050d0 <_write_r>

08005022 <__sseek>:
 8005022:	b510      	push	{r4, lr}
 8005024:	460c      	mov	r4, r1
 8005026:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800502a:	f000 f82d 	bl	8005088 <_lseek_r>
 800502e:	1c43      	adds	r3, r0, #1
 8005030:	89a3      	ldrh	r3, [r4, #12]
 8005032:	bf15      	itete	ne
 8005034:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005036:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800503a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800503e:	81a3      	strheq	r3, [r4, #12]
 8005040:	bf18      	it	ne
 8005042:	81a3      	strhne	r3, [r4, #12]
 8005044:	bd10      	pop	{r4, pc}

08005046 <__sclose>:
 8005046:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800504a:	f000 b80d 	b.w	8005068 <_close_r>

0800504e <memset>:
 800504e:	4603      	mov	r3, r0
 8005050:	4402      	add	r2, r0
 8005052:	4293      	cmp	r3, r2
 8005054:	d100      	bne.n	8005058 <memset+0xa>
 8005056:	4770      	bx	lr
 8005058:	f803 1b01 	strb.w	r1, [r3], #1
 800505c:	e7f9      	b.n	8005052 <memset+0x4>
	...

08005060 <_localeconv_r>:
 8005060:	4800      	ldr	r0, [pc, #0]	@ (8005064 <_localeconv_r+0x4>)
 8005062:	4770      	bx	lr
 8005064:	2000015c 	.word	0x2000015c

08005068 <_close_r>:
 8005068:	b538      	push	{r3, r4, r5, lr}
 800506a:	2300      	movs	r3, #0
 800506c:	4d05      	ldr	r5, [pc, #20]	@ (8005084 <_close_r+0x1c>)
 800506e:	4604      	mov	r4, r0
 8005070:	4608      	mov	r0, r1
 8005072:	602b      	str	r3, [r5, #0]
 8005074:	f7fc fc07 	bl	8001886 <_close>
 8005078:	1c43      	adds	r3, r0, #1
 800507a:	d102      	bne.n	8005082 <_close_r+0x1a>
 800507c:	682b      	ldr	r3, [r5, #0]
 800507e:	b103      	cbz	r3, 8005082 <_close_r+0x1a>
 8005080:	6023      	str	r3, [r4, #0]
 8005082:	bd38      	pop	{r3, r4, r5, pc}
 8005084:	2000042c 	.word	0x2000042c

08005088 <_lseek_r>:
 8005088:	b538      	push	{r3, r4, r5, lr}
 800508a:	4604      	mov	r4, r0
 800508c:	4608      	mov	r0, r1
 800508e:	4611      	mov	r1, r2
 8005090:	2200      	movs	r2, #0
 8005092:	4d05      	ldr	r5, [pc, #20]	@ (80050a8 <_lseek_r+0x20>)
 8005094:	602a      	str	r2, [r5, #0]
 8005096:	461a      	mov	r2, r3
 8005098:	f7fc fc19 	bl	80018ce <_lseek>
 800509c:	1c43      	adds	r3, r0, #1
 800509e:	d102      	bne.n	80050a6 <_lseek_r+0x1e>
 80050a0:	682b      	ldr	r3, [r5, #0]
 80050a2:	b103      	cbz	r3, 80050a6 <_lseek_r+0x1e>
 80050a4:	6023      	str	r3, [r4, #0]
 80050a6:	bd38      	pop	{r3, r4, r5, pc}
 80050a8:	2000042c 	.word	0x2000042c

080050ac <_read_r>:
 80050ac:	b538      	push	{r3, r4, r5, lr}
 80050ae:	4604      	mov	r4, r0
 80050b0:	4608      	mov	r0, r1
 80050b2:	4611      	mov	r1, r2
 80050b4:	2200      	movs	r2, #0
 80050b6:	4d05      	ldr	r5, [pc, #20]	@ (80050cc <_read_r+0x20>)
 80050b8:	602a      	str	r2, [r5, #0]
 80050ba:	461a      	mov	r2, r3
 80050bc:	f7fc fbaa 	bl	8001814 <_read>
 80050c0:	1c43      	adds	r3, r0, #1
 80050c2:	d102      	bne.n	80050ca <_read_r+0x1e>
 80050c4:	682b      	ldr	r3, [r5, #0]
 80050c6:	b103      	cbz	r3, 80050ca <_read_r+0x1e>
 80050c8:	6023      	str	r3, [r4, #0]
 80050ca:	bd38      	pop	{r3, r4, r5, pc}
 80050cc:	2000042c 	.word	0x2000042c

080050d0 <_write_r>:
 80050d0:	b538      	push	{r3, r4, r5, lr}
 80050d2:	4604      	mov	r4, r0
 80050d4:	4608      	mov	r0, r1
 80050d6:	4611      	mov	r1, r2
 80050d8:	2200      	movs	r2, #0
 80050da:	4d05      	ldr	r5, [pc, #20]	@ (80050f0 <_write_r+0x20>)
 80050dc:	602a      	str	r2, [r5, #0]
 80050de:	461a      	mov	r2, r3
 80050e0:	f7fc fbb5 	bl	800184e <_write>
 80050e4:	1c43      	adds	r3, r0, #1
 80050e6:	d102      	bne.n	80050ee <_write_r+0x1e>
 80050e8:	682b      	ldr	r3, [r5, #0]
 80050ea:	b103      	cbz	r3, 80050ee <_write_r+0x1e>
 80050ec:	6023      	str	r3, [r4, #0]
 80050ee:	bd38      	pop	{r3, r4, r5, pc}
 80050f0:	2000042c 	.word	0x2000042c

080050f4 <__errno>:
 80050f4:	4b01      	ldr	r3, [pc, #4]	@ (80050fc <__errno+0x8>)
 80050f6:	6818      	ldr	r0, [r3, #0]
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	2000001c 	.word	0x2000001c

08005100 <__libc_init_array>:
 8005100:	b570      	push	{r4, r5, r6, lr}
 8005102:	2600      	movs	r6, #0
 8005104:	4d0c      	ldr	r5, [pc, #48]	@ (8005138 <__libc_init_array+0x38>)
 8005106:	4c0d      	ldr	r4, [pc, #52]	@ (800513c <__libc_init_array+0x3c>)
 8005108:	1b64      	subs	r4, r4, r5
 800510a:	10a4      	asrs	r4, r4, #2
 800510c:	42a6      	cmp	r6, r4
 800510e:	d109      	bne.n	8005124 <__libc_init_array+0x24>
 8005110:	f003 fb6e 	bl	80087f0 <_init>
 8005114:	2600      	movs	r6, #0
 8005116:	4d0a      	ldr	r5, [pc, #40]	@ (8005140 <__libc_init_array+0x40>)
 8005118:	4c0a      	ldr	r4, [pc, #40]	@ (8005144 <__libc_init_array+0x44>)
 800511a:	1b64      	subs	r4, r4, r5
 800511c:	10a4      	asrs	r4, r4, #2
 800511e:	42a6      	cmp	r6, r4
 8005120:	d105      	bne.n	800512e <__libc_init_array+0x2e>
 8005122:	bd70      	pop	{r4, r5, r6, pc}
 8005124:	f855 3b04 	ldr.w	r3, [r5], #4
 8005128:	4798      	blx	r3
 800512a:	3601      	adds	r6, #1
 800512c:	e7ee      	b.n	800510c <__libc_init_array+0xc>
 800512e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005132:	4798      	blx	r3
 8005134:	3601      	adds	r6, #1
 8005136:	e7f2      	b.n	800511e <__libc_init_array+0x1e>
 8005138:	08008c6c 	.word	0x08008c6c
 800513c:	08008c6c 	.word	0x08008c6c
 8005140:	08008c6c 	.word	0x08008c6c
 8005144:	08008c70 	.word	0x08008c70

08005148 <__retarget_lock_init_recursive>:
 8005148:	4770      	bx	lr

0800514a <__retarget_lock_acquire_recursive>:
 800514a:	4770      	bx	lr

0800514c <__retarget_lock_release_recursive>:
 800514c:	4770      	bx	lr

0800514e <memchr>:
 800514e:	4603      	mov	r3, r0
 8005150:	b510      	push	{r4, lr}
 8005152:	b2c9      	uxtb	r1, r1
 8005154:	4402      	add	r2, r0
 8005156:	4293      	cmp	r3, r2
 8005158:	4618      	mov	r0, r3
 800515a:	d101      	bne.n	8005160 <memchr+0x12>
 800515c:	2000      	movs	r0, #0
 800515e:	e003      	b.n	8005168 <memchr+0x1a>
 8005160:	7804      	ldrb	r4, [r0, #0]
 8005162:	3301      	adds	r3, #1
 8005164:	428c      	cmp	r4, r1
 8005166:	d1f6      	bne.n	8005156 <memchr+0x8>
 8005168:	bd10      	pop	{r4, pc}
	...

0800516c <nanf>:
 800516c:	4800      	ldr	r0, [pc, #0]	@ (8005170 <nanf+0x4>)
 800516e:	4770      	bx	lr
 8005170:	7fc00000 	.word	0x7fc00000

08005174 <quorem>:
 8005174:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005178:	6903      	ldr	r3, [r0, #16]
 800517a:	690c      	ldr	r4, [r1, #16]
 800517c:	4607      	mov	r7, r0
 800517e:	42a3      	cmp	r3, r4
 8005180:	db7e      	blt.n	8005280 <quorem+0x10c>
 8005182:	3c01      	subs	r4, #1
 8005184:	00a3      	lsls	r3, r4, #2
 8005186:	f100 0514 	add.w	r5, r0, #20
 800518a:	f101 0814 	add.w	r8, r1, #20
 800518e:	9300      	str	r3, [sp, #0]
 8005190:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005194:	9301      	str	r3, [sp, #4]
 8005196:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800519a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800519e:	3301      	adds	r3, #1
 80051a0:	429a      	cmp	r2, r3
 80051a2:	fbb2 f6f3 	udiv	r6, r2, r3
 80051a6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80051aa:	d32e      	bcc.n	800520a <quorem+0x96>
 80051ac:	f04f 0a00 	mov.w	sl, #0
 80051b0:	46c4      	mov	ip, r8
 80051b2:	46ae      	mov	lr, r5
 80051b4:	46d3      	mov	fp, sl
 80051b6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80051ba:	b298      	uxth	r0, r3
 80051bc:	fb06 a000 	mla	r0, r6, r0, sl
 80051c0:	0c1b      	lsrs	r3, r3, #16
 80051c2:	0c02      	lsrs	r2, r0, #16
 80051c4:	fb06 2303 	mla	r3, r6, r3, r2
 80051c8:	f8de 2000 	ldr.w	r2, [lr]
 80051cc:	b280      	uxth	r0, r0
 80051ce:	b292      	uxth	r2, r2
 80051d0:	1a12      	subs	r2, r2, r0
 80051d2:	445a      	add	r2, fp
 80051d4:	f8de 0000 	ldr.w	r0, [lr]
 80051d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80051dc:	b29b      	uxth	r3, r3
 80051de:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80051e2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80051e6:	b292      	uxth	r2, r2
 80051e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80051ec:	45e1      	cmp	r9, ip
 80051ee:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80051f2:	f84e 2b04 	str.w	r2, [lr], #4
 80051f6:	d2de      	bcs.n	80051b6 <quorem+0x42>
 80051f8:	9b00      	ldr	r3, [sp, #0]
 80051fa:	58eb      	ldr	r3, [r5, r3]
 80051fc:	b92b      	cbnz	r3, 800520a <quorem+0x96>
 80051fe:	9b01      	ldr	r3, [sp, #4]
 8005200:	3b04      	subs	r3, #4
 8005202:	429d      	cmp	r5, r3
 8005204:	461a      	mov	r2, r3
 8005206:	d32f      	bcc.n	8005268 <quorem+0xf4>
 8005208:	613c      	str	r4, [r7, #16]
 800520a:	4638      	mov	r0, r7
 800520c:	f001 f9ca 	bl	80065a4 <__mcmp>
 8005210:	2800      	cmp	r0, #0
 8005212:	db25      	blt.n	8005260 <quorem+0xec>
 8005214:	4629      	mov	r1, r5
 8005216:	2000      	movs	r0, #0
 8005218:	f858 2b04 	ldr.w	r2, [r8], #4
 800521c:	f8d1 c000 	ldr.w	ip, [r1]
 8005220:	fa1f fe82 	uxth.w	lr, r2
 8005224:	fa1f f38c 	uxth.w	r3, ip
 8005228:	eba3 030e 	sub.w	r3, r3, lr
 800522c:	4403      	add	r3, r0
 800522e:	0c12      	lsrs	r2, r2, #16
 8005230:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005234:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005238:	b29b      	uxth	r3, r3
 800523a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800523e:	45c1      	cmp	r9, r8
 8005240:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005244:	f841 3b04 	str.w	r3, [r1], #4
 8005248:	d2e6      	bcs.n	8005218 <quorem+0xa4>
 800524a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800524e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005252:	b922      	cbnz	r2, 800525e <quorem+0xea>
 8005254:	3b04      	subs	r3, #4
 8005256:	429d      	cmp	r5, r3
 8005258:	461a      	mov	r2, r3
 800525a:	d30b      	bcc.n	8005274 <quorem+0x100>
 800525c:	613c      	str	r4, [r7, #16]
 800525e:	3601      	adds	r6, #1
 8005260:	4630      	mov	r0, r6
 8005262:	b003      	add	sp, #12
 8005264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005268:	6812      	ldr	r2, [r2, #0]
 800526a:	3b04      	subs	r3, #4
 800526c:	2a00      	cmp	r2, #0
 800526e:	d1cb      	bne.n	8005208 <quorem+0x94>
 8005270:	3c01      	subs	r4, #1
 8005272:	e7c6      	b.n	8005202 <quorem+0x8e>
 8005274:	6812      	ldr	r2, [r2, #0]
 8005276:	3b04      	subs	r3, #4
 8005278:	2a00      	cmp	r2, #0
 800527a:	d1ef      	bne.n	800525c <quorem+0xe8>
 800527c:	3c01      	subs	r4, #1
 800527e:	e7ea      	b.n	8005256 <quorem+0xe2>
 8005280:	2000      	movs	r0, #0
 8005282:	e7ee      	b.n	8005262 <quorem+0xee>
 8005284:	0000      	movs	r0, r0
	...

08005288 <_dtoa_r>:
 8005288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800528c:	4614      	mov	r4, r2
 800528e:	461d      	mov	r5, r3
 8005290:	69c7      	ldr	r7, [r0, #28]
 8005292:	b097      	sub	sp, #92	@ 0x5c
 8005294:	4681      	mov	r9, r0
 8005296:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800529a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800529c:	b97f      	cbnz	r7, 80052be <_dtoa_r+0x36>
 800529e:	2010      	movs	r0, #16
 80052a0:	f000 fe0e 	bl	8005ec0 <malloc>
 80052a4:	4602      	mov	r2, r0
 80052a6:	f8c9 001c 	str.w	r0, [r9, #28]
 80052aa:	b920      	cbnz	r0, 80052b6 <_dtoa_r+0x2e>
 80052ac:	21ef      	movs	r1, #239	@ 0xef
 80052ae:	4bac      	ldr	r3, [pc, #688]	@ (8005560 <_dtoa_r+0x2d8>)
 80052b0:	48ac      	ldr	r0, [pc, #688]	@ (8005564 <_dtoa_r+0x2dc>)
 80052b2:	f002 fdfb 	bl	8007eac <__assert_func>
 80052b6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80052ba:	6007      	str	r7, [r0, #0]
 80052bc:	60c7      	str	r7, [r0, #12]
 80052be:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80052c2:	6819      	ldr	r1, [r3, #0]
 80052c4:	b159      	cbz	r1, 80052de <_dtoa_r+0x56>
 80052c6:	685a      	ldr	r2, [r3, #4]
 80052c8:	2301      	movs	r3, #1
 80052ca:	4093      	lsls	r3, r2
 80052cc:	604a      	str	r2, [r1, #4]
 80052ce:	608b      	str	r3, [r1, #8]
 80052d0:	4648      	mov	r0, r9
 80052d2:	f000 feeb 	bl	80060ac <_Bfree>
 80052d6:	2200      	movs	r2, #0
 80052d8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80052dc:	601a      	str	r2, [r3, #0]
 80052de:	1e2b      	subs	r3, r5, #0
 80052e0:	bfaf      	iteee	ge
 80052e2:	2300      	movge	r3, #0
 80052e4:	2201      	movlt	r2, #1
 80052e6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80052ea:	9307      	strlt	r3, [sp, #28]
 80052ec:	bfa8      	it	ge
 80052ee:	6033      	strge	r3, [r6, #0]
 80052f0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80052f4:	4b9c      	ldr	r3, [pc, #624]	@ (8005568 <_dtoa_r+0x2e0>)
 80052f6:	bfb8      	it	lt
 80052f8:	6032      	strlt	r2, [r6, #0]
 80052fa:	ea33 0308 	bics.w	r3, r3, r8
 80052fe:	d112      	bne.n	8005326 <_dtoa_r+0x9e>
 8005300:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005304:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005306:	6013      	str	r3, [r2, #0]
 8005308:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800530c:	4323      	orrs	r3, r4
 800530e:	f000 855e 	beq.w	8005dce <_dtoa_r+0xb46>
 8005312:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005314:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800556c <_dtoa_r+0x2e4>
 8005318:	2b00      	cmp	r3, #0
 800531a:	f000 8560 	beq.w	8005dde <_dtoa_r+0xb56>
 800531e:	f10a 0303 	add.w	r3, sl, #3
 8005322:	f000 bd5a 	b.w	8005dda <_dtoa_r+0xb52>
 8005326:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800532a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800532e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005332:	2200      	movs	r2, #0
 8005334:	2300      	movs	r3, #0
 8005336:	f7fb fb37 	bl	80009a8 <__aeabi_dcmpeq>
 800533a:	4607      	mov	r7, r0
 800533c:	b158      	cbz	r0, 8005356 <_dtoa_r+0xce>
 800533e:	2301      	movs	r3, #1
 8005340:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005342:	6013      	str	r3, [r2, #0]
 8005344:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005346:	b113      	cbz	r3, 800534e <_dtoa_r+0xc6>
 8005348:	4b89      	ldr	r3, [pc, #548]	@ (8005570 <_dtoa_r+0x2e8>)
 800534a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800534c:	6013      	str	r3, [r2, #0]
 800534e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005574 <_dtoa_r+0x2ec>
 8005352:	f000 bd44 	b.w	8005dde <_dtoa_r+0xb56>
 8005356:	ab14      	add	r3, sp, #80	@ 0x50
 8005358:	9301      	str	r3, [sp, #4]
 800535a:	ab15      	add	r3, sp, #84	@ 0x54
 800535c:	9300      	str	r3, [sp, #0]
 800535e:	4648      	mov	r0, r9
 8005360:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005364:	f001 fa36 	bl	80067d4 <__d2b>
 8005368:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800536c:	9003      	str	r0, [sp, #12]
 800536e:	2e00      	cmp	r6, #0
 8005370:	d078      	beq.n	8005464 <_dtoa_r+0x1dc>
 8005372:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005376:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005378:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800537c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005380:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005384:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005388:	9712      	str	r7, [sp, #72]	@ 0x48
 800538a:	4619      	mov	r1, r3
 800538c:	2200      	movs	r2, #0
 800538e:	4b7a      	ldr	r3, [pc, #488]	@ (8005578 <_dtoa_r+0x2f0>)
 8005390:	f7fa feea 	bl	8000168 <__aeabi_dsub>
 8005394:	a36c      	add	r3, pc, #432	@ (adr r3, 8005548 <_dtoa_r+0x2c0>)
 8005396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800539a:	f7fb f89d 	bl	80004d8 <__aeabi_dmul>
 800539e:	a36c      	add	r3, pc, #432	@ (adr r3, 8005550 <_dtoa_r+0x2c8>)
 80053a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a4:	f7fa fee2 	bl	800016c <__adddf3>
 80053a8:	4604      	mov	r4, r0
 80053aa:	4630      	mov	r0, r6
 80053ac:	460d      	mov	r5, r1
 80053ae:	f7fb f829 	bl	8000404 <__aeabi_i2d>
 80053b2:	a369      	add	r3, pc, #420	@ (adr r3, 8005558 <_dtoa_r+0x2d0>)
 80053b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b8:	f7fb f88e 	bl	80004d8 <__aeabi_dmul>
 80053bc:	4602      	mov	r2, r0
 80053be:	460b      	mov	r3, r1
 80053c0:	4620      	mov	r0, r4
 80053c2:	4629      	mov	r1, r5
 80053c4:	f7fa fed2 	bl	800016c <__adddf3>
 80053c8:	4604      	mov	r4, r0
 80053ca:	460d      	mov	r5, r1
 80053cc:	f7fb fb34 	bl	8000a38 <__aeabi_d2iz>
 80053d0:	2200      	movs	r2, #0
 80053d2:	4607      	mov	r7, r0
 80053d4:	2300      	movs	r3, #0
 80053d6:	4620      	mov	r0, r4
 80053d8:	4629      	mov	r1, r5
 80053da:	f7fb faef 	bl	80009bc <__aeabi_dcmplt>
 80053de:	b140      	cbz	r0, 80053f2 <_dtoa_r+0x16a>
 80053e0:	4638      	mov	r0, r7
 80053e2:	f7fb f80f 	bl	8000404 <__aeabi_i2d>
 80053e6:	4622      	mov	r2, r4
 80053e8:	462b      	mov	r3, r5
 80053ea:	f7fb fadd 	bl	80009a8 <__aeabi_dcmpeq>
 80053ee:	b900      	cbnz	r0, 80053f2 <_dtoa_r+0x16a>
 80053f0:	3f01      	subs	r7, #1
 80053f2:	2f16      	cmp	r7, #22
 80053f4:	d854      	bhi.n	80054a0 <_dtoa_r+0x218>
 80053f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80053fa:	4b60      	ldr	r3, [pc, #384]	@ (800557c <_dtoa_r+0x2f4>)
 80053fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005404:	f7fb fada 	bl	80009bc <__aeabi_dcmplt>
 8005408:	2800      	cmp	r0, #0
 800540a:	d04b      	beq.n	80054a4 <_dtoa_r+0x21c>
 800540c:	2300      	movs	r3, #0
 800540e:	3f01      	subs	r7, #1
 8005410:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005412:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005414:	1b9b      	subs	r3, r3, r6
 8005416:	1e5a      	subs	r2, r3, #1
 8005418:	bf49      	itett	mi
 800541a:	f1c3 0301 	rsbmi	r3, r3, #1
 800541e:	2300      	movpl	r3, #0
 8005420:	9304      	strmi	r3, [sp, #16]
 8005422:	2300      	movmi	r3, #0
 8005424:	9209      	str	r2, [sp, #36]	@ 0x24
 8005426:	bf54      	ite	pl
 8005428:	9304      	strpl	r3, [sp, #16]
 800542a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800542c:	2f00      	cmp	r7, #0
 800542e:	db3b      	blt.n	80054a8 <_dtoa_r+0x220>
 8005430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005432:	970e      	str	r7, [sp, #56]	@ 0x38
 8005434:	443b      	add	r3, r7
 8005436:	9309      	str	r3, [sp, #36]	@ 0x24
 8005438:	2300      	movs	r3, #0
 800543a:	930a      	str	r3, [sp, #40]	@ 0x28
 800543c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800543e:	2b09      	cmp	r3, #9
 8005440:	d865      	bhi.n	800550e <_dtoa_r+0x286>
 8005442:	2b05      	cmp	r3, #5
 8005444:	bfc4      	itt	gt
 8005446:	3b04      	subgt	r3, #4
 8005448:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800544a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800544c:	bfc8      	it	gt
 800544e:	2400      	movgt	r4, #0
 8005450:	f1a3 0302 	sub.w	r3, r3, #2
 8005454:	bfd8      	it	le
 8005456:	2401      	movle	r4, #1
 8005458:	2b03      	cmp	r3, #3
 800545a:	d864      	bhi.n	8005526 <_dtoa_r+0x29e>
 800545c:	e8df f003 	tbb	[pc, r3]
 8005460:	2c385553 	.word	0x2c385553
 8005464:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005468:	441e      	add	r6, r3
 800546a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800546e:	2b20      	cmp	r3, #32
 8005470:	bfc1      	itttt	gt
 8005472:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005476:	fa08 f803 	lslgt.w	r8, r8, r3
 800547a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800547e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005482:	bfd6      	itet	le
 8005484:	f1c3 0320 	rsble	r3, r3, #32
 8005488:	ea48 0003 	orrgt.w	r0, r8, r3
 800548c:	fa04 f003 	lslle.w	r0, r4, r3
 8005490:	f7fa ffa8 	bl	80003e4 <__aeabi_ui2d>
 8005494:	2201      	movs	r2, #1
 8005496:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800549a:	3e01      	subs	r6, #1
 800549c:	9212      	str	r2, [sp, #72]	@ 0x48
 800549e:	e774      	b.n	800538a <_dtoa_r+0x102>
 80054a0:	2301      	movs	r3, #1
 80054a2:	e7b5      	b.n	8005410 <_dtoa_r+0x188>
 80054a4:	900f      	str	r0, [sp, #60]	@ 0x3c
 80054a6:	e7b4      	b.n	8005412 <_dtoa_r+0x18a>
 80054a8:	9b04      	ldr	r3, [sp, #16]
 80054aa:	1bdb      	subs	r3, r3, r7
 80054ac:	9304      	str	r3, [sp, #16]
 80054ae:	427b      	negs	r3, r7
 80054b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80054b2:	2300      	movs	r3, #0
 80054b4:	930e      	str	r3, [sp, #56]	@ 0x38
 80054b6:	e7c1      	b.n	800543c <_dtoa_r+0x1b4>
 80054b8:	2301      	movs	r3, #1
 80054ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80054bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80054be:	eb07 0b03 	add.w	fp, r7, r3
 80054c2:	f10b 0301 	add.w	r3, fp, #1
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	9308      	str	r3, [sp, #32]
 80054ca:	bfb8      	it	lt
 80054cc:	2301      	movlt	r3, #1
 80054ce:	e006      	b.n	80054de <_dtoa_r+0x256>
 80054d0:	2301      	movs	r3, #1
 80054d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80054d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	dd28      	ble.n	800552c <_dtoa_r+0x2a4>
 80054da:	469b      	mov	fp, r3
 80054dc:	9308      	str	r3, [sp, #32]
 80054de:	2100      	movs	r1, #0
 80054e0:	2204      	movs	r2, #4
 80054e2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80054e6:	f102 0514 	add.w	r5, r2, #20
 80054ea:	429d      	cmp	r5, r3
 80054ec:	d926      	bls.n	800553c <_dtoa_r+0x2b4>
 80054ee:	6041      	str	r1, [r0, #4]
 80054f0:	4648      	mov	r0, r9
 80054f2:	f000 fd9b 	bl	800602c <_Balloc>
 80054f6:	4682      	mov	sl, r0
 80054f8:	2800      	cmp	r0, #0
 80054fa:	d143      	bne.n	8005584 <_dtoa_r+0x2fc>
 80054fc:	4602      	mov	r2, r0
 80054fe:	f240 11af 	movw	r1, #431	@ 0x1af
 8005502:	4b1f      	ldr	r3, [pc, #124]	@ (8005580 <_dtoa_r+0x2f8>)
 8005504:	e6d4      	b.n	80052b0 <_dtoa_r+0x28>
 8005506:	2300      	movs	r3, #0
 8005508:	e7e3      	b.n	80054d2 <_dtoa_r+0x24a>
 800550a:	2300      	movs	r3, #0
 800550c:	e7d5      	b.n	80054ba <_dtoa_r+0x232>
 800550e:	2401      	movs	r4, #1
 8005510:	2300      	movs	r3, #0
 8005512:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005514:	9320      	str	r3, [sp, #128]	@ 0x80
 8005516:	f04f 3bff 	mov.w	fp, #4294967295
 800551a:	2200      	movs	r2, #0
 800551c:	2312      	movs	r3, #18
 800551e:	f8cd b020 	str.w	fp, [sp, #32]
 8005522:	9221      	str	r2, [sp, #132]	@ 0x84
 8005524:	e7db      	b.n	80054de <_dtoa_r+0x256>
 8005526:	2301      	movs	r3, #1
 8005528:	930b      	str	r3, [sp, #44]	@ 0x2c
 800552a:	e7f4      	b.n	8005516 <_dtoa_r+0x28e>
 800552c:	f04f 0b01 	mov.w	fp, #1
 8005530:	465b      	mov	r3, fp
 8005532:	f8cd b020 	str.w	fp, [sp, #32]
 8005536:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800553a:	e7d0      	b.n	80054de <_dtoa_r+0x256>
 800553c:	3101      	adds	r1, #1
 800553e:	0052      	lsls	r2, r2, #1
 8005540:	e7d1      	b.n	80054e6 <_dtoa_r+0x25e>
 8005542:	bf00      	nop
 8005544:	f3af 8000 	nop.w
 8005548:	636f4361 	.word	0x636f4361
 800554c:	3fd287a7 	.word	0x3fd287a7
 8005550:	8b60c8b3 	.word	0x8b60c8b3
 8005554:	3fc68a28 	.word	0x3fc68a28
 8005558:	509f79fb 	.word	0x509f79fb
 800555c:	3fd34413 	.word	0x3fd34413
 8005560:	08008884 	.word	0x08008884
 8005564:	0800889b 	.word	0x0800889b
 8005568:	7ff00000 	.word	0x7ff00000
 800556c:	08008880 	.word	0x08008880
 8005570:	0800884f 	.word	0x0800884f
 8005574:	0800884e 	.word	0x0800884e
 8005578:	3ff80000 	.word	0x3ff80000
 800557c:	08008a48 	.word	0x08008a48
 8005580:	080088f3 	.word	0x080088f3
 8005584:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005588:	6018      	str	r0, [r3, #0]
 800558a:	9b08      	ldr	r3, [sp, #32]
 800558c:	2b0e      	cmp	r3, #14
 800558e:	f200 80a1 	bhi.w	80056d4 <_dtoa_r+0x44c>
 8005592:	2c00      	cmp	r4, #0
 8005594:	f000 809e 	beq.w	80056d4 <_dtoa_r+0x44c>
 8005598:	2f00      	cmp	r7, #0
 800559a:	dd33      	ble.n	8005604 <_dtoa_r+0x37c>
 800559c:	4b9c      	ldr	r3, [pc, #624]	@ (8005810 <_dtoa_r+0x588>)
 800559e:	f007 020f 	and.w	r2, r7, #15
 80055a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055a6:	05f8      	lsls	r0, r7, #23
 80055a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80055ac:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80055b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80055b4:	d516      	bpl.n	80055e4 <_dtoa_r+0x35c>
 80055b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055ba:	4b96      	ldr	r3, [pc, #600]	@ (8005814 <_dtoa_r+0x58c>)
 80055bc:	2603      	movs	r6, #3
 80055be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80055c2:	f7fb f8b3 	bl	800072c <__aeabi_ddiv>
 80055c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80055ca:	f004 040f 	and.w	r4, r4, #15
 80055ce:	4d91      	ldr	r5, [pc, #580]	@ (8005814 <_dtoa_r+0x58c>)
 80055d0:	b954      	cbnz	r4, 80055e8 <_dtoa_r+0x360>
 80055d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80055d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055da:	f7fb f8a7 	bl	800072c <__aeabi_ddiv>
 80055de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80055e2:	e028      	b.n	8005636 <_dtoa_r+0x3ae>
 80055e4:	2602      	movs	r6, #2
 80055e6:	e7f2      	b.n	80055ce <_dtoa_r+0x346>
 80055e8:	07e1      	lsls	r1, r4, #31
 80055ea:	d508      	bpl.n	80055fe <_dtoa_r+0x376>
 80055ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80055f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80055f4:	f7fa ff70 	bl	80004d8 <__aeabi_dmul>
 80055f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80055fc:	3601      	adds	r6, #1
 80055fe:	1064      	asrs	r4, r4, #1
 8005600:	3508      	adds	r5, #8
 8005602:	e7e5      	b.n	80055d0 <_dtoa_r+0x348>
 8005604:	f000 80af 	beq.w	8005766 <_dtoa_r+0x4de>
 8005608:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800560c:	427c      	negs	r4, r7
 800560e:	4b80      	ldr	r3, [pc, #512]	@ (8005810 <_dtoa_r+0x588>)
 8005610:	f004 020f 	and.w	r2, r4, #15
 8005614:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561c:	f7fa ff5c 	bl	80004d8 <__aeabi_dmul>
 8005620:	2602      	movs	r6, #2
 8005622:	2300      	movs	r3, #0
 8005624:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005628:	4d7a      	ldr	r5, [pc, #488]	@ (8005814 <_dtoa_r+0x58c>)
 800562a:	1124      	asrs	r4, r4, #4
 800562c:	2c00      	cmp	r4, #0
 800562e:	f040 808f 	bne.w	8005750 <_dtoa_r+0x4c8>
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1d3      	bne.n	80055de <_dtoa_r+0x356>
 8005636:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800563a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800563c:	2b00      	cmp	r3, #0
 800563e:	f000 8094 	beq.w	800576a <_dtoa_r+0x4e2>
 8005642:	2200      	movs	r2, #0
 8005644:	4620      	mov	r0, r4
 8005646:	4629      	mov	r1, r5
 8005648:	4b73      	ldr	r3, [pc, #460]	@ (8005818 <_dtoa_r+0x590>)
 800564a:	f7fb f9b7 	bl	80009bc <__aeabi_dcmplt>
 800564e:	2800      	cmp	r0, #0
 8005650:	f000 808b 	beq.w	800576a <_dtoa_r+0x4e2>
 8005654:	9b08      	ldr	r3, [sp, #32]
 8005656:	2b00      	cmp	r3, #0
 8005658:	f000 8087 	beq.w	800576a <_dtoa_r+0x4e2>
 800565c:	f1bb 0f00 	cmp.w	fp, #0
 8005660:	dd34      	ble.n	80056cc <_dtoa_r+0x444>
 8005662:	4620      	mov	r0, r4
 8005664:	2200      	movs	r2, #0
 8005666:	4629      	mov	r1, r5
 8005668:	4b6c      	ldr	r3, [pc, #432]	@ (800581c <_dtoa_r+0x594>)
 800566a:	f7fa ff35 	bl	80004d8 <__aeabi_dmul>
 800566e:	465c      	mov	r4, fp
 8005670:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005674:	f107 38ff 	add.w	r8, r7, #4294967295
 8005678:	3601      	adds	r6, #1
 800567a:	4630      	mov	r0, r6
 800567c:	f7fa fec2 	bl	8000404 <__aeabi_i2d>
 8005680:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005684:	f7fa ff28 	bl	80004d8 <__aeabi_dmul>
 8005688:	2200      	movs	r2, #0
 800568a:	4b65      	ldr	r3, [pc, #404]	@ (8005820 <_dtoa_r+0x598>)
 800568c:	f7fa fd6e 	bl	800016c <__adddf3>
 8005690:	4605      	mov	r5, r0
 8005692:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005696:	2c00      	cmp	r4, #0
 8005698:	d16a      	bne.n	8005770 <_dtoa_r+0x4e8>
 800569a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800569e:	2200      	movs	r2, #0
 80056a0:	4b60      	ldr	r3, [pc, #384]	@ (8005824 <_dtoa_r+0x59c>)
 80056a2:	f7fa fd61 	bl	8000168 <__aeabi_dsub>
 80056a6:	4602      	mov	r2, r0
 80056a8:	460b      	mov	r3, r1
 80056aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80056ae:	462a      	mov	r2, r5
 80056b0:	4633      	mov	r3, r6
 80056b2:	f7fb f9a1 	bl	80009f8 <__aeabi_dcmpgt>
 80056b6:	2800      	cmp	r0, #0
 80056b8:	f040 8298 	bne.w	8005bec <_dtoa_r+0x964>
 80056bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056c0:	462a      	mov	r2, r5
 80056c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80056c6:	f7fb f979 	bl	80009bc <__aeabi_dcmplt>
 80056ca:	bb38      	cbnz	r0, 800571c <_dtoa_r+0x494>
 80056cc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80056d0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80056d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	f2c0 8157 	blt.w	800598a <_dtoa_r+0x702>
 80056dc:	2f0e      	cmp	r7, #14
 80056de:	f300 8154 	bgt.w	800598a <_dtoa_r+0x702>
 80056e2:	4b4b      	ldr	r3, [pc, #300]	@ (8005810 <_dtoa_r+0x588>)
 80056e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80056e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80056ec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80056f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	f280 80e5 	bge.w	80058c2 <_dtoa_r+0x63a>
 80056f8:	9b08      	ldr	r3, [sp, #32]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	f300 80e1 	bgt.w	80058c2 <_dtoa_r+0x63a>
 8005700:	d10c      	bne.n	800571c <_dtoa_r+0x494>
 8005702:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005706:	2200      	movs	r2, #0
 8005708:	4b46      	ldr	r3, [pc, #280]	@ (8005824 <_dtoa_r+0x59c>)
 800570a:	f7fa fee5 	bl	80004d8 <__aeabi_dmul>
 800570e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005712:	f7fb f967 	bl	80009e4 <__aeabi_dcmpge>
 8005716:	2800      	cmp	r0, #0
 8005718:	f000 8266 	beq.w	8005be8 <_dtoa_r+0x960>
 800571c:	2400      	movs	r4, #0
 800571e:	4625      	mov	r5, r4
 8005720:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005722:	4656      	mov	r6, sl
 8005724:	ea6f 0803 	mvn.w	r8, r3
 8005728:	2700      	movs	r7, #0
 800572a:	4621      	mov	r1, r4
 800572c:	4648      	mov	r0, r9
 800572e:	f000 fcbd 	bl	80060ac <_Bfree>
 8005732:	2d00      	cmp	r5, #0
 8005734:	f000 80bd 	beq.w	80058b2 <_dtoa_r+0x62a>
 8005738:	b12f      	cbz	r7, 8005746 <_dtoa_r+0x4be>
 800573a:	42af      	cmp	r7, r5
 800573c:	d003      	beq.n	8005746 <_dtoa_r+0x4be>
 800573e:	4639      	mov	r1, r7
 8005740:	4648      	mov	r0, r9
 8005742:	f000 fcb3 	bl	80060ac <_Bfree>
 8005746:	4629      	mov	r1, r5
 8005748:	4648      	mov	r0, r9
 800574a:	f000 fcaf 	bl	80060ac <_Bfree>
 800574e:	e0b0      	b.n	80058b2 <_dtoa_r+0x62a>
 8005750:	07e2      	lsls	r2, r4, #31
 8005752:	d505      	bpl.n	8005760 <_dtoa_r+0x4d8>
 8005754:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005758:	f7fa febe 	bl	80004d8 <__aeabi_dmul>
 800575c:	2301      	movs	r3, #1
 800575e:	3601      	adds	r6, #1
 8005760:	1064      	asrs	r4, r4, #1
 8005762:	3508      	adds	r5, #8
 8005764:	e762      	b.n	800562c <_dtoa_r+0x3a4>
 8005766:	2602      	movs	r6, #2
 8005768:	e765      	b.n	8005636 <_dtoa_r+0x3ae>
 800576a:	46b8      	mov	r8, r7
 800576c:	9c08      	ldr	r4, [sp, #32]
 800576e:	e784      	b.n	800567a <_dtoa_r+0x3f2>
 8005770:	4b27      	ldr	r3, [pc, #156]	@ (8005810 <_dtoa_r+0x588>)
 8005772:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005774:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005778:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800577c:	4454      	add	r4, sl
 800577e:	2900      	cmp	r1, #0
 8005780:	d054      	beq.n	800582c <_dtoa_r+0x5a4>
 8005782:	2000      	movs	r0, #0
 8005784:	4928      	ldr	r1, [pc, #160]	@ (8005828 <_dtoa_r+0x5a0>)
 8005786:	f7fa ffd1 	bl	800072c <__aeabi_ddiv>
 800578a:	4633      	mov	r3, r6
 800578c:	462a      	mov	r2, r5
 800578e:	f7fa fceb 	bl	8000168 <__aeabi_dsub>
 8005792:	4656      	mov	r6, sl
 8005794:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005798:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800579c:	f7fb f94c 	bl	8000a38 <__aeabi_d2iz>
 80057a0:	4605      	mov	r5, r0
 80057a2:	f7fa fe2f 	bl	8000404 <__aeabi_i2d>
 80057a6:	4602      	mov	r2, r0
 80057a8:	460b      	mov	r3, r1
 80057aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057ae:	f7fa fcdb 	bl	8000168 <__aeabi_dsub>
 80057b2:	4602      	mov	r2, r0
 80057b4:	460b      	mov	r3, r1
 80057b6:	3530      	adds	r5, #48	@ 0x30
 80057b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80057bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80057c0:	f806 5b01 	strb.w	r5, [r6], #1
 80057c4:	f7fb f8fa 	bl	80009bc <__aeabi_dcmplt>
 80057c8:	2800      	cmp	r0, #0
 80057ca:	d172      	bne.n	80058b2 <_dtoa_r+0x62a>
 80057cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057d0:	2000      	movs	r0, #0
 80057d2:	4911      	ldr	r1, [pc, #68]	@ (8005818 <_dtoa_r+0x590>)
 80057d4:	f7fa fcc8 	bl	8000168 <__aeabi_dsub>
 80057d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80057dc:	f7fb f8ee 	bl	80009bc <__aeabi_dcmplt>
 80057e0:	2800      	cmp	r0, #0
 80057e2:	f040 80b4 	bne.w	800594e <_dtoa_r+0x6c6>
 80057e6:	42a6      	cmp	r6, r4
 80057e8:	f43f af70 	beq.w	80056cc <_dtoa_r+0x444>
 80057ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80057f0:	2200      	movs	r2, #0
 80057f2:	4b0a      	ldr	r3, [pc, #40]	@ (800581c <_dtoa_r+0x594>)
 80057f4:	f7fa fe70 	bl	80004d8 <__aeabi_dmul>
 80057f8:	2200      	movs	r2, #0
 80057fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80057fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005802:	4b06      	ldr	r3, [pc, #24]	@ (800581c <_dtoa_r+0x594>)
 8005804:	f7fa fe68 	bl	80004d8 <__aeabi_dmul>
 8005808:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800580c:	e7c4      	b.n	8005798 <_dtoa_r+0x510>
 800580e:	bf00      	nop
 8005810:	08008a48 	.word	0x08008a48
 8005814:	08008a20 	.word	0x08008a20
 8005818:	3ff00000 	.word	0x3ff00000
 800581c:	40240000 	.word	0x40240000
 8005820:	401c0000 	.word	0x401c0000
 8005824:	40140000 	.word	0x40140000
 8005828:	3fe00000 	.word	0x3fe00000
 800582c:	4631      	mov	r1, r6
 800582e:	4628      	mov	r0, r5
 8005830:	f7fa fe52 	bl	80004d8 <__aeabi_dmul>
 8005834:	4656      	mov	r6, sl
 8005836:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800583a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800583c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005840:	f7fb f8fa 	bl	8000a38 <__aeabi_d2iz>
 8005844:	4605      	mov	r5, r0
 8005846:	f7fa fddd 	bl	8000404 <__aeabi_i2d>
 800584a:	4602      	mov	r2, r0
 800584c:	460b      	mov	r3, r1
 800584e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005852:	f7fa fc89 	bl	8000168 <__aeabi_dsub>
 8005856:	4602      	mov	r2, r0
 8005858:	460b      	mov	r3, r1
 800585a:	3530      	adds	r5, #48	@ 0x30
 800585c:	f806 5b01 	strb.w	r5, [r6], #1
 8005860:	42a6      	cmp	r6, r4
 8005862:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005866:	f04f 0200 	mov.w	r2, #0
 800586a:	d124      	bne.n	80058b6 <_dtoa_r+0x62e>
 800586c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005870:	4bae      	ldr	r3, [pc, #696]	@ (8005b2c <_dtoa_r+0x8a4>)
 8005872:	f7fa fc7b 	bl	800016c <__adddf3>
 8005876:	4602      	mov	r2, r0
 8005878:	460b      	mov	r3, r1
 800587a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800587e:	f7fb f8bb 	bl	80009f8 <__aeabi_dcmpgt>
 8005882:	2800      	cmp	r0, #0
 8005884:	d163      	bne.n	800594e <_dtoa_r+0x6c6>
 8005886:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800588a:	2000      	movs	r0, #0
 800588c:	49a7      	ldr	r1, [pc, #668]	@ (8005b2c <_dtoa_r+0x8a4>)
 800588e:	f7fa fc6b 	bl	8000168 <__aeabi_dsub>
 8005892:	4602      	mov	r2, r0
 8005894:	460b      	mov	r3, r1
 8005896:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800589a:	f7fb f88f 	bl	80009bc <__aeabi_dcmplt>
 800589e:	2800      	cmp	r0, #0
 80058a0:	f43f af14 	beq.w	80056cc <_dtoa_r+0x444>
 80058a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80058a6:	1e73      	subs	r3, r6, #1
 80058a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80058aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80058ae:	2b30      	cmp	r3, #48	@ 0x30
 80058b0:	d0f8      	beq.n	80058a4 <_dtoa_r+0x61c>
 80058b2:	4647      	mov	r7, r8
 80058b4:	e03b      	b.n	800592e <_dtoa_r+0x6a6>
 80058b6:	4b9e      	ldr	r3, [pc, #632]	@ (8005b30 <_dtoa_r+0x8a8>)
 80058b8:	f7fa fe0e 	bl	80004d8 <__aeabi_dmul>
 80058bc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80058c0:	e7bc      	b.n	800583c <_dtoa_r+0x5b4>
 80058c2:	4656      	mov	r6, sl
 80058c4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80058c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058cc:	4620      	mov	r0, r4
 80058ce:	4629      	mov	r1, r5
 80058d0:	f7fa ff2c 	bl	800072c <__aeabi_ddiv>
 80058d4:	f7fb f8b0 	bl	8000a38 <__aeabi_d2iz>
 80058d8:	4680      	mov	r8, r0
 80058da:	f7fa fd93 	bl	8000404 <__aeabi_i2d>
 80058de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058e2:	f7fa fdf9 	bl	80004d8 <__aeabi_dmul>
 80058e6:	4602      	mov	r2, r0
 80058e8:	460b      	mov	r3, r1
 80058ea:	4620      	mov	r0, r4
 80058ec:	4629      	mov	r1, r5
 80058ee:	f7fa fc3b 	bl	8000168 <__aeabi_dsub>
 80058f2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80058f6:	9d08      	ldr	r5, [sp, #32]
 80058f8:	f806 4b01 	strb.w	r4, [r6], #1
 80058fc:	eba6 040a 	sub.w	r4, r6, sl
 8005900:	42a5      	cmp	r5, r4
 8005902:	4602      	mov	r2, r0
 8005904:	460b      	mov	r3, r1
 8005906:	d133      	bne.n	8005970 <_dtoa_r+0x6e8>
 8005908:	f7fa fc30 	bl	800016c <__adddf3>
 800590c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005910:	4604      	mov	r4, r0
 8005912:	460d      	mov	r5, r1
 8005914:	f7fb f870 	bl	80009f8 <__aeabi_dcmpgt>
 8005918:	b9c0      	cbnz	r0, 800594c <_dtoa_r+0x6c4>
 800591a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800591e:	4620      	mov	r0, r4
 8005920:	4629      	mov	r1, r5
 8005922:	f7fb f841 	bl	80009a8 <__aeabi_dcmpeq>
 8005926:	b110      	cbz	r0, 800592e <_dtoa_r+0x6a6>
 8005928:	f018 0f01 	tst.w	r8, #1
 800592c:	d10e      	bne.n	800594c <_dtoa_r+0x6c4>
 800592e:	4648      	mov	r0, r9
 8005930:	9903      	ldr	r1, [sp, #12]
 8005932:	f000 fbbb 	bl	80060ac <_Bfree>
 8005936:	2300      	movs	r3, #0
 8005938:	7033      	strb	r3, [r6, #0]
 800593a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800593c:	3701      	adds	r7, #1
 800593e:	601f      	str	r7, [r3, #0]
 8005940:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005942:	2b00      	cmp	r3, #0
 8005944:	f000 824b 	beq.w	8005dde <_dtoa_r+0xb56>
 8005948:	601e      	str	r6, [r3, #0]
 800594a:	e248      	b.n	8005dde <_dtoa_r+0xb56>
 800594c:	46b8      	mov	r8, r7
 800594e:	4633      	mov	r3, r6
 8005950:	461e      	mov	r6, r3
 8005952:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005956:	2a39      	cmp	r2, #57	@ 0x39
 8005958:	d106      	bne.n	8005968 <_dtoa_r+0x6e0>
 800595a:	459a      	cmp	sl, r3
 800595c:	d1f8      	bne.n	8005950 <_dtoa_r+0x6c8>
 800595e:	2230      	movs	r2, #48	@ 0x30
 8005960:	f108 0801 	add.w	r8, r8, #1
 8005964:	f88a 2000 	strb.w	r2, [sl]
 8005968:	781a      	ldrb	r2, [r3, #0]
 800596a:	3201      	adds	r2, #1
 800596c:	701a      	strb	r2, [r3, #0]
 800596e:	e7a0      	b.n	80058b2 <_dtoa_r+0x62a>
 8005970:	2200      	movs	r2, #0
 8005972:	4b6f      	ldr	r3, [pc, #444]	@ (8005b30 <_dtoa_r+0x8a8>)
 8005974:	f7fa fdb0 	bl	80004d8 <__aeabi_dmul>
 8005978:	2200      	movs	r2, #0
 800597a:	2300      	movs	r3, #0
 800597c:	4604      	mov	r4, r0
 800597e:	460d      	mov	r5, r1
 8005980:	f7fb f812 	bl	80009a8 <__aeabi_dcmpeq>
 8005984:	2800      	cmp	r0, #0
 8005986:	d09f      	beq.n	80058c8 <_dtoa_r+0x640>
 8005988:	e7d1      	b.n	800592e <_dtoa_r+0x6a6>
 800598a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800598c:	2a00      	cmp	r2, #0
 800598e:	f000 80ea 	beq.w	8005b66 <_dtoa_r+0x8de>
 8005992:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005994:	2a01      	cmp	r2, #1
 8005996:	f300 80cd 	bgt.w	8005b34 <_dtoa_r+0x8ac>
 800599a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800599c:	2a00      	cmp	r2, #0
 800599e:	f000 80c1 	beq.w	8005b24 <_dtoa_r+0x89c>
 80059a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80059a6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80059a8:	9e04      	ldr	r6, [sp, #16]
 80059aa:	9a04      	ldr	r2, [sp, #16]
 80059ac:	2101      	movs	r1, #1
 80059ae:	441a      	add	r2, r3
 80059b0:	9204      	str	r2, [sp, #16]
 80059b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059b4:	4648      	mov	r0, r9
 80059b6:	441a      	add	r2, r3
 80059b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80059ba:	f000 fc75 	bl	80062a8 <__i2b>
 80059be:	4605      	mov	r5, r0
 80059c0:	b166      	cbz	r6, 80059dc <_dtoa_r+0x754>
 80059c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	dd09      	ble.n	80059dc <_dtoa_r+0x754>
 80059c8:	42b3      	cmp	r3, r6
 80059ca:	bfa8      	it	ge
 80059cc:	4633      	movge	r3, r6
 80059ce:	9a04      	ldr	r2, [sp, #16]
 80059d0:	1af6      	subs	r6, r6, r3
 80059d2:	1ad2      	subs	r2, r2, r3
 80059d4:	9204      	str	r2, [sp, #16]
 80059d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059d8:	1ad3      	subs	r3, r2, r3
 80059da:	9309      	str	r3, [sp, #36]	@ 0x24
 80059dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059de:	b30b      	cbz	r3, 8005a24 <_dtoa_r+0x79c>
 80059e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	f000 80c6 	beq.w	8005b74 <_dtoa_r+0x8ec>
 80059e8:	2c00      	cmp	r4, #0
 80059ea:	f000 80c0 	beq.w	8005b6e <_dtoa_r+0x8e6>
 80059ee:	4629      	mov	r1, r5
 80059f0:	4622      	mov	r2, r4
 80059f2:	4648      	mov	r0, r9
 80059f4:	f000 fd10 	bl	8006418 <__pow5mult>
 80059f8:	9a03      	ldr	r2, [sp, #12]
 80059fa:	4601      	mov	r1, r0
 80059fc:	4605      	mov	r5, r0
 80059fe:	4648      	mov	r0, r9
 8005a00:	f000 fc68 	bl	80062d4 <__multiply>
 8005a04:	9903      	ldr	r1, [sp, #12]
 8005a06:	4680      	mov	r8, r0
 8005a08:	4648      	mov	r0, r9
 8005a0a:	f000 fb4f 	bl	80060ac <_Bfree>
 8005a0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a10:	1b1b      	subs	r3, r3, r4
 8005a12:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a14:	f000 80b1 	beq.w	8005b7a <_dtoa_r+0x8f2>
 8005a18:	4641      	mov	r1, r8
 8005a1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005a1c:	4648      	mov	r0, r9
 8005a1e:	f000 fcfb 	bl	8006418 <__pow5mult>
 8005a22:	9003      	str	r0, [sp, #12]
 8005a24:	2101      	movs	r1, #1
 8005a26:	4648      	mov	r0, r9
 8005a28:	f000 fc3e 	bl	80062a8 <__i2b>
 8005a2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a2e:	4604      	mov	r4, r0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	f000 81d8 	beq.w	8005de6 <_dtoa_r+0xb5e>
 8005a36:	461a      	mov	r2, r3
 8005a38:	4601      	mov	r1, r0
 8005a3a:	4648      	mov	r0, r9
 8005a3c:	f000 fcec 	bl	8006418 <__pow5mult>
 8005a40:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005a42:	4604      	mov	r4, r0
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	f300 809f 	bgt.w	8005b88 <_dtoa_r+0x900>
 8005a4a:	9b06      	ldr	r3, [sp, #24]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	f040 8097 	bne.w	8005b80 <_dtoa_r+0x8f8>
 8005a52:	9b07      	ldr	r3, [sp, #28]
 8005a54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f040 8093 	bne.w	8005b84 <_dtoa_r+0x8fc>
 8005a5e:	9b07      	ldr	r3, [sp, #28]
 8005a60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a64:	0d1b      	lsrs	r3, r3, #20
 8005a66:	051b      	lsls	r3, r3, #20
 8005a68:	b133      	cbz	r3, 8005a78 <_dtoa_r+0x7f0>
 8005a6a:	9b04      	ldr	r3, [sp, #16]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	9304      	str	r3, [sp, #16]
 8005a70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a72:	3301      	adds	r3, #1
 8005a74:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a76:	2301      	movs	r3, #1
 8005a78:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	f000 81b8 	beq.w	8005df2 <_dtoa_r+0xb6a>
 8005a82:	6923      	ldr	r3, [r4, #16]
 8005a84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005a88:	6918      	ldr	r0, [r3, #16]
 8005a8a:	f000 fbc1 	bl	8006210 <__hi0bits>
 8005a8e:	f1c0 0020 	rsb	r0, r0, #32
 8005a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a94:	4418      	add	r0, r3
 8005a96:	f010 001f 	ands.w	r0, r0, #31
 8005a9a:	f000 8082 	beq.w	8005ba2 <_dtoa_r+0x91a>
 8005a9e:	f1c0 0320 	rsb	r3, r0, #32
 8005aa2:	2b04      	cmp	r3, #4
 8005aa4:	dd73      	ble.n	8005b8e <_dtoa_r+0x906>
 8005aa6:	9b04      	ldr	r3, [sp, #16]
 8005aa8:	f1c0 001c 	rsb	r0, r0, #28
 8005aac:	4403      	add	r3, r0
 8005aae:	9304      	str	r3, [sp, #16]
 8005ab0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ab2:	4406      	add	r6, r0
 8005ab4:	4403      	add	r3, r0
 8005ab6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ab8:	9b04      	ldr	r3, [sp, #16]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	dd05      	ble.n	8005aca <_dtoa_r+0x842>
 8005abe:	461a      	mov	r2, r3
 8005ac0:	4648      	mov	r0, r9
 8005ac2:	9903      	ldr	r1, [sp, #12]
 8005ac4:	f000 fd02 	bl	80064cc <__lshift>
 8005ac8:	9003      	str	r0, [sp, #12]
 8005aca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	dd05      	ble.n	8005adc <_dtoa_r+0x854>
 8005ad0:	4621      	mov	r1, r4
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	4648      	mov	r0, r9
 8005ad6:	f000 fcf9 	bl	80064cc <__lshift>
 8005ada:	4604      	mov	r4, r0
 8005adc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d061      	beq.n	8005ba6 <_dtoa_r+0x91e>
 8005ae2:	4621      	mov	r1, r4
 8005ae4:	9803      	ldr	r0, [sp, #12]
 8005ae6:	f000 fd5d 	bl	80065a4 <__mcmp>
 8005aea:	2800      	cmp	r0, #0
 8005aec:	da5b      	bge.n	8005ba6 <_dtoa_r+0x91e>
 8005aee:	2300      	movs	r3, #0
 8005af0:	220a      	movs	r2, #10
 8005af2:	4648      	mov	r0, r9
 8005af4:	9903      	ldr	r1, [sp, #12]
 8005af6:	f000 fafb 	bl	80060f0 <__multadd>
 8005afa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005afc:	f107 38ff 	add.w	r8, r7, #4294967295
 8005b00:	9003      	str	r0, [sp, #12]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	f000 8177 	beq.w	8005df6 <_dtoa_r+0xb6e>
 8005b08:	4629      	mov	r1, r5
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	220a      	movs	r2, #10
 8005b0e:	4648      	mov	r0, r9
 8005b10:	f000 faee 	bl	80060f0 <__multadd>
 8005b14:	f1bb 0f00 	cmp.w	fp, #0
 8005b18:	4605      	mov	r5, r0
 8005b1a:	dc6f      	bgt.n	8005bfc <_dtoa_r+0x974>
 8005b1c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	dc49      	bgt.n	8005bb6 <_dtoa_r+0x92e>
 8005b22:	e06b      	b.n	8005bfc <_dtoa_r+0x974>
 8005b24:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005b2a:	e73c      	b.n	80059a6 <_dtoa_r+0x71e>
 8005b2c:	3fe00000 	.word	0x3fe00000
 8005b30:	40240000 	.word	0x40240000
 8005b34:	9b08      	ldr	r3, [sp, #32]
 8005b36:	1e5c      	subs	r4, r3, #1
 8005b38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b3a:	42a3      	cmp	r3, r4
 8005b3c:	db09      	blt.n	8005b52 <_dtoa_r+0x8ca>
 8005b3e:	1b1c      	subs	r4, r3, r4
 8005b40:	9b08      	ldr	r3, [sp, #32]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	f6bf af30 	bge.w	80059a8 <_dtoa_r+0x720>
 8005b48:	9b04      	ldr	r3, [sp, #16]
 8005b4a:	9a08      	ldr	r2, [sp, #32]
 8005b4c:	1a9e      	subs	r6, r3, r2
 8005b4e:	2300      	movs	r3, #0
 8005b50:	e72b      	b.n	80059aa <_dtoa_r+0x722>
 8005b52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b54:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b56:	1ae3      	subs	r3, r4, r3
 8005b58:	441a      	add	r2, r3
 8005b5a:	940a      	str	r4, [sp, #40]	@ 0x28
 8005b5c:	9e04      	ldr	r6, [sp, #16]
 8005b5e:	2400      	movs	r4, #0
 8005b60:	9b08      	ldr	r3, [sp, #32]
 8005b62:	920e      	str	r2, [sp, #56]	@ 0x38
 8005b64:	e721      	b.n	80059aa <_dtoa_r+0x722>
 8005b66:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005b68:	9e04      	ldr	r6, [sp, #16]
 8005b6a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005b6c:	e728      	b.n	80059c0 <_dtoa_r+0x738>
 8005b6e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005b72:	e751      	b.n	8005a18 <_dtoa_r+0x790>
 8005b74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b76:	9903      	ldr	r1, [sp, #12]
 8005b78:	e750      	b.n	8005a1c <_dtoa_r+0x794>
 8005b7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b7e:	e751      	b.n	8005a24 <_dtoa_r+0x79c>
 8005b80:	2300      	movs	r3, #0
 8005b82:	e779      	b.n	8005a78 <_dtoa_r+0x7f0>
 8005b84:	9b06      	ldr	r3, [sp, #24]
 8005b86:	e777      	b.n	8005a78 <_dtoa_r+0x7f0>
 8005b88:	2300      	movs	r3, #0
 8005b8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b8c:	e779      	b.n	8005a82 <_dtoa_r+0x7fa>
 8005b8e:	d093      	beq.n	8005ab8 <_dtoa_r+0x830>
 8005b90:	9a04      	ldr	r2, [sp, #16]
 8005b92:	331c      	adds	r3, #28
 8005b94:	441a      	add	r2, r3
 8005b96:	9204      	str	r2, [sp, #16]
 8005b98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b9a:	441e      	add	r6, r3
 8005b9c:	441a      	add	r2, r3
 8005b9e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ba0:	e78a      	b.n	8005ab8 <_dtoa_r+0x830>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	e7f4      	b.n	8005b90 <_dtoa_r+0x908>
 8005ba6:	9b08      	ldr	r3, [sp, #32]
 8005ba8:	46b8      	mov	r8, r7
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	dc20      	bgt.n	8005bf0 <_dtoa_r+0x968>
 8005bae:	469b      	mov	fp, r3
 8005bb0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	dd1e      	ble.n	8005bf4 <_dtoa_r+0x96c>
 8005bb6:	f1bb 0f00 	cmp.w	fp, #0
 8005bba:	f47f adb1 	bne.w	8005720 <_dtoa_r+0x498>
 8005bbe:	4621      	mov	r1, r4
 8005bc0:	465b      	mov	r3, fp
 8005bc2:	2205      	movs	r2, #5
 8005bc4:	4648      	mov	r0, r9
 8005bc6:	f000 fa93 	bl	80060f0 <__multadd>
 8005bca:	4601      	mov	r1, r0
 8005bcc:	4604      	mov	r4, r0
 8005bce:	9803      	ldr	r0, [sp, #12]
 8005bd0:	f000 fce8 	bl	80065a4 <__mcmp>
 8005bd4:	2800      	cmp	r0, #0
 8005bd6:	f77f ada3 	ble.w	8005720 <_dtoa_r+0x498>
 8005bda:	4656      	mov	r6, sl
 8005bdc:	2331      	movs	r3, #49	@ 0x31
 8005bde:	f108 0801 	add.w	r8, r8, #1
 8005be2:	f806 3b01 	strb.w	r3, [r6], #1
 8005be6:	e59f      	b.n	8005728 <_dtoa_r+0x4a0>
 8005be8:	46b8      	mov	r8, r7
 8005bea:	9c08      	ldr	r4, [sp, #32]
 8005bec:	4625      	mov	r5, r4
 8005bee:	e7f4      	b.n	8005bda <_dtoa_r+0x952>
 8005bf0:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005bf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	f000 8101 	beq.w	8005dfe <_dtoa_r+0xb76>
 8005bfc:	2e00      	cmp	r6, #0
 8005bfe:	dd05      	ble.n	8005c0c <_dtoa_r+0x984>
 8005c00:	4629      	mov	r1, r5
 8005c02:	4632      	mov	r2, r6
 8005c04:	4648      	mov	r0, r9
 8005c06:	f000 fc61 	bl	80064cc <__lshift>
 8005c0a:	4605      	mov	r5, r0
 8005c0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d05c      	beq.n	8005ccc <_dtoa_r+0xa44>
 8005c12:	4648      	mov	r0, r9
 8005c14:	6869      	ldr	r1, [r5, #4]
 8005c16:	f000 fa09 	bl	800602c <_Balloc>
 8005c1a:	4606      	mov	r6, r0
 8005c1c:	b928      	cbnz	r0, 8005c2a <_dtoa_r+0x9a2>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005c24:	4b80      	ldr	r3, [pc, #512]	@ (8005e28 <_dtoa_r+0xba0>)
 8005c26:	f7ff bb43 	b.w	80052b0 <_dtoa_r+0x28>
 8005c2a:	692a      	ldr	r2, [r5, #16]
 8005c2c:	f105 010c 	add.w	r1, r5, #12
 8005c30:	3202      	adds	r2, #2
 8005c32:	0092      	lsls	r2, r2, #2
 8005c34:	300c      	adds	r0, #12
 8005c36:	f002 f925 	bl	8007e84 <memcpy>
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	4631      	mov	r1, r6
 8005c3e:	4648      	mov	r0, r9
 8005c40:	f000 fc44 	bl	80064cc <__lshift>
 8005c44:	462f      	mov	r7, r5
 8005c46:	4605      	mov	r5, r0
 8005c48:	f10a 0301 	add.w	r3, sl, #1
 8005c4c:	9304      	str	r3, [sp, #16]
 8005c4e:	eb0a 030b 	add.w	r3, sl, fp
 8005c52:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c54:	9b06      	ldr	r3, [sp, #24]
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c5c:	9b04      	ldr	r3, [sp, #16]
 8005c5e:	4621      	mov	r1, r4
 8005c60:	9803      	ldr	r0, [sp, #12]
 8005c62:	f103 3bff 	add.w	fp, r3, #4294967295
 8005c66:	f7ff fa85 	bl	8005174 <quorem>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	4639      	mov	r1, r7
 8005c6e:	3330      	adds	r3, #48	@ 0x30
 8005c70:	9006      	str	r0, [sp, #24]
 8005c72:	9803      	ldr	r0, [sp, #12]
 8005c74:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c76:	f000 fc95 	bl	80065a4 <__mcmp>
 8005c7a:	462a      	mov	r2, r5
 8005c7c:	9008      	str	r0, [sp, #32]
 8005c7e:	4621      	mov	r1, r4
 8005c80:	4648      	mov	r0, r9
 8005c82:	f000 fcab 	bl	80065dc <__mdiff>
 8005c86:	68c2      	ldr	r2, [r0, #12]
 8005c88:	4606      	mov	r6, r0
 8005c8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c8c:	bb02      	cbnz	r2, 8005cd0 <_dtoa_r+0xa48>
 8005c8e:	4601      	mov	r1, r0
 8005c90:	9803      	ldr	r0, [sp, #12]
 8005c92:	f000 fc87 	bl	80065a4 <__mcmp>
 8005c96:	4602      	mov	r2, r0
 8005c98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c9a:	4631      	mov	r1, r6
 8005c9c:	4648      	mov	r0, r9
 8005c9e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005ca2:	f000 fa03 	bl	80060ac <_Bfree>
 8005ca6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ca8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005caa:	9e04      	ldr	r6, [sp, #16]
 8005cac:	ea42 0103 	orr.w	r1, r2, r3
 8005cb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cb2:	4319      	orrs	r1, r3
 8005cb4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cb6:	d10d      	bne.n	8005cd4 <_dtoa_r+0xa4c>
 8005cb8:	2b39      	cmp	r3, #57	@ 0x39
 8005cba:	d027      	beq.n	8005d0c <_dtoa_r+0xa84>
 8005cbc:	9a08      	ldr	r2, [sp, #32]
 8005cbe:	2a00      	cmp	r2, #0
 8005cc0:	dd01      	ble.n	8005cc6 <_dtoa_r+0xa3e>
 8005cc2:	9b06      	ldr	r3, [sp, #24]
 8005cc4:	3331      	adds	r3, #49	@ 0x31
 8005cc6:	f88b 3000 	strb.w	r3, [fp]
 8005cca:	e52e      	b.n	800572a <_dtoa_r+0x4a2>
 8005ccc:	4628      	mov	r0, r5
 8005cce:	e7b9      	b.n	8005c44 <_dtoa_r+0x9bc>
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	e7e2      	b.n	8005c9a <_dtoa_r+0xa12>
 8005cd4:	9908      	ldr	r1, [sp, #32]
 8005cd6:	2900      	cmp	r1, #0
 8005cd8:	db04      	blt.n	8005ce4 <_dtoa_r+0xa5c>
 8005cda:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8005cdc:	4301      	orrs	r1, r0
 8005cde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ce0:	4301      	orrs	r1, r0
 8005ce2:	d120      	bne.n	8005d26 <_dtoa_r+0xa9e>
 8005ce4:	2a00      	cmp	r2, #0
 8005ce6:	ddee      	ble.n	8005cc6 <_dtoa_r+0xa3e>
 8005ce8:	2201      	movs	r2, #1
 8005cea:	9903      	ldr	r1, [sp, #12]
 8005cec:	4648      	mov	r0, r9
 8005cee:	9304      	str	r3, [sp, #16]
 8005cf0:	f000 fbec 	bl	80064cc <__lshift>
 8005cf4:	4621      	mov	r1, r4
 8005cf6:	9003      	str	r0, [sp, #12]
 8005cf8:	f000 fc54 	bl	80065a4 <__mcmp>
 8005cfc:	2800      	cmp	r0, #0
 8005cfe:	9b04      	ldr	r3, [sp, #16]
 8005d00:	dc02      	bgt.n	8005d08 <_dtoa_r+0xa80>
 8005d02:	d1e0      	bne.n	8005cc6 <_dtoa_r+0xa3e>
 8005d04:	07da      	lsls	r2, r3, #31
 8005d06:	d5de      	bpl.n	8005cc6 <_dtoa_r+0xa3e>
 8005d08:	2b39      	cmp	r3, #57	@ 0x39
 8005d0a:	d1da      	bne.n	8005cc2 <_dtoa_r+0xa3a>
 8005d0c:	2339      	movs	r3, #57	@ 0x39
 8005d0e:	f88b 3000 	strb.w	r3, [fp]
 8005d12:	4633      	mov	r3, r6
 8005d14:	461e      	mov	r6, r3
 8005d16:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	2a39      	cmp	r2, #57	@ 0x39
 8005d1e:	d04e      	beq.n	8005dbe <_dtoa_r+0xb36>
 8005d20:	3201      	adds	r2, #1
 8005d22:	701a      	strb	r2, [r3, #0]
 8005d24:	e501      	b.n	800572a <_dtoa_r+0x4a2>
 8005d26:	2a00      	cmp	r2, #0
 8005d28:	dd03      	ble.n	8005d32 <_dtoa_r+0xaaa>
 8005d2a:	2b39      	cmp	r3, #57	@ 0x39
 8005d2c:	d0ee      	beq.n	8005d0c <_dtoa_r+0xa84>
 8005d2e:	3301      	adds	r3, #1
 8005d30:	e7c9      	b.n	8005cc6 <_dtoa_r+0xa3e>
 8005d32:	9a04      	ldr	r2, [sp, #16]
 8005d34:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d36:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005d3a:	428a      	cmp	r2, r1
 8005d3c:	d028      	beq.n	8005d90 <_dtoa_r+0xb08>
 8005d3e:	2300      	movs	r3, #0
 8005d40:	220a      	movs	r2, #10
 8005d42:	9903      	ldr	r1, [sp, #12]
 8005d44:	4648      	mov	r0, r9
 8005d46:	f000 f9d3 	bl	80060f0 <__multadd>
 8005d4a:	42af      	cmp	r7, r5
 8005d4c:	9003      	str	r0, [sp, #12]
 8005d4e:	f04f 0300 	mov.w	r3, #0
 8005d52:	f04f 020a 	mov.w	r2, #10
 8005d56:	4639      	mov	r1, r7
 8005d58:	4648      	mov	r0, r9
 8005d5a:	d107      	bne.n	8005d6c <_dtoa_r+0xae4>
 8005d5c:	f000 f9c8 	bl	80060f0 <__multadd>
 8005d60:	4607      	mov	r7, r0
 8005d62:	4605      	mov	r5, r0
 8005d64:	9b04      	ldr	r3, [sp, #16]
 8005d66:	3301      	adds	r3, #1
 8005d68:	9304      	str	r3, [sp, #16]
 8005d6a:	e777      	b.n	8005c5c <_dtoa_r+0x9d4>
 8005d6c:	f000 f9c0 	bl	80060f0 <__multadd>
 8005d70:	4629      	mov	r1, r5
 8005d72:	4607      	mov	r7, r0
 8005d74:	2300      	movs	r3, #0
 8005d76:	220a      	movs	r2, #10
 8005d78:	4648      	mov	r0, r9
 8005d7a:	f000 f9b9 	bl	80060f0 <__multadd>
 8005d7e:	4605      	mov	r5, r0
 8005d80:	e7f0      	b.n	8005d64 <_dtoa_r+0xadc>
 8005d82:	f1bb 0f00 	cmp.w	fp, #0
 8005d86:	bfcc      	ite	gt
 8005d88:	465e      	movgt	r6, fp
 8005d8a:	2601      	movle	r6, #1
 8005d8c:	2700      	movs	r7, #0
 8005d8e:	4456      	add	r6, sl
 8005d90:	2201      	movs	r2, #1
 8005d92:	9903      	ldr	r1, [sp, #12]
 8005d94:	4648      	mov	r0, r9
 8005d96:	9304      	str	r3, [sp, #16]
 8005d98:	f000 fb98 	bl	80064cc <__lshift>
 8005d9c:	4621      	mov	r1, r4
 8005d9e:	9003      	str	r0, [sp, #12]
 8005da0:	f000 fc00 	bl	80065a4 <__mcmp>
 8005da4:	2800      	cmp	r0, #0
 8005da6:	dcb4      	bgt.n	8005d12 <_dtoa_r+0xa8a>
 8005da8:	d102      	bne.n	8005db0 <_dtoa_r+0xb28>
 8005daa:	9b04      	ldr	r3, [sp, #16]
 8005dac:	07db      	lsls	r3, r3, #31
 8005dae:	d4b0      	bmi.n	8005d12 <_dtoa_r+0xa8a>
 8005db0:	4633      	mov	r3, r6
 8005db2:	461e      	mov	r6, r3
 8005db4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005db8:	2a30      	cmp	r2, #48	@ 0x30
 8005dba:	d0fa      	beq.n	8005db2 <_dtoa_r+0xb2a>
 8005dbc:	e4b5      	b.n	800572a <_dtoa_r+0x4a2>
 8005dbe:	459a      	cmp	sl, r3
 8005dc0:	d1a8      	bne.n	8005d14 <_dtoa_r+0xa8c>
 8005dc2:	2331      	movs	r3, #49	@ 0x31
 8005dc4:	f108 0801 	add.w	r8, r8, #1
 8005dc8:	f88a 3000 	strb.w	r3, [sl]
 8005dcc:	e4ad      	b.n	800572a <_dtoa_r+0x4a2>
 8005dce:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005dd0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005e2c <_dtoa_r+0xba4>
 8005dd4:	b11b      	cbz	r3, 8005dde <_dtoa_r+0xb56>
 8005dd6:	f10a 0308 	add.w	r3, sl, #8
 8005dda:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005ddc:	6013      	str	r3, [r2, #0]
 8005dde:	4650      	mov	r0, sl
 8005de0:	b017      	add	sp, #92	@ 0x5c
 8005de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005de6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	f77f ae2e 	ble.w	8005a4a <_dtoa_r+0x7c2>
 8005dee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005df0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005df2:	2001      	movs	r0, #1
 8005df4:	e64d      	b.n	8005a92 <_dtoa_r+0x80a>
 8005df6:	f1bb 0f00 	cmp.w	fp, #0
 8005dfa:	f77f aed9 	ble.w	8005bb0 <_dtoa_r+0x928>
 8005dfe:	4656      	mov	r6, sl
 8005e00:	4621      	mov	r1, r4
 8005e02:	9803      	ldr	r0, [sp, #12]
 8005e04:	f7ff f9b6 	bl	8005174 <quorem>
 8005e08:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005e0c:	f806 3b01 	strb.w	r3, [r6], #1
 8005e10:	eba6 020a 	sub.w	r2, r6, sl
 8005e14:	4593      	cmp	fp, r2
 8005e16:	ddb4      	ble.n	8005d82 <_dtoa_r+0xafa>
 8005e18:	2300      	movs	r3, #0
 8005e1a:	220a      	movs	r2, #10
 8005e1c:	4648      	mov	r0, r9
 8005e1e:	9903      	ldr	r1, [sp, #12]
 8005e20:	f000 f966 	bl	80060f0 <__multadd>
 8005e24:	9003      	str	r0, [sp, #12]
 8005e26:	e7eb      	b.n	8005e00 <_dtoa_r+0xb78>
 8005e28:	080088f3 	.word	0x080088f3
 8005e2c:	08008877 	.word	0x08008877

08005e30 <_free_r>:
 8005e30:	b538      	push	{r3, r4, r5, lr}
 8005e32:	4605      	mov	r5, r0
 8005e34:	2900      	cmp	r1, #0
 8005e36:	d040      	beq.n	8005eba <_free_r+0x8a>
 8005e38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e3c:	1f0c      	subs	r4, r1, #4
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	bfb8      	it	lt
 8005e42:	18e4      	addlt	r4, r4, r3
 8005e44:	f000 f8e6 	bl	8006014 <__malloc_lock>
 8005e48:	4a1c      	ldr	r2, [pc, #112]	@ (8005ebc <_free_r+0x8c>)
 8005e4a:	6813      	ldr	r3, [r2, #0]
 8005e4c:	b933      	cbnz	r3, 8005e5c <_free_r+0x2c>
 8005e4e:	6063      	str	r3, [r4, #4]
 8005e50:	6014      	str	r4, [r2, #0]
 8005e52:	4628      	mov	r0, r5
 8005e54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e58:	f000 b8e2 	b.w	8006020 <__malloc_unlock>
 8005e5c:	42a3      	cmp	r3, r4
 8005e5e:	d908      	bls.n	8005e72 <_free_r+0x42>
 8005e60:	6820      	ldr	r0, [r4, #0]
 8005e62:	1821      	adds	r1, r4, r0
 8005e64:	428b      	cmp	r3, r1
 8005e66:	bf01      	itttt	eq
 8005e68:	6819      	ldreq	r1, [r3, #0]
 8005e6a:	685b      	ldreq	r3, [r3, #4]
 8005e6c:	1809      	addeq	r1, r1, r0
 8005e6e:	6021      	streq	r1, [r4, #0]
 8005e70:	e7ed      	b.n	8005e4e <_free_r+0x1e>
 8005e72:	461a      	mov	r2, r3
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	b10b      	cbz	r3, 8005e7c <_free_r+0x4c>
 8005e78:	42a3      	cmp	r3, r4
 8005e7a:	d9fa      	bls.n	8005e72 <_free_r+0x42>
 8005e7c:	6811      	ldr	r1, [r2, #0]
 8005e7e:	1850      	adds	r0, r2, r1
 8005e80:	42a0      	cmp	r0, r4
 8005e82:	d10b      	bne.n	8005e9c <_free_r+0x6c>
 8005e84:	6820      	ldr	r0, [r4, #0]
 8005e86:	4401      	add	r1, r0
 8005e88:	1850      	adds	r0, r2, r1
 8005e8a:	4283      	cmp	r3, r0
 8005e8c:	6011      	str	r1, [r2, #0]
 8005e8e:	d1e0      	bne.n	8005e52 <_free_r+0x22>
 8005e90:	6818      	ldr	r0, [r3, #0]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	4408      	add	r0, r1
 8005e96:	6010      	str	r0, [r2, #0]
 8005e98:	6053      	str	r3, [r2, #4]
 8005e9a:	e7da      	b.n	8005e52 <_free_r+0x22>
 8005e9c:	d902      	bls.n	8005ea4 <_free_r+0x74>
 8005e9e:	230c      	movs	r3, #12
 8005ea0:	602b      	str	r3, [r5, #0]
 8005ea2:	e7d6      	b.n	8005e52 <_free_r+0x22>
 8005ea4:	6820      	ldr	r0, [r4, #0]
 8005ea6:	1821      	adds	r1, r4, r0
 8005ea8:	428b      	cmp	r3, r1
 8005eaa:	bf01      	itttt	eq
 8005eac:	6819      	ldreq	r1, [r3, #0]
 8005eae:	685b      	ldreq	r3, [r3, #4]
 8005eb0:	1809      	addeq	r1, r1, r0
 8005eb2:	6021      	streq	r1, [r4, #0]
 8005eb4:	6063      	str	r3, [r4, #4]
 8005eb6:	6054      	str	r4, [r2, #4]
 8005eb8:	e7cb      	b.n	8005e52 <_free_r+0x22>
 8005eba:	bd38      	pop	{r3, r4, r5, pc}
 8005ebc:	20000438 	.word	0x20000438

08005ec0 <malloc>:
 8005ec0:	4b02      	ldr	r3, [pc, #8]	@ (8005ecc <malloc+0xc>)
 8005ec2:	4601      	mov	r1, r0
 8005ec4:	6818      	ldr	r0, [r3, #0]
 8005ec6:	f000 b825 	b.w	8005f14 <_malloc_r>
 8005eca:	bf00      	nop
 8005ecc:	2000001c 	.word	0x2000001c

08005ed0 <sbrk_aligned>:
 8005ed0:	b570      	push	{r4, r5, r6, lr}
 8005ed2:	4e0f      	ldr	r6, [pc, #60]	@ (8005f10 <sbrk_aligned+0x40>)
 8005ed4:	460c      	mov	r4, r1
 8005ed6:	6831      	ldr	r1, [r6, #0]
 8005ed8:	4605      	mov	r5, r0
 8005eda:	b911      	cbnz	r1, 8005ee2 <sbrk_aligned+0x12>
 8005edc:	f001 ffc2 	bl	8007e64 <_sbrk_r>
 8005ee0:	6030      	str	r0, [r6, #0]
 8005ee2:	4621      	mov	r1, r4
 8005ee4:	4628      	mov	r0, r5
 8005ee6:	f001 ffbd 	bl	8007e64 <_sbrk_r>
 8005eea:	1c43      	adds	r3, r0, #1
 8005eec:	d103      	bne.n	8005ef6 <sbrk_aligned+0x26>
 8005eee:	f04f 34ff 	mov.w	r4, #4294967295
 8005ef2:	4620      	mov	r0, r4
 8005ef4:	bd70      	pop	{r4, r5, r6, pc}
 8005ef6:	1cc4      	adds	r4, r0, #3
 8005ef8:	f024 0403 	bic.w	r4, r4, #3
 8005efc:	42a0      	cmp	r0, r4
 8005efe:	d0f8      	beq.n	8005ef2 <sbrk_aligned+0x22>
 8005f00:	1a21      	subs	r1, r4, r0
 8005f02:	4628      	mov	r0, r5
 8005f04:	f001 ffae 	bl	8007e64 <_sbrk_r>
 8005f08:	3001      	adds	r0, #1
 8005f0a:	d1f2      	bne.n	8005ef2 <sbrk_aligned+0x22>
 8005f0c:	e7ef      	b.n	8005eee <sbrk_aligned+0x1e>
 8005f0e:	bf00      	nop
 8005f10:	20000434 	.word	0x20000434

08005f14 <_malloc_r>:
 8005f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f18:	1ccd      	adds	r5, r1, #3
 8005f1a:	f025 0503 	bic.w	r5, r5, #3
 8005f1e:	3508      	adds	r5, #8
 8005f20:	2d0c      	cmp	r5, #12
 8005f22:	bf38      	it	cc
 8005f24:	250c      	movcc	r5, #12
 8005f26:	2d00      	cmp	r5, #0
 8005f28:	4606      	mov	r6, r0
 8005f2a:	db01      	blt.n	8005f30 <_malloc_r+0x1c>
 8005f2c:	42a9      	cmp	r1, r5
 8005f2e:	d904      	bls.n	8005f3a <_malloc_r+0x26>
 8005f30:	230c      	movs	r3, #12
 8005f32:	6033      	str	r3, [r6, #0]
 8005f34:	2000      	movs	r0, #0
 8005f36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006010 <_malloc_r+0xfc>
 8005f3e:	f000 f869 	bl	8006014 <__malloc_lock>
 8005f42:	f8d8 3000 	ldr.w	r3, [r8]
 8005f46:	461c      	mov	r4, r3
 8005f48:	bb44      	cbnz	r4, 8005f9c <_malloc_r+0x88>
 8005f4a:	4629      	mov	r1, r5
 8005f4c:	4630      	mov	r0, r6
 8005f4e:	f7ff ffbf 	bl	8005ed0 <sbrk_aligned>
 8005f52:	1c43      	adds	r3, r0, #1
 8005f54:	4604      	mov	r4, r0
 8005f56:	d158      	bne.n	800600a <_malloc_r+0xf6>
 8005f58:	f8d8 4000 	ldr.w	r4, [r8]
 8005f5c:	4627      	mov	r7, r4
 8005f5e:	2f00      	cmp	r7, #0
 8005f60:	d143      	bne.n	8005fea <_malloc_r+0xd6>
 8005f62:	2c00      	cmp	r4, #0
 8005f64:	d04b      	beq.n	8005ffe <_malloc_r+0xea>
 8005f66:	6823      	ldr	r3, [r4, #0]
 8005f68:	4639      	mov	r1, r7
 8005f6a:	4630      	mov	r0, r6
 8005f6c:	eb04 0903 	add.w	r9, r4, r3
 8005f70:	f001 ff78 	bl	8007e64 <_sbrk_r>
 8005f74:	4581      	cmp	r9, r0
 8005f76:	d142      	bne.n	8005ffe <_malloc_r+0xea>
 8005f78:	6821      	ldr	r1, [r4, #0]
 8005f7a:	4630      	mov	r0, r6
 8005f7c:	1a6d      	subs	r5, r5, r1
 8005f7e:	4629      	mov	r1, r5
 8005f80:	f7ff ffa6 	bl	8005ed0 <sbrk_aligned>
 8005f84:	3001      	adds	r0, #1
 8005f86:	d03a      	beq.n	8005ffe <_malloc_r+0xea>
 8005f88:	6823      	ldr	r3, [r4, #0]
 8005f8a:	442b      	add	r3, r5
 8005f8c:	6023      	str	r3, [r4, #0]
 8005f8e:	f8d8 3000 	ldr.w	r3, [r8]
 8005f92:	685a      	ldr	r2, [r3, #4]
 8005f94:	bb62      	cbnz	r2, 8005ff0 <_malloc_r+0xdc>
 8005f96:	f8c8 7000 	str.w	r7, [r8]
 8005f9a:	e00f      	b.n	8005fbc <_malloc_r+0xa8>
 8005f9c:	6822      	ldr	r2, [r4, #0]
 8005f9e:	1b52      	subs	r2, r2, r5
 8005fa0:	d420      	bmi.n	8005fe4 <_malloc_r+0xd0>
 8005fa2:	2a0b      	cmp	r2, #11
 8005fa4:	d917      	bls.n	8005fd6 <_malloc_r+0xc2>
 8005fa6:	1961      	adds	r1, r4, r5
 8005fa8:	42a3      	cmp	r3, r4
 8005faa:	6025      	str	r5, [r4, #0]
 8005fac:	bf18      	it	ne
 8005fae:	6059      	strne	r1, [r3, #4]
 8005fb0:	6863      	ldr	r3, [r4, #4]
 8005fb2:	bf08      	it	eq
 8005fb4:	f8c8 1000 	streq.w	r1, [r8]
 8005fb8:	5162      	str	r2, [r4, r5]
 8005fba:	604b      	str	r3, [r1, #4]
 8005fbc:	4630      	mov	r0, r6
 8005fbe:	f000 f82f 	bl	8006020 <__malloc_unlock>
 8005fc2:	f104 000b 	add.w	r0, r4, #11
 8005fc6:	1d23      	adds	r3, r4, #4
 8005fc8:	f020 0007 	bic.w	r0, r0, #7
 8005fcc:	1ac2      	subs	r2, r0, r3
 8005fce:	bf1c      	itt	ne
 8005fd0:	1a1b      	subne	r3, r3, r0
 8005fd2:	50a3      	strne	r3, [r4, r2]
 8005fd4:	e7af      	b.n	8005f36 <_malloc_r+0x22>
 8005fd6:	6862      	ldr	r2, [r4, #4]
 8005fd8:	42a3      	cmp	r3, r4
 8005fda:	bf0c      	ite	eq
 8005fdc:	f8c8 2000 	streq.w	r2, [r8]
 8005fe0:	605a      	strne	r2, [r3, #4]
 8005fe2:	e7eb      	b.n	8005fbc <_malloc_r+0xa8>
 8005fe4:	4623      	mov	r3, r4
 8005fe6:	6864      	ldr	r4, [r4, #4]
 8005fe8:	e7ae      	b.n	8005f48 <_malloc_r+0x34>
 8005fea:	463c      	mov	r4, r7
 8005fec:	687f      	ldr	r7, [r7, #4]
 8005fee:	e7b6      	b.n	8005f5e <_malloc_r+0x4a>
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	42a3      	cmp	r3, r4
 8005ff6:	d1fb      	bne.n	8005ff0 <_malloc_r+0xdc>
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	6053      	str	r3, [r2, #4]
 8005ffc:	e7de      	b.n	8005fbc <_malloc_r+0xa8>
 8005ffe:	230c      	movs	r3, #12
 8006000:	4630      	mov	r0, r6
 8006002:	6033      	str	r3, [r6, #0]
 8006004:	f000 f80c 	bl	8006020 <__malloc_unlock>
 8006008:	e794      	b.n	8005f34 <_malloc_r+0x20>
 800600a:	6005      	str	r5, [r0, #0]
 800600c:	e7d6      	b.n	8005fbc <_malloc_r+0xa8>
 800600e:	bf00      	nop
 8006010:	20000438 	.word	0x20000438

08006014 <__malloc_lock>:
 8006014:	4801      	ldr	r0, [pc, #4]	@ (800601c <__malloc_lock+0x8>)
 8006016:	f7ff b898 	b.w	800514a <__retarget_lock_acquire_recursive>
 800601a:	bf00      	nop
 800601c:	20000430 	.word	0x20000430

08006020 <__malloc_unlock>:
 8006020:	4801      	ldr	r0, [pc, #4]	@ (8006028 <__malloc_unlock+0x8>)
 8006022:	f7ff b893 	b.w	800514c <__retarget_lock_release_recursive>
 8006026:	bf00      	nop
 8006028:	20000430 	.word	0x20000430

0800602c <_Balloc>:
 800602c:	b570      	push	{r4, r5, r6, lr}
 800602e:	69c6      	ldr	r6, [r0, #28]
 8006030:	4604      	mov	r4, r0
 8006032:	460d      	mov	r5, r1
 8006034:	b976      	cbnz	r6, 8006054 <_Balloc+0x28>
 8006036:	2010      	movs	r0, #16
 8006038:	f7ff ff42 	bl	8005ec0 <malloc>
 800603c:	4602      	mov	r2, r0
 800603e:	61e0      	str	r0, [r4, #28]
 8006040:	b920      	cbnz	r0, 800604c <_Balloc+0x20>
 8006042:	216b      	movs	r1, #107	@ 0x6b
 8006044:	4b17      	ldr	r3, [pc, #92]	@ (80060a4 <_Balloc+0x78>)
 8006046:	4818      	ldr	r0, [pc, #96]	@ (80060a8 <_Balloc+0x7c>)
 8006048:	f001 ff30 	bl	8007eac <__assert_func>
 800604c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006050:	6006      	str	r6, [r0, #0]
 8006052:	60c6      	str	r6, [r0, #12]
 8006054:	69e6      	ldr	r6, [r4, #28]
 8006056:	68f3      	ldr	r3, [r6, #12]
 8006058:	b183      	cbz	r3, 800607c <_Balloc+0x50>
 800605a:	69e3      	ldr	r3, [r4, #28]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006062:	b9b8      	cbnz	r0, 8006094 <_Balloc+0x68>
 8006064:	2101      	movs	r1, #1
 8006066:	fa01 f605 	lsl.w	r6, r1, r5
 800606a:	1d72      	adds	r2, r6, #5
 800606c:	4620      	mov	r0, r4
 800606e:	0092      	lsls	r2, r2, #2
 8006070:	f001 ff3a 	bl	8007ee8 <_calloc_r>
 8006074:	b160      	cbz	r0, 8006090 <_Balloc+0x64>
 8006076:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800607a:	e00e      	b.n	800609a <_Balloc+0x6e>
 800607c:	2221      	movs	r2, #33	@ 0x21
 800607e:	2104      	movs	r1, #4
 8006080:	4620      	mov	r0, r4
 8006082:	f001 ff31 	bl	8007ee8 <_calloc_r>
 8006086:	69e3      	ldr	r3, [r4, #28]
 8006088:	60f0      	str	r0, [r6, #12]
 800608a:	68db      	ldr	r3, [r3, #12]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d1e4      	bne.n	800605a <_Balloc+0x2e>
 8006090:	2000      	movs	r0, #0
 8006092:	bd70      	pop	{r4, r5, r6, pc}
 8006094:	6802      	ldr	r2, [r0, #0]
 8006096:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800609a:	2300      	movs	r3, #0
 800609c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80060a0:	e7f7      	b.n	8006092 <_Balloc+0x66>
 80060a2:	bf00      	nop
 80060a4:	08008884 	.word	0x08008884
 80060a8:	08008904 	.word	0x08008904

080060ac <_Bfree>:
 80060ac:	b570      	push	{r4, r5, r6, lr}
 80060ae:	69c6      	ldr	r6, [r0, #28]
 80060b0:	4605      	mov	r5, r0
 80060b2:	460c      	mov	r4, r1
 80060b4:	b976      	cbnz	r6, 80060d4 <_Bfree+0x28>
 80060b6:	2010      	movs	r0, #16
 80060b8:	f7ff ff02 	bl	8005ec0 <malloc>
 80060bc:	4602      	mov	r2, r0
 80060be:	61e8      	str	r0, [r5, #28]
 80060c0:	b920      	cbnz	r0, 80060cc <_Bfree+0x20>
 80060c2:	218f      	movs	r1, #143	@ 0x8f
 80060c4:	4b08      	ldr	r3, [pc, #32]	@ (80060e8 <_Bfree+0x3c>)
 80060c6:	4809      	ldr	r0, [pc, #36]	@ (80060ec <_Bfree+0x40>)
 80060c8:	f001 fef0 	bl	8007eac <__assert_func>
 80060cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80060d0:	6006      	str	r6, [r0, #0]
 80060d2:	60c6      	str	r6, [r0, #12]
 80060d4:	b13c      	cbz	r4, 80060e6 <_Bfree+0x3a>
 80060d6:	69eb      	ldr	r3, [r5, #28]
 80060d8:	6862      	ldr	r2, [r4, #4]
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80060e0:	6021      	str	r1, [r4, #0]
 80060e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80060e6:	bd70      	pop	{r4, r5, r6, pc}
 80060e8:	08008884 	.word	0x08008884
 80060ec:	08008904 	.word	0x08008904

080060f0 <__multadd>:
 80060f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060f4:	4607      	mov	r7, r0
 80060f6:	460c      	mov	r4, r1
 80060f8:	461e      	mov	r6, r3
 80060fa:	2000      	movs	r0, #0
 80060fc:	690d      	ldr	r5, [r1, #16]
 80060fe:	f101 0c14 	add.w	ip, r1, #20
 8006102:	f8dc 3000 	ldr.w	r3, [ip]
 8006106:	3001      	adds	r0, #1
 8006108:	b299      	uxth	r1, r3
 800610a:	fb02 6101 	mla	r1, r2, r1, r6
 800610e:	0c1e      	lsrs	r6, r3, #16
 8006110:	0c0b      	lsrs	r3, r1, #16
 8006112:	fb02 3306 	mla	r3, r2, r6, r3
 8006116:	b289      	uxth	r1, r1
 8006118:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800611c:	4285      	cmp	r5, r0
 800611e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006122:	f84c 1b04 	str.w	r1, [ip], #4
 8006126:	dcec      	bgt.n	8006102 <__multadd+0x12>
 8006128:	b30e      	cbz	r6, 800616e <__multadd+0x7e>
 800612a:	68a3      	ldr	r3, [r4, #8]
 800612c:	42ab      	cmp	r3, r5
 800612e:	dc19      	bgt.n	8006164 <__multadd+0x74>
 8006130:	6861      	ldr	r1, [r4, #4]
 8006132:	4638      	mov	r0, r7
 8006134:	3101      	adds	r1, #1
 8006136:	f7ff ff79 	bl	800602c <_Balloc>
 800613a:	4680      	mov	r8, r0
 800613c:	b928      	cbnz	r0, 800614a <__multadd+0x5a>
 800613e:	4602      	mov	r2, r0
 8006140:	21ba      	movs	r1, #186	@ 0xba
 8006142:	4b0c      	ldr	r3, [pc, #48]	@ (8006174 <__multadd+0x84>)
 8006144:	480c      	ldr	r0, [pc, #48]	@ (8006178 <__multadd+0x88>)
 8006146:	f001 feb1 	bl	8007eac <__assert_func>
 800614a:	6922      	ldr	r2, [r4, #16]
 800614c:	f104 010c 	add.w	r1, r4, #12
 8006150:	3202      	adds	r2, #2
 8006152:	0092      	lsls	r2, r2, #2
 8006154:	300c      	adds	r0, #12
 8006156:	f001 fe95 	bl	8007e84 <memcpy>
 800615a:	4621      	mov	r1, r4
 800615c:	4638      	mov	r0, r7
 800615e:	f7ff ffa5 	bl	80060ac <_Bfree>
 8006162:	4644      	mov	r4, r8
 8006164:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006168:	3501      	adds	r5, #1
 800616a:	615e      	str	r6, [r3, #20]
 800616c:	6125      	str	r5, [r4, #16]
 800616e:	4620      	mov	r0, r4
 8006170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006174:	080088f3 	.word	0x080088f3
 8006178:	08008904 	.word	0x08008904

0800617c <__s2b>:
 800617c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006180:	4615      	mov	r5, r2
 8006182:	2209      	movs	r2, #9
 8006184:	461f      	mov	r7, r3
 8006186:	3308      	adds	r3, #8
 8006188:	460c      	mov	r4, r1
 800618a:	fb93 f3f2 	sdiv	r3, r3, r2
 800618e:	4606      	mov	r6, r0
 8006190:	2201      	movs	r2, #1
 8006192:	2100      	movs	r1, #0
 8006194:	429a      	cmp	r2, r3
 8006196:	db09      	blt.n	80061ac <__s2b+0x30>
 8006198:	4630      	mov	r0, r6
 800619a:	f7ff ff47 	bl	800602c <_Balloc>
 800619e:	b940      	cbnz	r0, 80061b2 <__s2b+0x36>
 80061a0:	4602      	mov	r2, r0
 80061a2:	21d3      	movs	r1, #211	@ 0xd3
 80061a4:	4b18      	ldr	r3, [pc, #96]	@ (8006208 <__s2b+0x8c>)
 80061a6:	4819      	ldr	r0, [pc, #100]	@ (800620c <__s2b+0x90>)
 80061a8:	f001 fe80 	bl	8007eac <__assert_func>
 80061ac:	0052      	lsls	r2, r2, #1
 80061ae:	3101      	adds	r1, #1
 80061b0:	e7f0      	b.n	8006194 <__s2b+0x18>
 80061b2:	9b08      	ldr	r3, [sp, #32]
 80061b4:	2d09      	cmp	r5, #9
 80061b6:	6143      	str	r3, [r0, #20]
 80061b8:	f04f 0301 	mov.w	r3, #1
 80061bc:	6103      	str	r3, [r0, #16]
 80061be:	dd16      	ble.n	80061ee <__s2b+0x72>
 80061c0:	f104 0909 	add.w	r9, r4, #9
 80061c4:	46c8      	mov	r8, r9
 80061c6:	442c      	add	r4, r5
 80061c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80061cc:	4601      	mov	r1, r0
 80061ce:	220a      	movs	r2, #10
 80061d0:	4630      	mov	r0, r6
 80061d2:	3b30      	subs	r3, #48	@ 0x30
 80061d4:	f7ff ff8c 	bl	80060f0 <__multadd>
 80061d8:	45a0      	cmp	r8, r4
 80061da:	d1f5      	bne.n	80061c8 <__s2b+0x4c>
 80061dc:	f1a5 0408 	sub.w	r4, r5, #8
 80061e0:	444c      	add	r4, r9
 80061e2:	1b2d      	subs	r5, r5, r4
 80061e4:	1963      	adds	r3, r4, r5
 80061e6:	42bb      	cmp	r3, r7
 80061e8:	db04      	blt.n	80061f4 <__s2b+0x78>
 80061ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061ee:	2509      	movs	r5, #9
 80061f0:	340a      	adds	r4, #10
 80061f2:	e7f6      	b.n	80061e2 <__s2b+0x66>
 80061f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80061f8:	4601      	mov	r1, r0
 80061fa:	220a      	movs	r2, #10
 80061fc:	4630      	mov	r0, r6
 80061fe:	3b30      	subs	r3, #48	@ 0x30
 8006200:	f7ff ff76 	bl	80060f0 <__multadd>
 8006204:	e7ee      	b.n	80061e4 <__s2b+0x68>
 8006206:	bf00      	nop
 8006208:	080088f3 	.word	0x080088f3
 800620c:	08008904 	.word	0x08008904

08006210 <__hi0bits>:
 8006210:	4603      	mov	r3, r0
 8006212:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006216:	bf3a      	itte	cc
 8006218:	0403      	lslcc	r3, r0, #16
 800621a:	2010      	movcc	r0, #16
 800621c:	2000      	movcs	r0, #0
 800621e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006222:	bf3c      	itt	cc
 8006224:	021b      	lslcc	r3, r3, #8
 8006226:	3008      	addcc	r0, #8
 8006228:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800622c:	bf3c      	itt	cc
 800622e:	011b      	lslcc	r3, r3, #4
 8006230:	3004      	addcc	r0, #4
 8006232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006236:	bf3c      	itt	cc
 8006238:	009b      	lslcc	r3, r3, #2
 800623a:	3002      	addcc	r0, #2
 800623c:	2b00      	cmp	r3, #0
 800623e:	db05      	blt.n	800624c <__hi0bits+0x3c>
 8006240:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006244:	f100 0001 	add.w	r0, r0, #1
 8006248:	bf08      	it	eq
 800624a:	2020      	moveq	r0, #32
 800624c:	4770      	bx	lr

0800624e <__lo0bits>:
 800624e:	6803      	ldr	r3, [r0, #0]
 8006250:	4602      	mov	r2, r0
 8006252:	f013 0007 	ands.w	r0, r3, #7
 8006256:	d00b      	beq.n	8006270 <__lo0bits+0x22>
 8006258:	07d9      	lsls	r1, r3, #31
 800625a:	d421      	bmi.n	80062a0 <__lo0bits+0x52>
 800625c:	0798      	lsls	r0, r3, #30
 800625e:	bf49      	itett	mi
 8006260:	085b      	lsrmi	r3, r3, #1
 8006262:	089b      	lsrpl	r3, r3, #2
 8006264:	2001      	movmi	r0, #1
 8006266:	6013      	strmi	r3, [r2, #0]
 8006268:	bf5c      	itt	pl
 800626a:	2002      	movpl	r0, #2
 800626c:	6013      	strpl	r3, [r2, #0]
 800626e:	4770      	bx	lr
 8006270:	b299      	uxth	r1, r3
 8006272:	b909      	cbnz	r1, 8006278 <__lo0bits+0x2a>
 8006274:	2010      	movs	r0, #16
 8006276:	0c1b      	lsrs	r3, r3, #16
 8006278:	b2d9      	uxtb	r1, r3
 800627a:	b909      	cbnz	r1, 8006280 <__lo0bits+0x32>
 800627c:	3008      	adds	r0, #8
 800627e:	0a1b      	lsrs	r3, r3, #8
 8006280:	0719      	lsls	r1, r3, #28
 8006282:	bf04      	itt	eq
 8006284:	091b      	lsreq	r3, r3, #4
 8006286:	3004      	addeq	r0, #4
 8006288:	0799      	lsls	r1, r3, #30
 800628a:	bf04      	itt	eq
 800628c:	089b      	lsreq	r3, r3, #2
 800628e:	3002      	addeq	r0, #2
 8006290:	07d9      	lsls	r1, r3, #31
 8006292:	d403      	bmi.n	800629c <__lo0bits+0x4e>
 8006294:	085b      	lsrs	r3, r3, #1
 8006296:	f100 0001 	add.w	r0, r0, #1
 800629a:	d003      	beq.n	80062a4 <__lo0bits+0x56>
 800629c:	6013      	str	r3, [r2, #0]
 800629e:	4770      	bx	lr
 80062a0:	2000      	movs	r0, #0
 80062a2:	4770      	bx	lr
 80062a4:	2020      	movs	r0, #32
 80062a6:	4770      	bx	lr

080062a8 <__i2b>:
 80062a8:	b510      	push	{r4, lr}
 80062aa:	460c      	mov	r4, r1
 80062ac:	2101      	movs	r1, #1
 80062ae:	f7ff febd 	bl	800602c <_Balloc>
 80062b2:	4602      	mov	r2, r0
 80062b4:	b928      	cbnz	r0, 80062c2 <__i2b+0x1a>
 80062b6:	f240 1145 	movw	r1, #325	@ 0x145
 80062ba:	4b04      	ldr	r3, [pc, #16]	@ (80062cc <__i2b+0x24>)
 80062bc:	4804      	ldr	r0, [pc, #16]	@ (80062d0 <__i2b+0x28>)
 80062be:	f001 fdf5 	bl	8007eac <__assert_func>
 80062c2:	2301      	movs	r3, #1
 80062c4:	6144      	str	r4, [r0, #20]
 80062c6:	6103      	str	r3, [r0, #16]
 80062c8:	bd10      	pop	{r4, pc}
 80062ca:	bf00      	nop
 80062cc:	080088f3 	.word	0x080088f3
 80062d0:	08008904 	.word	0x08008904

080062d4 <__multiply>:
 80062d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062d8:	4617      	mov	r7, r2
 80062da:	690a      	ldr	r2, [r1, #16]
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	4689      	mov	r9, r1
 80062e0:	429a      	cmp	r2, r3
 80062e2:	bfa2      	ittt	ge
 80062e4:	463b      	movge	r3, r7
 80062e6:	460f      	movge	r7, r1
 80062e8:	4699      	movge	r9, r3
 80062ea:	693d      	ldr	r5, [r7, #16]
 80062ec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	6879      	ldr	r1, [r7, #4]
 80062f4:	eb05 060a 	add.w	r6, r5, sl
 80062f8:	42b3      	cmp	r3, r6
 80062fa:	b085      	sub	sp, #20
 80062fc:	bfb8      	it	lt
 80062fe:	3101      	addlt	r1, #1
 8006300:	f7ff fe94 	bl	800602c <_Balloc>
 8006304:	b930      	cbnz	r0, 8006314 <__multiply+0x40>
 8006306:	4602      	mov	r2, r0
 8006308:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800630c:	4b40      	ldr	r3, [pc, #256]	@ (8006410 <__multiply+0x13c>)
 800630e:	4841      	ldr	r0, [pc, #260]	@ (8006414 <__multiply+0x140>)
 8006310:	f001 fdcc 	bl	8007eac <__assert_func>
 8006314:	f100 0414 	add.w	r4, r0, #20
 8006318:	4623      	mov	r3, r4
 800631a:	2200      	movs	r2, #0
 800631c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006320:	4573      	cmp	r3, lr
 8006322:	d320      	bcc.n	8006366 <__multiply+0x92>
 8006324:	f107 0814 	add.w	r8, r7, #20
 8006328:	f109 0114 	add.w	r1, r9, #20
 800632c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006330:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006334:	9302      	str	r3, [sp, #8]
 8006336:	1beb      	subs	r3, r5, r7
 8006338:	3b15      	subs	r3, #21
 800633a:	f023 0303 	bic.w	r3, r3, #3
 800633e:	3304      	adds	r3, #4
 8006340:	3715      	adds	r7, #21
 8006342:	42bd      	cmp	r5, r7
 8006344:	bf38      	it	cc
 8006346:	2304      	movcc	r3, #4
 8006348:	9301      	str	r3, [sp, #4]
 800634a:	9b02      	ldr	r3, [sp, #8]
 800634c:	9103      	str	r1, [sp, #12]
 800634e:	428b      	cmp	r3, r1
 8006350:	d80c      	bhi.n	800636c <__multiply+0x98>
 8006352:	2e00      	cmp	r6, #0
 8006354:	dd03      	ble.n	800635e <__multiply+0x8a>
 8006356:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800635a:	2b00      	cmp	r3, #0
 800635c:	d055      	beq.n	800640a <__multiply+0x136>
 800635e:	6106      	str	r6, [r0, #16]
 8006360:	b005      	add	sp, #20
 8006362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006366:	f843 2b04 	str.w	r2, [r3], #4
 800636a:	e7d9      	b.n	8006320 <__multiply+0x4c>
 800636c:	f8b1 a000 	ldrh.w	sl, [r1]
 8006370:	f1ba 0f00 	cmp.w	sl, #0
 8006374:	d01f      	beq.n	80063b6 <__multiply+0xe2>
 8006376:	46c4      	mov	ip, r8
 8006378:	46a1      	mov	r9, r4
 800637a:	2700      	movs	r7, #0
 800637c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006380:	f8d9 3000 	ldr.w	r3, [r9]
 8006384:	fa1f fb82 	uxth.w	fp, r2
 8006388:	b29b      	uxth	r3, r3
 800638a:	fb0a 330b 	mla	r3, sl, fp, r3
 800638e:	443b      	add	r3, r7
 8006390:	f8d9 7000 	ldr.w	r7, [r9]
 8006394:	0c12      	lsrs	r2, r2, #16
 8006396:	0c3f      	lsrs	r7, r7, #16
 8006398:	fb0a 7202 	mla	r2, sl, r2, r7
 800639c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063a6:	4565      	cmp	r5, ip
 80063a8:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80063ac:	f849 3b04 	str.w	r3, [r9], #4
 80063b0:	d8e4      	bhi.n	800637c <__multiply+0xa8>
 80063b2:	9b01      	ldr	r3, [sp, #4]
 80063b4:	50e7      	str	r7, [r4, r3]
 80063b6:	9b03      	ldr	r3, [sp, #12]
 80063b8:	3104      	adds	r1, #4
 80063ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80063be:	f1b9 0f00 	cmp.w	r9, #0
 80063c2:	d020      	beq.n	8006406 <__multiply+0x132>
 80063c4:	4647      	mov	r7, r8
 80063c6:	46a4      	mov	ip, r4
 80063c8:	f04f 0a00 	mov.w	sl, #0
 80063cc:	6823      	ldr	r3, [r4, #0]
 80063ce:	f8b7 b000 	ldrh.w	fp, [r7]
 80063d2:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	fb09 220b 	mla	r2, r9, fp, r2
 80063dc:	4452      	add	r2, sl
 80063de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063e2:	f84c 3b04 	str.w	r3, [ip], #4
 80063e6:	f857 3b04 	ldr.w	r3, [r7], #4
 80063ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063ee:	f8bc 3000 	ldrh.w	r3, [ip]
 80063f2:	42bd      	cmp	r5, r7
 80063f4:	fb09 330a 	mla	r3, r9, sl, r3
 80063f8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80063fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006400:	d8e5      	bhi.n	80063ce <__multiply+0xfa>
 8006402:	9a01      	ldr	r2, [sp, #4]
 8006404:	50a3      	str	r3, [r4, r2]
 8006406:	3404      	adds	r4, #4
 8006408:	e79f      	b.n	800634a <__multiply+0x76>
 800640a:	3e01      	subs	r6, #1
 800640c:	e7a1      	b.n	8006352 <__multiply+0x7e>
 800640e:	bf00      	nop
 8006410:	080088f3 	.word	0x080088f3
 8006414:	08008904 	.word	0x08008904

08006418 <__pow5mult>:
 8006418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800641c:	4615      	mov	r5, r2
 800641e:	f012 0203 	ands.w	r2, r2, #3
 8006422:	4607      	mov	r7, r0
 8006424:	460e      	mov	r6, r1
 8006426:	d007      	beq.n	8006438 <__pow5mult+0x20>
 8006428:	4c25      	ldr	r4, [pc, #148]	@ (80064c0 <__pow5mult+0xa8>)
 800642a:	3a01      	subs	r2, #1
 800642c:	2300      	movs	r3, #0
 800642e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006432:	f7ff fe5d 	bl	80060f0 <__multadd>
 8006436:	4606      	mov	r6, r0
 8006438:	10ad      	asrs	r5, r5, #2
 800643a:	d03d      	beq.n	80064b8 <__pow5mult+0xa0>
 800643c:	69fc      	ldr	r4, [r7, #28]
 800643e:	b97c      	cbnz	r4, 8006460 <__pow5mult+0x48>
 8006440:	2010      	movs	r0, #16
 8006442:	f7ff fd3d 	bl	8005ec0 <malloc>
 8006446:	4602      	mov	r2, r0
 8006448:	61f8      	str	r0, [r7, #28]
 800644a:	b928      	cbnz	r0, 8006458 <__pow5mult+0x40>
 800644c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006450:	4b1c      	ldr	r3, [pc, #112]	@ (80064c4 <__pow5mult+0xac>)
 8006452:	481d      	ldr	r0, [pc, #116]	@ (80064c8 <__pow5mult+0xb0>)
 8006454:	f001 fd2a 	bl	8007eac <__assert_func>
 8006458:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800645c:	6004      	str	r4, [r0, #0]
 800645e:	60c4      	str	r4, [r0, #12]
 8006460:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006464:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006468:	b94c      	cbnz	r4, 800647e <__pow5mult+0x66>
 800646a:	f240 2171 	movw	r1, #625	@ 0x271
 800646e:	4638      	mov	r0, r7
 8006470:	f7ff ff1a 	bl	80062a8 <__i2b>
 8006474:	2300      	movs	r3, #0
 8006476:	4604      	mov	r4, r0
 8006478:	f8c8 0008 	str.w	r0, [r8, #8]
 800647c:	6003      	str	r3, [r0, #0]
 800647e:	f04f 0900 	mov.w	r9, #0
 8006482:	07eb      	lsls	r3, r5, #31
 8006484:	d50a      	bpl.n	800649c <__pow5mult+0x84>
 8006486:	4631      	mov	r1, r6
 8006488:	4622      	mov	r2, r4
 800648a:	4638      	mov	r0, r7
 800648c:	f7ff ff22 	bl	80062d4 <__multiply>
 8006490:	4680      	mov	r8, r0
 8006492:	4631      	mov	r1, r6
 8006494:	4638      	mov	r0, r7
 8006496:	f7ff fe09 	bl	80060ac <_Bfree>
 800649a:	4646      	mov	r6, r8
 800649c:	106d      	asrs	r5, r5, #1
 800649e:	d00b      	beq.n	80064b8 <__pow5mult+0xa0>
 80064a0:	6820      	ldr	r0, [r4, #0]
 80064a2:	b938      	cbnz	r0, 80064b4 <__pow5mult+0x9c>
 80064a4:	4622      	mov	r2, r4
 80064a6:	4621      	mov	r1, r4
 80064a8:	4638      	mov	r0, r7
 80064aa:	f7ff ff13 	bl	80062d4 <__multiply>
 80064ae:	6020      	str	r0, [r4, #0]
 80064b0:	f8c0 9000 	str.w	r9, [r0]
 80064b4:	4604      	mov	r4, r0
 80064b6:	e7e4      	b.n	8006482 <__pow5mult+0x6a>
 80064b8:	4630      	mov	r0, r6
 80064ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064be:	bf00      	nop
 80064c0:	08008a14 	.word	0x08008a14
 80064c4:	08008884 	.word	0x08008884
 80064c8:	08008904 	.word	0x08008904

080064cc <__lshift>:
 80064cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064d0:	460c      	mov	r4, r1
 80064d2:	4607      	mov	r7, r0
 80064d4:	4691      	mov	r9, r2
 80064d6:	6923      	ldr	r3, [r4, #16]
 80064d8:	6849      	ldr	r1, [r1, #4]
 80064da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80064de:	68a3      	ldr	r3, [r4, #8]
 80064e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80064e4:	f108 0601 	add.w	r6, r8, #1
 80064e8:	42b3      	cmp	r3, r6
 80064ea:	db0b      	blt.n	8006504 <__lshift+0x38>
 80064ec:	4638      	mov	r0, r7
 80064ee:	f7ff fd9d 	bl	800602c <_Balloc>
 80064f2:	4605      	mov	r5, r0
 80064f4:	b948      	cbnz	r0, 800650a <__lshift+0x3e>
 80064f6:	4602      	mov	r2, r0
 80064f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80064fc:	4b27      	ldr	r3, [pc, #156]	@ (800659c <__lshift+0xd0>)
 80064fe:	4828      	ldr	r0, [pc, #160]	@ (80065a0 <__lshift+0xd4>)
 8006500:	f001 fcd4 	bl	8007eac <__assert_func>
 8006504:	3101      	adds	r1, #1
 8006506:	005b      	lsls	r3, r3, #1
 8006508:	e7ee      	b.n	80064e8 <__lshift+0x1c>
 800650a:	2300      	movs	r3, #0
 800650c:	f100 0114 	add.w	r1, r0, #20
 8006510:	f100 0210 	add.w	r2, r0, #16
 8006514:	4618      	mov	r0, r3
 8006516:	4553      	cmp	r3, sl
 8006518:	db33      	blt.n	8006582 <__lshift+0xb6>
 800651a:	6920      	ldr	r0, [r4, #16]
 800651c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006520:	f104 0314 	add.w	r3, r4, #20
 8006524:	f019 091f 	ands.w	r9, r9, #31
 8006528:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800652c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006530:	d02b      	beq.n	800658a <__lshift+0xbe>
 8006532:	468a      	mov	sl, r1
 8006534:	2200      	movs	r2, #0
 8006536:	f1c9 0e20 	rsb	lr, r9, #32
 800653a:	6818      	ldr	r0, [r3, #0]
 800653c:	fa00 f009 	lsl.w	r0, r0, r9
 8006540:	4310      	orrs	r0, r2
 8006542:	f84a 0b04 	str.w	r0, [sl], #4
 8006546:	f853 2b04 	ldr.w	r2, [r3], #4
 800654a:	459c      	cmp	ip, r3
 800654c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006550:	d8f3      	bhi.n	800653a <__lshift+0x6e>
 8006552:	ebac 0304 	sub.w	r3, ip, r4
 8006556:	3b15      	subs	r3, #21
 8006558:	f023 0303 	bic.w	r3, r3, #3
 800655c:	3304      	adds	r3, #4
 800655e:	f104 0015 	add.w	r0, r4, #21
 8006562:	4560      	cmp	r0, ip
 8006564:	bf88      	it	hi
 8006566:	2304      	movhi	r3, #4
 8006568:	50ca      	str	r2, [r1, r3]
 800656a:	b10a      	cbz	r2, 8006570 <__lshift+0xa4>
 800656c:	f108 0602 	add.w	r6, r8, #2
 8006570:	3e01      	subs	r6, #1
 8006572:	4638      	mov	r0, r7
 8006574:	4621      	mov	r1, r4
 8006576:	612e      	str	r6, [r5, #16]
 8006578:	f7ff fd98 	bl	80060ac <_Bfree>
 800657c:	4628      	mov	r0, r5
 800657e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006582:	f842 0f04 	str.w	r0, [r2, #4]!
 8006586:	3301      	adds	r3, #1
 8006588:	e7c5      	b.n	8006516 <__lshift+0x4a>
 800658a:	3904      	subs	r1, #4
 800658c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006590:	459c      	cmp	ip, r3
 8006592:	f841 2f04 	str.w	r2, [r1, #4]!
 8006596:	d8f9      	bhi.n	800658c <__lshift+0xc0>
 8006598:	e7ea      	b.n	8006570 <__lshift+0xa4>
 800659a:	bf00      	nop
 800659c:	080088f3 	.word	0x080088f3
 80065a0:	08008904 	.word	0x08008904

080065a4 <__mcmp>:
 80065a4:	4603      	mov	r3, r0
 80065a6:	690a      	ldr	r2, [r1, #16]
 80065a8:	6900      	ldr	r0, [r0, #16]
 80065aa:	b530      	push	{r4, r5, lr}
 80065ac:	1a80      	subs	r0, r0, r2
 80065ae:	d10e      	bne.n	80065ce <__mcmp+0x2a>
 80065b0:	3314      	adds	r3, #20
 80065b2:	3114      	adds	r1, #20
 80065b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80065b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80065bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80065c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80065c4:	4295      	cmp	r5, r2
 80065c6:	d003      	beq.n	80065d0 <__mcmp+0x2c>
 80065c8:	d205      	bcs.n	80065d6 <__mcmp+0x32>
 80065ca:	f04f 30ff 	mov.w	r0, #4294967295
 80065ce:	bd30      	pop	{r4, r5, pc}
 80065d0:	42a3      	cmp	r3, r4
 80065d2:	d3f3      	bcc.n	80065bc <__mcmp+0x18>
 80065d4:	e7fb      	b.n	80065ce <__mcmp+0x2a>
 80065d6:	2001      	movs	r0, #1
 80065d8:	e7f9      	b.n	80065ce <__mcmp+0x2a>
	...

080065dc <__mdiff>:
 80065dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065e0:	4689      	mov	r9, r1
 80065e2:	4606      	mov	r6, r0
 80065e4:	4611      	mov	r1, r2
 80065e6:	4648      	mov	r0, r9
 80065e8:	4614      	mov	r4, r2
 80065ea:	f7ff ffdb 	bl	80065a4 <__mcmp>
 80065ee:	1e05      	subs	r5, r0, #0
 80065f0:	d112      	bne.n	8006618 <__mdiff+0x3c>
 80065f2:	4629      	mov	r1, r5
 80065f4:	4630      	mov	r0, r6
 80065f6:	f7ff fd19 	bl	800602c <_Balloc>
 80065fa:	4602      	mov	r2, r0
 80065fc:	b928      	cbnz	r0, 800660a <__mdiff+0x2e>
 80065fe:	f240 2137 	movw	r1, #567	@ 0x237
 8006602:	4b3e      	ldr	r3, [pc, #248]	@ (80066fc <__mdiff+0x120>)
 8006604:	483e      	ldr	r0, [pc, #248]	@ (8006700 <__mdiff+0x124>)
 8006606:	f001 fc51 	bl	8007eac <__assert_func>
 800660a:	2301      	movs	r3, #1
 800660c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006610:	4610      	mov	r0, r2
 8006612:	b003      	add	sp, #12
 8006614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006618:	bfbc      	itt	lt
 800661a:	464b      	movlt	r3, r9
 800661c:	46a1      	movlt	r9, r4
 800661e:	4630      	mov	r0, r6
 8006620:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006624:	bfba      	itte	lt
 8006626:	461c      	movlt	r4, r3
 8006628:	2501      	movlt	r5, #1
 800662a:	2500      	movge	r5, #0
 800662c:	f7ff fcfe 	bl	800602c <_Balloc>
 8006630:	4602      	mov	r2, r0
 8006632:	b918      	cbnz	r0, 800663c <__mdiff+0x60>
 8006634:	f240 2145 	movw	r1, #581	@ 0x245
 8006638:	4b30      	ldr	r3, [pc, #192]	@ (80066fc <__mdiff+0x120>)
 800663a:	e7e3      	b.n	8006604 <__mdiff+0x28>
 800663c:	f100 0b14 	add.w	fp, r0, #20
 8006640:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006644:	f109 0310 	add.w	r3, r9, #16
 8006648:	60c5      	str	r5, [r0, #12]
 800664a:	f04f 0c00 	mov.w	ip, #0
 800664e:	f109 0514 	add.w	r5, r9, #20
 8006652:	46d9      	mov	r9, fp
 8006654:	6926      	ldr	r6, [r4, #16]
 8006656:	f104 0e14 	add.w	lr, r4, #20
 800665a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800665e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006662:	9301      	str	r3, [sp, #4]
 8006664:	9b01      	ldr	r3, [sp, #4]
 8006666:	f85e 0b04 	ldr.w	r0, [lr], #4
 800666a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800666e:	b281      	uxth	r1, r0
 8006670:	9301      	str	r3, [sp, #4]
 8006672:	fa1f f38a 	uxth.w	r3, sl
 8006676:	1a5b      	subs	r3, r3, r1
 8006678:	0c00      	lsrs	r0, r0, #16
 800667a:	4463      	add	r3, ip
 800667c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006680:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006684:	b29b      	uxth	r3, r3
 8006686:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800668a:	4576      	cmp	r6, lr
 800668c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006690:	f849 3b04 	str.w	r3, [r9], #4
 8006694:	d8e6      	bhi.n	8006664 <__mdiff+0x88>
 8006696:	1b33      	subs	r3, r6, r4
 8006698:	3b15      	subs	r3, #21
 800669a:	f023 0303 	bic.w	r3, r3, #3
 800669e:	3415      	adds	r4, #21
 80066a0:	3304      	adds	r3, #4
 80066a2:	42a6      	cmp	r6, r4
 80066a4:	bf38      	it	cc
 80066a6:	2304      	movcc	r3, #4
 80066a8:	441d      	add	r5, r3
 80066aa:	445b      	add	r3, fp
 80066ac:	461e      	mov	r6, r3
 80066ae:	462c      	mov	r4, r5
 80066b0:	4544      	cmp	r4, r8
 80066b2:	d30e      	bcc.n	80066d2 <__mdiff+0xf6>
 80066b4:	f108 0103 	add.w	r1, r8, #3
 80066b8:	1b49      	subs	r1, r1, r5
 80066ba:	f021 0103 	bic.w	r1, r1, #3
 80066be:	3d03      	subs	r5, #3
 80066c0:	45a8      	cmp	r8, r5
 80066c2:	bf38      	it	cc
 80066c4:	2100      	movcc	r1, #0
 80066c6:	440b      	add	r3, r1
 80066c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80066cc:	b199      	cbz	r1, 80066f6 <__mdiff+0x11a>
 80066ce:	6117      	str	r7, [r2, #16]
 80066d0:	e79e      	b.n	8006610 <__mdiff+0x34>
 80066d2:	46e6      	mov	lr, ip
 80066d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80066d8:	fa1f fc81 	uxth.w	ip, r1
 80066dc:	44f4      	add	ip, lr
 80066de:	0c08      	lsrs	r0, r1, #16
 80066e0:	4471      	add	r1, lr
 80066e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80066e6:	b289      	uxth	r1, r1
 80066e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80066ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80066f0:	f846 1b04 	str.w	r1, [r6], #4
 80066f4:	e7dc      	b.n	80066b0 <__mdiff+0xd4>
 80066f6:	3f01      	subs	r7, #1
 80066f8:	e7e6      	b.n	80066c8 <__mdiff+0xec>
 80066fa:	bf00      	nop
 80066fc:	080088f3 	.word	0x080088f3
 8006700:	08008904 	.word	0x08008904

08006704 <__ulp>:
 8006704:	4b0e      	ldr	r3, [pc, #56]	@ (8006740 <__ulp+0x3c>)
 8006706:	400b      	ands	r3, r1
 8006708:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800670c:	2b00      	cmp	r3, #0
 800670e:	dc08      	bgt.n	8006722 <__ulp+0x1e>
 8006710:	425b      	negs	r3, r3
 8006712:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006716:	ea4f 5223 	mov.w	r2, r3, asr #20
 800671a:	da04      	bge.n	8006726 <__ulp+0x22>
 800671c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006720:	4113      	asrs	r3, r2
 8006722:	2200      	movs	r2, #0
 8006724:	e008      	b.n	8006738 <__ulp+0x34>
 8006726:	f1a2 0314 	sub.w	r3, r2, #20
 800672a:	2b1e      	cmp	r3, #30
 800672c:	bfd6      	itet	le
 800672e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006732:	2201      	movgt	r2, #1
 8006734:	40da      	lsrle	r2, r3
 8006736:	2300      	movs	r3, #0
 8006738:	4619      	mov	r1, r3
 800673a:	4610      	mov	r0, r2
 800673c:	4770      	bx	lr
 800673e:	bf00      	nop
 8006740:	7ff00000 	.word	0x7ff00000

08006744 <__b2d>:
 8006744:	6902      	ldr	r2, [r0, #16]
 8006746:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006748:	f100 0614 	add.w	r6, r0, #20
 800674c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006750:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006754:	4f1e      	ldr	r7, [pc, #120]	@ (80067d0 <__b2d+0x8c>)
 8006756:	4620      	mov	r0, r4
 8006758:	f7ff fd5a 	bl	8006210 <__hi0bits>
 800675c:	4603      	mov	r3, r0
 800675e:	f1c0 0020 	rsb	r0, r0, #32
 8006762:	2b0a      	cmp	r3, #10
 8006764:	f1a2 0504 	sub.w	r5, r2, #4
 8006768:	6008      	str	r0, [r1, #0]
 800676a:	dc12      	bgt.n	8006792 <__b2d+0x4e>
 800676c:	42ae      	cmp	r6, r5
 800676e:	bf2c      	ite	cs
 8006770:	2200      	movcs	r2, #0
 8006772:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006776:	f1c3 0c0b 	rsb	ip, r3, #11
 800677a:	3315      	adds	r3, #21
 800677c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006780:	fa04 f303 	lsl.w	r3, r4, r3
 8006784:	fa22 f20c 	lsr.w	r2, r2, ip
 8006788:	ea4e 0107 	orr.w	r1, lr, r7
 800678c:	431a      	orrs	r2, r3
 800678e:	4610      	mov	r0, r2
 8006790:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006792:	42ae      	cmp	r6, r5
 8006794:	bf36      	itet	cc
 8006796:	f1a2 0508 	subcc.w	r5, r2, #8
 800679a:	2200      	movcs	r2, #0
 800679c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80067a0:	3b0b      	subs	r3, #11
 80067a2:	d012      	beq.n	80067ca <__b2d+0x86>
 80067a4:	f1c3 0720 	rsb	r7, r3, #32
 80067a8:	fa22 f107 	lsr.w	r1, r2, r7
 80067ac:	409c      	lsls	r4, r3
 80067ae:	430c      	orrs	r4, r1
 80067b0:	42b5      	cmp	r5, r6
 80067b2:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80067b6:	bf94      	ite	ls
 80067b8:	2400      	movls	r4, #0
 80067ba:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80067be:	409a      	lsls	r2, r3
 80067c0:	40fc      	lsrs	r4, r7
 80067c2:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80067c6:	4322      	orrs	r2, r4
 80067c8:	e7e1      	b.n	800678e <__b2d+0x4a>
 80067ca:	ea44 0107 	orr.w	r1, r4, r7
 80067ce:	e7de      	b.n	800678e <__b2d+0x4a>
 80067d0:	3ff00000 	.word	0x3ff00000

080067d4 <__d2b>:
 80067d4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80067d8:	2101      	movs	r1, #1
 80067da:	4690      	mov	r8, r2
 80067dc:	4699      	mov	r9, r3
 80067de:	9e08      	ldr	r6, [sp, #32]
 80067e0:	f7ff fc24 	bl	800602c <_Balloc>
 80067e4:	4604      	mov	r4, r0
 80067e6:	b930      	cbnz	r0, 80067f6 <__d2b+0x22>
 80067e8:	4602      	mov	r2, r0
 80067ea:	f240 310f 	movw	r1, #783	@ 0x30f
 80067ee:	4b23      	ldr	r3, [pc, #140]	@ (800687c <__d2b+0xa8>)
 80067f0:	4823      	ldr	r0, [pc, #140]	@ (8006880 <__d2b+0xac>)
 80067f2:	f001 fb5b 	bl	8007eac <__assert_func>
 80067f6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80067fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80067fe:	b10d      	cbz	r5, 8006804 <__d2b+0x30>
 8006800:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006804:	9301      	str	r3, [sp, #4]
 8006806:	f1b8 0300 	subs.w	r3, r8, #0
 800680a:	d024      	beq.n	8006856 <__d2b+0x82>
 800680c:	4668      	mov	r0, sp
 800680e:	9300      	str	r3, [sp, #0]
 8006810:	f7ff fd1d 	bl	800624e <__lo0bits>
 8006814:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006818:	b1d8      	cbz	r0, 8006852 <__d2b+0x7e>
 800681a:	f1c0 0320 	rsb	r3, r0, #32
 800681e:	fa02 f303 	lsl.w	r3, r2, r3
 8006822:	430b      	orrs	r3, r1
 8006824:	40c2      	lsrs	r2, r0
 8006826:	6163      	str	r3, [r4, #20]
 8006828:	9201      	str	r2, [sp, #4]
 800682a:	9b01      	ldr	r3, [sp, #4]
 800682c:	2b00      	cmp	r3, #0
 800682e:	bf0c      	ite	eq
 8006830:	2201      	moveq	r2, #1
 8006832:	2202      	movne	r2, #2
 8006834:	61a3      	str	r3, [r4, #24]
 8006836:	6122      	str	r2, [r4, #16]
 8006838:	b1ad      	cbz	r5, 8006866 <__d2b+0x92>
 800683a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800683e:	4405      	add	r5, r0
 8006840:	6035      	str	r5, [r6, #0]
 8006842:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006846:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006848:	6018      	str	r0, [r3, #0]
 800684a:	4620      	mov	r0, r4
 800684c:	b002      	add	sp, #8
 800684e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006852:	6161      	str	r1, [r4, #20]
 8006854:	e7e9      	b.n	800682a <__d2b+0x56>
 8006856:	a801      	add	r0, sp, #4
 8006858:	f7ff fcf9 	bl	800624e <__lo0bits>
 800685c:	9b01      	ldr	r3, [sp, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	6163      	str	r3, [r4, #20]
 8006862:	3020      	adds	r0, #32
 8006864:	e7e7      	b.n	8006836 <__d2b+0x62>
 8006866:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800686a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800686e:	6030      	str	r0, [r6, #0]
 8006870:	6918      	ldr	r0, [r3, #16]
 8006872:	f7ff fccd 	bl	8006210 <__hi0bits>
 8006876:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800687a:	e7e4      	b.n	8006846 <__d2b+0x72>
 800687c:	080088f3 	.word	0x080088f3
 8006880:	08008904 	.word	0x08008904

08006884 <__ratio>:
 8006884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006888:	b085      	sub	sp, #20
 800688a:	e9cd 1000 	strd	r1, r0, [sp]
 800688e:	a902      	add	r1, sp, #8
 8006890:	f7ff ff58 	bl	8006744 <__b2d>
 8006894:	468b      	mov	fp, r1
 8006896:	4606      	mov	r6, r0
 8006898:	460f      	mov	r7, r1
 800689a:	9800      	ldr	r0, [sp, #0]
 800689c:	a903      	add	r1, sp, #12
 800689e:	f7ff ff51 	bl	8006744 <__b2d>
 80068a2:	460d      	mov	r5, r1
 80068a4:	9b01      	ldr	r3, [sp, #4]
 80068a6:	4689      	mov	r9, r1
 80068a8:	6919      	ldr	r1, [r3, #16]
 80068aa:	9b00      	ldr	r3, [sp, #0]
 80068ac:	4604      	mov	r4, r0
 80068ae:	691b      	ldr	r3, [r3, #16]
 80068b0:	4630      	mov	r0, r6
 80068b2:	1ac9      	subs	r1, r1, r3
 80068b4:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80068b8:	1a9b      	subs	r3, r3, r2
 80068ba:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80068be:	2b00      	cmp	r3, #0
 80068c0:	bfcd      	iteet	gt
 80068c2:	463a      	movgt	r2, r7
 80068c4:	462a      	movle	r2, r5
 80068c6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80068ca:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80068ce:	bfd8      	it	le
 80068d0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80068d4:	464b      	mov	r3, r9
 80068d6:	4622      	mov	r2, r4
 80068d8:	4659      	mov	r1, fp
 80068da:	f7f9 ff27 	bl	800072c <__aeabi_ddiv>
 80068de:	b005      	add	sp, #20
 80068e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080068e4 <__copybits>:
 80068e4:	3901      	subs	r1, #1
 80068e6:	b570      	push	{r4, r5, r6, lr}
 80068e8:	1149      	asrs	r1, r1, #5
 80068ea:	6914      	ldr	r4, [r2, #16]
 80068ec:	3101      	adds	r1, #1
 80068ee:	f102 0314 	add.w	r3, r2, #20
 80068f2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80068f6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80068fa:	1f05      	subs	r5, r0, #4
 80068fc:	42a3      	cmp	r3, r4
 80068fe:	d30c      	bcc.n	800691a <__copybits+0x36>
 8006900:	1aa3      	subs	r3, r4, r2
 8006902:	3b11      	subs	r3, #17
 8006904:	f023 0303 	bic.w	r3, r3, #3
 8006908:	3211      	adds	r2, #17
 800690a:	42a2      	cmp	r2, r4
 800690c:	bf88      	it	hi
 800690e:	2300      	movhi	r3, #0
 8006910:	4418      	add	r0, r3
 8006912:	2300      	movs	r3, #0
 8006914:	4288      	cmp	r0, r1
 8006916:	d305      	bcc.n	8006924 <__copybits+0x40>
 8006918:	bd70      	pop	{r4, r5, r6, pc}
 800691a:	f853 6b04 	ldr.w	r6, [r3], #4
 800691e:	f845 6f04 	str.w	r6, [r5, #4]!
 8006922:	e7eb      	b.n	80068fc <__copybits+0x18>
 8006924:	f840 3b04 	str.w	r3, [r0], #4
 8006928:	e7f4      	b.n	8006914 <__copybits+0x30>

0800692a <__any_on>:
 800692a:	f100 0214 	add.w	r2, r0, #20
 800692e:	6900      	ldr	r0, [r0, #16]
 8006930:	114b      	asrs	r3, r1, #5
 8006932:	4298      	cmp	r0, r3
 8006934:	b510      	push	{r4, lr}
 8006936:	db11      	blt.n	800695c <__any_on+0x32>
 8006938:	dd0a      	ble.n	8006950 <__any_on+0x26>
 800693a:	f011 011f 	ands.w	r1, r1, #31
 800693e:	d007      	beq.n	8006950 <__any_on+0x26>
 8006940:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006944:	fa24 f001 	lsr.w	r0, r4, r1
 8006948:	fa00 f101 	lsl.w	r1, r0, r1
 800694c:	428c      	cmp	r4, r1
 800694e:	d10b      	bne.n	8006968 <__any_on+0x3e>
 8006950:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006954:	4293      	cmp	r3, r2
 8006956:	d803      	bhi.n	8006960 <__any_on+0x36>
 8006958:	2000      	movs	r0, #0
 800695a:	bd10      	pop	{r4, pc}
 800695c:	4603      	mov	r3, r0
 800695e:	e7f7      	b.n	8006950 <__any_on+0x26>
 8006960:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006964:	2900      	cmp	r1, #0
 8006966:	d0f5      	beq.n	8006954 <__any_on+0x2a>
 8006968:	2001      	movs	r0, #1
 800696a:	e7f6      	b.n	800695a <__any_on+0x30>

0800696c <sulp>:
 800696c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006970:	460f      	mov	r7, r1
 8006972:	4690      	mov	r8, r2
 8006974:	f7ff fec6 	bl	8006704 <__ulp>
 8006978:	4604      	mov	r4, r0
 800697a:	460d      	mov	r5, r1
 800697c:	f1b8 0f00 	cmp.w	r8, #0
 8006980:	d011      	beq.n	80069a6 <sulp+0x3a>
 8006982:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006986:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800698a:	2b00      	cmp	r3, #0
 800698c:	dd0b      	ble.n	80069a6 <sulp+0x3a>
 800698e:	2400      	movs	r4, #0
 8006990:	051b      	lsls	r3, r3, #20
 8006992:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006996:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800699a:	4622      	mov	r2, r4
 800699c:	462b      	mov	r3, r5
 800699e:	f7f9 fd9b 	bl	80004d8 <__aeabi_dmul>
 80069a2:	4604      	mov	r4, r0
 80069a4:	460d      	mov	r5, r1
 80069a6:	4620      	mov	r0, r4
 80069a8:	4629      	mov	r1, r5
 80069aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080069b0 <_strtod_l>:
 80069b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069b4:	b09f      	sub	sp, #124	@ 0x7c
 80069b6:	9217      	str	r2, [sp, #92]	@ 0x5c
 80069b8:	2200      	movs	r2, #0
 80069ba:	460c      	mov	r4, r1
 80069bc:	921a      	str	r2, [sp, #104]	@ 0x68
 80069be:	f04f 0a00 	mov.w	sl, #0
 80069c2:	f04f 0b00 	mov.w	fp, #0
 80069c6:	460a      	mov	r2, r1
 80069c8:	9005      	str	r0, [sp, #20]
 80069ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80069cc:	7811      	ldrb	r1, [r2, #0]
 80069ce:	292b      	cmp	r1, #43	@ 0x2b
 80069d0:	d048      	beq.n	8006a64 <_strtod_l+0xb4>
 80069d2:	d836      	bhi.n	8006a42 <_strtod_l+0x92>
 80069d4:	290d      	cmp	r1, #13
 80069d6:	d830      	bhi.n	8006a3a <_strtod_l+0x8a>
 80069d8:	2908      	cmp	r1, #8
 80069da:	d830      	bhi.n	8006a3e <_strtod_l+0x8e>
 80069dc:	2900      	cmp	r1, #0
 80069de:	d039      	beq.n	8006a54 <_strtod_l+0xa4>
 80069e0:	2200      	movs	r2, #0
 80069e2:	920e      	str	r2, [sp, #56]	@ 0x38
 80069e4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80069e6:	782a      	ldrb	r2, [r5, #0]
 80069e8:	2a30      	cmp	r2, #48	@ 0x30
 80069ea:	f040 80b0 	bne.w	8006b4e <_strtod_l+0x19e>
 80069ee:	786a      	ldrb	r2, [r5, #1]
 80069f0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80069f4:	2a58      	cmp	r2, #88	@ 0x58
 80069f6:	d16c      	bne.n	8006ad2 <_strtod_l+0x122>
 80069f8:	9302      	str	r3, [sp, #8]
 80069fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069fc:	4a8f      	ldr	r2, [pc, #572]	@ (8006c3c <_strtod_l+0x28c>)
 80069fe:	9301      	str	r3, [sp, #4]
 8006a00:	ab1a      	add	r3, sp, #104	@ 0x68
 8006a02:	9300      	str	r3, [sp, #0]
 8006a04:	9805      	ldr	r0, [sp, #20]
 8006a06:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006a08:	a919      	add	r1, sp, #100	@ 0x64
 8006a0a:	f001 fae9 	bl	8007fe0 <__gethex>
 8006a0e:	f010 060f 	ands.w	r6, r0, #15
 8006a12:	4604      	mov	r4, r0
 8006a14:	d005      	beq.n	8006a22 <_strtod_l+0x72>
 8006a16:	2e06      	cmp	r6, #6
 8006a18:	d126      	bne.n	8006a68 <_strtod_l+0xb8>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	3501      	adds	r5, #1
 8006a1e:	9519      	str	r5, [sp, #100]	@ 0x64
 8006a20:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a22:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	f040 8582 	bne.w	800752e <_strtod_l+0xb7e>
 8006a2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a2c:	b1bb      	cbz	r3, 8006a5e <_strtod_l+0xae>
 8006a2e:	4650      	mov	r0, sl
 8006a30:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006a34:	b01f      	add	sp, #124	@ 0x7c
 8006a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a3a:	2920      	cmp	r1, #32
 8006a3c:	d1d0      	bne.n	80069e0 <_strtod_l+0x30>
 8006a3e:	3201      	adds	r2, #1
 8006a40:	e7c3      	b.n	80069ca <_strtod_l+0x1a>
 8006a42:	292d      	cmp	r1, #45	@ 0x2d
 8006a44:	d1cc      	bne.n	80069e0 <_strtod_l+0x30>
 8006a46:	2101      	movs	r1, #1
 8006a48:	910e      	str	r1, [sp, #56]	@ 0x38
 8006a4a:	1c51      	adds	r1, r2, #1
 8006a4c:	9119      	str	r1, [sp, #100]	@ 0x64
 8006a4e:	7852      	ldrb	r2, [r2, #1]
 8006a50:	2a00      	cmp	r2, #0
 8006a52:	d1c7      	bne.n	80069e4 <_strtod_l+0x34>
 8006a54:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006a56:	9419      	str	r4, [sp, #100]	@ 0x64
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	f040 8566 	bne.w	800752a <_strtod_l+0xb7a>
 8006a5e:	4650      	mov	r0, sl
 8006a60:	4659      	mov	r1, fp
 8006a62:	e7e7      	b.n	8006a34 <_strtod_l+0x84>
 8006a64:	2100      	movs	r1, #0
 8006a66:	e7ef      	b.n	8006a48 <_strtod_l+0x98>
 8006a68:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006a6a:	b13a      	cbz	r2, 8006a7c <_strtod_l+0xcc>
 8006a6c:	2135      	movs	r1, #53	@ 0x35
 8006a6e:	a81c      	add	r0, sp, #112	@ 0x70
 8006a70:	f7ff ff38 	bl	80068e4 <__copybits>
 8006a74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006a76:	9805      	ldr	r0, [sp, #20]
 8006a78:	f7ff fb18 	bl	80060ac <_Bfree>
 8006a7c:	3e01      	subs	r6, #1
 8006a7e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006a80:	2e04      	cmp	r6, #4
 8006a82:	d806      	bhi.n	8006a92 <_strtod_l+0xe2>
 8006a84:	e8df f006 	tbb	[pc, r6]
 8006a88:	201d0314 	.word	0x201d0314
 8006a8c:	14          	.byte	0x14
 8006a8d:	00          	.byte	0x00
 8006a8e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006a92:	05e1      	lsls	r1, r4, #23
 8006a94:	bf48      	it	mi
 8006a96:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006a9a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006a9e:	0d1b      	lsrs	r3, r3, #20
 8006aa0:	051b      	lsls	r3, r3, #20
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d1bd      	bne.n	8006a22 <_strtod_l+0x72>
 8006aa6:	f7fe fb25 	bl	80050f4 <__errno>
 8006aaa:	2322      	movs	r3, #34	@ 0x22
 8006aac:	6003      	str	r3, [r0, #0]
 8006aae:	e7b8      	b.n	8006a22 <_strtod_l+0x72>
 8006ab0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006ab4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006ab8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006abc:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006ac0:	e7e7      	b.n	8006a92 <_strtod_l+0xe2>
 8006ac2:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006c40 <_strtod_l+0x290>
 8006ac6:	e7e4      	b.n	8006a92 <_strtod_l+0xe2>
 8006ac8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006acc:	f04f 3aff 	mov.w	sl, #4294967295
 8006ad0:	e7df      	b.n	8006a92 <_strtod_l+0xe2>
 8006ad2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ad4:	1c5a      	adds	r2, r3, #1
 8006ad6:	9219      	str	r2, [sp, #100]	@ 0x64
 8006ad8:	785b      	ldrb	r3, [r3, #1]
 8006ada:	2b30      	cmp	r3, #48	@ 0x30
 8006adc:	d0f9      	beq.n	8006ad2 <_strtod_l+0x122>
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d09f      	beq.n	8006a22 <_strtod_l+0x72>
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	2700      	movs	r7, #0
 8006ae6:	220a      	movs	r2, #10
 8006ae8:	46b9      	mov	r9, r7
 8006aea:	9308      	str	r3, [sp, #32]
 8006aec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006aee:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006af0:	930c      	str	r3, [sp, #48]	@ 0x30
 8006af2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006af4:	7805      	ldrb	r5, [r0, #0]
 8006af6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006afa:	b2d9      	uxtb	r1, r3
 8006afc:	2909      	cmp	r1, #9
 8006afe:	d928      	bls.n	8006b52 <_strtod_l+0x1a2>
 8006b00:	2201      	movs	r2, #1
 8006b02:	4950      	ldr	r1, [pc, #320]	@ (8006c44 <_strtod_l+0x294>)
 8006b04:	f001 f99c 	bl	8007e40 <strncmp>
 8006b08:	2800      	cmp	r0, #0
 8006b0a:	d032      	beq.n	8006b72 <_strtod_l+0x1c2>
 8006b0c:	2000      	movs	r0, #0
 8006b0e:	462a      	mov	r2, r5
 8006b10:	4603      	mov	r3, r0
 8006b12:	464d      	mov	r5, r9
 8006b14:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b16:	2a65      	cmp	r2, #101	@ 0x65
 8006b18:	d001      	beq.n	8006b1e <_strtod_l+0x16e>
 8006b1a:	2a45      	cmp	r2, #69	@ 0x45
 8006b1c:	d114      	bne.n	8006b48 <_strtod_l+0x198>
 8006b1e:	b91d      	cbnz	r5, 8006b28 <_strtod_l+0x178>
 8006b20:	9a08      	ldr	r2, [sp, #32]
 8006b22:	4302      	orrs	r2, r0
 8006b24:	d096      	beq.n	8006a54 <_strtod_l+0xa4>
 8006b26:	2500      	movs	r5, #0
 8006b28:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006b2a:	1c62      	adds	r2, r4, #1
 8006b2c:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b2e:	7862      	ldrb	r2, [r4, #1]
 8006b30:	2a2b      	cmp	r2, #43	@ 0x2b
 8006b32:	d07a      	beq.n	8006c2a <_strtod_l+0x27a>
 8006b34:	2a2d      	cmp	r2, #45	@ 0x2d
 8006b36:	d07e      	beq.n	8006c36 <_strtod_l+0x286>
 8006b38:	f04f 0c00 	mov.w	ip, #0
 8006b3c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006b40:	2909      	cmp	r1, #9
 8006b42:	f240 8085 	bls.w	8006c50 <_strtod_l+0x2a0>
 8006b46:	9419      	str	r4, [sp, #100]	@ 0x64
 8006b48:	f04f 0800 	mov.w	r8, #0
 8006b4c:	e0a5      	b.n	8006c9a <_strtod_l+0x2ea>
 8006b4e:	2300      	movs	r3, #0
 8006b50:	e7c8      	b.n	8006ae4 <_strtod_l+0x134>
 8006b52:	f1b9 0f08 	cmp.w	r9, #8
 8006b56:	bfd8      	it	le
 8006b58:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006b5a:	f100 0001 	add.w	r0, r0, #1
 8006b5e:	bfd6      	itet	le
 8006b60:	fb02 3301 	mlale	r3, r2, r1, r3
 8006b64:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006b68:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006b6a:	f109 0901 	add.w	r9, r9, #1
 8006b6e:	9019      	str	r0, [sp, #100]	@ 0x64
 8006b70:	e7bf      	b.n	8006af2 <_strtod_l+0x142>
 8006b72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b74:	1c5a      	adds	r2, r3, #1
 8006b76:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b78:	785a      	ldrb	r2, [r3, #1]
 8006b7a:	f1b9 0f00 	cmp.w	r9, #0
 8006b7e:	d03b      	beq.n	8006bf8 <_strtod_l+0x248>
 8006b80:	464d      	mov	r5, r9
 8006b82:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b84:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006b88:	2b09      	cmp	r3, #9
 8006b8a:	d912      	bls.n	8006bb2 <_strtod_l+0x202>
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	e7c2      	b.n	8006b16 <_strtod_l+0x166>
 8006b90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b92:	3001      	adds	r0, #1
 8006b94:	1c5a      	adds	r2, r3, #1
 8006b96:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b98:	785a      	ldrb	r2, [r3, #1]
 8006b9a:	2a30      	cmp	r2, #48	@ 0x30
 8006b9c:	d0f8      	beq.n	8006b90 <_strtod_l+0x1e0>
 8006b9e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006ba2:	2b08      	cmp	r3, #8
 8006ba4:	f200 84c8 	bhi.w	8007538 <_strtod_l+0xb88>
 8006ba8:	900a      	str	r0, [sp, #40]	@ 0x28
 8006baa:	2000      	movs	r0, #0
 8006bac:	4605      	mov	r5, r0
 8006bae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006bb0:	930c      	str	r3, [sp, #48]	@ 0x30
 8006bb2:	3a30      	subs	r2, #48	@ 0x30
 8006bb4:	f100 0301 	add.w	r3, r0, #1
 8006bb8:	d018      	beq.n	8006bec <_strtod_l+0x23c>
 8006bba:	462e      	mov	r6, r5
 8006bbc:	f04f 0e0a 	mov.w	lr, #10
 8006bc0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006bc2:	4419      	add	r1, r3
 8006bc4:	910a      	str	r1, [sp, #40]	@ 0x28
 8006bc6:	1c71      	adds	r1, r6, #1
 8006bc8:	eba1 0c05 	sub.w	ip, r1, r5
 8006bcc:	4563      	cmp	r3, ip
 8006bce:	dc15      	bgt.n	8006bfc <_strtod_l+0x24c>
 8006bd0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006bd4:	182b      	adds	r3, r5, r0
 8006bd6:	2b08      	cmp	r3, #8
 8006bd8:	f105 0501 	add.w	r5, r5, #1
 8006bdc:	4405      	add	r5, r0
 8006bde:	dc1a      	bgt.n	8006c16 <_strtod_l+0x266>
 8006be0:	230a      	movs	r3, #10
 8006be2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006be4:	fb03 2301 	mla	r3, r3, r1, r2
 8006be8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006bea:	2300      	movs	r3, #0
 8006bec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006bee:	4618      	mov	r0, r3
 8006bf0:	1c51      	adds	r1, r2, #1
 8006bf2:	9119      	str	r1, [sp, #100]	@ 0x64
 8006bf4:	7852      	ldrb	r2, [r2, #1]
 8006bf6:	e7c5      	b.n	8006b84 <_strtod_l+0x1d4>
 8006bf8:	4648      	mov	r0, r9
 8006bfa:	e7ce      	b.n	8006b9a <_strtod_l+0x1ea>
 8006bfc:	2e08      	cmp	r6, #8
 8006bfe:	dc05      	bgt.n	8006c0c <_strtod_l+0x25c>
 8006c00:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006c02:	fb0e f606 	mul.w	r6, lr, r6
 8006c06:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006c08:	460e      	mov	r6, r1
 8006c0a:	e7dc      	b.n	8006bc6 <_strtod_l+0x216>
 8006c0c:	2910      	cmp	r1, #16
 8006c0e:	bfd8      	it	le
 8006c10:	fb0e f707 	mulle.w	r7, lr, r7
 8006c14:	e7f8      	b.n	8006c08 <_strtod_l+0x258>
 8006c16:	2b0f      	cmp	r3, #15
 8006c18:	bfdc      	itt	le
 8006c1a:	230a      	movle	r3, #10
 8006c1c:	fb03 2707 	mlale	r7, r3, r7, r2
 8006c20:	e7e3      	b.n	8006bea <_strtod_l+0x23a>
 8006c22:	2300      	movs	r3, #0
 8006c24:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c26:	2301      	movs	r3, #1
 8006c28:	e77a      	b.n	8006b20 <_strtod_l+0x170>
 8006c2a:	f04f 0c00 	mov.w	ip, #0
 8006c2e:	1ca2      	adds	r2, r4, #2
 8006c30:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c32:	78a2      	ldrb	r2, [r4, #2]
 8006c34:	e782      	b.n	8006b3c <_strtod_l+0x18c>
 8006c36:	f04f 0c01 	mov.w	ip, #1
 8006c3a:	e7f8      	b.n	8006c2e <_strtod_l+0x27e>
 8006c3c:	08008b24 	.word	0x08008b24
 8006c40:	7ff00000 	.word	0x7ff00000
 8006c44:	0800895d 	.word	0x0800895d
 8006c48:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c4a:	1c51      	adds	r1, r2, #1
 8006c4c:	9119      	str	r1, [sp, #100]	@ 0x64
 8006c4e:	7852      	ldrb	r2, [r2, #1]
 8006c50:	2a30      	cmp	r2, #48	@ 0x30
 8006c52:	d0f9      	beq.n	8006c48 <_strtod_l+0x298>
 8006c54:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006c58:	2908      	cmp	r1, #8
 8006c5a:	f63f af75 	bhi.w	8006b48 <_strtod_l+0x198>
 8006c5e:	f04f 080a 	mov.w	r8, #10
 8006c62:	3a30      	subs	r2, #48	@ 0x30
 8006c64:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c68:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006c6a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c6c:	1c56      	adds	r6, r2, #1
 8006c6e:	9619      	str	r6, [sp, #100]	@ 0x64
 8006c70:	7852      	ldrb	r2, [r2, #1]
 8006c72:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006c76:	f1be 0f09 	cmp.w	lr, #9
 8006c7a:	d939      	bls.n	8006cf0 <_strtod_l+0x340>
 8006c7c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006c7e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006c82:	1a76      	subs	r6, r6, r1
 8006c84:	2e08      	cmp	r6, #8
 8006c86:	dc03      	bgt.n	8006c90 <_strtod_l+0x2e0>
 8006c88:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c8a:	4588      	cmp	r8, r1
 8006c8c:	bfa8      	it	ge
 8006c8e:	4688      	movge	r8, r1
 8006c90:	f1bc 0f00 	cmp.w	ip, #0
 8006c94:	d001      	beq.n	8006c9a <_strtod_l+0x2ea>
 8006c96:	f1c8 0800 	rsb	r8, r8, #0
 8006c9a:	2d00      	cmp	r5, #0
 8006c9c:	d14e      	bne.n	8006d3c <_strtod_l+0x38c>
 8006c9e:	9908      	ldr	r1, [sp, #32]
 8006ca0:	4308      	orrs	r0, r1
 8006ca2:	f47f aebe 	bne.w	8006a22 <_strtod_l+0x72>
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	f47f aed4 	bne.w	8006a54 <_strtod_l+0xa4>
 8006cac:	2a69      	cmp	r2, #105	@ 0x69
 8006cae:	d028      	beq.n	8006d02 <_strtod_l+0x352>
 8006cb0:	dc25      	bgt.n	8006cfe <_strtod_l+0x34e>
 8006cb2:	2a49      	cmp	r2, #73	@ 0x49
 8006cb4:	d025      	beq.n	8006d02 <_strtod_l+0x352>
 8006cb6:	2a4e      	cmp	r2, #78	@ 0x4e
 8006cb8:	f47f aecc 	bne.w	8006a54 <_strtod_l+0xa4>
 8006cbc:	4999      	ldr	r1, [pc, #612]	@ (8006f24 <_strtod_l+0x574>)
 8006cbe:	a819      	add	r0, sp, #100	@ 0x64
 8006cc0:	f001 fbb0 	bl	8008424 <__match>
 8006cc4:	2800      	cmp	r0, #0
 8006cc6:	f43f aec5 	beq.w	8006a54 <_strtod_l+0xa4>
 8006cca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ccc:	781b      	ldrb	r3, [r3, #0]
 8006cce:	2b28      	cmp	r3, #40	@ 0x28
 8006cd0:	d12e      	bne.n	8006d30 <_strtod_l+0x380>
 8006cd2:	4995      	ldr	r1, [pc, #596]	@ (8006f28 <_strtod_l+0x578>)
 8006cd4:	aa1c      	add	r2, sp, #112	@ 0x70
 8006cd6:	a819      	add	r0, sp, #100	@ 0x64
 8006cd8:	f001 fbb8 	bl	800844c <__hexnan>
 8006cdc:	2805      	cmp	r0, #5
 8006cde:	d127      	bne.n	8006d30 <_strtod_l+0x380>
 8006ce0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006ce2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006ce6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006cea:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006cee:	e698      	b.n	8006a22 <_strtod_l+0x72>
 8006cf0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006cf2:	fb08 2101 	mla	r1, r8, r1, r2
 8006cf6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006cfa:	9209      	str	r2, [sp, #36]	@ 0x24
 8006cfc:	e7b5      	b.n	8006c6a <_strtod_l+0x2ba>
 8006cfe:	2a6e      	cmp	r2, #110	@ 0x6e
 8006d00:	e7da      	b.n	8006cb8 <_strtod_l+0x308>
 8006d02:	498a      	ldr	r1, [pc, #552]	@ (8006f2c <_strtod_l+0x57c>)
 8006d04:	a819      	add	r0, sp, #100	@ 0x64
 8006d06:	f001 fb8d 	bl	8008424 <__match>
 8006d0a:	2800      	cmp	r0, #0
 8006d0c:	f43f aea2 	beq.w	8006a54 <_strtod_l+0xa4>
 8006d10:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d12:	4987      	ldr	r1, [pc, #540]	@ (8006f30 <_strtod_l+0x580>)
 8006d14:	3b01      	subs	r3, #1
 8006d16:	a819      	add	r0, sp, #100	@ 0x64
 8006d18:	9319      	str	r3, [sp, #100]	@ 0x64
 8006d1a:	f001 fb83 	bl	8008424 <__match>
 8006d1e:	b910      	cbnz	r0, 8006d26 <_strtod_l+0x376>
 8006d20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d22:	3301      	adds	r3, #1
 8006d24:	9319      	str	r3, [sp, #100]	@ 0x64
 8006d26:	f04f 0a00 	mov.w	sl, #0
 8006d2a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8006f34 <_strtod_l+0x584>
 8006d2e:	e678      	b.n	8006a22 <_strtod_l+0x72>
 8006d30:	4881      	ldr	r0, [pc, #516]	@ (8006f38 <_strtod_l+0x588>)
 8006d32:	f001 f8b5 	bl	8007ea0 <nan>
 8006d36:	4682      	mov	sl, r0
 8006d38:	468b      	mov	fp, r1
 8006d3a:	e672      	b.n	8006a22 <_strtod_l+0x72>
 8006d3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d3e:	f1b9 0f00 	cmp.w	r9, #0
 8006d42:	bf08      	it	eq
 8006d44:	46a9      	moveq	r9, r5
 8006d46:	eba8 0303 	sub.w	r3, r8, r3
 8006d4a:	2d10      	cmp	r5, #16
 8006d4c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006d4e:	462c      	mov	r4, r5
 8006d50:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d52:	bfa8      	it	ge
 8006d54:	2410      	movge	r4, #16
 8006d56:	f7f9 fb45 	bl	80003e4 <__aeabi_ui2d>
 8006d5a:	2d09      	cmp	r5, #9
 8006d5c:	4682      	mov	sl, r0
 8006d5e:	468b      	mov	fp, r1
 8006d60:	dc11      	bgt.n	8006d86 <_strtod_l+0x3d6>
 8006d62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	f43f ae5c 	beq.w	8006a22 <_strtod_l+0x72>
 8006d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d6c:	dd76      	ble.n	8006e5c <_strtod_l+0x4ac>
 8006d6e:	2b16      	cmp	r3, #22
 8006d70:	dc5d      	bgt.n	8006e2e <_strtod_l+0x47e>
 8006d72:	4972      	ldr	r1, [pc, #456]	@ (8006f3c <_strtod_l+0x58c>)
 8006d74:	4652      	mov	r2, sl
 8006d76:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006d7a:	465b      	mov	r3, fp
 8006d7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d80:	f7f9 fbaa 	bl	80004d8 <__aeabi_dmul>
 8006d84:	e7d7      	b.n	8006d36 <_strtod_l+0x386>
 8006d86:	4b6d      	ldr	r3, [pc, #436]	@ (8006f3c <_strtod_l+0x58c>)
 8006d88:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006d8c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006d90:	f7f9 fba2 	bl	80004d8 <__aeabi_dmul>
 8006d94:	4682      	mov	sl, r0
 8006d96:	4638      	mov	r0, r7
 8006d98:	468b      	mov	fp, r1
 8006d9a:	f7f9 fb23 	bl	80003e4 <__aeabi_ui2d>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	460b      	mov	r3, r1
 8006da2:	4650      	mov	r0, sl
 8006da4:	4659      	mov	r1, fp
 8006da6:	f7f9 f9e1 	bl	800016c <__adddf3>
 8006daa:	2d0f      	cmp	r5, #15
 8006dac:	4682      	mov	sl, r0
 8006dae:	468b      	mov	fp, r1
 8006db0:	ddd7      	ble.n	8006d62 <_strtod_l+0x3b2>
 8006db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006db4:	1b2c      	subs	r4, r5, r4
 8006db6:	441c      	add	r4, r3
 8006db8:	2c00      	cmp	r4, #0
 8006dba:	f340 8093 	ble.w	8006ee4 <_strtod_l+0x534>
 8006dbe:	f014 030f 	ands.w	r3, r4, #15
 8006dc2:	d00a      	beq.n	8006dda <_strtod_l+0x42a>
 8006dc4:	495d      	ldr	r1, [pc, #372]	@ (8006f3c <_strtod_l+0x58c>)
 8006dc6:	4652      	mov	r2, sl
 8006dc8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006dcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006dd0:	465b      	mov	r3, fp
 8006dd2:	f7f9 fb81 	bl	80004d8 <__aeabi_dmul>
 8006dd6:	4682      	mov	sl, r0
 8006dd8:	468b      	mov	fp, r1
 8006dda:	f034 040f 	bics.w	r4, r4, #15
 8006dde:	d073      	beq.n	8006ec8 <_strtod_l+0x518>
 8006de0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006de4:	dd49      	ble.n	8006e7a <_strtod_l+0x4ca>
 8006de6:	2400      	movs	r4, #0
 8006de8:	46a0      	mov	r8, r4
 8006dea:	46a1      	mov	r9, r4
 8006dec:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006dee:	2322      	movs	r3, #34	@ 0x22
 8006df0:	f04f 0a00 	mov.w	sl, #0
 8006df4:	9a05      	ldr	r2, [sp, #20]
 8006df6:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8006f34 <_strtod_l+0x584>
 8006dfa:	6013      	str	r3, [r2, #0]
 8006dfc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	f43f ae0f 	beq.w	8006a22 <_strtod_l+0x72>
 8006e04:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006e06:	9805      	ldr	r0, [sp, #20]
 8006e08:	f7ff f950 	bl	80060ac <_Bfree>
 8006e0c:	4649      	mov	r1, r9
 8006e0e:	9805      	ldr	r0, [sp, #20]
 8006e10:	f7ff f94c 	bl	80060ac <_Bfree>
 8006e14:	4641      	mov	r1, r8
 8006e16:	9805      	ldr	r0, [sp, #20]
 8006e18:	f7ff f948 	bl	80060ac <_Bfree>
 8006e1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e1e:	9805      	ldr	r0, [sp, #20]
 8006e20:	f7ff f944 	bl	80060ac <_Bfree>
 8006e24:	4621      	mov	r1, r4
 8006e26:	9805      	ldr	r0, [sp, #20]
 8006e28:	f7ff f940 	bl	80060ac <_Bfree>
 8006e2c:	e5f9      	b.n	8006a22 <_strtod_l+0x72>
 8006e2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e30:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006e34:	4293      	cmp	r3, r2
 8006e36:	dbbc      	blt.n	8006db2 <_strtod_l+0x402>
 8006e38:	4c40      	ldr	r4, [pc, #256]	@ (8006f3c <_strtod_l+0x58c>)
 8006e3a:	f1c5 050f 	rsb	r5, r5, #15
 8006e3e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006e42:	4652      	mov	r2, sl
 8006e44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e48:	465b      	mov	r3, fp
 8006e4a:	f7f9 fb45 	bl	80004d8 <__aeabi_dmul>
 8006e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e50:	1b5d      	subs	r5, r3, r5
 8006e52:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006e56:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006e5a:	e791      	b.n	8006d80 <_strtod_l+0x3d0>
 8006e5c:	3316      	adds	r3, #22
 8006e5e:	dba8      	blt.n	8006db2 <_strtod_l+0x402>
 8006e60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e62:	4650      	mov	r0, sl
 8006e64:	eba3 0808 	sub.w	r8, r3, r8
 8006e68:	4b34      	ldr	r3, [pc, #208]	@ (8006f3c <_strtod_l+0x58c>)
 8006e6a:	4659      	mov	r1, fp
 8006e6c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006e70:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006e74:	f7f9 fc5a 	bl	800072c <__aeabi_ddiv>
 8006e78:	e75d      	b.n	8006d36 <_strtod_l+0x386>
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	4650      	mov	r0, sl
 8006e7e:	4659      	mov	r1, fp
 8006e80:	461e      	mov	r6, r3
 8006e82:	4f2f      	ldr	r7, [pc, #188]	@ (8006f40 <_strtod_l+0x590>)
 8006e84:	1124      	asrs	r4, r4, #4
 8006e86:	2c01      	cmp	r4, #1
 8006e88:	dc21      	bgt.n	8006ece <_strtod_l+0x51e>
 8006e8a:	b10b      	cbz	r3, 8006e90 <_strtod_l+0x4e0>
 8006e8c:	4682      	mov	sl, r0
 8006e8e:	468b      	mov	fp, r1
 8006e90:	492b      	ldr	r1, [pc, #172]	@ (8006f40 <_strtod_l+0x590>)
 8006e92:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006e96:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006e9a:	4652      	mov	r2, sl
 8006e9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ea0:	465b      	mov	r3, fp
 8006ea2:	f7f9 fb19 	bl	80004d8 <__aeabi_dmul>
 8006ea6:	4b23      	ldr	r3, [pc, #140]	@ (8006f34 <_strtod_l+0x584>)
 8006ea8:	460a      	mov	r2, r1
 8006eaa:	400b      	ands	r3, r1
 8006eac:	4925      	ldr	r1, [pc, #148]	@ (8006f44 <_strtod_l+0x594>)
 8006eae:	4682      	mov	sl, r0
 8006eb0:	428b      	cmp	r3, r1
 8006eb2:	d898      	bhi.n	8006de6 <_strtod_l+0x436>
 8006eb4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006eb8:	428b      	cmp	r3, r1
 8006eba:	bf86      	itte	hi
 8006ebc:	f04f 3aff 	movhi.w	sl, #4294967295
 8006ec0:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8006f48 <_strtod_l+0x598>
 8006ec4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006ec8:	2300      	movs	r3, #0
 8006eca:	9308      	str	r3, [sp, #32]
 8006ecc:	e076      	b.n	8006fbc <_strtod_l+0x60c>
 8006ece:	07e2      	lsls	r2, r4, #31
 8006ed0:	d504      	bpl.n	8006edc <_strtod_l+0x52c>
 8006ed2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ed6:	f7f9 faff 	bl	80004d8 <__aeabi_dmul>
 8006eda:	2301      	movs	r3, #1
 8006edc:	3601      	adds	r6, #1
 8006ede:	1064      	asrs	r4, r4, #1
 8006ee0:	3708      	adds	r7, #8
 8006ee2:	e7d0      	b.n	8006e86 <_strtod_l+0x4d6>
 8006ee4:	d0f0      	beq.n	8006ec8 <_strtod_l+0x518>
 8006ee6:	4264      	negs	r4, r4
 8006ee8:	f014 020f 	ands.w	r2, r4, #15
 8006eec:	d00a      	beq.n	8006f04 <_strtod_l+0x554>
 8006eee:	4b13      	ldr	r3, [pc, #76]	@ (8006f3c <_strtod_l+0x58c>)
 8006ef0:	4650      	mov	r0, sl
 8006ef2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ef6:	4659      	mov	r1, fp
 8006ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006efc:	f7f9 fc16 	bl	800072c <__aeabi_ddiv>
 8006f00:	4682      	mov	sl, r0
 8006f02:	468b      	mov	fp, r1
 8006f04:	1124      	asrs	r4, r4, #4
 8006f06:	d0df      	beq.n	8006ec8 <_strtod_l+0x518>
 8006f08:	2c1f      	cmp	r4, #31
 8006f0a:	dd1f      	ble.n	8006f4c <_strtod_l+0x59c>
 8006f0c:	2400      	movs	r4, #0
 8006f0e:	46a0      	mov	r8, r4
 8006f10:	46a1      	mov	r9, r4
 8006f12:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006f14:	2322      	movs	r3, #34	@ 0x22
 8006f16:	9a05      	ldr	r2, [sp, #20]
 8006f18:	f04f 0a00 	mov.w	sl, #0
 8006f1c:	f04f 0b00 	mov.w	fp, #0
 8006f20:	6013      	str	r3, [r2, #0]
 8006f22:	e76b      	b.n	8006dfc <_strtod_l+0x44c>
 8006f24:	0800884b 	.word	0x0800884b
 8006f28:	08008b10 	.word	0x08008b10
 8006f2c:	08008843 	.word	0x08008843
 8006f30:	0800887a 	.word	0x0800887a
 8006f34:	7ff00000 	.word	0x7ff00000
 8006f38:	080089b3 	.word	0x080089b3
 8006f3c:	08008a48 	.word	0x08008a48
 8006f40:	08008a20 	.word	0x08008a20
 8006f44:	7ca00000 	.word	0x7ca00000
 8006f48:	7fefffff 	.word	0x7fefffff
 8006f4c:	f014 0310 	ands.w	r3, r4, #16
 8006f50:	bf18      	it	ne
 8006f52:	236a      	movne	r3, #106	@ 0x6a
 8006f54:	4650      	mov	r0, sl
 8006f56:	9308      	str	r3, [sp, #32]
 8006f58:	4659      	mov	r1, fp
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	4e77      	ldr	r6, [pc, #476]	@ (800713c <_strtod_l+0x78c>)
 8006f5e:	07e7      	lsls	r7, r4, #31
 8006f60:	d504      	bpl.n	8006f6c <_strtod_l+0x5bc>
 8006f62:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006f66:	f7f9 fab7 	bl	80004d8 <__aeabi_dmul>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	1064      	asrs	r4, r4, #1
 8006f6e:	f106 0608 	add.w	r6, r6, #8
 8006f72:	d1f4      	bne.n	8006f5e <_strtod_l+0x5ae>
 8006f74:	b10b      	cbz	r3, 8006f7a <_strtod_l+0x5ca>
 8006f76:	4682      	mov	sl, r0
 8006f78:	468b      	mov	fp, r1
 8006f7a:	9b08      	ldr	r3, [sp, #32]
 8006f7c:	b1b3      	cbz	r3, 8006fac <_strtod_l+0x5fc>
 8006f7e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006f82:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	4659      	mov	r1, fp
 8006f8a:	dd0f      	ble.n	8006fac <_strtod_l+0x5fc>
 8006f8c:	2b1f      	cmp	r3, #31
 8006f8e:	dd58      	ble.n	8007042 <_strtod_l+0x692>
 8006f90:	2b34      	cmp	r3, #52	@ 0x34
 8006f92:	bfd8      	it	le
 8006f94:	f04f 33ff 	movle.w	r3, #4294967295
 8006f98:	f04f 0a00 	mov.w	sl, #0
 8006f9c:	bfcf      	iteee	gt
 8006f9e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006fa2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006fa6:	4093      	lslle	r3, r2
 8006fa8:	ea03 0b01 	andle.w	fp, r3, r1
 8006fac:	2200      	movs	r2, #0
 8006fae:	2300      	movs	r3, #0
 8006fb0:	4650      	mov	r0, sl
 8006fb2:	4659      	mov	r1, fp
 8006fb4:	f7f9 fcf8 	bl	80009a8 <__aeabi_dcmpeq>
 8006fb8:	2800      	cmp	r0, #0
 8006fba:	d1a7      	bne.n	8006f0c <_strtod_l+0x55c>
 8006fbc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fbe:	464a      	mov	r2, r9
 8006fc0:	9300      	str	r3, [sp, #0]
 8006fc2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006fc4:	462b      	mov	r3, r5
 8006fc6:	9805      	ldr	r0, [sp, #20]
 8006fc8:	f7ff f8d8 	bl	800617c <__s2b>
 8006fcc:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	f43f af09 	beq.w	8006de6 <_strtod_l+0x436>
 8006fd4:	2400      	movs	r4, #0
 8006fd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fda:	2a00      	cmp	r2, #0
 8006fdc:	eba3 0308 	sub.w	r3, r3, r8
 8006fe0:	bfa8      	it	ge
 8006fe2:	2300      	movge	r3, #0
 8006fe4:	46a0      	mov	r8, r4
 8006fe6:	9312      	str	r3, [sp, #72]	@ 0x48
 8006fe8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006fec:	9316      	str	r3, [sp, #88]	@ 0x58
 8006fee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ff0:	9805      	ldr	r0, [sp, #20]
 8006ff2:	6859      	ldr	r1, [r3, #4]
 8006ff4:	f7ff f81a 	bl	800602c <_Balloc>
 8006ff8:	4681      	mov	r9, r0
 8006ffa:	2800      	cmp	r0, #0
 8006ffc:	f43f aef7 	beq.w	8006dee <_strtod_l+0x43e>
 8007000:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007002:	300c      	adds	r0, #12
 8007004:	691a      	ldr	r2, [r3, #16]
 8007006:	f103 010c 	add.w	r1, r3, #12
 800700a:	3202      	adds	r2, #2
 800700c:	0092      	lsls	r2, r2, #2
 800700e:	f000 ff39 	bl	8007e84 <memcpy>
 8007012:	ab1c      	add	r3, sp, #112	@ 0x70
 8007014:	9301      	str	r3, [sp, #4]
 8007016:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007018:	9300      	str	r3, [sp, #0]
 800701a:	4652      	mov	r2, sl
 800701c:	465b      	mov	r3, fp
 800701e:	9805      	ldr	r0, [sp, #20]
 8007020:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007024:	f7ff fbd6 	bl	80067d4 <__d2b>
 8007028:	901a      	str	r0, [sp, #104]	@ 0x68
 800702a:	2800      	cmp	r0, #0
 800702c:	f43f aedf 	beq.w	8006dee <_strtod_l+0x43e>
 8007030:	2101      	movs	r1, #1
 8007032:	9805      	ldr	r0, [sp, #20]
 8007034:	f7ff f938 	bl	80062a8 <__i2b>
 8007038:	4680      	mov	r8, r0
 800703a:	b948      	cbnz	r0, 8007050 <_strtod_l+0x6a0>
 800703c:	f04f 0800 	mov.w	r8, #0
 8007040:	e6d5      	b.n	8006dee <_strtod_l+0x43e>
 8007042:	f04f 32ff 	mov.w	r2, #4294967295
 8007046:	fa02 f303 	lsl.w	r3, r2, r3
 800704a:	ea03 0a0a 	and.w	sl, r3, sl
 800704e:	e7ad      	b.n	8006fac <_strtod_l+0x5fc>
 8007050:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007052:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007054:	2d00      	cmp	r5, #0
 8007056:	bfab      	itete	ge
 8007058:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800705a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800705c:	18ef      	addge	r7, r5, r3
 800705e:	1b5e      	sublt	r6, r3, r5
 8007060:	9b08      	ldr	r3, [sp, #32]
 8007062:	bfa8      	it	ge
 8007064:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007066:	eba5 0503 	sub.w	r5, r5, r3
 800706a:	4415      	add	r5, r2
 800706c:	4b34      	ldr	r3, [pc, #208]	@ (8007140 <_strtod_l+0x790>)
 800706e:	f105 35ff 	add.w	r5, r5, #4294967295
 8007072:	bfb8      	it	lt
 8007074:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007076:	429d      	cmp	r5, r3
 8007078:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800707c:	da50      	bge.n	8007120 <_strtod_l+0x770>
 800707e:	1b5b      	subs	r3, r3, r5
 8007080:	2b1f      	cmp	r3, #31
 8007082:	f04f 0101 	mov.w	r1, #1
 8007086:	eba2 0203 	sub.w	r2, r2, r3
 800708a:	dc3d      	bgt.n	8007108 <_strtod_l+0x758>
 800708c:	fa01 f303 	lsl.w	r3, r1, r3
 8007090:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007092:	2300      	movs	r3, #0
 8007094:	9310      	str	r3, [sp, #64]	@ 0x40
 8007096:	18bd      	adds	r5, r7, r2
 8007098:	9b08      	ldr	r3, [sp, #32]
 800709a:	42af      	cmp	r7, r5
 800709c:	4416      	add	r6, r2
 800709e:	441e      	add	r6, r3
 80070a0:	463b      	mov	r3, r7
 80070a2:	bfa8      	it	ge
 80070a4:	462b      	movge	r3, r5
 80070a6:	42b3      	cmp	r3, r6
 80070a8:	bfa8      	it	ge
 80070aa:	4633      	movge	r3, r6
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	bfc2      	ittt	gt
 80070b0:	1aed      	subgt	r5, r5, r3
 80070b2:	1af6      	subgt	r6, r6, r3
 80070b4:	1aff      	subgt	r7, r7, r3
 80070b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	dd16      	ble.n	80070ea <_strtod_l+0x73a>
 80070bc:	4641      	mov	r1, r8
 80070be:	461a      	mov	r2, r3
 80070c0:	9805      	ldr	r0, [sp, #20]
 80070c2:	f7ff f9a9 	bl	8006418 <__pow5mult>
 80070c6:	4680      	mov	r8, r0
 80070c8:	2800      	cmp	r0, #0
 80070ca:	d0b7      	beq.n	800703c <_strtod_l+0x68c>
 80070cc:	4601      	mov	r1, r0
 80070ce:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80070d0:	9805      	ldr	r0, [sp, #20]
 80070d2:	f7ff f8ff 	bl	80062d4 <__multiply>
 80070d6:	900a      	str	r0, [sp, #40]	@ 0x28
 80070d8:	2800      	cmp	r0, #0
 80070da:	f43f ae88 	beq.w	8006dee <_strtod_l+0x43e>
 80070de:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80070e0:	9805      	ldr	r0, [sp, #20]
 80070e2:	f7fe ffe3 	bl	80060ac <_Bfree>
 80070e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80070ea:	2d00      	cmp	r5, #0
 80070ec:	dc1d      	bgt.n	800712a <_strtod_l+0x77a>
 80070ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	dd27      	ble.n	8007144 <_strtod_l+0x794>
 80070f4:	4649      	mov	r1, r9
 80070f6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80070f8:	9805      	ldr	r0, [sp, #20]
 80070fa:	f7ff f98d 	bl	8006418 <__pow5mult>
 80070fe:	4681      	mov	r9, r0
 8007100:	bb00      	cbnz	r0, 8007144 <_strtod_l+0x794>
 8007102:	f04f 0900 	mov.w	r9, #0
 8007106:	e672      	b.n	8006dee <_strtod_l+0x43e>
 8007108:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800710c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007110:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007114:	35e2      	adds	r5, #226	@ 0xe2
 8007116:	fa01 f305 	lsl.w	r3, r1, r5
 800711a:	9310      	str	r3, [sp, #64]	@ 0x40
 800711c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800711e:	e7ba      	b.n	8007096 <_strtod_l+0x6e6>
 8007120:	2300      	movs	r3, #0
 8007122:	9310      	str	r3, [sp, #64]	@ 0x40
 8007124:	2301      	movs	r3, #1
 8007126:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007128:	e7b5      	b.n	8007096 <_strtod_l+0x6e6>
 800712a:	462a      	mov	r2, r5
 800712c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800712e:	9805      	ldr	r0, [sp, #20]
 8007130:	f7ff f9cc 	bl	80064cc <__lshift>
 8007134:	901a      	str	r0, [sp, #104]	@ 0x68
 8007136:	2800      	cmp	r0, #0
 8007138:	d1d9      	bne.n	80070ee <_strtod_l+0x73e>
 800713a:	e658      	b.n	8006dee <_strtod_l+0x43e>
 800713c:	08008b38 	.word	0x08008b38
 8007140:	fffffc02 	.word	0xfffffc02
 8007144:	2e00      	cmp	r6, #0
 8007146:	dd07      	ble.n	8007158 <_strtod_l+0x7a8>
 8007148:	4649      	mov	r1, r9
 800714a:	4632      	mov	r2, r6
 800714c:	9805      	ldr	r0, [sp, #20]
 800714e:	f7ff f9bd 	bl	80064cc <__lshift>
 8007152:	4681      	mov	r9, r0
 8007154:	2800      	cmp	r0, #0
 8007156:	d0d4      	beq.n	8007102 <_strtod_l+0x752>
 8007158:	2f00      	cmp	r7, #0
 800715a:	dd08      	ble.n	800716e <_strtod_l+0x7be>
 800715c:	4641      	mov	r1, r8
 800715e:	463a      	mov	r2, r7
 8007160:	9805      	ldr	r0, [sp, #20]
 8007162:	f7ff f9b3 	bl	80064cc <__lshift>
 8007166:	4680      	mov	r8, r0
 8007168:	2800      	cmp	r0, #0
 800716a:	f43f ae40 	beq.w	8006dee <_strtod_l+0x43e>
 800716e:	464a      	mov	r2, r9
 8007170:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007172:	9805      	ldr	r0, [sp, #20]
 8007174:	f7ff fa32 	bl	80065dc <__mdiff>
 8007178:	4604      	mov	r4, r0
 800717a:	2800      	cmp	r0, #0
 800717c:	f43f ae37 	beq.w	8006dee <_strtod_l+0x43e>
 8007180:	68c3      	ldr	r3, [r0, #12]
 8007182:	4641      	mov	r1, r8
 8007184:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007186:	2300      	movs	r3, #0
 8007188:	60c3      	str	r3, [r0, #12]
 800718a:	f7ff fa0b 	bl	80065a4 <__mcmp>
 800718e:	2800      	cmp	r0, #0
 8007190:	da3d      	bge.n	800720e <_strtod_l+0x85e>
 8007192:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007194:	ea53 030a 	orrs.w	r3, r3, sl
 8007198:	d163      	bne.n	8007262 <_strtod_l+0x8b2>
 800719a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d15f      	bne.n	8007262 <_strtod_l+0x8b2>
 80071a2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80071a6:	0d1b      	lsrs	r3, r3, #20
 80071a8:	051b      	lsls	r3, r3, #20
 80071aa:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80071ae:	d958      	bls.n	8007262 <_strtod_l+0x8b2>
 80071b0:	6963      	ldr	r3, [r4, #20]
 80071b2:	b913      	cbnz	r3, 80071ba <_strtod_l+0x80a>
 80071b4:	6923      	ldr	r3, [r4, #16]
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	dd53      	ble.n	8007262 <_strtod_l+0x8b2>
 80071ba:	4621      	mov	r1, r4
 80071bc:	2201      	movs	r2, #1
 80071be:	9805      	ldr	r0, [sp, #20]
 80071c0:	f7ff f984 	bl	80064cc <__lshift>
 80071c4:	4641      	mov	r1, r8
 80071c6:	4604      	mov	r4, r0
 80071c8:	f7ff f9ec 	bl	80065a4 <__mcmp>
 80071cc:	2800      	cmp	r0, #0
 80071ce:	dd48      	ble.n	8007262 <_strtod_l+0x8b2>
 80071d0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80071d4:	9a08      	ldr	r2, [sp, #32]
 80071d6:	0d1b      	lsrs	r3, r3, #20
 80071d8:	051b      	lsls	r3, r3, #20
 80071da:	2a00      	cmp	r2, #0
 80071dc:	d062      	beq.n	80072a4 <_strtod_l+0x8f4>
 80071de:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80071e2:	d85f      	bhi.n	80072a4 <_strtod_l+0x8f4>
 80071e4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80071e8:	f67f ae94 	bls.w	8006f14 <_strtod_l+0x564>
 80071ec:	4650      	mov	r0, sl
 80071ee:	4659      	mov	r1, fp
 80071f0:	4ba3      	ldr	r3, [pc, #652]	@ (8007480 <_strtod_l+0xad0>)
 80071f2:	2200      	movs	r2, #0
 80071f4:	f7f9 f970 	bl	80004d8 <__aeabi_dmul>
 80071f8:	4ba2      	ldr	r3, [pc, #648]	@ (8007484 <_strtod_l+0xad4>)
 80071fa:	4682      	mov	sl, r0
 80071fc:	400b      	ands	r3, r1
 80071fe:	468b      	mov	fp, r1
 8007200:	2b00      	cmp	r3, #0
 8007202:	f47f adff 	bne.w	8006e04 <_strtod_l+0x454>
 8007206:	2322      	movs	r3, #34	@ 0x22
 8007208:	9a05      	ldr	r2, [sp, #20]
 800720a:	6013      	str	r3, [r2, #0]
 800720c:	e5fa      	b.n	8006e04 <_strtod_l+0x454>
 800720e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007212:	d165      	bne.n	80072e0 <_strtod_l+0x930>
 8007214:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007216:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800721a:	b35a      	cbz	r2, 8007274 <_strtod_l+0x8c4>
 800721c:	4a9a      	ldr	r2, [pc, #616]	@ (8007488 <_strtod_l+0xad8>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d12b      	bne.n	800727a <_strtod_l+0x8ca>
 8007222:	9b08      	ldr	r3, [sp, #32]
 8007224:	4651      	mov	r1, sl
 8007226:	b303      	cbz	r3, 800726a <_strtod_l+0x8ba>
 8007228:	465a      	mov	r2, fp
 800722a:	4b96      	ldr	r3, [pc, #600]	@ (8007484 <_strtod_l+0xad4>)
 800722c:	4013      	ands	r3, r2
 800722e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007232:	f04f 32ff 	mov.w	r2, #4294967295
 8007236:	d81b      	bhi.n	8007270 <_strtod_l+0x8c0>
 8007238:	0d1b      	lsrs	r3, r3, #20
 800723a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800723e:	fa02 f303 	lsl.w	r3, r2, r3
 8007242:	4299      	cmp	r1, r3
 8007244:	d119      	bne.n	800727a <_strtod_l+0x8ca>
 8007246:	4b91      	ldr	r3, [pc, #580]	@ (800748c <_strtod_l+0xadc>)
 8007248:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800724a:	429a      	cmp	r2, r3
 800724c:	d102      	bne.n	8007254 <_strtod_l+0x8a4>
 800724e:	3101      	adds	r1, #1
 8007250:	f43f adcd 	beq.w	8006dee <_strtod_l+0x43e>
 8007254:	f04f 0a00 	mov.w	sl, #0
 8007258:	4b8a      	ldr	r3, [pc, #552]	@ (8007484 <_strtod_l+0xad4>)
 800725a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800725c:	401a      	ands	r2, r3
 800725e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007262:	9b08      	ldr	r3, [sp, #32]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d1c1      	bne.n	80071ec <_strtod_l+0x83c>
 8007268:	e5cc      	b.n	8006e04 <_strtod_l+0x454>
 800726a:	f04f 33ff 	mov.w	r3, #4294967295
 800726e:	e7e8      	b.n	8007242 <_strtod_l+0x892>
 8007270:	4613      	mov	r3, r2
 8007272:	e7e6      	b.n	8007242 <_strtod_l+0x892>
 8007274:	ea53 030a 	orrs.w	r3, r3, sl
 8007278:	d0aa      	beq.n	80071d0 <_strtod_l+0x820>
 800727a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800727c:	b1db      	cbz	r3, 80072b6 <_strtod_l+0x906>
 800727e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007280:	4213      	tst	r3, r2
 8007282:	d0ee      	beq.n	8007262 <_strtod_l+0x8b2>
 8007284:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007286:	4650      	mov	r0, sl
 8007288:	4659      	mov	r1, fp
 800728a:	9a08      	ldr	r2, [sp, #32]
 800728c:	b1bb      	cbz	r3, 80072be <_strtod_l+0x90e>
 800728e:	f7ff fb6d 	bl	800696c <sulp>
 8007292:	4602      	mov	r2, r0
 8007294:	460b      	mov	r3, r1
 8007296:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800729a:	f7f8 ff67 	bl	800016c <__adddf3>
 800729e:	4682      	mov	sl, r0
 80072a0:	468b      	mov	fp, r1
 80072a2:	e7de      	b.n	8007262 <_strtod_l+0x8b2>
 80072a4:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80072a8:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80072ac:	f04f 3aff 	mov.w	sl, #4294967295
 80072b0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80072b4:	e7d5      	b.n	8007262 <_strtod_l+0x8b2>
 80072b6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80072b8:	ea13 0f0a 	tst.w	r3, sl
 80072bc:	e7e1      	b.n	8007282 <_strtod_l+0x8d2>
 80072be:	f7ff fb55 	bl	800696c <sulp>
 80072c2:	4602      	mov	r2, r0
 80072c4:	460b      	mov	r3, r1
 80072c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072ca:	f7f8 ff4d 	bl	8000168 <__aeabi_dsub>
 80072ce:	2200      	movs	r2, #0
 80072d0:	2300      	movs	r3, #0
 80072d2:	4682      	mov	sl, r0
 80072d4:	468b      	mov	fp, r1
 80072d6:	f7f9 fb67 	bl	80009a8 <__aeabi_dcmpeq>
 80072da:	2800      	cmp	r0, #0
 80072dc:	d0c1      	beq.n	8007262 <_strtod_l+0x8b2>
 80072de:	e619      	b.n	8006f14 <_strtod_l+0x564>
 80072e0:	4641      	mov	r1, r8
 80072e2:	4620      	mov	r0, r4
 80072e4:	f7ff face 	bl	8006884 <__ratio>
 80072e8:	2200      	movs	r2, #0
 80072ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80072ee:	4606      	mov	r6, r0
 80072f0:	460f      	mov	r7, r1
 80072f2:	f7f9 fb6d 	bl	80009d0 <__aeabi_dcmple>
 80072f6:	2800      	cmp	r0, #0
 80072f8:	d06d      	beq.n	80073d6 <_strtod_l+0xa26>
 80072fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d178      	bne.n	80073f2 <_strtod_l+0xa42>
 8007300:	f1ba 0f00 	cmp.w	sl, #0
 8007304:	d156      	bne.n	80073b4 <_strtod_l+0xa04>
 8007306:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007308:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800730c:	2b00      	cmp	r3, #0
 800730e:	d158      	bne.n	80073c2 <_strtod_l+0xa12>
 8007310:	2200      	movs	r2, #0
 8007312:	4630      	mov	r0, r6
 8007314:	4639      	mov	r1, r7
 8007316:	4b5e      	ldr	r3, [pc, #376]	@ (8007490 <_strtod_l+0xae0>)
 8007318:	f7f9 fb50 	bl	80009bc <__aeabi_dcmplt>
 800731c:	2800      	cmp	r0, #0
 800731e:	d157      	bne.n	80073d0 <_strtod_l+0xa20>
 8007320:	4630      	mov	r0, r6
 8007322:	4639      	mov	r1, r7
 8007324:	2200      	movs	r2, #0
 8007326:	4b5b      	ldr	r3, [pc, #364]	@ (8007494 <_strtod_l+0xae4>)
 8007328:	f7f9 f8d6 	bl	80004d8 <__aeabi_dmul>
 800732c:	4606      	mov	r6, r0
 800732e:	460f      	mov	r7, r1
 8007330:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007334:	9606      	str	r6, [sp, #24]
 8007336:	9307      	str	r3, [sp, #28]
 8007338:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800733c:	4d51      	ldr	r5, [pc, #324]	@ (8007484 <_strtod_l+0xad4>)
 800733e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007342:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007344:	401d      	ands	r5, r3
 8007346:	4b54      	ldr	r3, [pc, #336]	@ (8007498 <_strtod_l+0xae8>)
 8007348:	429d      	cmp	r5, r3
 800734a:	f040 80ab 	bne.w	80074a4 <_strtod_l+0xaf4>
 800734e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007350:	4650      	mov	r0, sl
 8007352:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007356:	4659      	mov	r1, fp
 8007358:	f7ff f9d4 	bl	8006704 <__ulp>
 800735c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007360:	f7f9 f8ba 	bl	80004d8 <__aeabi_dmul>
 8007364:	4652      	mov	r2, sl
 8007366:	465b      	mov	r3, fp
 8007368:	f7f8 ff00 	bl	800016c <__adddf3>
 800736c:	460b      	mov	r3, r1
 800736e:	4945      	ldr	r1, [pc, #276]	@ (8007484 <_strtod_l+0xad4>)
 8007370:	4a4a      	ldr	r2, [pc, #296]	@ (800749c <_strtod_l+0xaec>)
 8007372:	4019      	ands	r1, r3
 8007374:	4291      	cmp	r1, r2
 8007376:	4682      	mov	sl, r0
 8007378:	d942      	bls.n	8007400 <_strtod_l+0xa50>
 800737a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800737c:	4b43      	ldr	r3, [pc, #268]	@ (800748c <_strtod_l+0xadc>)
 800737e:	429a      	cmp	r2, r3
 8007380:	d103      	bne.n	800738a <_strtod_l+0x9da>
 8007382:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007384:	3301      	adds	r3, #1
 8007386:	f43f ad32 	beq.w	8006dee <_strtod_l+0x43e>
 800738a:	f04f 3aff 	mov.w	sl, #4294967295
 800738e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800748c <_strtod_l+0xadc>
 8007392:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007394:	9805      	ldr	r0, [sp, #20]
 8007396:	f7fe fe89 	bl	80060ac <_Bfree>
 800739a:	4649      	mov	r1, r9
 800739c:	9805      	ldr	r0, [sp, #20]
 800739e:	f7fe fe85 	bl	80060ac <_Bfree>
 80073a2:	4641      	mov	r1, r8
 80073a4:	9805      	ldr	r0, [sp, #20]
 80073a6:	f7fe fe81 	bl	80060ac <_Bfree>
 80073aa:	4621      	mov	r1, r4
 80073ac:	9805      	ldr	r0, [sp, #20]
 80073ae:	f7fe fe7d 	bl	80060ac <_Bfree>
 80073b2:	e61c      	b.n	8006fee <_strtod_l+0x63e>
 80073b4:	f1ba 0f01 	cmp.w	sl, #1
 80073b8:	d103      	bne.n	80073c2 <_strtod_l+0xa12>
 80073ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f43f ada9 	beq.w	8006f14 <_strtod_l+0x564>
 80073c2:	2200      	movs	r2, #0
 80073c4:	4b36      	ldr	r3, [pc, #216]	@ (80074a0 <_strtod_l+0xaf0>)
 80073c6:	2600      	movs	r6, #0
 80073c8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80073cc:	4f30      	ldr	r7, [pc, #192]	@ (8007490 <_strtod_l+0xae0>)
 80073ce:	e7b3      	b.n	8007338 <_strtod_l+0x988>
 80073d0:	2600      	movs	r6, #0
 80073d2:	4f30      	ldr	r7, [pc, #192]	@ (8007494 <_strtod_l+0xae4>)
 80073d4:	e7ac      	b.n	8007330 <_strtod_l+0x980>
 80073d6:	4630      	mov	r0, r6
 80073d8:	4639      	mov	r1, r7
 80073da:	4b2e      	ldr	r3, [pc, #184]	@ (8007494 <_strtod_l+0xae4>)
 80073dc:	2200      	movs	r2, #0
 80073de:	f7f9 f87b 	bl	80004d8 <__aeabi_dmul>
 80073e2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073e4:	4606      	mov	r6, r0
 80073e6:	460f      	mov	r7, r1
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d0a1      	beq.n	8007330 <_strtod_l+0x980>
 80073ec:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80073f0:	e7a2      	b.n	8007338 <_strtod_l+0x988>
 80073f2:	2200      	movs	r2, #0
 80073f4:	4b26      	ldr	r3, [pc, #152]	@ (8007490 <_strtod_l+0xae0>)
 80073f6:	4616      	mov	r6, r2
 80073f8:	461f      	mov	r7, r3
 80073fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80073fe:	e79b      	b.n	8007338 <_strtod_l+0x988>
 8007400:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007404:	9b08      	ldr	r3, [sp, #32]
 8007406:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800740a:	2b00      	cmp	r3, #0
 800740c:	d1c1      	bne.n	8007392 <_strtod_l+0x9e2>
 800740e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007412:	0d1b      	lsrs	r3, r3, #20
 8007414:	051b      	lsls	r3, r3, #20
 8007416:	429d      	cmp	r5, r3
 8007418:	d1bb      	bne.n	8007392 <_strtod_l+0x9e2>
 800741a:	4630      	mov	r0, r6
 800741c:	4639      	mov	r1, r7
 800741e:	f7f9 fe01 	bl	8001024 <__aeabi_d2lz>
 8007422:	f7f9 f82b 	bl	800047c <__aeabi_l2d>
 8007426:	4602      	mov	r2, r0
 8007428:	460b      	mov	r3, r1
 800742a:	4630      	mov	r0, r6
 800742c:	4639      	mov	r1, r7
 800742e:	f7f8 fe9b 	bl	8000168 <__aeabi_dsub>
 8007432:	460b      	mov	r3, r1
 8007434:	4602      	mov	r2, r0
 8007436:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800743a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800743e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007440:	ea46 060a 	orr.w	r6, r6, sl
 8007444:	431e      	orrs	r6, r3
 8007446:	d06a      	beq.n	800751e <_strtod_l+0xb6e>
 8007448:	a309      	add	r3, pc, #36	@ (adr r3, 8007470 <_strtod_l+0xac0>)
 800744a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744e:	f7f9 fab5 	bl	80009bc <__aeabi_dcmplt>
 8007452:	2800      	cmp	r0, #0
 8007454:	f47f acd6 	bne.w	8006e04 <_strtod_l+0x454>
 8007458:	a307      	add	r3, pc, #28	@ (adr r3, 8007478 <_strtod_l+0xac8>)
 800745a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007462:	f7f9 fac9 	bl	80009f8 <__aeabi_dcmpgt>
 8007466:	2800      	cmp	r0, #0
 8007468:	d093      	beq.n	8007392 <_strtod_l+0x9e2>
 800746a:	e4cb      	b.n	8006e04 <_strtod_l+0x454>
 800746c:	f3af 8000 	nop.w
 8007470:	94a03595 	.word	0x94a03595
 8007474:	3fdfffff 	.word	0x3fdfffff
 8007478:	35afe535 	.word	0x35afe535
 800747c:	3fe00000 	.word	0x3fe00000
 8007480:	39500000 	.word	0x39500000
 8007484:	7ff00000 	.word	0x7ff00000
 8007488:	000fffff 	.word	0x000fffff
 800748c:	7fefffff 	.word	0x7fefffff
 8007490:	3ff00000 	.word	0x3ff00000
 8007494:	3fe00000 	.word	0x3fe00000
 8007498:	7fe00000 	.word	0x7fe00000
 800749c:	7c9fffff 	.word	0x7c9fffff
 80074a0:	bff00000 	.word	0xbff00000
 80074a4:	9b08      	ldr	r3, [sp, #32]
 80074a6:	b323      	cbz	r3, 80074f2 <_strtod_l+0xb42>
 80074a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80074ac:	d821      	bhi.n	80074f2 <_strtod_l+0xb42>
 80074ae:	a328      	add	r3, pc, #160	@ (adr r3, 8007550 <_strtod_l+0xba0>)
 80074b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b4:	4630      	mov	r0, r6
 80074b6:	4639      	mov	r1, r7
 80074b8:	f7f9 fa8a 	bl	80009d0 <__aeabi_dcmple>
 80074bc:	b1a0      	cbz	r0, 80074e8 <_strtod_l+0xb38>
 80074be:	4639      	mov	r1, r7
 80074c0:	4630      	mov	r0, r6
 80074c2:	f7f9 fae1 	bl	8000a88 <__aeabi_d2uiz>
 80074c6:	2801      	cmp	r0, #1
 80074c8:	bf38      	it	cc
 80074ca:	2001      	movcc	r0, #1
 80074cc:	f7f8 ff8a 	bl	80003e4 <__aeabi_ui2d>
 80074d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074d2:	4606      	mov	r6, r0
 80074d4:	460f      	mov	r7, r1
 80074d6:	b9fb      	cbnz	r3, 8007518 <_strtod_l+0xb68>
 80074d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80074dc:	9014      	str	r0, [sp, #80]	@ 0x50
 80074de:	9315      	str	r3, [sp, #84]	@ 0x54
 80074e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80074e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80074e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80074ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80074ee:	1b5b      	subs	r3, r3, r5
 80074f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80074f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80074fa:	f7ff f903 	bl	8006704 <__ulp>
 80074fe:	4602      	mov	r2, r0
 8007500:	460b      	mov	r3, r1
 8007502:	4650      	mov	r0, sl
 8007504:	4659      	mov	r1, fp
 8007506:	f7f8 ffe7 	bl	80004d8 <__aeabi_dmul>
 800750a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800750e:	f7f8 fe2d 	bl	800016c <__adddf3>
 8007512:	4682      	mov	sl, r0
 8007514:	468b      	mov	fp, r1
 8007516:	e775      	b.n	8007404 <_strtod_l+0xa54>
 8007518:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800751c:	e7e0      	b.n	80074e0 <_strtod_l+0xb30>
 800751e:	a30e      	add	r3, pc, #56	@ (adr r3, 8007558 <_strtod_l+0xba8>)
 8007520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007524:	f7f9 fa4a 	bl	80009bc <__aeabi_dcmplt>
 8007528:	e79d      	b.n	8007466 <_strtod_l+0xab6>
 800752a:	2300      	movs	r3, #0
 800752c:	930e      	str	r3, [sp, #56]	@ 0x38
 800752e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007530:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007532:	6013      	str	r3, [r2, #0]
 8007534:	f7ff ba79 	b.w	8006a2a <_strtod_l+0x7a>
 8007538:	2a65      	cmp	r2, #101	@ 0x65
 800753a:	f43f ab72 	beq.w	8006c22 <_strtod_l+0x272>
 800753e:	2a45      	cmp	r2, #69	@ 0x45
 8007540:	f43f ab6f 	beq.w	8006c22 <_strtod_l+0x272>
 8007544:	2301      	movs	r3, #1
 8007546:	f7ff bbaa 	b.w	8006c9e <_strtod_l+0x2ee>
 800754a:	bf00      	nop
 800754c:	f3af 8000 	nop.w
 8007550:	ffc00000 	.word	0xffc00000
 8007554:	41dfffff 	.word	0x41dfffff
 8007558:	94a03595 	.word	0x94a03595
 800755c:	3fcfffff 	.word	0x3fcfffff

08007560 <_strtod_r>:
 8007560:	4b01      	ldr	r3, [pc, #4]	@ (8007568 <_strtod_r+0x8>)
 8007562:	f7ff ba25 	b.w	80069b0 <_strtod_l>
 8007566:	bf00      	nop
 8007568:	2000006c 	.word	0x2000006c

0800756c <_strtol_l.isra.0>:
 800756c:	2b24      	cmp	r3, #36	@ 0x24
 800756e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007572:	4686      	mov	lr, r0
 8007574:	4690      	mov	r8, r2
 8007576:	d801      	bhi.n	800757c <_strtol_l.isra.0+0x10>
 8007578:	2b01      	cmp	r3, #1
 800757a:	d106      	bne.n	800758a <_strtol_l.isra.0+0x1e>
 800757c:	f7fd fdba 	bl	80050f4 <__errno>
 8007580:	2316      	movs	r3, #22
 8007582:	6003      	str	r3, [r0, #0]
 8007584:	2000      	movs	r0, #0
 8007586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800758a:	460d      	mov	r5, r1
 800758c:	4833      	ldr	r0, [pc, #204]	@ (800765c <_strtol_l.isra.0+0xf0>)
 800758e:	462a      	mov	r2, r5
 8007590:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007594:	5d06      	ldrb	r6, [r0, r4]
 8007596:	f016 0608 	ands.w	r6, r6, #8
 800759a:	d1f8      	bne.n	800758e <_strtol_l.isra.0+0x22>
 800759c:	2c2d      	cmp	r4, #45	@ 0x2d
 800759e:	d110      	bne.n	80075c2 <_strtol_l.isra.0+0x56>
 80075a0:	2601      	movs	r6, #1
 80075a2:	782c      	ldrb	r4, [r5, #0]
 80075a4:	1c95      	adds	r5, r2, #2
 80075a6:	f033 0210 	bics.w	r2, r3, #16
 80075aa:	d115      	bne.n	80075d8 <_strtol_l.isra.0+0x6c>
 80075ac:	2c30      	cmp	r4, #48	@ 0x30
 80075ae:	d10d      	bne.n	80075cc <_strtol_l.isra.0+0x60>
 80075b0:	782a      	ldrb	r2, [r5, #0]
 80075b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80075b6:	2a58      	cmp	r2, #88	@ 0x58
 80075b8:	d108      	bne.n	80075cc <_strtol_l.isra.0+0x60>
 80075ba:	786c      	ldrb	r4, [r5, #1]
 80075bc:	3502      	adds	r5, #2
 80075be:	2310      	movs	r3, #16
 80075c0:	e00a      	b.n	80075d8 <_strtol_l.isra.0+0x6c>
 80075c2:	2c2b      	cmp	r4, #43	@ 0x2b
 80075c4:	bf04      	itt	eq
 80075c6:	782c      	ldrbeq	r4, [r5, #0]
 80075c8:	1c95      	addeq	r5, r2, #2
 80075ca:	e7ec      	b.n	80075a6 <_strtol_l.isra.0+0x3a>
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1f6      	bne.n	80075be <_strtol_l.isra.0+0x52>
 80075d0:	2c30      	cmp	r4, #48	@ 0x30
 80075d2:	bf14      	ite	ne
 80075d4:	230a      	movne	r3, #10
 80075d6:	2308      	moveq	r3, #8
 80075d8:	2200      	movs	r2, #0
 80075da:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80075de:	f10c 3cff 	add.w	ip, ip, #4294967295
 80075e2:	fbbc f9f3 	udiv	r9, ip, r3
 80075e6:	4610      	mov	r0, r2
 80075e8:	fb03 ca19 	mls	sl, r3, r9, ip
 80075ec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80075f0:	2f09      	cmp	r7, #9
 80075f2:	d80f      	bhi.n	8007614 <_strtol_l.isra.0+0xa8>
 80075f4:	463c      	mov	r4, r7
 80075f6:	42a3      	cmp	r3, r4
 80075f8:	dd1b      	ble.n	8007632 <_strtol_l.isra.0+0xc6>
 80075fa:	1c57      	adds	r7, r2, #1
 80075fc:	d007      	beq.n	800760e <_strtol_l.isra.0+0xa2>
 80075fe:	4581      	cmp	r9, r0
 8007600:	d314      	bcc.n	800762c <_strtol_l.isra.0+0xc0>
 8007602:	d101      	bne.n	8007608 <_strtol_l.isra.0+0x9c>
 8007604:	45a2      	cmp	sl, r4
 8007606:	db11      	blt.n	800762c <_strtol_l.isra.0+0xc0>
 8007608:	2201      	movs	r2, #1
 800760a:	fb00 4003 	mla	r0, r0, r3, r4
 800760e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007612:	e7eb      	b.n	80075ec <_strtol_l.isra.0+0x80>
 8007614:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007618:	2f19      	cmp	r7, #25
 800761a:	d801      	bhi.n	8007620 <_strtol_l.isra.0+0xb4>
 800761c:	3c37      	subs	r4, #55	@ 0x37
 800761e:	e7ea      	b.n	80075f6 <_strtol_l.isra.0+0x8a>
 8007620:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007624:	2f19      	cmp	r7, #25
 8007626:	d804      	bhi.n	8007632 <_strtol_l.isra.0+0xc6>
 8007628:	3c57      	subs	r4, #87	@ 0x57
 800762a:	e7e4      	b.n	80075f6 <_strtol_l.isra.0+0x8a>
 800762c:	f04f 32ff 	mov.w	r2, #4294967295
 8007630:	e7ed      	b.n	800760e <_strtol_l.isra.0+0xa2>
 8007632:	1c53      	adds	r3, r2, #1
 8007634:	d108      	bne.n	8007648 <_strtol_l.isra.0+0xdc>
 8007636:	2322      	movs	r3, #34	@ 0x22
 8007638:	4660      	mov	r0, ip
 800763a:	f8ce 3000 	str.w	r3, [lr]
 800763e:	f1b8 0f00 	cmp.w	r8, #0
 8007642:	d0a0      	beq.n	8007586 <_strtol_l.isra.0+0x1a>
 8007644:	1e69      	subs	r1, r5, #1
 8007646:	e006      	b.n	8007656 <_strtol_l.isra.0+0xea>
 8007648:	b106      	cbz	r6, 800764c <_strtol_l.isra.0+0xe0>
 800764a:	4240      	negs	r0, r0
 800764c:	f1b8 0f00 	cmp.w	r8, #0
 8007650:	d099      	beq.n	8007586 <_strtol_l.isra.0+0x1a>
 8007652:	2a00      	cmp	r2, #0
 8007654:	d1f6      	bne.n	8007644 <_strtol_l.isra.0+0xd8>
 8007656:	f8c8 1000 	str.w	r1, [r8]
 800765a:	e794      	b.n	8007586 <_strtol_l.isra.0+0x1a>
 800765c:	08008b61 	.word	0x08008b61

08007660 <_strtol_r>:
 8007660:	f7ff bf84 	b.w	800756c <_strtol_l.isra.0>

08007664 <__ssputs_r>:
 8007664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007668:	461f      	mov	r7, r3
 800766a:	688e      	ldr	r6, [r1, #8]
 800766c:	4682      	mov	sl, r0
 800766e:	42be      	cmp	r6, r7
 8007670:	460c      	mov	r4, r1
 8007672:	4690      	mov	r8, r2
 8007674:	680b      	ldr	r3, [r1, #0]
 8007676:	d82d      	bhi.n	80076d4 <__ssputs_r+0x70>
 8007678:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800767c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007680:	d026      	beq.n	80076d0 <__ssputs_r+0x6c>
 8007682:	6965      	ldr	r5, [r4, #20]
 8007684:	6909      	ldr	r1, [r1, #16]
 8007686:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800768a:	eba3 0901 	sub.w	r9, r3, r1
 800768e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007692:	1c7b      	adds	r3, r7, #1
 8007694:	444b      	add	r3, r9
 8007696:	106d      	asrs	r5, r5, #1
 8007698:	429d      	cmp	r5, r3
 800769a:	bf38      	it	cc
 800769c:	461d      	movcc	r5, r3
 800769e:	0553      	lsls	r3, r2, #21
 80076a0:	d527      	bpl.n	80076f2 <__ssputs_r+0x8e>
 80076a2:	4629      	mov	r1, r5
 80076a4:	f7fe fc36 	bl	8005f14 <_malloc_r>
 80076a8:	4606      	mov	r6, r0
 80076aa:	b360      	cbz	r0, 8007706 <__ssputs_r+0xa2>
 80076ac:	464a      	mov	r2, r9
 80076ae:	6921      	ldr	r1, [r4, #16]
 80076b0:	f000 fbe8 	bl	8007e84 <memcpy>
 80076b4:	89a3      	ldrh	r3, [r4, #12]
 80076b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80076ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076be:	81a3      	strh	r3, [r4, #12]
 80076c0:	6126      	str	r6, [r4, #16]
 80076c2:	444e      	add	r6, r9
 80076c4:	6026      	str	r6, [r4, #0]
 80076c6:	463e      	mov	r6, r7
 80076c8:	6165      	str	r5, [r4, #20]
 80076ca:	eba5 0509 	sub.w	r5, r5, r9
 80076ce:	60a5      	str	r5, [r4, #8]
 80076d0:	42be      	cmp	r6, r7
 80076d2:	d900      	bls.n	80076d6 <__ssputs_r+0x72>
 80076d4:	463e      	mov	r6, r7
 80076d6:	4632      	mov	r2, r6
 80076d8:	4641      	mov	r1, r8
 80076da:	6820      	ldr	r0, [r4, #0]
 80076dc:	f000 fb96 	bl	8007e0c <memmove>
 80076e0:	2000      	movs	r0, #0
 80076e2:	68a3      	ldr	r3, [r4, #8]
 80076e4:	1b9b      	subs	r3, r3, r6
 80076e6:	60a3      	str	r3, [r4, #8]
 80076e8:	6823      	ldr	r3, [r4, #0]
 80076ea:	4433      	add	r3, r6
 80076ec:	6023      	str	r3, [r4, #0]
 80076ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076f2:	462a      	mov	r2, r5
 80076f4:	f000 ff57 	bl	80085a6 <_realloc_r>
 80076f8:	4606      	mov	r6, r0
 80076fa:	2800      	cmp	r0, #0
 80076fc:	d1e0      	bne.n	80076c0 <__ssputs_r+0x5c>
 80076fe:	4650      	mov	r0, sl
 8007700:	6921      	ldr	r1, [r4, #16]
 8007702:	f7fe fb95 	bl	8005e30 <_free_r>
 8007706:	230c      	movs	r3, #12
 8007708:	f8ca 3000 	str.w	r3, [sl]
 800770c:	89a3      	ldrh	r3, [r4, #12]
 800770e:	f04f 30ff 	mov.w	r0, #4294967295
 8007712:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007716:	81a3      	strh	r3, [r4, #12]
 8007718:	e7e9      	b.n	80076ee <__ssputs_r+0x8a>
	...

0800771c <_svfiprintf_r>:
 800771c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007720:	4698      	mov	r8, r3
 8007722:	898b      	ldrh	r3, [r1, #12]
 8007724:	4607      	mov	r7, r0
 8007726:	061b      	lsls	r3, r3, #24
 8007728:	460d      	mov	r5, r1
 800772a:	4614      	mov	r4, r2
 800772c:	b09d      	sub	sp, #116	@ 0x74
 800772e:	d510      	bpl.n	8007752 <_svfiprintf_r+0x36>
 8007730:	690b      	ldr	r3, [r1, #16]
 8007732:	b973      	cbnz	r3, 8007752 <_svfiprintf_r+0x36>
 8007734:	2140      	movs	r1, #64	@ 0x40
 8007736:	f7fe fbed 	bl	8005f14 <_malloc_r>
 800773a:	6028      	str	r0, [r5, #0]
 800773c:	6128      	str	r0, [r5, #16]
 800773e:	b930      	cbnz	r0, 800774e <_svfiprintf_r+0x32>
 8007740:	230c      	movs	r3, #12
 8007742:	603b      	str	r3, [r7, #0]
 8007744:	f04f 30ff 	mov.w	r0, #4294967295
 8007748:	b01d      	add	sp, #116	@ 0x74
 800774a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800774e:	2340      	movs	r3, #64	@ 0x40
 8007750:	616b      	str	r3, [r5, #20]
 8007752:	2300      	movs	r3, #0
 8007754:	9309      	str	r3, [sp, #36]	@ 0x24
 8007756:	2320      	movs	r3, #32
 8007758:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800775c:	2330      	movs	r3, #48	@ 0x30
 800775e:	f04f 0901 	mov.w	r9, #1
 8007762:	f8cd 800c 	str.w	r8, [sp, #12]
 8007766:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007900 <_svfiprintf_r+0x1e4>
 800776a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800776e:	4623      	mov	r3, r4
 8007770:	469a      	mov	sl, r3
 8007772:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007776:	b10a      	cbz	r2, 800777c <_svfiprintf_r+0x60>
 8007778:	2a25      	cmp	r2, #37	@ 0x25
 800777a:	d1f9      	bne.n	8007770 <_svfiprintf_r+0x54>
 800777c:	ebba 0b04 	subs.w	fp, sl, r4
 8007780:	d00b      	beq.n	800779a <_svfiprintf_r+0x7e>
 8007782:	465b      	mov	r3, fp
 8007784:	4622      	mov	r2, r4
 8007786:	4629      	mov	r1, r5
 8007788:	4638      	mov	r0, r7
 800778a:	f7ff ff6b 	bl	8007664 <__ssputs_r>
 800778e:	3001      	adds	r0, #1
 8007790:	f000 80a7 	beq.w	80078e2 <_svfiprintf_r+0x1c6>
 8007794:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007796:	445a      	add	r2, fp
 8007798:	9209      	str	r2, [sp, #36]	@ 0x24
 800779a:	f89a 3000 	ldrb.w	r3, [sl]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	f000 809f 	beq.w	80078e2 <_svfiprintf_r+0x1c6>
 80077a4:	2300      	movs	r3, #0
 80077a6:	f04f 32ff 	mov.w	r2, #4294967295
 80077aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077ae:	f10a 0a01 	add.w	sl, sl, #1
 80077b2:	9304      	str	r3, [sp, #16]
 80077b4:	9307      	str	r3, [sp, #28]
 80077b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80077ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80077bc:	4654      	mov	r4, sl
 80077be:	2205      	movs	r2, #5
 80077c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077c4:	484e      	ldr	r0, [pc, #312]	@ (8007900 <_svfiprintf_r+0x1e4>)
 80077c6:	f7fd fcc2 	bl	800514e <memchr>
 80077ca:	9a04      	ldr	r2, [sp, #16]
 80077cc:	b9d8      	cbnz	r0, 8007806 <_svfiprintf_r+0xea>
 80077ce:	06d0      	lsls	r0, r2, #27
 80077d0:	bf44      	itt	mi
 80077d2:	2320      	movmi	r3, #32
 80077d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077d8:	0711      	lsls	r1, r2, #28
 80077da:	bf44      	itt	mi
 80077dc:	232b      	movmi	r3, #43	@ 0x2b
 80077de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077e2:	f89a 3000 	ldrb.w	r3, [sl]
 80077e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80077e8:	d015      	beq.n	8007816 <_svfiprintf_r+0xfa>
 80077ea:	4654      	mov	r4, sl
 80077ec:	2000      	movs	r0, #0
 80077ee:	f04f 0c0a 	mov.w	ip, #10
 80077f2:	9a07      	ldr	r2, [sp, #28]
 80077f4:	4621      	mov	r1, r4
 80077f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077fa:	3b30      	subs	r3, #48	@ 0x30
 80077fc:	2b09      	cmp	r3, #9
 80077fe:	d94b      	bls.n	8007898 <_svfiprintf_r+0x17c>
 8007800:	b1b0      	cbz	r0, 8007830 <_svfiprintf_r+0x114>
 8007802:	9207      	str	r2, [sp, #28]
 8007804:	e014      	b.n	8007830 <_svfiprintf_r+0x114>
 8007806:	eba0 0308 	sub.w	r3, r0, r8
 800780a:	fa09 f303 	lsl.w	r3, r9, r3
 800780e:	4313      	orrs	r3, r2
 8007810:	46a2      	mov	sl, r4
 8007812:	9304      	str	r3, [sp, #16]
 8007814:	e7d2      	b.n	80077bc <_svfiprintf_r+0xa0>
 8007816:	9b03      	ldr	r3, [sp, #12]
 8007818:	1d19      	adds	r1, r3, #4
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	9103      	str	r1, [sp, #12]
 800781e:	2b00      	cmp	r3, #0
 8007820:	bfbb      	ittet	lt
 8007822:	425b      	neglt	r3, r3
 8007824:	f042 0202 	orrlt.w	r2, r2, #2
 8007828:	9307      	strge	r3, [sp, #28]
 800782a:	9307      	strlt	r3, [sp, #28]
 800782c:	bfb8      	it	lt
 800782e:	9204      	strlt	r2, [sp, #16]
 8007830:	7823      	ldrb	r3, [r4, #0]
 8007832:	2b2e      	cmp	r3, #46	@ 0x2e
 8007834:	d10a      	bne.n	800784c <_svfiprintf_r+0x130>
 8007836:	7863      	ldrb	r3, [r4, #1]
 8007838:	2b2a      	cmp	r3, #42	@ 0x2a
 800783a:	d132      	bne.n	80078a2 <_svfiprintf_r+0x186>
 800783c:	9b03      	ldr	r3, [sp, #12]
 800783e:	3402      	adds	r4, #2
 8007840:	1d1a      	adds	r2, r3, #4
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	9203      	str	r2, [sp, #12]
 8007846:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800784a:	9305      	str	r3, [sp, #20]
 800784c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007904 <_svfiprintf_r+0x1e8>
 8007850:	2203      	movs	r2, #3
 8007852:	4650      	mov	r0, sl
 8007854:	7821      	ldrb	r1, [r4, #0]
 8007856:	f7fd fc7a 	bl	800514e <memchr>
 800785a:	b138      	cbz	r0, 800786c <_svfiprintf_r+0x150>
 800785c:	2240      	movs	r2, #64	@ 0x40
 800785e:	9b04      	ldr	r3, [sp, #16]
 8007860:	eba0 000a 	sub.w	r0, r0, sl
 8007864:	4082      	lsls	r2, r0
 8007866:	4313      	orrs	r3, r2
 8007868:	3401      	adds	r4, #1
 800786a:	9304      	str	r3, [sp, #16]
 800786c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007870:	2206      	movs	r2, #6
 8007872:	4825      	ldr	r0, [pc, #148]	@ (8007908 <_svfiprintf_r+0x1ec>)
 8007874:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007878:	f7fd fc69 	bl	800514e <memchr>
 800787c:	2800      	cmp	r0, #0
 800787e:	d036      	beq.n	80078ee <_svfiprintf_r+0x1d2>
 8007880:	4b22      	ldr	r3, [pc, #136]	@ (800790c <_svfiprintf_r+0x1f0>)
 8007882:	bb1b      	cbnz	r3, 80078cc <_svfiprintf_r+0x1b0>
 8007884:	9b03      	ldr	r3, [sp, #12]
 8007886:	3307      	adds	r3, #7
 8007888:	f023 0307 	bic.w	r3, r3, #7
 800788c:	3308      	adds	r3, #8
 800788e:	9303      	str	r3, [sp, #12]
 8007890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007892:	4433      	add	r3, r6
 8007894:	9309      	str	r3, [sp, #36]	@ 0x24
 8007896:	e76a      	b.n	800776e <_svfiprintf_r+0x52>
 8007898:	460c      	mov	r4, r1
 800789a:	2001      	movs	r0, #1
 800789c:	fb0c 3202 	mla	r2, ip, r2, r3
 80078a0:	e7a8      	b.n	80077f4 <_svfiprintf_r+0xd8>
 80078a2:	2300      	movs	r3, #0
 80078a4:	f04f 0c0a 	mov.w	ip, #10
 80078a8:	4619      	mov	r1, r3
 80078aa:	3401      	adds	r4, #1
 80078ac:	9305      	str	r3, [sp, #20]
 80078ae:	4620      	mov	r0, r4
 80078b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078b4:	3a30      	subs	r2, #48	@ 0x30
 80078b6:	2a09      	cmp	r2, #9
 80078b8:	d903      	bls.n	80078c2 <_svfiprintf_r+0x1a6>
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d0c6      	beq.n	800784c <_svfiprintf_r+0x130>
 80078be:	9105      	str	r1, [sp, #20]
 80078c0:	e7c4      	b.n	800784c <_svfiprintf_r+0x130>
 80078c2:	4604      	mov	r4, r0
 80078c4:	2301      	movs	r3, #1
 80078c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80078ca:	e7f0      	b.n	80078ae <_svfiprintf_r+0x192>
 80078cc:	ab03      	add	r3, sp, #12
 80078ce:	9300      	str	r3, [sp, #0]
 80078d0:	462a      	mov	r2, r5
 80078d2:	4638      	mov	r0, r7
 80078d4:	4b0e      	ldr	r3, [pc, #56]	@ (8007910 <_svfiprintf_r+0x1f4>)
 80078d6:	a904      	add	r1, sp, #16
 80078d8:	f7fc fcba 	bl	8004250 <_printf_float>
 80078dc:	1c42      	adds	r2, r0, #1
 80078de:	4606      	mov	r6, r0
 80078e0:	d1d6      	bne.n	8007890 <_svfiprintf_r+0x174>
 80078e2:	89ab      	ldrh	r3, [r5, #12]
 80078e4:	065b      	lsls	r3, r3, #25
 80078e6:	f53f af2d 	bmi.w	8007744 <_svfiprintf_r+0x28>
 80078ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078ec:	e72c      	b.n	8007748 <_svfiprintf_r+0x2c>
 80078ee:	ab03      	add	r3, sp, #12
 80078f0:	9300      	str	r3, [sp, #0]
 80078f2:	462a      	mov	r2, r5
 80078f4:	4638      	mov	r0, r7
 80078f6:	4b06      	ldr	r3, [pc, #24]	@ (8007910 <_svfiprintf_r+0x1f4>)
 80078f8:	a904      	add	r1, sp, #16
 80078fa:	f7fc ff47 	bl	800478c <_printf_i>
 80078fe:	e7ed      	b.n	80078dc <_svfiprintf_r+0x1c0>
 8007900:	0800895f 	.word	0x0800895f
 8007904:	08008965 	.word	0x08008965
 8007908:	08008969 	.word	0x08008969
 800790c:	08004251 	.word	0x08004251
 8007910:	08007665 	.word	0x08007665

08007914 <__sfputc_r>:
 8007914:	6893      	ldr	r3, [r2, #8]
 8007916:	b410      	push	{r4}
 8007918:	3b01      	subs	r3, #1
 800791a:	2b00      	cmp	r3, #0
 800791c:	6093      	str	r3, [r2, #8]
 800791e:	da07      	bge.n	8007930 <__sfputc_r+0x1c>
 8007920:	6994      	ldr	r4, [r2, #24]
 8007922:	42a3      	cmp	r3, r4
 8007924:	db01      	blt.n	800792a <__sfputc_r+0x16>
 8007926:	290a      	cmp	r1, #10
 8007928:	d102      	bne.n	8007930 <__sfputc_r+0x1c>
 800792a:	bc10      	pop	{r4}
 800792c:	f000 b9da 	b.w	8007ce4 <__swbuf_r>
 8007930:	6813      	ldr	r3, [r2, #0]
 8007932:	1c58      	adds	r0, r3, #1
 8007934:	6010      	str	r0, [r2, #0]
 8007936:	7019      	strb	r1, [r3, #0]
 8007938:	4608      	mov	r0, r1
 800793a:	bc10      	pop	{r4}
 800793c:	4770      	bx	lr

0800793e <__sfputs_r>:
 800793e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007940:	4606      	mov	r6, r0
 8007942:	460f      	mov	r7, r1
 8007944:	4614      	mov	r4, r2
 8007946:	18d5      	adds	r5, r2, r3
 8007948:	42ac      	cmp	r4, r5
 800794a:	d101      	bne.n	8007950 <__sfputs_r+0x12>
 800794c:	2000      	movs	r0, #0
 800794e:	e007      	b.n	8007960 <__sfputs_r+0x22>
 8007950:	463a      	mov	r2, r7
 8007952:	4630      	mov	r0, r6
 8007954:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007958:	f7ff ffdc 	bl	8007914 <__sfputc_r>
 800795c:	1c43      	adds	r3, r0, #1
 800795e:	d1f3      	bne.n	8007948 <__sfputs_r+0xa>
 8007960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007964 <_vfiprintf_r>:
 8007964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007968:	460d      	mov	r5, r1
 800796a:	4614      	mov	r4, r2
 800796c:	4698      	mov	r8, r3
 800796e:	4606      	mov	r6, r0
 8007970:	b09d      	sub	sp, #116	@ 0x74
 8007972:	b118      	cbz	r0, 800797c <_vfiprintf_r+0x18>
 8007974:	6a03      	ldr	r3, [r0, #32]
 8007976:	b90b      	cbnz	r3, 800797c <_vfiprintf_r+0x18>
 8007978:	f7fd fabc 	bl	8004ef4 <__sinit>
 800797c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800797e:	07d9      	lsls	r1, r3, #31
 8007980:	d405      	bmi.n	800798e <_vfiprintf_r+0x2a>
 8007982:	89ab      	ldrh	r3, [r5, #12]
 8007984:	059a      	lsls	r2, r3, #22
 8007986:	d402      	bmi.n	800798e <_vfiprintf_r+0x2a>
 8007988:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800798a:	f7fd fbde 	bl	800514a <__retarget_lock_acquire_recursive>
 800798e:	89ab      	ldrh	r3, [r5, #12]
 8007990:	071b      	lsls	r3, r3, #28
 8007992:	d501      	bpl.n	8007998 <_vfiprintf_r+0x34>
 8007994:	692b      	ldr	r3, [r5, #16]
 8007996:	b99b      	cbnz	r3, 80079c0 <_vfiprintf_r+0x5c>
 8007998:	4629      	mov	r1, r5
 800799a:	4630      	mov	r0, r6
 800799c:	f000 f9e0 	bl	8007d60 <__swsetup_r>
 80079a0:	b170      	cbz	r0, 80079c0 <_vfiprintf_r+0x5c>
 80079a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079a4:	07dc      	lsls	r4, r3, #31
 80079a6:	d504      	bpl.n	80079b2 <_vfiprintf_r+0x4e>
 80079a8:	f04f 30ff 	mov.w	r0, #4294967295
 80079ac:	b01d      	add	sp, #116	@ 0x74
 80079ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079b2:	89ab      	ldrh	r3, [r5, #12]
 80079b4:	0598      	lsls	r0, r3, #22
 80079b6:	d4f7      	bmi.n	80079a8 <_vfiprintf_r+0x44>
 80079b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079ba:	f7fd fbc7 	bl	800514c <__retarget_lock_release_recursive>
 80079be:	e7f3      	b.n	80079a8 <_vfiprintf_r+0x44>
 80079c0:	2300      	movs	r3, #0
 80079c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80079c4:	2320      	movs	r3, #32
 80079c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079ca:	2330      	movs	r3, #48	@ 0x30
 80079cc:	f04f 0901 	mov.w	r9, #1
 80079d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80079d4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007b80 <_vfiprintf_r+0x21c>
 80079d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079dc:	4623      	mov	r3, r4
 80079de:	469a      	mov	sl, r3
 80079e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079e4:	b10a      	cbz	r2, 80079ea <_vfiprintf_r+0x86>
 80079e6:	2a25      	cmp	r2, #37	@ 0x25
 80079e8:	d1f9      	bne.n	80079de <_vfiprintf_r+0x7a>
 80079ea:	ebba 0b04 	subs.w	fp, sl, r4
 80079ee:	d00b      	beq.n	8007a08 <_vfiprintf_r+0xa4>
 80079f0:	465b      	mov	r3, fp
 80079f2:	4622      	mov	r2, r4
 80079f4:	4629      	mov	r1, r5
 80079f6:	4630      	mov	r0, r6
 80079f8:	f7ff ffa1 	bl	800793e <__sfputs_r>
 80079fc:	3001      	adds	r0, #1
 80079fe:	f000 80a7 	beq.w	8007b50 <_vfiprintf_r+0x1ec>
 8007a02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a04:	445a      	add	r2, fp
 8007a06:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a08:	f89a 3000 	ldrb.w	r3, [sl]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	f000 809f 	beq.w	8007b50 <_vfiprintf_r+0x1ec>
 8007a12:	2300      	movs	r3, #0
 8007a14:	f04f 32ff 	mov.w	r2, #4294967295
 8007a18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a1c:	f10a 0a01 	add.w	sl, sl, #1
 8007a20:	9304      	str	r3, [sp, #16]
 8007a22:	9307      	str	r3, [sp, #28]
 8007a24:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a28:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a2a:	4654      	mov	r4, sl
 8007a2c:	2205      	movs	r2, #5
 8007a2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a32:	4853      	ldr	r0, [pc, #332]	@ (8007b80 <_vfiprintf_r+0x21c>)
 8007a34:	f7fd fb8b 	bl	800514e <memchr>
 8007a38:	9a04      	ldr	r2, [sp, #16]
 8007a3a:	b9d8      	cbnz	r0, 8007a74 <_vfiprintf_r+0x110>
 8007a3c:	06d1      	lsls	r1, r2, #27
 8007a3e:	bf44      	itt	mi
 8007a40:	2320      	movmi	r3, #32
 8007a42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a46:	0713      	lsls	r3, r2, #28
 8007a48:	bf44      	itt	mi
 8007a4a:	232b      	movmi	r3, #43	@ 0x2b
 8007a4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a50:	f89a 3000 	ldrb.w	r3, [sl]
 8007a54:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a56:	d015      	beq.n	8007a84 <_vfiprintf_r+0x120>
 8007a58:	4654      	mov	r4, sl
 8007a5a:	2000      	movs	r0, #0
 8007a5c:	f04f 0c0a 	mov.w	ip, #10
 8007a60:	9a07      	ldr	r2, [sp, #28]
 8007a62:	4621      	mov	r1, r4
 8007a64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a68:	3b30      	subs	r3, #48	@ 0x30
 8007a6a:	2b09      	cmp	r3, #9
 8007a6c:	d94b      	bls.n	8007b06 <_vfiprintf_r+0x1a2>
 8007a6e:	b1b0      	cbz	r0, 8007a9e <_vfiprintf_r+0x13a>
 8007a70:	9207      	str	r2, [sp, #28]
 8007a72:	e014      	b.n	8007a9e <_vfiprintf_r+0x13a>
 8007a74:	eba0 0308 	sub.w	r3, r0, r8
 8007a78:	fa09 f303 	lsl.w	r3, r9, r3
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	46a2      	mov	sl, r4
 8007a80:	9304      	str	r3, [sp, #16]
 8007a82:	e7d2      	b.n	8007a2a <_vfiprintf_r+0xc6>
 8007a84:	9b03      	ldr	r3, [sp, #12]
 8007a86:	1d19      	adds	r1, r3, #4
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	9103      	str	r1, [sp, #12]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	bfbb      	ittet	lt
 8007a90:	425b      	neglt	r3, r3
 8007a92:	f042 0202 	orrlt.w	r2, r2, #2
 8007a96:	9307      	strge	r3, [sp, #28]
 8007a98:	9307      	strlt	r3, [sp, #28]
 8007a9a:	bfb8      	it	lt
 8007a9c:	9204      	strlt	r2, [sp, #16]
 8007a9e:	7823      	ldrb	r3, [r4, #0]
 8007aa0:	2b2e      	cmp	r3, #46	@ 0x2e
 8007aa2:	d10a      	bne.n	8007aba <_vfiprintf_r+0x156>
 8007aa4:	7863      	ldrb	r3, [r4, #1]
 8007aa6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007aa8:	d132      	bne.n	8007b10 <_vfiprintf_r+0x1ac>
 8007aaa:	9b03      	ldr	r3, [sp, #12]
 8007aac:	3402      	adds	r4, #2
 8007aae:	1d1a      	adds	r2, r3, #4
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	9203      	str	r2, [sp, #12]
 8007ab4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ab8:	9305      	str	r3, [sp, #20]
 8007aba:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007b84 <_vfiprintf_r+0x220>
 8007abe:	2203      	movs	r2, #3
 8007ac0:	4650      	mov	r0, sl
 8007ac2:	7821      	ldrb	r1, [r4, #0]
 8007ac4:	f7fd fb43 	bl	800514e <memchr>
 8007ac8:	b138      	cbz	r0, 8007ada <_vfiprintf_r+0x176>
 8007aca:	2240      	movs	r2, #64	@ 0x40
 8007acc:	9b04      	ldr	r3, [sp, #16]
 8007ace:	eba0 000a 	sub.w	r0, r0, sl
 8007ad2:	4082      	lsls	r2, r0
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	3401      	adds	r4, #1
 8007ad8:	9304      	str	r3, [sp, #16]
 8007ada:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ade:	2206      	movs	r2, #6
 8007ae0:	4829      	ldr	r0, [pc, #164]	@ (8007b88 <_vfiprintf_r+0x224>)
 8007ae2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ae6:	f7fd fb32 	bl	800514e <memchr>
 8007aea:	2800      	cmp	r0, #0
 8007aec:	d03f      	beq.n	8007b6e <_vfiprintf_r+0x20a>
 8007aee:	4b27      	ldr	r3, [pc, #156]	@ (8007b8c <_vfiprintf_r+0x228>)
 8007af0:	bb1b      	cbnz	r3, 8007b3a <_vfiprintf_r+0x1d6>
 8007af2:	9b03      	ldr	r3, [sp, #12]
 8007af4:	3307      	adds	r3, #7
 8007af6:	f023 0307 	bic.w	r3, r3, #7
 8007afa:	3308      	adds	r3, #8
 8007afc:	9303      	str	r3, [sp, #12]
 8007afe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b00:	443b      	add	r3, r7
 8007b02:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b04:	e76a      	b.n	80079dc <_vfiprintf_r+0x78>
 8007b06:	460c      	mov	r4, r1
 8007b08:	2001      	movs	r0, #1
 8007b0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b0e:	e7a8      	b.n	8007a62 <_vfiprintf_r+0xfe>
 8007b10:	2300      	movs	r3, #0
 8007b12:	f04f 0c0a 	mov.w	ip, #10
 8007b16:	4619      	mov	r1, r3
 8007b18:	3401      	adds	r4, #1
 8007b1a:	9305      	str	r3, [sp, #20]
 8007b1c:	4620      	mov	r0, r4
 8007b1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b22:	3a30      	subs	r2, #48	@ 0x30
 8007b24:	2a09      	cmp	r2, #9
 8007b26:	d903      	bls.n	8007b30 <_vfiprintf_r+0x1cc>
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d0c6      	beq.n	8007aba <_vfiprintf_r+0x156>
 8007b2c:	9105      	str	r1, [sp, #20]
 8007b2e:	e7c4      	b.n	8007aba <_vfiprintf_r+0x156>
 8007b30:	4604      	mov	r4, r0
 8007b32:	2301      	movs	r3, #1
 8007b34:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b38:	e7f0      	b.n	8007b1c <_vfiprintf_r+0x1b8>
 8007b3a:	ab03      	add	r3, sp, #12
 8007b3c:	9300      	str	r3, [sp, #0]
 8007b3e:	462a      	mov	r2, r5
 8007b40:	4630      	mov	r0, r6
 8007b42:	4b13      	ldr	r3, [pc, #76]	@ (8007b90 <_vfiprintf_r+0x22c>)
 8007b44:	a904      	add	r1, sp, #16
 8007b46:	f7fc fb83 	bl	8004250 <_printf_float>
 8007b4a:	4607      	mov	r7, r0
 8007b4c:	1c78      	adds	r0, r7, #1
 8007b4e:	d1d6      	bne.n	8007afe <_vfiprintf_r+0x19a>
 8007b50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b52:	07d9      	lsls	r1, r3, #31
 8007b54:	d405      	bmi.n	8007b62 <_vfiprintf_r+0x1fe>
 8007b56:	89ab      	ldrh	r3, [r5, #12]
 8007b58:	059a      	lsls	r2, r3, #22
 8007b5a:	d402      	bmi.n	8007b62 <_vfiprintf_r+0x1fe>
 8007b5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b5e:	f7fd faf5 	bl	800514c <__retarget_lock_release_recursive>
 8007b62:	89ab      	ldrh	r3, [r5, #12]
 8007b64:	065b      	lsls	r3, r3, #25
 8007b66:	f53f af1f 	bmi.w	80079a8 <_vfiprintf_r+0x44>
 8007b6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b6c:	e71e      	b.n	80079ac <_vfiprintf_r+0x48>
 8007b6e:	ab03      	add	r3, sp, #12
 8007b70:	9300      	str	r3, [sp, #0]
 8007b72:	462a      	mov	r2, r5
 8007b74:	4630      	mov	r0, r6
 8007b76:	4b06      	ldr	r3, [pc, #24]	@ (8007b90 <_vfiprintf_r+0x22c>)
 8007b78:	a904      	add	r1, sp, #16
 8007b7a:	f7fc fe07 	bl	800478c <_printf_i>
 8007b7e:	e7e4      	b.n	8007b4a <_vfiprintf_r+0x1e6>
 8007b80:	0800895f 	.word	0x0800895f
 8007b84:	08008965 	.word	0x08008965
 8007b88:	08008969 	.word	0x08008969
 8007b8c:	08004251 	.word	0x08004251
 8007b90:	0800793f 	.word	0x0800793f

08007b94 <__sflush_r>:
 8007b94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b9a:	0716      	lsls	r6, r2, #28
 8007b9c:	4605      	mov	r5, r0
 8007b9e:	460c      	mov	r4, r1
 8007ba0:	d454      	bmi.n	8007c4c <__sflush_r+0xb8>
 8007ba2:	684b      	ldr	r3, [r1, #4]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	dc02      	bgt.n	8007bae <__sflush_r+0x1a>
 8007ba8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	dd48      	ble.n	8007c40 <__sflush_r+0xac>
 8007bae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bb0:	2e00      	cmp	r6, #0
 8007bb2:	d045      	beq.n	8007c40 <__sflush_r+0xac>
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007bba:	682f      	ldr	r7, [r5, #0]
 8007bbc:	6a21      	ldr	r1, [r4, #32]
 8007bbe:	602b      	str	r3, [r5, #0]
 8007bc0:	d030      	beq.n	8007c24 <__sflush_r+0x90>
 8007bc2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007bc4:	89a3      	ldrh	r3, [r4, #12]
 8007bc6:	0759      	lsls	r1, r3, #29
 8007bc8:	d505      	bpl.n	8007bd6 <__sflush_r+0x42>
 8007bca:	6863      	ldr	r3, [r4, #4]
 8007bcc:	1ad2      	subs	r2, r2, r3
 8007bce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007bd0:	b10b      	cbz	r3, 8007bd6 <__sflush_r+0x42>
 8007bd2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007bd4:	1ad2      	subs	r2, r2, r3
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	4628      	mov	r0, r5
 8007bda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bdc:	6a21      	ldr	r1, [r4, #32]
 8007bde:	47b0      	blx	r6
 8007be0:	1c43      	adds	r3, r0, #1
 8007be2:	89a3      	ldrh	r3, [r4, #12]
 8007be4:	d106      	bne.n	8007bf4 <__sflush_r+0x60>
 8007be6:	6829      	ldr	r1, [r5, #0]
 8007be8:	291d      	cmp	r1, #29
 8007bea:	d82b      	bhi.n	8007c44 <__sflush_r+0xb0>
 8007bec:	4a28      	ldr	r2, [pc, #160]	@ (8007c90 <__sflush_r+0xfc>)
 8007bee:	40ca      	lsrs	r2, r1
 8007bf0:	07d6      	lsls	r6, r2, #31
 8007bf2:	d527      	bpl.n	8007c44 <__sflush_r+0xb0>
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	6062      	str	r2, [r4, #4]
 8007bf8:	6922      	ldr	r2, [r4, #16]
 8007bfa:	04d9      	lsls	r1, r3, #19
 8007bfc:	6022      	str	r2, [r4, #0]
 8007bfe:	d504      	bpl.n	8007c0a <__sflush_r+0x76>
 8007c00:	1c42      	adds	r2, r0, #1
 8007c02:	d101      	bne.n	8007c08 <__sflush_r+0x74>
 8007c04:	682b      	ldr	r3, [r5, #0]
 8007c06:	b903      	cbnz	r3, 8007c0a <__sflush_r+0x76>
 8007c08:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c0a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c0c:	602f      	str	r7, [r5, #0]
 8007c0e:	b1b9      	cbz	r1, 8007c40 <__sflush_r+0xac>
 8007c10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c14:	4299      	cmp	r1, r3
 8007c16:	d002      	beq.n	8007c1e <__sflush_r+0x8a>
 8007c18:	4628      	mov	r0, r5
 8007c1a:	f7fe f909 	bl	8005e30 <_free_r>
 8007c1e:	2300      	movs	r3, #0
 8007c20:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c22:	e00d      	b.n	8007c40 <__sflush_r+0xac>
 8007c24:	2301      	movs	r3, #1
 8007c26:	4628      	mov	r0, r5
 8007c28:	47b0      	blx	r6
 8007c2a:	4602      	mov	r2, r0
 8007c2c:	1c50      	adds	r0, r2, #1
 8007c2e:	d1c9      	bne.n	8007bc4 <__sflush_r+0x30>
 8007c30:	682b      	ldr	r3, [r5, #0]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d0c6      	beq.n	8007bc4 <__sflush_r+0x30>
 8007c36:	2b1d      	cmp	r3, #29
 8007c38:	d001      	beq.n	8007c3e <__sflush_r+0xaa>
 8007c3a:	2b16      	cmp	r3, #22
 8007c3c:	d11d      	bne.n	8007c7a <__sflush_r+0xe6>
 8007c3e:	602f      	str	r7, [r5, #0]
 8007c40:	2000      	movs	r0, #0
 8007c42:	e021      	b.n	8007c88 <__sflush_r+0xf4>
 8007c44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c48:	b21b      	sxth	r3, r3
 8007c4a:	e01a      	b.n	8007c82 <__sflush_r+0xee>
 8007c4c:	690f      	ldr	r7, [r1, #16]
 8007c4e:	2f00      	cmp	r7, #0
 8007c50:	d0f6      	beq.n	8007c40 <__sflush_r+0xac>
 8007c52:	0793      	lsls	r3, r2, #30
 8007c54:	bf18      	it	ne
 8007c56:	2300      	movne	r3, #0
 8007c58:	680e      	ldr	r6, [r1, #0]
 8007c5a:	bf08      	it	eq
 8007c5c:	694b      	ldreq	r3, [r1, #20]
 8007c5e:	1bf6      	subs	r6, r6, r7
 8007c60:	600f      	str	r7, [r1, #0]
 8007c62:	608b      	str	r3, [r1, #8]
 8007c64:	2e00      	cmp	r6, #0
 8007c66:	ddeb      	ble.n	8007c40 <__sflush_r+0xac>
 8007c68:	4633      	mov	r3, r6
 8007c6a:	463a      	mov	r2, r7
 8007c6c:	4628      	mov	r0, r5
 8007c6e:	6a21      	ldr	r1, [r4, #32]
 8007c70:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007c74:	47e0      	blx	ip
 8007c76:	2800      	cmp	r0, #0
 8007c78:	dc07      	bgt.n	8007c8a <__sflush_r+0xf6>
 8007c7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c82:	f04f 30ff 	mov.w	r0, #4294967295
 8007c86:	81a3      	strh	r3, [r4, #12]
 8007c88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c8a:	4407      	add	r7, r0
 8007c8c:	1a36      	subs	r6, r6, r0
 8007c8e:	e7e9      	b.n	8007c64 <__sflush_r+0xd0>
 8007c90:	20400001 	.word	0x20400001

08007c94 <_fflush_r>:
 8007c94:	b538      	push	{r3, r4, r5, lr}
 8007c96:	690b      	ldr	r3, [r1, #16]
 8007c98:	4605      	mov	r5, r0
 8007c9a:	460c      	mov	r4, r1
 8007c9c:	b913      	cbnz	r3, 8007ca4 <_fflush_r+0x10>
 8007c9e:	2500      	movs	r5, #0
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	bd38      	pop	{r3, r4, r5, pc}
 8007ca4:	b118      	cbz	r0, 8007cae <_fflush_r+0x1a>
 8007ca6:	6a03      	ldr	r3, [r0, #32]
 8007ca8:	b90b      	cbnz	r3, 8007cae <_fflush_r+0x1a>
 8007caa:	f7fd f923 	bl	8004ef4 <__sinit>
 8007cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d0f3      	beq.n	8007c9e <_fflush_r+0xa>
 8007cb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007cb8:	07d0      	lsls	r0, r2, #31
 8007cba:	d404      	bmi.n	8007cc6 <_fflush_r+0x32>
 8007cbc:	0599      	lsls	r1, r3, #22
 8007cbe:	d402      	bmi.n	8007cc6 <_fflush_r+0x32>
 8007cc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cc2:	f7fd fa42 	bl	800514a <__retarget_lock_acquire_recursive>
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	4621      	mov	r1, r4
 8007cca:	f7ff ff63 	bl	8007b94 <__sflush_r>
 8007cce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007cd0:	4605      	mov	r5, r0
 8007cd2:	07da      	lsls	r2, r3, #31
 8007cd4:	d4e4      	bmi.n	8007ca0 <_fflush_r+0xc>
 8007cd6:	89a3      	ldrh	r3, [r4, #12]
 8007cd8:	059b      	lsls	r3, r3, #22
 8007cda:	d4e1      	bmi.n	8007ca0 <_fflush_r+0xc>
 8007cdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cde:	f7fd fa35 	bl	800514c <__retarget_lock_release_recursive>
 8007ce2:	e7dd      	b.n	8007ca0 <_fflush_r+0xc>

08007ce4 <__swbuf_r>:
 8007ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ce6:	460e      	mov	r6, r1
 8007ce8:	4614      	mov	r4, r2
 8007cea:	4605      	mov	r5, r0
 8007cec:	b118      	cbz	r0, 8007cf6 <__swbuf_r+0x12>
 8007cee:	6a03      	ldr	r3, [r0, #32]
 8007cf0:	b90b      	cbnz	r3, 8007cf6 <__swbuf_r+0x12>
 8007cf2:	f7fd f8ff 	bl	8004ef4 <__sinit>
 8007cf6:	69a3      	ldr	r3, [r4, #24]
 8007cf8:	60a3      	str	r3, [r4, #8]
 8007cfa:	89a3      	ldrh	r3, [r4, #12]
 8007cfc:	071a      	lsls	r2, r3, #28
 8007cfe:	d501      	bpl.n	8007d04 <__swbuf_r+0x20>
 8007d00:	6923      	ldr	r3, [r4, #16]
 8007d02:	b943      	cbnz	r3, 8007d16 <__swbuf_r+0x32>
 8007d04:	4621      	mov	r1, r4
 8007d06:	4628      	mov	r0, r5
 8007d08:	f000 f82a 	bl	8007d60 <__swsetup_r>
 8007d0c:	b118      	cbz	r0, 8007d16 <__swbuf_r+0x32>
 8007d0e:	f04f 37ff 	mov.w	r7, #4294967295
 8007d12:	4638      	mov	r0, r7
 8007d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d16:	6823      	ldr	r3, [r4, #0]
 8007d18:	6922      	ldr	r2, [r4, #16]
 8007d1a:	b2f6      	uxtb	r6, r6
 8007d1c:	1a98      	subs	r0, r3, r2
 8007d1e:	6963      	ldr	r3, [r4, #20]
 8007d20:	4637      	mov	r7, r6
 8007d22:	4283      	cmp	r3, r0
 8007d24:	dc05      	bgt.n	8007d32 <__swbuf_r+0x4e>
 8007d26:	4621      	mov	r1, r4
 8007d28:	4628      	mov	r0, r5
 8007d2a:	f7ff ffb3 	bl	8007c94 <_fflush_r>
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	d1ed      	bne.n	8007d0e <__swbuf_r+0x2a>
 8007d32:	68a3      	ldr	r3, [r4, #8]
 8007d34:	3b01      	subs	r3, #1
 8007d36:	60a3      	str	r3, [r4, #8]
 8007d38:	6823      	ldr	r3, [r4, #0]
 8007d3a:	1c5a      	adds	r2, r3, #1
 8007d3c:	6022      	str	r2, [r4, #0]
 8007d3e:	701e      	strb	r6, [r3, #0]
 8007d40:	6962      	ldr	r2, [r4, #20]
 8007d42:	1c43      	adds	r3, r0, #1
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d004      	beq.n	8007d52 <__swbuf_r+0x6e>
 8007d48:	89a3      	ldrh	r3, [r4, #12]
 8007d4a:	07db      	lsls	r3, r3, #31
 8007d4c:	d5e1      	bpl.n	8007d12 <__swbuf_r+0x2e>
 8007d4e:	2e0a      	cmp	r6, #10
 8007d50:	d1df      	bne.n	8007d12 <__swbuf_r+0x2e>
 8007d52:	4621      	mov	r1, r4
 8007d54:	4628      	mov	r0, r5
 8007d56:	f7ff ff9d 	bl	8007c94 <_fflush_r>
 8007d5a:	2800      	cmp	r0, #0
 8007d5c:	d0d9      	beq.n	8007d12 <__swbuf_r+0x2e>
 8007d5e:	e7d6      	b.n	8007d0e <__swbuf_r+0x2a>

08007d60 <__swsetup_r>:
 8007d60:	b538      	push	{r3, r4, r5, lr}
 8007d62:	4b29      	ldr	r3, [pc, #164]	@ (8007e08 <__swsetup_r+0xa8>)
 8007d64:	4605      	mov	r5, r0
 8007d66:	6818      	ldr	r0, [r3, #0]
 8007d68:	460c      	mov	r4, r1
 8007d6a:	b118      	cbz	r0, 8007d74 <__swsetup_r+0x14>
 8007d6c:	6a03      	ldr	r3, [r0, #32]
 8007d6e:	b90b      	cbnz	r3, 8007d74 <__swsetup_r+0x14>
 8007d70:	f7fd f8c0 	bl	8004ef4 <__sinit>
 8007d74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d78:	0719      	lsls	r1, r3, #28
 8007d7a:	d422      	bmi.n	8007dc2 <__swsetup_r+0x62>
 8007d7c:	06da      	lsls	r2, r3, #27
 8007d7e:	d407      	bmi.n	8007d90 <__swsetup_r+0x30>
 8007d80:	2209      	movs	r2, #9
 8007d82:	602a      	str	r2, [r5, #0]
 8007d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d88:	f04f 30ff 	mov.w	r0, #4294967295
 8007d8c:	81a3      	strh	r3, [r4, #12]
 8007d8e:	e033      	b.n	8007df8 <__swsetup_r+0x98>
 8007d90:	0758      	lsls	r0, r3, #29
 8007d92:	d512      	bpl.n	8007dba <__swsetup_r+0x5a>
 8007d94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d96:	b141      	cbz	r1, 8007daa <__swsetup_r+0x4a>
 8007d98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d9c:	4299      	cmp	r1, r3
 8007d9e:	d002      	beq.n	8007da6 <__swsetup_r+0x46>
 8007da0:	4628      	mov	r0, r5
 8007da2:	f7fe f845 	bl	8005e30 <_free_r>
 8007da6:	2300      	movs	r3, #0
 8007da8:	6363      	str	r3, [r4, #52]	@ 0x34
 8007daa:	89a3      	ldrh	r3, [r4, #12]
 8007dac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007db0:	81a3      	strh	r3, [r4, #12]
 8007db2:	2300      	movs	r3, #0
 8007db4:	6063      	str	r3, [r4, #4]
 8007db6:	6923      	ldr	r3, [r4, #16]
 8007db8:	6023      	str	r3, [r4, #0]
 8007dba:	89a3      	ldrh	r3, [r4, #12]
 8007dbc:	f043 0308 	orr.w	r3, r3, #8
 8007dc0:	81a3      	strh	r3, [r4, #12]
 8007dc2:	6923      	ldr	r3, [r4, #16]
 8007dc4:	b94b      	cbnz	r3, 8007dda <__swsetup_r+0x7a>
 8007dc6:	89a3      	ldrh	r3, [r4, #12]
 8007dc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007dcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dd0:	d003      	beq.n	8007dda <__swsetup_r+0x7a>
 8007dd2:	4621      	mov	r1, r4
 8007dd4:	4628      	mov	r0, r5
 8007dd6:	f000 fc58 	bl	800868a <__smakebuf_r>
 8007dda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dde:	f013 0201 	ands.w	r2, r3, #1
 8007de2:	d00a      	beq.n	8007dfa <__swsetup_r+0x9a>
 8007de4:	2200      	movs	r2, #0
 8007de6:	60a2      	str	r2, [r4, #8]
 8007de8:	6962      	ldr	r2, [r4, #20]
 8007dea:	4252      	negs	r2, r2
 8007dec:	61a2      	str	r2, [r4, #24]
 8007dee:	6922      	ldr	r2, [r4, #16]
 8007df0:	b942      	cbnz	r2, 8007e04 <__swsetup_r+0xa4>
 8007df2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007df6:	d1c5      	bne.n	8007d84 <__swsetup_r+0x24>
 8007df8:	bd38      	pop	{r3, r4, r5, pc}
 8007dfa:	0799      	lsls	r1, r3, #30
 8007dfc:	bf58      	it	pl
 8007dfe:	6962      	ldrpl	r2, [r4, #20]
 8007e00:	60a2      	str	r2, [r4, #8]
 8007e02:	e7f4      	b.n	8007dee <__swsetup_r+0x8e>
 8007e04:	2000      	movs	r0, #0
 8007e06:	e7f7      	b.n	8007df8 <__swsetup_r+0x98>
 8007e08:	2000001c 	.word	0x2000001c

08007e0c <memmove>:
 8007e0c:	4288      	cmp	r0, r1
 8007e0e:	b510      	push	{r4, lr}
 8007e10:	eb01 0402 	add.w	r4, r1, r2
 8007e14:	d902      	bls.n	8007e1c <memmove+0x10>
 8007e16:	4284      	cmp	r4, r0
 8007e18:	4623      	mov	r3, r4
 8007e1a:	d807      	bhi.n	8007e2c <memmove+0x20>
 8007e1c:	1e43      	subs	r3, r0, #1
 8007e1e:	42a1      	cmp	r1, r4
 8007e20:	d008      	beq.n	8007e34 <memmove+0x28>
 8007e22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007e26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007e2a:	e7f8      	b.n	8007e1e <memmove+0x12>
 8007e2c:	4601      	mov	r1, r0
 8007e2e:	4402      	add	r2, r0
 8007e30:	428a      	cmp	r2, r1
 8007e32:	d100      	bne.n	8007e36 <memmove+0x2a>
 8007e34:	bd10      	pop	{r4, pc}
 8007e36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007e3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007e3e:	e7f7      	b.n	8007e30 <memmove+0x24>

08007e40 <strncmp>:
 8007e40:	b510      	push	{r4, lr}
 8007e42:	b16a      	cbz	r2, 8007e60 <strncmp+0x20>
 8007e44:	3901      	subs	r1, #1
 8007e46:	1884      	adds	r4, r0, r2
 8007e48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e4c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d103      	bne.n	8007e5c <strncmp+0x1c>
 8007e54:	42a0      	cmp	r0, r4
 8007e56:	d001      	beq.n	8007e5c <strncmp+0x1c>
 8007e58:	2a00      	cmp	r2, #0
 8007e5a:	d1f5      	bne.n	8007e48 <strncmp+0x8>
 8007e5c:	1ad0      	subs	r0, r2, r3
 8007e5e:	bd10      	pop	{r4, pc}
 8007e60:	4610      	mov	r0, r2
 8007e62:	e7fc      	b.n	8007e5e <strncmp+0x1e>

08007e64 <_sbrk_r>:
 8007e64:	b538      	push	{r3, r4, r5, lr}
 8007e66:	2300      	movs	r3, #0
 8007e68:	4d05      	ldr	r5, [pc, #20]	@ (8007e80 <_sbrk_r+0x1c>)
 8007e6a:	4604      	mov	r4, r0
 8007e6c:	4608      	mov	r0, r1
 8007e6e:	602b      	str	r3, [r5, #0]
 8007e70:	f7f9 fd3a 	bl	80018e8 <_sbrk>
 8007e74:	1c43      	adds	r3, r0, #1
 8007e76:	d102      	bne.n	8007e7e <_sbrk_r+0x1a>
 8007e78:	682b      	ldr	r3, [r5, #0]
 8007e7a:	b103      	cbz	r3, 8007e7e <_sbrk_r+0x1a>
 8007e7c:	6023      	str	r3, [r4, #0]
 8007e7e:	bd38      	pop	{r3, r4, r5, pc}
 8007e80:	2000042c 	.word	0x2000042c

08007e84 <memcpy>:
 8007e84:	440a      	add	r2, r1
 8007e86:	4291      	cmp	r1, r2
 8007e88:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e8c:	d100      	bne.n	8007e90 <memcpy+0xc>
 8007e8e:	4770      	bx	lr
 8007e90:	b510      	push	{r4, lr}
 8007e92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e96:	4291      	cmp	r1, r2
 8007e98:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e9c:	d1f9      	bne.n	8007e92 <memcpy+0xe>
 8007e9e:	bd10      	pop	{r4, pc}

08007ea0 <nan>:
 8007ea0:	2000      	movs	r0, #0
 8007ea2:	4901      	ldr	r1, [pc, #4]	@ (8007ea8 <nan+0x8>)
 8007ea4:	4770      	bx	lr
 8007ea6:	bf00      	nop
 8007ea8:	7ff80000 	.word	0x7ff80000

08007eac <__assert_func>:
 8007eac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007eae:	4614      	mov	r4, r2
 8007eb0:	461a      	mov	r2, r3
 8007eb2:	4b09      	ldr	r3, [pc, #36]	@ (8007ed8 <__assert_func+0x2c>)
 8007eb4:	4605      	mov	r5, r0
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	68d8      	ldr	r0, [r3, #12]
 8007eba:	b14c      	cbz	r4, 8007ed0 <__assert_func+0x24>
 8007ebc:	4b07      	ldr	r3, [pc, #28]	@ (8007edc <__assert_func+0x30>)
 8007ebe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ec2:	9100      	str	r1, [sp, #0]
 8007ec4:	462b      	mov	r3, r5
 8007ec6:	4906      	ldr	r1, [pc, #24]	@ (8007ee0 <__assert_func+0x34>)
 8007ec8:	f000 fba8 	bl	800861c <fiprintf>
 8007ecc:	f000 fc3c 	bl	8008748 <abort>
 8007ed0:	4b04      	ldr	r3, [pc, #16]	@ (8007ee4 <__assert_func+0x38>)
 8007ed2:	461c      	mov	r4, r3
 8007ed4:	e7f3      	b.n	8007ebe <__assert_func+0x12>
 8007ed6:	bf00      	nop
 8007ed8:	2000001c 	.word	0x2000001c
 8007edc:	08008978 	.word	0x08008978
 8007ee0:	08008985 	.word	0x08008985
 8007ee4:	080089b3 	.word	0x080089b3

08007ee8 <_calloc_r>:
 8007ee8:	b570      	push	{r4, r5, r6, lr}
 8007eea:	fba1 5402 	umull	r5, r4, r1, r2
 8007eee:	b934      	cbnz	r4, 8007efe <_calloc_r+0x16>
 8007ef0:	4629      	mov	r1, r5
 8007ef2:	f7fe f80f 	bl	8005f14 <_malloc_r>
 8007ef6:	4606      	mov	r6, r0
 8007ef8:	b928      	cbnz	r0, 8007f06 <_calloc_r+0x1e>
 8007efa:	4630      	mov	r0, r6
 8007efc:	bd70      	pop	{r4, r5, r6, pc}
 8007efe:	220c      	movs	r2, #12
 8007f00:	2600      	movs	r6, #0
 8007f02:	6002      	str	r2, [r0, #0]
 8007f04:	e7f9      	b.n	8007efa <_calloc_r+0x12>
 8007f06:	462a      	mov	r2, r5
 8007f08:	4621      	mov	r1, r4
 8007f0a:	f7fd f8a0 	bl	800504e <memset>
 8007f0e:	e7f4      	b.n	8007efa <_calloc_r+0x12>

08007f10 <rshift>:
 8007f10:	6903      	ldr	r3, [r0, #16]
 8007f12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f16:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007f1a:	f100 0414 	add.w	r4, r0, #20
 8007f1e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007f22:	dd46      	ble.n	8007fb2 <rshift+0xa2>
 8007f24:	f011 011f 	ands.w	r1, r1, #31
 8007f28:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007f2c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007f30:	d10c      	bne.n	8007f4c <rshift+0x3c>
 8007f32:	4629      	mov	r1, r5
 8007f34:	f100 0710 	add.w	r7, r0, #16
 8007f38:	42b1      	cmp	r1, r6
 8007f3a:	d335      	bcc.n	8007fa8 <rshift+0x98>
 8007f3c:	1a9b      	subs	r3, r3, r2
 8007f3e:	009b      	lsls	r3, r3, #2
 8007f40:	1eea      	subs	r2, r5, #3
 8007f42:	4296      	cmp	r6, r2
 8007f44:	bf38      	it	cc
 8007f46:	2300      	movcc	r3, #0
 8007f48:	4423      	add	r3, r4
 8007f4a:	e015      	b.n	8007f78 <rshift+0x68>
 8007f4c:	46a1      	mov	r9, r4
 8007f4e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007f52:	f1c1 0820 	rsb	r8, r1, #32
 8007f56:	40cf      	lsrs	r7, r1
 8007f58:	f105 0e04 	add.w	lr, r5, #4
 8007f5c:	4576      	cmp	r6, lr
 8007f5e:	46f4      	mov	ip, lr
 8007f60:	d816      	bhi.n	8007f90 <rshift+0x80>
 8007f62:	1a9a      	subs	r2, r3, r2
 8007f64:	0092      	lsls	r2, r2, #2
 8007f66:	3a04      	subs	r2, #4
 8007f68:	3501      	adds	r5, #1
 8007f6a:	42ae      	cmp	r6, r5
 8007f6c:	bf38      	it	cc
 8007f6e:	2200      	movcc	r2, #0
 8007f70:	18a3      	adds	r3, r4, r2
 8007f72:	50a7      	str	r7, [r4, r2]
 8007f74:	b107      	cbz	r7, 8007f78 <rshift+0x68>
 8007f76:	3304      	adds	r3, #4
 8007f78:	42a3      	cmp	r3, r4
 8007f7a:	eba3 0204 	sub.w	r2, r3, r4
 8007f7e:	bf08      	it	eq
 8007f80:	2300      	moveq	r3, #0
 8007f82:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007f86:	6102      	str	r2, [r0, #16]
 8007f88:	bf08      	it	eq
 8007f8a:	6143      	streq	r3, [r0, #20]
 8007f8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f90:	f8dc c000 	ldr.w	ip, [ip]
 8007f94:	fa0c fc08 	lsl.w	ip, ip, r8
 8007f98:	ea4c 0707 	orr.w	r7, ip, r7
 8007f9c:	f849 7b04 	str.w	r7, [r9], #4
 8007fa0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007fa4:	40cf      	lsrs	r7, r1
 8007fa6:	e7d9      	b.n	8007f5c <rshift+0x4c>
 8007fa8:	f851 cb04 	ldr.w	ip, [r1], #4
 8007fac:	f847 cf04 	str.w	ip, [r7, #4]!
 8007fb0:	e7c2      	b.n	8007f38 <rshift+0x28>
 8007fb2:	4623      	mov	r3, r4
 8007fb4:	e7e0      	b.n	8007f78 <rshift+0x68>

08007fb6 <__hexdig_fun>:
 8007fb6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007fba:	2b09      	cmp	r3, #9
 8007fbc:	d802      	bhi.n	8007fc4 <__hexdig_fun+0xe>
 8007fbe:	3820      	subs	r0, #32
 8007fc0:	b2c0      	uxtb	r0, r0
 8007fc2:	4770      	bx	lr
 8007fc4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007fc8:	2b05      	cmp	r3, #5
 8007fca:	d801      	bhi.n	8007fd0 <__hexdig_fun+0x1a>
 8007fcc:	3847      	subs	r0, #71	@ 0x47
 8007fce:	e7f7      	b.n	8007fc0 <__hexdig_fun+0xa>
 8007fd0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007fd4:	2b05      	cmp	r3, #5
 8007fd6:	d801      	bhi.n	8007fdc <__hexdig_fun+0x26>
 8007fd8:	3827      	subs	r0, #39	@ 0x27
 8007fda:	e7f1      	b.n	8007fc0 <__hexdig_fun+0xa>
 8007fdc:	2000      	movs	r0, #0
 8007fde:	4770      	bx	lr

08007fe0 <__gethex>:
 8007fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe4:	468a      	mov	sl, r1
 8007fe6:	4690      	mov	r8, r2
 8007fe8:	b085      	sub	sp, #20
 8007fea:	9302      	str	r3, [sp, #8]
 8007fec:	680b      	ldr	r3, [r1, #0]
 8007fee:	9001      	str	r0, [sp, #4]
 8007ff0:	1c9c      	adds	r4, r3, #2
 8007ff2:	46a1      	mov	r9, r4
 8007ff4:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007ff8:	2830      	cmp	r0, #48	@ 0x30
 8007ffa:	d0fa      	beq.n	8007ff2 <__gethex+0x12>
 8007ffc:	eba9 0303 	sub.w	r3, r9, r3
 8008000:	f1a3 0b02 	sub.w	fp, r3, #2
 8008004:	f7ff ffd7 	bl	8007fb6 <__hexdig_fun>
 8008008:	4605      	mov	r5, r0
 800800a:	2800      	cmp	r0, #0
 800800c:	d168      	bne.n	80080e0 <__gethex+0x100>
 800800e:	2201      	movs	r2, #1
 8008010:	4648      	mov	r0, r9
 8008012:	499f      	ldr	r1, [pc, #636]	@ (8008290 <__gethex+0x2b0>)
 8008014:	f7ff ff14 	bl	8007e40 <strncmp>
 8008018:	4607      	mov	r7, r0
 800801a:	2800      	cmp	r0, #0
 800801c:	d167      	bne.n	80080ee <__gethex+0x10e>
 800801e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008022:	4626      	mov	r6, r4
 8008024:	f7ff ffc7 	bl	8007fb6 <__hexdig_fun>
 8008028:	2800      	cmp	r0, #0
 800802a:	d062      	beq.n	80080f2 <__gethex+0x112>
 800802c:	4623      	mov	r3, r4
 800802e:	7818      	ldrb	r0, [r3, #0]
 8008030:	4699      	mov	r9, r3
 8008032:	2830      	cmp	r0, #48	@ 0x30
 8008034:	f103 0301 	add.w	r3, r3, #1
 8008038:	d0f9      	beq.n	800802e <__gethex+0x4e>
 800803a:	f7ff ffbc 	bl	8007fb6 <__hexdig_fun>
 800803e:	fab0 f580 	clz	r5, r0
 8008042:	f04f 0b01 	mov.w	fp, #1
 8008046:	096d      	lsrs	r5, r5, #5
 8008048:	464a      	mov	r2, r9
 800804a:	4616      	mov	r6, r2
 800804c:	7830      	ldrb	r0, [r6, #0]
 800804e:	3201      	adds	r2, #1
 8008050:	f7ff ffb1 	bl	8007fb6 <__hexdig_fun>
 8008054:	2800      	cmp	r0, #0
 8008056:	d1f8      	bne.n	800804a <__gethex+0x6a>
 8008058:	2201      	movs	r2, #1
 800805a:	4630      	mov	r0, r6
 800805c:	498c      	ldr	r1, [pc, #560]	@ (8008290 <__gethex+0x2b0>)
 800805e:	f7ff feef 	bl	8007e40 <strncmp>
 8008062:	2800      	cmp	r0, #0
 8008064:	d13f      	bne.n	80080e6 <__gethex+0x106>
 8008066:	b944      	cbnz	r4, 800807a <__gethex+0x9a>
 8008068:	1c74      	adds	r4, r6, #1
 800806a:	4622      	mov	r2, r4
 800806c:	4616      	mov	r6, r2
 800806e:	7830      	ldrb	r0, [r6, #0]
 8008070:	3201      	adds	r2, #1
 8008072:	f7ff ffa0 	bl	8007fb6 <__hexdig_fun>
 8008076:	2800      	cmp	r0, #0
 8008078:	d1f8      	bne.n	800806c <__gethex+0x8c>
 800807a:	1ba4      	subs	r4, r4, r6
 800807c:	00a7      	lsls	r7, r4, #2
 800807e:	7833      	ldrb	r3, [r6, #0]
 8008080:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008084:	2b50      	cmp	r3, #80	@ 0x50
 8008086:	d13e      	bne.n	8008106 <__gethex+0x126>
 8008088:	7873      	ldrb	r3, [r6, #1]
 800808a:	2b2b      	cmp	r3, #43	@ 0x2b
 800808c:	d033      	beq.n	80080f6 <__gethex+0x116>
 800808e:	2b2d      	cmp	r3, #45	@ 0x2d
 8008090:	d034      	beq.n	80080fc <__gethex+0x11c>
 8008092:	2400      	movs	r4, #0
 8008094:	1c71      	adds	r1, r6, #1
 8008096:	7808      	ldrb	r0, [r1, #0]
 8008098:	f7ff ff8d 	bl	8007fb6 <__hexdig_fun>
 800809c:	1e43      	subs	r3, r0, #1
 800809e:	b2db      	uxtb	r3, r3
 80080a0:	2b18      	cmp	r3, #24
 80080a2:	d830      	bhi.n	8008106 <__gethex+0x126>
 80080a4:	f1a0 0210 	sub.w	r2, r0, #16
 80080a8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80080ac:	f7ff ff83 	bl	8007fb6 <__hexdig_fun>
 80080b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80080b4:	fa5f fc8c 	uxtb.w	ip, ip
 80080b8:	f1bc 0f18 	cmp.w	ip, #24
 80080bc:	f04f 030a 	mov.w	r3, #10
 80080c0:	d91e      	bls.n	8008100 <__gethex+0x120>
 80080c2:	b104      	cbz	r4, 80080c6 <__gethex+0xe6>
 80080c4:	4252      	negs	r2, r2
 80080c6:	4417      	add	r7, r2
 80080c8:	f8ca 1000 	str.w	r1, [sl]
 80080cc:	b1ed      	cbz	r5, 800810a <__gethex+0x12a>
 80080ce:	f1bb 0f00 	cmp.w	fp, #0
 80080d2:	bf0c      	ite	eq
 80080d4:	2506      	moveq	r5, #6
 80080d6:	2500      	movne	r5, #0
 80080d8:	4628      	mov	r0, r5
 80080da:	b005      	add	sp, #20
 80080dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080e0:	2500      	movs	r5, #0
 80080e2:	462c      	mov	r4, r5
 80080e4:	e7b0      	b.n	8008048 <__gethex+0x68>
 80080e6:	2c00      	cmp	r4, #0
 80080e8:	d1c7      	bne.n	800807a <__gethex+0x9a>
 80080ea:	4627      	mov	r7, r4
 80080ec:	e7c7      	b.n	800807e <__gethex+0x9e>
 80080ee:	464e      	mov	r6, r9
 80080f0:	462f      	mov	r7, r5
 80080f2:	2501      	movs	r5, #1
 80080f4:	e7c3      	b.n	800807e <__gethex+0x9e>
 80080f6:	2400      	movs	r4, #0
 80080f8:	1cb1      	adds	r1, r6, #2
 80080fa:	e7cc      	b.n	8008096 <__gethex+0xb6>
 80080fc:	2401      	movs	r4, #1
 80080fe:	e7fb      	b.n	80080f8 <__gethex+0x118>
 8008100:	fb03 0002 	mla	r0, r3, r2, r0
 8008104:	e7ce      	b.n	80080a4 <__gethex+0xc4>
 8008106:	4631      	mov	r1, r6
 8008108:	e7de      	b.n	80080c8 <__gethex+0xe8>
 800810a:	4629      	mov	r1, r5
 800810c:	eba6 0309 	sub.w	r3, r6, r9
 8008110:	3b01      	subs	r3, #1
 8008112:	2b07      	cmp	r3, #7
 8008114:	dc0a      	bgt.n	800812c <__gethex+0x14c>
 8008116:	9801      	ldr	r0, [sp, #4]
 8008118:	f7fd ff88 	bl	800602c <_Balloc>
 800811c:	4604      	mov	r4, r0
 800811e:	b940      	cbnz	r0, 8008132 <__gethex+0x152>
 8008120:	4602      	mov	r2, r0
 8008122:	21e4      	movs	r1, #228	@ 0xe4
 8008124:	4b5b      	ldr	r3, [pc, #364]	@ (8008294 <__gethex+0x2b4>)
 8008126:	485c      	ldr	r0, [pc, #368]	@ (8008298 <__gethex+0x2b8>)
 8008128:	f7ff fec0 	bl	8007eac <__assert_func>
 800812c:	3101      	adds	r1, #1
 800812e:	105b      	asrs	r3, r3, #1
 8008130:	e7ef      	b.n	8008112 <__gethex+0x132>
 8008132:	2300      	movs	r3, #0
 8008134:	f100 0a14 	add.w	sl, r0, #20
 8008138:	4655      	mov	r5, sl
 800813a:	469b      	mov	fp, r3
 800813c:	45b1      	cmp	r9, r6
 800813e:	d337      	bcc.n	80081b0 <__gethex+0x1d0>
 8008140:	f845 bb04 	str.w	fp, [r5], #4
 8008144:	eba5 050a 	sub.w	r5, r5, sl
 8008148:	10ad      	asrs	r5, r5, #2
 800814a:	6125      	str	r5, [r4, #16]
 800814c:	4658      	mov	r0, fp
 800814e:	f7fe f85f 	bl	8006210 <__hi0bits>
 8008152:	016d      	lsls	r5, r5, #5
 8008154:	f8d8 6000 	ldr.w	r6, [r8]
 8008158:	1a2d      	subs	r5, r5, r0
 800815a:	42b5      	cmp	r5, r6
 800815c:	dd54      	ble.n	8008208 <__gethex+0x228>
 800815e:	1bad      	subs	r5, r5, r6
 8008160:	4629      	mov	r1, r5
 8008162:	4620      	mov	r0, r4
 8008164:	f7fe fbe1 	bl	800692a <__any_on>
 8008168:	4681      	mov	r9, r0
 800816a:	b178      	cbz	r0, 800818c <__gethex+0x1ac>
 800816c:	f04f 0901 	mov.w	r9, #1
 8008170:	1e6b      	subs	r3, r5, #1
 8008172:	1159      	asrs	r1, r3, #5
 8008174:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008178:	f003 021f 	and.w	r2, r3, #31
 800817c:	fa09 f202 	lsl.w	r2, r9, r2
 8008180:	420a      	tst	r2, r1
 8008182:	d003      	beq.n	800818c <__gethex+0x1ac>
 8008184:	454b      	cmp	r3, r9
 8008186:	dc36      	bgt.n	80081f6 <__gethex+0x216>
 8008188:	f04f 0902 	mov.w	r9, #2
 800818c:	4629      	mov	r1, r5
 800818e:	4620      	mov	r0, r4
 8008190:	f7ff febe 	bl	8007f10 <rshift>
 8008194:	442f      	add	r7, r5
 8008196:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800819a:	42bb      	cmp	r3, r7
 800819c:	da42      	bge.n	8008224 <__gethex+0x244>
 800819e:	4621      	mov	r1, r4
 80081a0:	9801      	ldr	r0, [sp, #4]
 80081a2:	f7fd ff83 	bl	80060ac <_Bfree>
 80081a6:	2300      	movs	r3, #0
 80081a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80081aa:	25a3      	movs	r5, #163	@ 0xa3
 80081ac:	6013      	str	r3, [r2, #0]
 80081ae:	e793      	b.n	80080d8 <__gethex+0xf8>
 80081b0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80081b4:	2a2e      	cmp	r2, #46	@ 0x2e
 80081b6:	d012      	beq.n	80081de <__gethex+0x1fe>
 80081b8:	2b20      	cmp	r3, #32
 80081ba:	d104      	bne.n	80081c6 <__gethex+0x1e6>
 80081bc:	f845 bb04 	str.w	fp, [r5], #4
 80081c0:	f04f 0b00 	mov.w	fp, #0
 80081c4:	465b      	mov	r3, fp
 80081c6:	7830      	ldrb	r0, [r6, #0]
 80081c8:	9303      	str	r3, [sp, #12]
 80081ca:	f7ff fef4 	bl	8007fb6 <__hexdig_fun>
 80081ce:	9b03      	ldr	r3, [sp, #12]
 80081d0:	f000 000f 	and.w	r0, r0, #15
 80081d4:	4098      	lsls	r0, r3
 80081d6:	ea4b 0b00 	orr.w	fp, fp, r0
 80081da:	3304      	adds	r3, #4
 80081dc:	e7ae      	b.n	800813c <__gethex+0x15c>
 80081de:	45b1      	cmp	r9, r6
 80081e0:	d8ea      	bhi.n	80081b8 <__gethex+0x1d8>
 80081e2:	2201      	movs	r2, #1
 80081e4:	4630      	mov	r0, r6
 80081e6:	492a      	ldr	r1, [pc, #168]	@ (8008290 <__gethex+0x2b0>)
 80081e8:	9303      	str	r3, [sp, #12]
 80081ea:	f7ff fe29 	bl	8007e40 <strncmp>
 80081ee:	9b03      	ldr	r3, [sp, #12]
 80081f0:	2800      	cmp	r0, #0
 80081f2:	d1e1      	bne.n	80081b8 <__gethex+0x1d8>
 80081f4:	e7a2      	b.n	800813c <__gethex+0x15c>
 80081f6:	4620      	mov	r0, r4
 80081f8:	1ea9      	subs	r1, r5, #2
 80081fa:	f7fe fb96 	bl	800692a <__any_on>
 80081fe:	2800      	cmp	r0, #0
 8008200:	d0c2      	beq.n	8008188 <__gethex+0x1a8>
 8008202:	f04f 0903 	mov.w	r9, #3
 8008206:	e7c1      	b.n	800818c <__gethex+0x1ac>
 8008208:	da09      	bge.n	800821e <__gethex+0x23e>
 800820a:	1b75      	subs	r5, r6, r5
 800820c:	4621      	mov	r1, r4
 800820e:	462a      	mov	r2, r5
 8008210:	9801      	ldr	r0, [sp, #4]
 8008212:	f7fe f95b 	bl	80064cc <__lshift>
 8008216:	4604      	mov	r4, r0
 8008218:	1b7f      	subs	r7, r7, r5
 800821a:	f100 0a14 	add.w	sl, r0, #20
 800821e:	f04f 0900 	mov.w	r9, #0
 8008222:	e7b8      	b.n	8008196 <__gethex+0x1b6>
 8008224:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008228:	42bd      	cmp	r5, r7
 800822a:	dd6f      	ble.n	800830c <__gethex+0x32c>
 800822c:	1bed      	subs	r5, r5, r7
 800822e:	42ae      	cmp	r6, r5
 8008230:	dc34      	bgt.n	800829c <__gethex+0x2bc>
 8008232:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008236:	2b02      	cmp	r3, #2
 8008238:	d022      	beq.n	8008280 <__gethex+0x2a0>
 800823a:	2b03      	cmp	r3, #3
 800823c:	d024      	beq.n	8008288 <__gethex+0x2a8>
 800823e:	2b01      	cmp	r3, #1
 8008240:	d115      	bne.n	800826e <__gethex+0x28e>
 8008242:	42ae      	cmp	r6, r5
 8008244:	d113      	bne.n	800826e <__gethex+0x28e>
 8008246:	2e01      	cmp	r6, #1
 8008248:	d10b      	bne.n	8008262 <__gethex+0x282>
 800824a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800824e:	9a02      	ldr	r2, [sp, #8]
 8008250:	2562      	movs	r5, #98	@ 0x62
 8008252:	6013      	str	r3, [r2, #0]
 8008254:	2301      	movs	r3, #1
 8008256:	6123      	str	r3, [r4, #16]
 8008258:	f8ca 3000 	str.w	r3, [sl]
 800825c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800825e:	601c      	str	r4, [r3, #0]
 8008260:	e73a      	b.n	80080d8 <__gethex+0xf8>
 8008262:	4620      	mov	r0, r4
 8008264:	1e71      	subs	r1, r6, #1
 8008266:	f7fe fb60 	bl	800692a <__any_on>
 800826a:	2800      	cmp	r0, #0
 800826c:	d1ed      	bne.n	800824a <__gethex+0x26a>
 800826e:	4621      	mov	r1, r4
 8008270:	9801      	ldr	r0, [sp, #4]
 8008272:	f7fd ff1b 	bl	80060ac <_Bfree>
 8008276:	2300      	movs	r3, #0
 8008278:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800827a:	2550      	movs	r5, #80	@ 0x50
 800827c:	6013      	str	r3, [r2, #0]
 800827e:	e72b      	b.n	80080d8 <__gethex+0xf8>
 8008280:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008282:	2b00      	cmp	r3, #0
 8008284:	d1f3      	bne.n	800826e <__gethex+0x28e>
 8008286:	e7e0      	b.n	800824a <__gethex+0x26a>
 8008288:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800828a:	2b00      	cmp	r3, #0
 800828c:	d1dd      	bne.n	800824a <__gethex+0x26a>
 800828e:	e7ee      	b.n	800826e <__gethex+0x28e>
 8008290:	0800895d 	.word	0x0800895d
 8008294:	080088f3 	.word	0x080088f3
 8008298:	080089b4 	.word	0x080089b4
 800829c:	1e6f      	subs	r7, r5, #1
 800829e:	f1b9 0f00 	cmp.w	r9, #0
 80082a2:	d130      	bne.n	8008306 <__gethex+0x326>
 80082a4:	b127      	cbz	r7, 80082b0 <__gethex+0x2d0>
 80082a6:	4639      	mov	r1, r7
 80082a8:	4620      	mov	r0, r4
 80082aa:	f7fe fb3e 	bl	800692a <__any_on>
 80082ae:	4681      	mov	r9, r0
 80082b0:	2301      	movs	r3, #1
 80082b2:	4629      	mov	r1, r5
 80082b4:	1b76      	subs	r6, r6, r5
 80082b6:	2502      	movs	r5, #2
 80082b8:	117a      	asrs	r2, r7, #5
 80082ba:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80082be:	f007 071f 	and.w	r7, r7, #31
 80082c2:	40bb      	lsls	r3, r7
 80082c4:	4213      	tst	r3, r2
 80082c6:	4620      	mov	r0, r4
 80082c8:	bf18      	it	ne
 80082ca:	f049 0902 	orrne.w	r9, r9, #2
 80082ce:	f7ff fe1f 	bl	8007f10 <rshift>
 80082d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80082d6:	f1b9 0f00 	cmp.w	r9, #0
 80082da:	d047      	beq.n	800836c <__gethex+0x38c>
 80082dc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80082e0:	2b02      	cmp	r3, #2
 80082e2:	d015      	beq.n	8008310 <__gethex+0x330>
 80082e4:	2b03      	cmp	r3, #3
 80082e6:	d017      	beq.n	8008318 <__gethex+0x338>
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d109      	bne.n	8008300 <__gethex+0x320>
 80082ec:	f019 0f02 	tst.w	r9, #2
 80082f0:	d006      	beq.n	8008300 <__gethex+0x320>
 80082f2:	f8da 3000 	ldr.w	r3, [sl]
 80082f6:	ea49 0903 	orr.w	r9, r9, r3
 80082fa:	f019 0f01 	tst.w	r9, #1
 80082fe:	d10e      	bne.n	800831e <__gethex+0x33e>
 8008300:	f045 0510 	orr.w	r5, r5, #16
 8008304:	e032      	b.n	800836c <__gethex+0x38c>
 8008306:	f04f 0901 	mov.w	r9, #1
 800830a:	e7d1      	b.n	80082b0 <__gethex+0x2d0>
 800830c:	2501      	movs	r5, #1
 800830e:	e7e2      	b.n	80082d6 <__gethex+0x2f6>
 8008310:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008312:	f1c3 0301 	rsb	r3, r3, #1
 8008316:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008318:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800831a:	2b00      	cmp	r3, #0
 800831c:	d0f0      	beq.n	8008300 <__gethex+0x320>
 800831e:	f04f 0c00 	mov.w	ip, #0
 8008322:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008326:	f104 0314 	add.w	r3, r4, #20
 800832a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800832e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008332:	4618      	mov	r0, r3
 8008334:	f853 2b04 	ldr.w	r2, [r3], #4
 8008338:	f1b2 3fff 	cmp.w	r2, #4294967295
 800833c:	d01b      	beq.n	8008376 <__gethex+0x396>
 800833e:	3201      	adds	r2, #1
 8008340:	6002      	str	r2, [r0, #0]
 8008342:	2d02      	cmp	r5, #2
 8008344:	f104 0314 	add.w	r3, r4, #20
 8008348:	d13c      	bne.n	80083c4 <__gethex+0x3e4>
 800834a:	f8d8 2000 	ldr.w	r2, [r8]
 800834e:	3a01      	subs	r2, #1
 8008350:	42b2      	cmp	r2, r6
 8008352:	d109      	bne.n	8008368 <__gethex+0x388>
 8008354:	2201      	movs	r2, #1
 8008356:	1171      	asrs	r1, r6, #5
 8008358:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800835c:	f006 061f 	and.w	r6, r6, #31
 8008360:	fa02 f606 	lsl.w	r6, r2, r6
 8008364:	421e      	tst	r6, r3
 8008366:	d13a      	bne.n	80083de <__gethex+0x3fe>
 8008368:	f045 0520 	orr.w	r5, r5, #32
 800836c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800836e:	601c      	str	r4, [r3, #0]
 8008370:	9b02      	ldr	r3, [sp, #8]
 8008372:	601f      	str	r7, [r3, #0]
 8008374:	e6b0      	b.n	80080d8 <__gethex+0xf8>
 8008376:	4299      	cmp	r1, r3
 8008378:	f843 cc04 	str.w	ip, [r3, #-4]
 800837c:	d8d9      	bhi.n	8008332 <__gethex+0x352>
 800837e:	68a3      	ldr	r3, [r4, #8]
 8008380:	459b      	cmp	fp, r3
 8008382:	db17      	blt.n	80083b4 <__gethex+0x3d4>
 8008384:	6861      	ldr	r1, [r4, #4]
 8008386:	9801      	ldr	r0, [sp, #4]
 8008388:	3101      	adds	r1, #1
 800838a:	f7fd fe4f 	bl	800602c <_Balloc>
 800838e:	4681      	mov	r9, r0
 8008390:	b918      	cbnz	r0, 800839a <__gethex+0x3ba>
 8008392:	4602      	mov	r2, r0
 8008394:	2184      	movs	r1, #132	@ 0x84
 8008396:	4b19      	ldr	r3, [pc, #100]	@ (80083fc <__gethex+0x41c>)
 8008398:	e6c5      	b.n	8008126 <__gethex+0x146>
 800839a:	6922      	ldr	r2, [r4, #16]
 800839c:	f104 010c 	add.w	r1, r4, #12
 80083a0:	3202      	adds	r2, #2
 80083a2:	0092      	lsls	r2, r2, #2
 80083a4:	300c      	adds	r0, #12
 80083a6:	f7ff fd6d 	bl	8007e84 <memcpy>
 80083aa:	4621      	mov	r1, r4
 80083ac:	9801      	ldr	r0, [sp, #4]
 80083ae:	f7fd fe7d 	bl	80060ac <_Bfree>
 80083b2:	464c      	mov	r4, r9
 80083b4:	6923      	ldr	r3, [r4, #16]
 80083b6:	1c5a      	adds	r2, r3, #1
 80083b8:	6122      	str	r2, [r4, #16]
 80083ba:	2201      	movs	r2, #1
 80083bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80083c0:	615a      	str	r2, [r3, #20]
 80083c2:	e7be      	b.n	8008342 <__gethex+0x362>
 80083c4:	6922      	ldr	r2, [r4, #16]
 80083c6:	455a      	cmp	r2, fp
 80083c8:	dd0b      	ble.n	80083e2 <__gethex+0x402>
 80083ca:	2101      	movs	r1, #1
 80083cc:	4620      	mov	r0, r4
 80083ce:	f7ff fd9f 	bl	8007f10 <rshift>
 80083d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80083d6:	3701      	adds	r7, #1
 80083d8:	42bb      	cmp	r3, r7
 80083da:	f6ff aee0 	blt.w	800819e <__gethex+0x1be>
 80083de:	2501      	movs	r5, #1
 80083e0:	e7c2      	b.n	8008368 <__gethex+0x388>
 80083e2:	f016 061f 	ands.w	r6, r6, #31
 80083e6:	d0fa      	beq.n	80083de <__gethex+0x3fe>
 80083e8:	4453      	add	r3, sl
 80083ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80083ee:	f7fd ff0f 	bl	8006210 <__hi0bits>
 80083f2:	f1c6 0620 	rsb	r6, r6, #32
 80083f6:	42b0      	cmp	r0, r6
 80083f8:	dbe7      	blt.n	80083ca <__gethex+0x3ea>
 80083fa:	e7f0      	b.n	80083de <__gethex+0x3fe>
 80083fc:	080088f3 	.word	0x080088f3

08008400 <L_shift>:
 8008400:	f1c2 0208 	rsb	r2, r2, #8
 8008404:	0092      	lsls	r2, r2, #2
 8008406:	b570      	push	{r4, r5, r6, lr}
 8008408:	f1c2 0620 	rsb	r6, r2, #32
 800840c:	6843      	ldr	r3, [r0, #4]
 800840e:	6804      	ldr	r4, [r0, #0]
 8008410:	fa03 f506 	lsl.w	r5, r3, r6
 8008414:	432c      	orrs	r4, r5
 8008416:	40d3      	lsrs	r3, r2
 8008418:	6004      	str	r4, [r0, #0]
 800841a:	f840 3f04 	str.w	r3, [r0, #4]!
 800841e:	4288      	cmp	r0, r1
 8008420:	d3f4      	bcc.n	800840c <L_shift+0xc>
 8008422:	bd70      	pop	{r4, r5, r6, pc}

08008424 <__match>:
 8008424:	b530      	push	{r4, r5, lr}
 8008426:	6803      	ldr	r3, [r0, #0]
 8008428:	3301      	adds	r3, #1
 800842a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800842e:	b914      	cbnz	r4, 8008436 <__match+0x12>
 8008430:	6003      	str	r3, [r0, #0]
 8008432:	2001      	movs	r0, #1
 8008434:	bd30      	pop	{r4, r5, pc}
 8008436:	f813 2b01 	ldrb.w	r2, [r3], #1
 800843a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800843e:	2d19      	cmp	r5, #25
 8008440:	bf98      	it	ls
 8008442:	3220      	addls	r2, #32
 8008444:	42a2      	cmp	r2, r4
 8008446:	d0f0      	beq.n	800842a <__match+0x6>
 8008448:	2000      	movs	r0, #0
 800844a:	e7f3      	b.n	8008434 <__match+0x10>

0800844c <__hexnan>:
 800844c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008450:	2500      	movs	r5, #0
 8008452:	680b      	ldr	r3, [r1, #0]
 8008454:	4682      	mov	sl, r0
 8008456:	115e      	asrs	r6, r3, #5
 8008458:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800845c:	f013 031f 	ands.w	r3, r3, #31
 8008460:	bf18      	it	ne
 8008462:	3604      	addne	r6, #4
 8008464:	1f37      	subs	r7, r6, #4
 8008466:	4690      	mov	r8, r2
 8008468:	46b9      	mov	r9, r7
 800846a:	463c      	mov	r4, r7
 800846c:	46ab      	mov	fp, r5
 800846e:	b087      	sub	sp, #28
 8008470:	6801      	ldr	r1, [r0, #0]
 8008472:	9301      	str	r3, [sp, #4]
 8008474:	f846 5c04 	str.w	r5, [r6, #-4]
 8008478:	9502      	str	r5, [sp, #8]
 800847a:	784a      	ldrb	r2, [r1, #1]
 800847c:	1c4b      	adds	r3, r1, #1
 800847e:	9303      	str	r3, [sp, #12]
 8008480:	b342      	cbz	r2, 80084d4 <__hexnan+0x88>
 8008482:	4610      	mov	r0, r2
 8008484:	9105      	str	r1, [sp, #20]
 8008486:	9204      	str	r2, [sp, #16]
 8008488:	f7ff fd95 	bl	8007fb6 <__hexdig_fun>
 800848c:	2800      	cmp	r0, #0
 800848e:	d151      	bne.n	8008534 <__hexnan+0xe8>
 8008490:	9a04      	ldr	r2, [sp, #16]
 8008492:	9905      	ldr	r1, [sp, #20]
 8008494:	2a20      	cmp	r2, #32
 8008496:	d818      	bhi.n	80084ca <__hexnan+0x7e>
 8008498:	9b02      	ldr	r3, [sp, #8]
 800849a:	459b      	cmp	fp, r3
 800849c:	dd13      	ble.n	80084c6 <__hexnan+0x7a>
 800849e:	454c      	cmp	r4, r9
 80084a0:	d206      	bcs.n	80084b0 <__hexnan+0x64>
 80084a2:	2d07      	cmp	r5, #7
 80084a4:	dc04      	bgt.n	80084b0 <__hexnan+0x64>
 80084a6:	462a      	mov	r2, r5
 80084a8:	4649      	mov	r1, r9
 80084aa:	4620      	mov	r0, r4
 80084ac:	f7ff ffa8 	bl	8008400 <L_shift>
 80084b0:	4544      	cmp	r4, r8
 80084b2:	d952      	bls.n	800855a <__hexnan+0x10e>
 80084b4:	2300      	movs	r3, #0
 80084b6:	f1a4 0904 	sub.w	r9, r4, #4
 80084ba:	f844 3c04 	str.w	r3, [r4, #-4]
 80084be:	461d      	mov	r5, r3
 80084c0:	464c      	mov	r4, r9
 80084c2:	f8cd b008 	str.w	fp, [sp, #8]
 80084c6:	9903      	ldr	r1, [sp, #12]
 80084c8:	e7d7      	b.n	800847a <__hexnan+0x2e>
 80084ca:	2a29      	cmp	r2, #41	@ 0x29
 80084cc:	d157      	bne.n	800857e <__hexnan+0x132>
 80084ce:	3102      	adds	r1, #2
 80084d0:	f8ca 1000 	str.w	r1, [sl]
 80084d4:	f1bb 0f00 	cmp.w	fp, #0
 80084d8:	d051      	beq.n	800857e <__hexnan+0x132>
 80084da:	454c      	cmp	r4, r9
 80084dc:	d206      	bcs.n	80084ec <__hexnan+0xa0>
 80084de:	2d07      	cmp	r5, #7
 80084e0:	dc04      	bgt.n	80084ec <__hexnan+0xa0>
 80084e2:	462a      	mov	r2, r5
 80084e4:	4649      	mov	r1, r9
 80084e6:	4620      	mov	r0, r4
 80084e8:	f7ff ff8a 	bl	8008400 <L_shift>
 80084ec:	4544      	cmp	r4, r8
 80084ee:	d936      	bls.n	800855e <__hexnan+0x112>
 80084f0:	4623      	mov	r3, r4
 80084f2:	f1a8 0204 	sub.w	r2, r8, #4
 80084f6:	f853 1b04 	ldr.w	r1, [r3], #4
 80084fa:	429f      	cmp	r7, r3
 80084fc:	f842 1f04 	str.w	r1, [r2, #4]!
 8008500:	d2f9      	bcs.n	80084f6 <__hexnan+0xaa>
 8008502:	1b3b      	subs	r3, r7, r4
 8008504:	f023 0303 	bic.w	r3, r3, #3
 8008508:	3304      	adds	r3, #4
 800850a:	3401      	adds	r4, #1
 800850c:	3e03      	subs	r6, #3
 800850e:	42b4      	cmp	r4, r6
 8008510:	bf88      	it	hi
 8008512:	2304      	movhi	r3, #4
 8008514:	2200      	movs	r2, #0
 8008516:	4443      	add	r3, r8
 8008518:	f843 2b04 	str.w	r2, [r3], #4
 800851c:	429f      	cmp	r7, r3
 800851e:	d2fb      	bcs.n	8008518 <__hexnan+0xcc>
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	b91b      	cbnz	r3, 800852c <__hexnan+0xe0>
 8008524:	4547      	cmp	r7, r8
 8008526:	d128      	bne.n	800857a <__hexnan+0x12e>
 8008528:	2301      	movs	r3, #1
 800852a:	603b      	str	r3, [r7, #0]
 800852c:	2005      	movs	r0, #5
 800852e:	b007      	add	sp, #28
 8008530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008534:	3501      	adds	r5, #1
 8008536:	2d08      	cmp	r5, #8
 8008538:	f10b 0b01 	add.w	fp, fp, #1
 800853c:	dd06      	ble.n	800854c <__hexnan+0x100>
 800853e:	4544      	cmp	r4, r8
 8008540:	d9c1      	bls.n	80084c6 <__hexnan+0x7a>
 8008542:	2300      	movs	r3, #0
 8008544:	2501      	movs	r5, #1
 8008546:	f844 3c04 	str.w	r3, [r4, #-4]
 800854a:	3c04      	subs	r4, #4
 800854c:	6822      	ldr	r2, [r4, #0]
 800854e:	f000 000f 	and.w	r0, r0, #15
 8008552:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008556:	6020      	str	r0, [r4, #0]
 8008558:	e7b5      	b.n	80084c6 <__hexnan+0x7a>
 800855a:	2508      	movs	r5, #8
 800855c:	e7b3      	b.n	80084c6 <__hexnan+0x7a>
 800855e:	9b01      	ldr	r3, [sp, #4]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d0dd      	beq.n	8008520 <__hexnan+0xd4>
 8008564:	f04f 32ff 	mov.w	r2, #4294967295
 8008568:	f1c3 0320 	rsb	r3, r3, #32
 800856c:	40da      	lsrs	r2, r3
 800856e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008572:	4013      	ands	r3, r2
 8008574:	f846 3c04 	str.w	r3, [r6, #-4]
 8008578:	e7d2      	b.n	8008520 <__hexnan+0xd4>
 800857a:	3f04      	subs	r7, #4
 800857c:	e7d0      	b.n	8008520 <__hexnan+0xd4>
 800857e:	2004      	movs	r0, #4
 8008580:	e7d5      	b.n	800852e <__hexnan+0xe2>

08008582 <__ascii_mbtowc>:
 8008582:	b082      	sub	sp, #8
 8008584:	b901      	cbnz	r1, 8008588 <__ascii_mbtowc+0x6>
 8008586:	a901      	add	r1, sp, #4
 8008588:	b142      	cbz	r2, 800859c <__ascii_mbtowc+0x1a>
 800858a:	b14b      	cbz	r3, 80085a0 <__ascii_mbtowc+0x1e>
 800858c:	7813      	ldrb	r3, [r2, #0]
 800858e:	600b      	str	r3, [r1, #0]
 8008590:	7812      	ldrb	r2, [r2, #0]
 8008592:	1e10      	subs	r0, r2, #0
 8008594:	bf18      	it	ne
 8008596:	2001      	movne	r0, #1
 8008598:	b002      	add	sp, #8
 800859a:	4770      	bx	lr
 800859c:	4610      	mov	r0, r2
 800859e:	e7fb      	b.n	8008598 <__ascii_mbtowc+0x16>
 80085a0:	f06f 0001 	mvn.w	r0, #1
 80085a4:	e7f8      	b.n	8008598 <__ascii_mbtowc+0x16>

080085a6 <_realloc_r>:
 80085a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085aa:	4607      	mov	r7, r0
 80085ac:	4614      	mov	r4, r2
 80085ae:	460d      	mov	r5, r1
 80085b0:	b921      	cbnz	r1, 80085bc <_realloc_r+0x16>
 80085b2:	4611      	mov	r1, r2
 80085b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085b8:	f7fd bcac 	b.w	8005f14 <_malloc_r>
 80085bc:	b92a      	cbnz	r2, 80085ca <_realloc_r+0x24>
 80085be:	f7fd fc37 	bl	8005e30 <_free_r>
 80085c2:	4625      	mov	r5, r4
 80085c4:	4628      	mov	r0, r5
 80085c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085ca:	f000 f8c4 	bl	8008756 <_malloc_usable_size_r>
 80085ce:	4284      	cmp	r4, r0
 80085d0:	4606      	mov	r6, r0
 80085d2:	d802      	bhi.n	80085da <_realloc_r+0x34>
 80085d4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80085d8:	d8f4      	bhi.n	80085c4 <_realloc_r+0x1e>
 80085da:	4621      	mov	r1, r4
 80085dc:	4638      	mov	r0, r7
 80085de:	f7fd fc99 	bl	8005f14 <_malloc_r>
 80085e2:	4680      	mov	r8, r0
 80085e4:	b908      	cbnz	r0, 80085ea <_realloc_r+0x44>
 80085e6:	4645      	mov	r5, r8
 80085e8:	e7ec      	b.n	80085c4 <_realloc_r+0x1e>
 80085ea:	42b4      	cmp	r4, r6
 80085ec:	4622      	mov	r2, r4
 80085ee:	4629      	mov	r1, r5
 80085f0:	bf28      	it	cs
 80085f2:	4632      	movcs	r2, r6
 80085f4:	f7ff fc46 	bl	8007e84 <memcpy>
 80085f8:	4629      	mov	r1, r5
 80085fa:	4638      	mov	r0, r7
 80085fc:	f7fd fc18 	bl	8005e30 <_free_r>
 8008600:	e7f1      	b.n	80085e6 <_realloc_r+0x40>

08008602 <__ascii_wctomb>:
 8008602:	4603      	mov	r3, r0
 8008604:	4608      	mov	r0, r1
 8008606:	b141      	cbz	r1, 800861a <__ascii_wctomb+0x18>
 8008608:	2aff      	cmp	r2, #255	@ 0xff
 800860a:	d904      	bls.n	8008616 <__ascii_wctomb+0x14>
 800860c:	228a      	movs	r2, #138	@ 0x8a
 800860e:	f04f 30ff 	mov.w	r0, #4294967295
 8008612:	601a      	str	r2, [r3, #0]
 8008614:	4770      	bx	lr
 8008616:	2001      	movs	r0, #1
 8008618:	700a      	strb	r2, [r1, #0]
 800861a:	4770      	bx	lr

0800861c <fiprintf>:
 800861c:	b40e      	push	{r1, r2, r3}
 800861e:	b503      	push	{r0, r1, lr}
 8008620:	4601      	mov	r1, r0
 8008622:	ab03      	add	r3, sp, #12
 8008624:	4805      	ldr	r0, [pc, #20]	@ (800863c <fiprintf+0x20>)
 8008626:	f853 2b04 	ldr.w	r2, [r3], #4
 800862a:	6800      	ldr	r0, [r0, #0]
 800862c:	9301      	str	r3, [sp, #4]
 800862e:	f7ff f999 	bl	8007964 <_vfiprintf_r>
 8008632:	b002      	add	sp, #8
 8008634:	f85d eb04 	ldr.w	lr, [sp], #4
 8008638:	b003      	add	sp, #12
 800863a:	4770      	bx	lr
 800863c:	2000001c 	.word	0x2000001c

08008640 <__swhatbuf_r>:
 8008640:	b570      	push	{r4, r5, r6, lr}
 8008642:	460c      	mov	r4, r1
 8008644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008648:	4615      	mov	r5, r2
 800864a:	2900      	cmp	r1, #0
 800864c:	461e      	mov	r6, r3
 800864e:	b096      	sub	sp, #88	@ 0x58
 8008650:	da0c      	bge.n	800866c <__swhatbuf_r+0x2c>
 8008652:	89a3      	ldrh	r3, [r4, #12]
 8008654:	2100      	movs	r1, #0
 8008656:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800865a:	bf14      	ite	ne
 800865c:	2340      	movne	r3, #64	@ 0x40
 800865e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008662:	2000      	movs	r0, #0
 8008664:	6031      	str	r1, [r6, #0]
 8008666:	602b      	str	r3, [r5, #0]
 8008668:	b016      	add	sp, #88	@ 0x58
 800866a:	bd70      	pop	{r4, r5, r6, pc}
 800866c:	466a      	mov	r2, sp
 800866e:	f000 f849 	bl	8008704 <_fstat_r>
 8008672:	2800      	cmp	r0, #0
 8008674:	dbed      	blt.n	8008652 <__swhatbuf_r+0x12>
 8008676:	9901      	ldr	r1, [sp, #4]
 8008678:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800867c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008680:	4259      	negs	r1, r3
 8008682:	4159      	adcs	r1, r3
 8008684:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008688:	e7eb      	b.n	8008662 <__swhatbuf_r+0x22>

0800868a <__smakebuf_r>:
 800868a:	898b      	ldrh	r3, [r1, #12]
 800868c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800868e:	079d      	lsls	r5, r3, #30
 8008690:	4606      	mov	r6, r0
 8008692:	460c      	mov	r4, r1
 8008694:	d507      	bpl.n	80086a6 <__smakebuf_r+0x1c>
 8008696:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800869a:	6023      	str	r3, [r4, #0]
 800869c:	6123      	str	r3, [r4, #16]
 800869e:	2301      	movs	r3, #1
 80086a0:	6163      	str	r3, [r4, #20]
 80086a2:	b003      	add	sp, #12
 80086a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086a6:	466a      	mov	r2, sp
 80086a8:	ab01      	add	r3, sp, #4
 80086aa:	f7ff ffc9 	bl	8008640 <__swhatbuf_r>
 80086ae:	9f00      	ldr	r7, [sp, #0]
 80086b0:	4605      	mov	r5, r0
 80086b2:	4639      	mov	r1, r7
 80086b4:	4630      	mov	r0, r6
 80086b6:	f7fd fc2d 	bl	8005f14 <_malloc_r>
 80086ba:	b948      	cbnz	r0, 80086d0 <__smakebuf_r+0x46>
 80086bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086c0:	059a      	lsls	r2, r3, #22
 80086c2:	d4ee      	bmi.n	80086a2 <__smakebuf_r+0x18>
 80086c4:	f023 0303 	bic.w	r3, r3, #3
 80086c8:	f043 0302 	orr.w	r3, r3, #2
 80086cc:	81a3      	strh	r3, [r4, #12]
 80086ce:	e7e2      	b.n	8008696 <__smakebuf_r+0xc>
 80086d0:	89a3      	ldrh	r3, [r4, #12]
 80086d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80086d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086da:	81a3      	strh	r3, [r4, #12]
 80086dc:	9b01      	ldr	r3, [sp, #4]
 80086de:	6020      	str	r0, [r4, #0]
 80086e0:	b15b      	cbz	r3, 80086fa <__smakebuf_r+0x70>
 80086e2:	4630      	mov	r0, r6
 80086e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086e8:	f000 f81e 	bl	8008728 <_isatty_r>
 80086ec:	b128      	cbz	r0, 80086fa <__smakebuf_r+0x70>
 80086ee:	89a3      	ldrh	r3, [r4, #12]
 80086f0:	f023 0303 	bic.w	r3, r3, #3
 80086f4:	f043 0301 	orr.w	r3, r3, #1
 80086f8:	81a3      	strh	r3, [r4, #12]
 80086fa:	89a3      	ldrh	r3, [r4, #12]
 80086fc:	431d      	orrs	r5, r3
 80086fe:	81a5      	strh	r5, [r4, #12]
 8008700:	e7cf      	b.n	80086a2 <__smakebuf_r+0x18>
	...

08008704 <_fstat_r>:
 8008704:	b538      	push	{r3, r4, r5, lr}
 8008706:	2300      	movs	r3, #0
 8008708:	4d06      	ldr	r5, [pc, #24]	@ (8008724 <_fstat_r+0x20>)
 800870a:	4604      	mov	r4, r0
 800870c:	4608      	mov	r0, r1
 800870e:	4611      	mov	r1, r2
 8008710:	602b      	str	r3, [r5, #0]
 8008712:	f7f9 f8c3 	bl	800189c <_fstat>
 8008716:	1c43      	adds	r3, r0, #1
 8008718:	d102      	bne.n	8008720 <_fstat_r+0x1c>
 800871a:	682b      	ldr	r3, [r5, #0]
 800871c:	b103      	cbz	r3, 8008720 <_fstat_r+0x1c>
 800871e:	6023      	str	r3, [r4, #0]
 8008720:	bd38      	pop	{r3, r4, r5, pc}
 8008722:	bf00      	nop
 8008724:	2000042c 	.word	0x2000042c

08008728 <_isatty_r>:
 8008728:	b538      	push	{r3, r4, r5, lr}
 800872a:	2300      	movs	r3, #0
 800872c:	4d05      	ldr	r5, [pc, #20]	@ (8008744 <_isatty_r+0x1c>)
 800872e:	4604      	mov	r4, r0
 8008730:	4608      	mov	r0, r1
 8008732:	602b      	str	r3, [r5, #0]
 8008734:	f7f9 f8c1 	bl	80018ba <_isatty>
 8008738:	1c43      	adds	r3, r0, #1
 800873a:	d102      	bne.n	8008742 <_isatty_r+0x1a>
 800873c:	682b      	ldr	r3, [r5, #0]
 800873e:	b103      	cbz	r3, 8008742 <_isatty_r+0x1a>
 8008740:	6023      	str	r3, [r4, #0]
 8008742:	bd38      	pop	{r3, r4, r5, pc}
 8008744:	2000042c 	.word	0x2000042c

08008748 <abort>:
 8008748:	2006      	movs	r0, #6
 800874a:	b508      	push	{r3, lr}
 800874c:	f000 f834 	bl	80087b8 <raise>
 8008750:	2001      	movs	r0, #1
 8008752:	f7f9 f854 	bl	80017fe <_exit>

08008756 <_malloc_usable_size_r>:
 8008756:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800875a:	1f18      	subs	r0, r3, #4
 800875c:	2b00      	cmp	r3, #0
 800875e:	bfbc      	itt	lt
 8008760:	580b      	ldrlt	r3, [r1, r0]
 8008762:	18c0      	addlt	r0, r0, r3
 8008764:	4770      	bx	lr

08008766 <_raise_r>:
 8008766:	291f      	cmp	r1, #31
 8008768:	b538      	push	{r3, r4, r5, lr}
 800876a:	4605      	mov	r5, r0
 800876c:	460c      	mov	r4, r1
 800876e:	d904      	bls.n	800877a <_raise_r+0x14>
 8008770:	2316      	movs	r3, #22
 8008772:	6003      	str	r3, [r0, #0]
 8008774:	f04f 30ff 	mov.w	r0, #4294967295
 8008778:	bd38      	pop	{r3, r4, r5, pc}
 800877a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800877c:	b112      	cbz	r2, 8008784 <_raise_r+0x1e>
 800877e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008782:	b94b      	cbnz	r3, 8008798 <_raise_r+0x32>
 8008784:	4628      	mov	r0, r5
 8008786:	f000 f831 	bl	80087ec <_getpid_r>
 800878a:	4622      	mov	r2, r4
 800878c:	4601      	mov	r1, r0
 800878e:	4628      	mov	r0, r5
 8008790:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008794:	f000 b818 	b.w	80087c8 <_kill_r>
 8008798:	2b01      	cmp	r3, #1
 800879a:	d00a      	beq.n	80087b2 <_raise_r+0x4c>
 800879c:	1c59      	adds	r1, r3, #1
 800879e:	d103      	bne.n	80087a8 <_raise_r+0x42>
 80087a0:	2316      	movs	r3, #22
 80087a2:	6003      	str	r3, [r0, #0]
 80087a4:	2001      	movs	r0, #1
 80087a6:	e7e7      	b.n	8008778 <_raise_r+0x12>
 80087a8:	2100      	movs	r1, #0
 80087aa:	4620      	mov	r0, r4
 80087ac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80087b0:	4798      	blx	r3
 80087b2:	2000      	movs	r0, #0
 80087b4:	e7e0      	b.n	8008778 <_raise_r+0x12>
	...

080087b8 <raise>:
 80087b8:	4b02      	ldr	r3, [pc, #8]	@ (80087c4 <raise+0xc>)
 80087ba:	4601      	mov	r1, r0
 80087bc:	6818      	ldr	r0, [r3, #0]
 80087be:	f7ff bfd2 	b.w	8008766 <_raise_r>
 80087c2:	bf00      	nop
 80087c4:	2000001c 	.word	0x2000001c

080087c8 <_kill_r>:
 80087c8:	b538      	push	{r3, r4, r5, lr}
 80087ca:	2300      	movs	r3, #0
 80087cc:	4d06      	ldr	r5, [pc, #24]	@ (80087e8 <_kill_r+0x20>)
 80087ce:	4604      	mov	r4, r0
 80087d0:	4608      	mov	r0, r1
 80087d2:	4611      	mov	r1, r2
 80087d4:	602b      	str	r3, [r5, #0]
 80087d6:	f7f9 f802 	bl	80017de <_kill>
 80087da:	1c43      	adds	r3, r0, #1
 80087dc:	d102      	bne.n	80087e4 <_kill_r+0x1c>
 80087de:	682b      	ldr	r3, [r5, #0]
 80087e0:	b103      	cbz	r3, 80087e4 <_kill_r+0x1c>
 80087e2:	6023      	str	r3, [r4, #0]
 80087e4:	bd38      	pop	{r3, r4, r5, pc}
 80087e6:	bf00      	nop
 80087e8:	2000042c 	.word	0x2000042c

080087ec <_getpid_r>:
 80087ec:	f7f8 bff0 	b.w	80017d0 <_getpid>

080087f0 <_init>:
 80087f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087f2:	bf00      	nop
 80087f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087f6:	bc08      	pop	{r3}
 80087f8:	469e      	mov	lr, r3
 80087fa:	4770      	bx	lr

080087fc <_fini>:
 80087fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087fe:	bf00      	nop
 8008800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008802:	bc08      	pop	{r3}
 8008804:	469e      	mov	lr, r3
 8008806:	4770      	bx	lr
