#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 12 13:49:11 2020
# Process ID: 25234
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_1
# Command line: vivado project_1.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/mycores/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 6658.859 ; gain = 199.734 ; free physical = 21862 ; free virtual = 28758
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top main [current_fileset]
update_compile_order -fileset sources_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
CRITICAL WARNING: [BD 41-1287] Associated interface by name SEND2MMAP_AXIS not found for clock port /CLK
CRITICAL WARNING: [BD 41-1287] Associated interface by name S_AXIS_S2MM_0 not found for clock port /CLK
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- user.org:user:data_transfer:1.0 - data_transfer_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <design_1> from BD file </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_intf_nets data_transfer_0_M_AXIS] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins data_transfer_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
ipx::edit_ip_in_project -upgrade true -name data_transfer_v1_0_project -directory /home/rsaradhy/Work/trenz/vivado/project_1/project_1.tmp/data_transfer_v1_0_project /home/rsaradhy/Work/trenz/mycores/ip_repo/data_transfer_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/mycores/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/rsaradhy/Work/trenz/mycores/ip_repo/data_transfer_1.0/hdl/data_transfer_v1_0_M_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/rsaradhy/Work/trenz/mycores/ip_repo/data_transfer_1.0/hdl/data_transfer_v1_0.v:]
update_compile_order -fileset sources_1
current_project project_1
startgroup
set_property -dict [list CONFIG.C_M_AXIS_TDATA_WIDTH {32} CONFIG.C_M_AXIS_START_COUNT {32}] [get_bd_cells data_transfer_0]
endgroup
save_bd_design
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/MAXIS_WriteData.v]
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
endgroup
delete_bd_objs [get_bd_intf_nets data_transfer_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins data_transfer_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: Endpoint Slave READ_WRITE_MODE is WRITE_ONLY. To prevent illegal transaction from master to slave enable SUPPORTS_DECERR for S00_Entry through Advanced Properties.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 7782.066 ; gain = 0.000 ; free physical = 20297 ; free virtual = 27256
current_project data_transfer_v1_0_project
close_project
save_bd_design
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_data_transfer_0_0_synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 11
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/data_transfer_0/TDATA'(32) to net 'TDATA_1'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/data_transfer_0/TSTRB'(4) to net 'TSTRB_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/data_transfer_0/TDATA'(32) to net 'TDATA_1'(64) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/data_transfer_0/TSTRB'(4) to net 'TSTRB_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
Exporting to file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_transfer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = b1248a9a39605cab; cache size = 39.400 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = fd0d434326e6d817; cache size = 39.400 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_dma_0_0, cache-ID = d9fd8880814c8da5; cache size = 39.400 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Aug 12 15:03:34 2020] Launched design_1_data_transfer_0_0_synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/design_1_data_transfer_0_0_synth_1/runme.log
[Wed Aug 12 15:03:34 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 9027.902 ; gain = 54.492 ; free physical = 20030 ; free virtual = 27007
reset_run synth_1
reset_run design_1_data_transfer_0_0_synth_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets TDATA_1] [get_bd_ports TDATA]
startgroup
create_bd_port -dir I -from 31 -to 0 TDATA
connect_bd_net [get_bd_pins /data_transfer_0/TDATA] [get_bd_ports TDATA]
endgroup
delete_bd_objs [get_bd_nets TSTRB_1] [get_bd_ports TSTRB]
startgroup
create_bd_port -dir I -from 3 -to 0 TSTRB
connect_bd_net [get_bd_pins /data_transfer_0/TSTRB] [get_bd_ports TSTRB]
endgroup
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: Endpoint Slave READ_WRITE_MODE is WRITE_ONLY. To prevent illegal transaction from master to slave enable SUPPORTS_DECERR for S00_Entry through Advanced Properties.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9144.957 ; gain = 0.000 ; free physical = 19969 ; free virtual = 26952
launch_runs synth_1 -jobs 11
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
Exporting to file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_transfer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = fd0d434326e6d817; cache size = 39.400 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = b1248a9a39605cab; cache size = 39.400 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Aug 12 15:05:31 2020] Launched design_1_data_transfer_0_0_synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/design_1_data_transfer_0_0_synth_1/runme.log
[Wed Aug 12 15:05:31 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 11
[Wed Aug 12 15:08:21 2020] Launched synth_1...
Run output will be captured here: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/runme.log
close [ open /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v w ]
add_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFOs_Ultrascale
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:90]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'RDCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:93]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'WRCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:170]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'RDCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:173]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'WRCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:177]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:138]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'RDCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:141]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'WRCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:143]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:145]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module unisims_ver.FIFO36E2(PROG_EMPTY_THRESH=128,P...
Compiling module xil_defaultlib.FIFOs_Ultrascale(num_fifo=10)
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
Error: [Unisim FIFO36E2-117] READ_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.FIRST_FIFO
Error: [Unisim FIFO36E2-123] WRITE_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.FIRST_FIFO
Error: [Unisim FIFO36E2-117] READ_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[1].i_FIFO_FWFT
Error: [Unisim FIFO36E2-123] WRITE_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[1].i_FIFO_FWFT
Error: [Unisim FIFO36E2-117] READ_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[2].i_FIFO_FWFT
Error: [Unisim FIFO36E2-123] WRITE_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[2].i_FIFO_FWFT
Error: [Unisim FIFO36E2-117] READ_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[3].i_FIFO_FWFT
Error: [Unisim FIFO36E2-123] WRITE_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[3].i_FIFO_FWFT
Error: [Unisim FIFO36E2-117] READ_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[4].i_FIFO_FWFT
Error: [Unisim FIFO36E2-123] WRITE_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[4].i_FIFO_FWFT
Error: [Unisim FIFO36E2-117] READ_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[5].i_FIFO_FWFT
Error: [Unisim FIFO36E2-123] WRITE_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[5].i_FIFO_FWFT
Error: [Unisim FIFO36E2-117] READ_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[6].i_FIFO_FWFT
Error: [Unisim FIFO36E2-123] WRITE_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[6].i_FIFO_FWFT
Error: [Unisim FIFO36E2-117] READ_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[7].i_FIFO_FWFT
Error: [Unisim FIFO36E2-123] WRITE_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[7].i_FIFO_FWFT
Error: [Unisim FIFO36E2-117] READ_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[8].i_FIFO_FWFT
Error: [Unisim FIFO36E2-123] WRITE_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.fifo_inst[8].i_FIFO_FWFT
Error: [Unisim FIFO36E2-117] READ_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.LAST_FIFO
Error: [Unisim FIFO36E2-123] WRITE_WIDTH attribute is set to  32.  Legal values for this attribute are 4, 9, 18, 36 or 72. Instance: testbench_DDMTDSampler.DDMTD1.FIFOs_Ultrascale_1.LAST_FIFO
$finish called at time : 101 ps : File "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/FIFO36E2.v" Line 1232
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 9746.320 ; gain = 0.000 ; free physical = 18934 ; free virtual = 26027
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_DDMTDSampler' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_6 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_6 -L xilinx_vip -prj testbench_DDMTDSampler_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDMTD_Sampler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFOs_Ultrascale
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_DDMTDSampler
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rsaradhy/Software/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 07ed4253ce224be2afe0fc0be078be9c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_DDMTDSampler_behav xil_defaultlib.testbench_DDMTDSampler xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:90]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'RDCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:93]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'WRCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:95]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:97]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:170]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'RDCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:173]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'WRCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:175]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:177]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 64 for port 'DOUT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:138]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'RDCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:141]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 14 for port 'WRCOUNT' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:143]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 64 for port 'DIN' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:145]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FIFO36E2(FIRST_WORD_FALL_THROUGH...
Compiling module unisims_ver.FIFO36E2(PROG_EMPTY_THRESH=128,P...
Compiling module xil_defaultlib.FIFOs_Ultrascale(num_fifo=10)
Compiling module xil_defaultlib.DDMTD_Sampler
Compiling module xil_defaultlib.testbench_DDMTDSampler
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_DDMTDSampler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_DDMTDSampler_behav -key {Behavioral:sim_1:Functional:testbench_DDMTDSampler} -tclbatch {testbench_DDMTDSampler.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source testbench_DDMTDSampler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_DDMTDSampler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9846.578 ; gain = 0.000 ; free physical = 18943 ; free virtual = 26037
