attr __file__ str ./benchmarks/express/fir1/fir1_DFG.1_0.txt
attr __name__ str ./benchmarks/express/fir1/fir1_DFG.1_0.txt
vertex __inserted_outport_0.out0
vertex __inserted_outport_0.in0
vertex __inserted_inport_2.out0
vertex __inserted_inport_2.in0
vertex __inserted_inport_2
vertex __inserted_inport_1.out0
vertex MUL_8.in1
vertex __inserted_inport_1.in0
vertex MUL_8.out0
vertex MUL_8
vertex __inserted_inport_0.out0
vertex MUL_8.in0
vertex __inserted_outport_0
vertex ADD_16.in1
vertex ADD_16.in0
vertex ADD_16
vertex ADD_16.out0
vertex __inserted_inport_0.in0
vertex __inserted_inport_0
vertex __inserted_inport_1
net __inserted_outport_0.in0 __inserted_outport_0
net __inserted_inport_2.out0 ADD_16.in0
net __inserted_inport_2.in0 __inserted_inport_2
net __inserted_inport_2 __inserted_inport_2.out0
net __inserted_inport_1.out0 MUL_8.in0
net MUL_8.in1 MUL_8
net __inserted_inport_1.in0 __inserted_inport_1
net MUL_8.out0 ADD_16.in1
net MUL_8 MUL_8.out0
net __inserted_inport_0.out0 MUL_8.in1
net MUL_8.in0 MUL_8
net __inserted_outport_0 __inserted_outport_0.out0
net ADD_16.in1 ADD_16
net ADD_16.in0 ADD_16
net ADD_16 ADD_16.out0
net ADD_16.out0 __inserted_outport_0.in0
net __inserted_inport_0.in0 __inserted_inport_0
net __inserted_inport_0 __inserted_inport_0.out0
net __inserted_inport_1 __inserted_inport_1.out0
