{
  "module_name": "stm32f7-rcc.h",
  "hash_id": "bdff4c5bd68430d58601ea3b6352efc1bd0c07ad8c39989258b426b62968c8f5",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/mfd/stm32f7-rcc.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_MFD_STM32F7_RCC_H\n#define _DT_BINDINGS_MFD_STM32F7_RCC_H\n\n \n#define STM32F7_RCC_AHB1_GPIOA\t\t0\n#define STM32F7_RCC_AHB1_GPIOB\t\t1\n#define STM32F7_RCC_AHB1_GPIOC\t\t2\n#define STM32F7_RCC_AHB1_GPIOD\t\t3\n#define STM32F7_RCC_AHB1_GPIOE\t\t4\n#define STM32F7_RCC_AHB1_GPIOF\t\t5\n#define STM32F7_RCC_AHB1_GPIOG\t\t6\n#define STM32F7_RCC_AHB1_GPIOH\t\t7\n#define STM32F7_RCC_AHB1_GPIOI\t\t8\n#define STM32F7_RCC_AHB1_GPIOJ\t\t9\n#define STM32F7_RCC_AHB1_GPIOK\t\t10\n#define STM32F7_RCC_AHB1_CRC\t\t12\n#define STM32F7_RCC_AHB1_BKPSRAM\t18\n#define STM32F7_RCC_AHB1_DTCMRAM\t20\n#define STM32F7_RCC_AHB1_DMA1\t\t21\n#define STM32F7_RCC_AHB1_DMA2\t\t22\n#define STM32F7_RCC_AHB1_DMA2D\t\t23\n#define STM32F7_RCC_AHB1_ETHMAC\t\t25\n#define STM32F7_RCC_AHB1_ETHMACTX\t26\n#define STM32F7_RCC_AHB1_ETHMACRX\t27\n#define STM32FF_RCC_AHB1_ETHMACPTP\t28\n#define STM32F7_RCC_AHB1_OTGHS\t\t29\n#define STM32F7_RCC_AHB1_OTGHSULPI\t30\n\n#define STM32F7_AHB1_RESET(bit) (STM32F7_RCC_AHB1_##bit + (0x10 * 8))\n#define STM32F7_AHB1_CLOCK(bit) (STM32F7_RCC_AHB1_##bit)\n\n\n \n#define STM32F7_RCC_AHB2_DCMI\t\t0\n#define STM32F7_RCC_AHB2_CRYP\t\t4\n#define STM32F7_RCC_AHB2_HASH\t\t5\n#define STM32F7_RCC_AHB2_RNG\t\t6\n#define STM32F7_RCC_AHB2_OTGFS\t\t7\n\n#define STM32F7_AHB2_RESET(bit)\t(STM32F7_RCC_AHB2_##bit + (0x14 * 8))\n#define STM32F7_AHB2_CLOCK(bit)\t(STM32F7_RCC_AHB2_##bit + 0x20)\n\n \n#define STM32F7_RCC_AHB3_FMC\t\t0\n#define STM32F7_RCC_AHB3_QSPI\t\t1\n\n#define STM32F7_AHB3_RESET(bit)\t(STM32F7_RCC_AHB3_##bit + (0x18 * 8))\n#define STM32F7_AHB3_CLOCK(bit)\t(STM32F7_RCC_AHB3_##bit + 0x40)\n\n \n#define STM32F7_RCC_APB1_TIM2\t\t0\n#define STM32F7_RCC_APB1_TIM3\t\t1\n#define STM32F7_RCC_APB1_TIM4\t\t2\n#define STM32F7_RCC_APB1_TIM5\t\t3\n#define STM32F7_RCC_APB1_TIM6\t\t4\n#define STM32F7_RCC_APB1_TIM7\t\t5\n#define STM32F7_RCC_APB1_TIM12\t\t6\n#define STM32F7_RCC_APB1_TIM13\t\t7\n#define STM32F7_RCC_APB1_TIM14\t\t8\n#define STM32F7_RCC_APB1_LPTIM1\t\t9\n#define STM32F7_RCC_APB1_WWDG\t\t11\n#define STM32F7_RCC_APB1_CAN3\t\t13\n#define STM32F7_RCC_APB1_SPI2\t\t14\n#define STM32F7_RCC_APB1_SPI3\t\t15\n#define STM32F7_RCC_APB1_SPDIFRX\t16\n#define STM32F7_RCC_APB1_UART2\t\t17\n#define STM32F7_RCC_APB1_UART3\t\t18\n#define STM32F7_RCC_APB1_UART4\t\t19\n#define STM32F7_RCC_APB1_UART5\t\t20\n#define STM32F7_RCC_APB1_I2C1\t\t21\n#define STM32F7_RCC_APB1_I2C2\t\t22\n#define STM32F7_RCC_APB1_I2C3\t\t23\n#define STM32F7_RCC_APB1_I2C4\t\t24\n#define STM32F7_RCC_APB1_CAN1\t\t25\n#define STM32F7_RCC_APB1_CAN2\t\t26\n#define STM32F7_RCC_APB1_CEC\t\t27\n#define STM32F7_RCC_APB1_PWR\t\t28\n#define STM32F7_RCC_APB1_DAC\t\t29\n#define STM32F7_RCC_APB1_UART7\t\t30\n#define STM32F7_RCC_APB1_UART8\t\t31\n\n#define STM32F7_APB1_RESET(bit)\t(STM32F7_RCC_APB1_##bit + (0x20 * 8))\n#define STM32F7_APB1_CLOCK(bit)\t(STM32F7_RCC_APB1_##bit + 0x80)\n\n \n#define STM32F7_RCC_APB2_TIM1\t\t0\n#define STM32F7_RCC_APB2_TIM8\t\t1\n#define STM32F7_RCC_APB2_USART1\t\t4\n#define STM32F7_RCC_APB2_USART6\t\t5\n#define STM32F7_RCC_APB2_SDMMC2\t\t7\n#define STM32F7_RCC_APB2_ADC1\t\t8\n#define STM32F7_RCC_APB2_ADC2\t\t9\n#define STM32F7_RCC_APB2_ADC3\t\t10\n#define STM32F7_RCC_APB2_SDMMC1\t\t11\n#define STM32F7_RCC_APB2_SPI1\t\t12\n#define STM32F7_RCC_APB2_SPI4\t\t13\n#define STM32F7_RCC_APB2_SYSCFG\t\t14\n#define STM32F7_RCC_APB2_TIM9\t\t16\n#define STM32F7_RCC_APB2_TIM10\t\t17\n#define STM32F7_RCC_APB2_TIM11\t\t18\n#define STM32F7_RCC_APB2_SPI5\t\t20\n#define STM32F7_RCC_APB2_SPI6\t\t21\n#define STM32F7_RCC_APB2_SAI1\t\t22\n#define STM32F7_RCC_APB2_SAI2\t\t23\n#define STM32F7_RCC_APB2_LTDC\t\t26\n\n#define STM32F7_APB2_RESET(bit)\t(STM32F7_RCC_APB2_##bit + (0x24 * 8))\n#define STM32F7_APB2_CLOCK(bit)\t(STM32F7_RCC_APB2_##bit + 0xA0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}