/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_AFECNX_0_H__
#define BCHP_AFECNX_0_H__

/***************************************************************************
 *AFECNX_0 - AFECNX Register Set Shared by All Channels
 ***************************************************************************/
#define BCHP_AFECNX_0_GLOBAL_CONFIG              0x06000100 /* Global Config Register */
#define BCHP_AFECNX_0_CHANNEL_EMPTY              0x06000108 /* Channel Empty Register */
#define BCHP_AFECNX_0_GLOBAL_RESET               0x0600010c /* Global Reset Register */
#define BCHP_AFECNX_0_BCH_DEC_PARAM              0x06000110 /* BCH Decoder Configuration Register */
#define BCHP_AFECNX_0_QBUF_CTRL                  0x06000114 /* Qbuffer Configuration Register */
#define BCHP_AFECNX_0_QBUF_STATUS                0x06000118 /* Qbuffer Status        Register */
#define BCHP_AFECNX_0_BIST_CTRL                  0x0600011c /* BIST Configuration Register */
#define BCHP_AFECNX_0_LDPC_MEM_POWER             0x06000120 /* Dynamic memory shut down */
#define BCHP_AFECNX_0_BCH_TPCTL                  0x06000124 /* BCH Block Testport Control Register */
#define BCHP_AFECNX_0_BCH_TPIN0                  0x06000128 /* BCH stand alone testport input 0 */
#define BCHP_AFECNX_0_BCH_TPIN1                  0x0600012c /* BCH stand alone testport input 1 */
#define BCHP_AFECNX_0_BCH_TPOUT0                 0x06000130 /* BCH stand alone testport output 0 */
#define BCHP_AFECNX_0_BCH_TPOUT1                 0x06000134 /* BCH stand alone testport output 1 */
#define BCHP_AFECNX_0_TEST_CONFIG                0x06000138 /* AFEC Test Configuration Register */
#define BCHP_AFECNX_0_QBUF_SIG                   0x0600013c /* Qbuffer Signature */
#define BCHP_AFECNX_0_COMB_SMTH_FIFO_MIN         0x06000140 /* Combined Smoother Fifo Min */
#define BCHP_AFECNX_0_COMB_SMTH_FIFO_MAX         0x06000144 /* Combined Smoother Fifo Max */

/***************************************************************************
 *GLOBAL_CONFIG - Global Config Register
 ***************************************************************************/
/* AFECNX_0 :: GLOBAL_CONFIG :: reserved0 [31:05] */
#define BCHP_AFECNX_0_GLOBAL_CONFIG_reserved0_MASK                 0xffffffe0
#define BCHP_AFECNX_0_GLOBAL_CONFIG_reserved0_SHIFT                5

/* AFECNX_0 :: GLOBAL_CONFIG :: LDPC_FIXED_LATENCY [04:04] */
#define BCHP_AFECNX_0_GLOBAL_CONFIG_LDPC_FIXED_LATENCY_MASK        0x00000010
#define BCHP_AFECNX_0_GLOBAL_CONFIG_LDPC_FIXED_LATENCY_SHIFT       4
#define BCHP_AFECNX_0_GLOBAL_CONFIG_LDPC_FIXED_LATENCY_DEFAULT     0x00000001

/* AFECNX_0 :: GLOBAL_CONFIG :: LDPC_ENA [03:03] */
#define BCHP_AFECNX_0_GLOBAL_CONFIG_LDPC_ENA_MASK                  0x00000008
#define BCHP_AFECNX_0_GLOBAL_CONFIG_LDPC_ENA_SHIFT                 3
#define BCHP_AFECNX_0_GLOBAL_CONFIG_LDPC_ENA_DEFAULT               0x00000000

/* AFECNX_0 :: GLOBAL_CONFIG :: ENABLE_CLK_GATING [02:02] */
#define BCHP_AFECNX_0_GLOBAL_CONFIG_ENABLE_CLK_GATING_MASK         0x00000004
#define BCHP_AFECNX_0_GLOBAL_CONFIG_ENABLE_CLK_GATING_SHIFT        2
#define BCHP_AFECNX_0_GLOBAL_CONFIG_ENABLE_CLK_GATING_DEFAULT      0x00000000

/* AFECNX_0 :: GLOBAL_CONFIG :: RATE_3o5_SWAP [01:01] */
#define BCHP_AFECNX_0_GLOBAL_CONFIG_RATE_3o5_SWAP_MASK             0x00000002
#define BCHP_AFECNX_0_GLOBAL_CONFIG_RATE_3o5_SWAP_SHIFT            1
#define BCHP_AFECNX_0_GLOBAL_CONFIG_RATE_3o5_SWAP_DEFAULT          0x00000001

/* AFECNX_0 :: GLOBAL_CONFIG :: SHORT_CODE [00:00] */
#define BCHP_AFECNX_0_GLOBAL_CONFIG_SHORT_CODE_MASK                0x00000001
#define BCHP_AFECNX_0_GLOBAL_CONFIG_SHORT_CODE_SHIFT               0
#define BCHP_AFECNX_0_GLOBAL_CONFIG_SHORT_CODE_DEFAULT             0x00000000

/***************************************************************************
 *CHANNEL_EMPTY - Channel Empty Register
 ***************************************************************************/
/* AFECNX_0 :: CHANNEL_EMPTY :: reserved0 [31:02] */
#define BCHP_AFECNX_0_CHANNEL_EMPTY_reserved0_MASK                 0xfffffffc
#define BCHP_AFECNX_0_CHANNEL_EMPTY_reserved0_SHIFT                2

/* AFECNX_0 :: CHANNEL_EMPTY :: CH_1_EMPTY [01:01] */
#define BCHP_AFECNX_0_CHANNEL_EMPTY_CH_1_EMPTY_MASK                0x00000002
#define BCHP_AFECNX_0_CHANNEL_EMPTY_CH_1_EMPTY_SHIFT               1
#define BCHP_AFECNX_0_CHANNEL_EMPTY_CH_1_EMPTY_DEFAULT             0x00000001

/* AFECNX_0 :: CHANNEL_EMPTY :: CH_0_EMPTY [00:00] */
#define BCHP_AFECNX_0_CHANNEL_EMPTY_CH_0_EMPTY_MASK                0x00000001
#define BCHP_AFECNX_0_CHANNEL_EMPTY_CH_0_EMPTY_SHIFT               0
#define BCHP_AFECNX_0_CHANNEL_EMPTY_CH_0_EMPTY_DEFAULT             0x00000001

/***************************************************************************
 *GLOBAL_RESET - Global Reset Register
 ***************************************************************************/
/* AFECNX_0 :: GLOBAL_RESET :: reserved0 [31:09] */
#define BCHP_AFECNX_0_GLOBAL_RESET_reserved0_MASK                  0xfffffe00
#define BCHP_AFECNX_0_GLOBAL_RESET_reserved0_SHIFT                 9

/* AFECNX_0 :: GLOBAL_RESET :: CH_1_CFG_RST [08:08] */
#define BCHP_AFECNX_0_GLOBAL_RESET_CH_1_CFG_RST_MASK               0x00000100
#define BCHP_AFECNX_0_GLOBAL_RESET_CH_1_CFG_RST_SHIFT              8
#define BCHP_AFECNX_0_GLOBAL_RESET_CH_1_CFG_RST_DEFAULT            0x00000000

/* AFECNX_0 :: GLOBAL_RESET :: CH_0_CFG_RST [07:07] */
#define BCHP_AFECNX_0_GLOBAL_RESET_CH_0_CFG_RST_MASK               0x00000080
#define BCHP_AFECNX_0_GLOBAL_RESET_CH_0_CFG_RST_SHIFT              7
#define BCHP_AFECNX_0_GLOBAL_RESET_CH_0_CFG_RST_DEFAULT            0x00000000

/* AFECNX_0 :: GLOBAL_RESET :: LLM_DP_RST [06:06] */
#define BCHP_AFECNX_0_GLOBAL_RESET_LLM_DP_RST_MASK                 0x00000040
#define BCHP_AFECNX_0_GLOBAL_RESET_LLM_DP_RST_SHIFT                6
#define BCHP_AFECNX_0_GLOBAL_RESET_LLM_DP_RST_DEFAULT              0x00000000

/* AFECNX_0 :: GLOBAL_RESET :: QBUF_DP_RST [05:05] */
#define BCHP_AFECNX_0_GLOBAL_RESET_QBUF_DP_RST_MASK                0x00000020
#define BCHP_AFECNX_0_GLOBAL_RESET_QBUF_DP_RST_SHIFT               5
#define BCHP_AFECNX_0_GLOBAL_RESET_QBUF_DP_RST_DEFAULT             0x00000000

/* AFECNX_0 :: GLOBAL_RESET :: METGEN_DP_RST [04:04] */
#define BCHP_AFECNX_0_GLOBAL_RESET_METGEN_DP_RST_MASK              0x00000010
#define BCHP_AFECNX_0_GLOBAL_RESET_METGEN_DP_RST_SHIFT             4
#define BCHP_AFECNX_0_GLOBAL_RESET_METGEN_DP_RST_DEFAULT           0x00000000

/* AFECNX_0 :: GLOBAL_RESET :: BCH_DEC_DP_RST [03:03] */
#define BCHP_AFECNX_0_GLOBAL_RESET_BCH_DEC_DP_RST_MASK             0x00000008
#define BCHP_AFECNX_0_GLOBAL_RESET_BCH_DEC_DP_RST_SHIFT            3
#define BCHP_AFECNX_0_GLOBAL_RESET_BCH_DEC_DP_RST_DEFAULT          0x00000000

/* AFECNX_0 :: GLOBAL_RESET :: BCH_GLB_DP_RST [02:02] */
#define BCHP_AFECNX_0_GLOBAL_RESET_BCH_GLB_DP_RST_MASK             0x00000004
#define BCHP_AFECNX_0_GLOBAL_RESET_BCH_GLB_DP_RST_SHIFT            2
#define BCHP_AFECNX_0_GLOBAL_RESET_BCH_GLB_DP_RST_DEFAULT          0x00000000

/* AFECNX_0 :: GLOBAL_RESET :: LDPC_DP_RST [01:01] */
#define BCHP_AFECNX_0_GLOBAL_RESET_LDPC_DP_RST_MASK                0x00000002
#define BCHP_AFECNX_0_GLOBAL_RESET_LDPC_DP_RST_SHIFT               1
#define BCHP_AFECNX_0_GLOBAL_RESET_LDPC_DP_RST_DEFAULT             0x00000000

/* AFECNX_0 :: GLOBAL_RESET :: AFECNX_DP_RST [00:00] */
#define BCHP_AFECNX_0_GLOBAL_RESET_AFECNX_DP_RST_MASK              0x00000001
#define BCHP_AFECNX_0_GLOBAL_RESET_AFECNX_DP_RST_SHIFT             0
#define BCHP_AFECNX_0_GLOBAL_RESET_AFECNX_DP_RST_DEFAULT           0x00000000

/***************************************************************************
 *BCH_DEC_PARAM - BCH Decoder Configuration Register
 ***************************************************************************/
/* AFECNX_0 :: BCH_DEC_PARAM :: bch_num_deccycles_short [31:16] */
#define BCHP_AFECNX_0_BCH_DEC_PARAM_bch_num_deccycles_short_MASK   0xffff0000
#define BCHP_AFECNX_0_BCH_DEC_PARAM_bch_num_deccycles_short_SHIFT  16
#define BCHP_AFECNX_0_BCH_DEC_PARAM_bch_num_deccycles_short_DEFAULT 0x00000e10

/* AFECNX_0 :: BCH_DEC_PARAM :: bch_num_deccycles_long [15:00] */
#define BCHP_AFECNX_0_BCH_DEC_PARAM_bch_num_deccycles_long_MASK    0x0000ffff
#define BCHP_AFECNX_0_BCH_DEC_PARAM_bch_num_deccycles_long_SHIFT   0
#define BCHP_AFECNX_0_BCH_DEC_PARAM_bch_num_deccycles_long_DEFAULT 0x00003908

/***************************************************************************
 *QBUF_CTRL - Qbuffer Configuration Register
 ***************************************************************************/
/* AFECNX_0 :: QBUF_CTRL :: reserved_for_eco0 [31:28] */
#define BCHP_AFECNX_0_QBUF_CTRL_reserved_for_eco0_MASK             0xf0000000
#define BCHP_AFECNX_0_QBUF_CTRL_reserved_for_eco0_SHIFT            28
#define BCHP_AFECNX_0_QBUF_CTRL_reserved_for_eco0_DEFAULT          0x00000000

/* AFECNX_0 :: QBUF_CTRL :: CH_1_LFSR_BF_CHK_EN [27:27] */
#define BCHP_AFECNX_0_QBUF_CTRL_CH_1_LFSR_BF_CHK_EN_MASK           0x08000000
#define BCHP_AFECNX_0_QBUF_CTRL_CH_1_LFSR_BF_CHK_EN_SHIFT          27
#define BCHP_AFECNX_0_QBUF_CTRL_CH_1_LFSR_BF_CHK_EN_DEFAULT        0x00000000

/* AFECNX_0 :: QBUF_CTRL :: CH_1_LFSR_AF_CHK_EN [26:26] */
#define BCHP_AFECNX_0_QBUF_CTRL_CH_1_LFSR_AF_CHK_EN_MASK           0x04000000
#define BCHP_AFECNX_0_QBUF_CTRL_CH_1_LFSR_AF_CHK_EN_SHIFT          26
#define BCHP_AFECNX_0_QBUF_CTRL_CH_1_LFSR_AF_CHK_EN_DEFAULT        0x00000000

/* AFECNX_0 :: QBUF_CTRL :: CH_0_LFSR_BF_CHK_EN [25:25] */
#define BCHP_AFECNX_0_QBUF_CTRL_CH_0_LFSR_BF_CHK_EN_MASK           0x02000000
#define BCHP_AFECNX_0_QBUF_CTRL_CH_0_LFSR_BF_CHK_EN_SHIFT          25
#define BCHP_AFECNX_0_QBUF_CTRL_CH_0_LFSR_BF_CHK_EN_DEFAULT        0x00000000

/* AFECNX_0 :: QBUF_CTRL :: CH_0_LFSR_AF_CHK_EN [24:24] */
#define BCHP_AFECNX_0_QBUF_CTRL_CH_0_LFSR_AF_CHK_EN_MASK           0x01000000
#define BCHP_AFECNX_0_QBUF_CTRL_CH_0_LFSR_AF_CHK_EN_SHIFT          24
#define BCHP_AFECNX_0_QBUF_CTRL_CH_0_LFSR_AF_CHK_EN_DEFAULT        0x00000000

/* AFECNX_0 :: QBUF_CTRL :: MIN_SEG_RESET [23:23] */
#define BCHP_AFECNX_0_QBUF_CTRL_MIN_SEG_RESET_MASK                 0x00800000
#define BCHP_AFECNX_0_QBUF_CTRL_MIN_SEG_RESET_SHIFT                23
#define BCHP_AFECNX_0_QBUF_CTRL_MIN_SEG_RESET_DEFAULT              0x00000000

/* AFECNX_0 :: QBUF_CTRL :: MAX_SEG_RESET [22:22] */
#define BCHP_AFECNX_0_QBUF_CTRL_MAX_SEG_RESET_MASK                 0x00400000
#define BCHP_AFECNX_0_QBUF_CTRL_MAX_SEG_RESET_SHIFT                22
#define BCHP_AFECNX_0_QBUF_CTRL_MAX_SEG_RESET_DEFAULT              0x00000000

/* AFECNX_0 :: QBUF_CTRL :: MIN_SEG_THRESHOLD [21:16] */
#define BCHP_AFECNX_0_QBUF_CTRL_MIN_SEG_THRESHOLD_MASK             0x003f0000
#define BCHP_AFECNX_0_QBUF_CTRL_MIN_SEG_THRESHOLD_SHIFT            16
#define BCHP_AFECNX_0_QBUF_CTRL_MIN_SEG_THRESHOLD_DEFAULT          0x00000005

/* AFECNX_0 :: QBUF_CTRL :: reserved_for_eco1 [15:14] */
#define BCHP_AFECNX_0_QBUF_CTRL_reserved_for_eco1_MASK             0x0000c000
#define BCHP_AFECNX_0_QBUF_CTRL_reserved_for_eco1_SHIFT            14
#define BCHP_AFECNX_0_QBUF_CTRL_reserved_for_eco1_DEFAULT          0x00000000

/* AFECNX_0 :: QBUF_CTRL :: AFIFO_MUX_SEL [13:13] */
#define BCHP_AFECNX_0_QBUF_CTRL_AFIFO_MUX_SEL_MASK                 0x00002000
#define BCHP_AFECNX_0_QBUF_CTRL_AFIFO_MUX_SEL_SHIFT                13
#define BCHP_AFECNX_0_QBUF_CTRL_AFIFO_MUX_SEL_DEFAULT              0x00000000

/* AFECNX_0 :: QBUF_CTRL :: FRAME_CYCLES_OVR [12:12] */
#define BCHP_AFECNX_0_QBUF_CTRL_FRAME_CYCLES_OVR_MASK              0x00001000
#define BCHP_AFECNX_0_QBUF_CTRL_FRAME_CYCLES_OVR_SHIFT             12
#define BCHP_AFECNX_0_QBUF_CTRL_FRAME_CYCLES_OVR_DEFAULT           0x00000000

/* AFECNX_0 :: QBUF_CTRL :: FRAME_CYCLES_QPSK_EXT [11:08] */
#define BCHP_AFECNX_0_QBUF_CTRL_FRAME_CYCLES_QPSK_EXT_MASK         0x00000f00
#define BCHP_AFECNX_0_QBUF_CTRL_FRAME_CYCLES_QPSK_EXT_SHIFT        8
#define BCHP_AFECNX_0_QBUF_CTRL_FRAME_CYCLES_QPSK_EXT_DEFAULT      0x00000004

/* AFECNX_0 :: QBUF_CTRL :: WINDOW_SIZE [07:04] */
#define BCHP_AFECNX_0_QBUF_CTRL_WINDOW_SIZE_MASK                   0x000000f0
#define BCHP_AFECNX_0_QBUF_CTRL_WINDOW_SIZE_SHIFT                  4
#define BCHP_AFECNX_0_QBUF_CTRL_WINDOW_SIZE_DEFAULT                0x00000008

/* AFECNX_0 :: QBUF_CTRL :: reserved2 [03:01] */
#define BCHP_AFECNX_0_QBUF_CTRL_reserved2_MASK                     0x0000000e
#define BCHP_AFECNX_0_QBUF_CTRL_reserved2_SHIFT                    1

/* AFECNX_0 :: QBUF_CTRL :: DISCARD_FRMOVRF_EN [00:00] */
#define BCHP_AFECNX_0_QBUF_CTRL_DISCARD_FRMOVRF_EN_MASK            0x00000001
#define BCHP_AFECNX_0_QBUF_CTRL_DISCARD_FRMOVRF_EN_SHIFT           0
#define BCHP_AFECNX_0_QBUF_CTRL_DISCARD_FRMOVRF_EN_DEFAULT         0x00000000

/***************************************************************************
 *QBUF_STATUS - Qbuffer Status        Register
 ***************************************************************************/
/* AFECNX_0 :: QBUF_STATUS :: reserved0 [31:30] */
#define BCHP_AFECNX_0_QBUF_STATUS_reserved0_MASK                   0xc0000000
#define BCHP_AFECNX_0_QBUF_STATUS_reserved0_SHIFT                  30

/* AFECNX_0 :: QBUF_STATUS :: NO_SEG_IN_USE [29:24] */
#define BCHP_AFECNX_0_QBUF_STATUS_NO_SEG_IN_USE_MASK               0x3f000000
#define BCHP_AFECNX_0_QBUF_STATUS_NO_SEG_IN_USE_SHIFT              24
#define BCHP_AFECNX_0_QBUF_STATUS_NO_SEG_IN_USE_DEFAULT            0x00000000

/* AFECNX_0 :: QBUF_STATUS :: reserved1 [23:22] */
#define BCHP_AFECNX_0_QBUF_STATUS_reserved1_MASK                   0x00c00000
#define BCHP_AFECNX_0_QBUF_STATUS_reserved1_SHIFT                  22

/* AFECNX_0 :: QBUF_STATUS :: MIN_SEG_IN_USE [21:16] */
#define BCHP_AFECNX_0_QBUF_STATUS_MIN_SEG_IN_USE_MASK              0x003f0000
#define BCHP_AFECNX_0_QBUF_STATUS_MIN_SEG_IN_USE_SHIFT             16
#define BCHP_AFECNX_0_QBUF_STATUS_MIN_SEG_IN_USE_DEFAULT           0x0000003f

/* AFECNX_0 :: QBUF_STATUS :: CH_1_LFSR_BF_FAIL [15:15] */
#define BCHP_AFECNX_0_QBUF_STATUS_CH_1_LFSR_BF_FAIL_MASK           0x00008000
#define BCHP_AFECNX_0_QBUF_STATUS_CH_1_LFSR_BF_FAIL_SHIFT          15
#define BCHP_AFECNX_0_QBUF_STATUS_CH_1_LFSR_BF_FAIL_DEFAULT        0x00000000

/* AFECNX_0 :: QBUF_STATUS :: CH_1_LFSR_AF_FAIL [14:14] */
#define BCHP_AFECNX_0_QBUF_STATUS_CH_1_LFSR_AF_FAIL_MASK           0x00004000
#define BCHP_AFECNX_0_QBUF_STATUS_CH_1_LFSR_AF_FAIL_SHIFT          14
#define BCHP_AFECNX_0_QBUF_STATUS_CH_1_LFSR_AF_FAIL_DEFAULT        0x00000000

/* AFECNX_0 :: QBUF_STATUS :: CH_0_LFSR_BF_FAIL [13:13] */
#define BCHP_AFECNX_0_QBUF_STATUS_CH_0_LFSR_BF_FAIL_MASK           0x00002000
#define BCHP_AFECNX_0_QBUF_STATUS_CH_0_LFSR_BF_FAIL_SHIFT          13
#define BCHP_AFECNX_0_QBUF_STATUS_CH_0_LFSR_BF_FAIL_DEFAULT        0x00000000

/* AFECNX_0 :: QBUF_STATUS :: CH_0_LFSR_AF_FAIL [12:12] */
#define BCHP_AFECNX_0_QBUF_STATUS_CH_0_LFSR_AF_FAIL_MASK           0x00001000
#define BCHP_AFECNX_0_QBUF_STATUS_CH_0_LFSR_AF_FAIL_SHIFT          12
#define BCHP_AFECNX_0_QBUF_STATUS_CH_0_LFSR_AF_FAIL_DEFAULT        0x00000000

/* AFECNX_0 :: QBUF_STATUS :: reserved2 [11:06] */
#define BCHP_AFECNX_0_QBUF_STATUS_reserved2_MASK                   0x00000fc0
#define BCHP_AFECNX_0_QBUF_STATUS_reserved2_SHIFT                  6

/* AFECNX_0 :: QBUF_STATUS :: MAX_SEG_IN_USE [05:00] */
#define BCHP_AFECNX_0_QBUF_STATUS_MAX_SEG_IN_USE_MASK              0x0000003f
#define BCHP_AFECNX_0_QBUF_STATUS_MAX_SEG_IN_USE_SHIFT             0
#define BCHP_AFECNX_0_QBUF_STATUS_MAX_SEG_IN_USE_DEFAULT           0x00000000

/***************************************************************************
 *BIST_CTRL - BIST Configuration Register
 ***************************************************************************/
/* AFECNX_0 :: BIST_CTRL :: reserved0 [31:24] */
#define BCHP_AFECNX_0_BIST_CTRL_reserved0_MASK                     0xff000000
#define BCHP_AFECNX_0_BIST_CTRL_reserved0_SHIFT                    24

/* AFECNX_0 :: BIST_CTRL :: TP_CONFIG [23:20] */
#define BCHP_AFECNX_0_BIST_CTRL_TP_CONFIG_MASK                     0x00f00000
#define BCHP_AFECNX_0_BIST_CTRL_TP_CONFIG_SHIFT                    20
#define BCHP_AFECNX_0_BIST_CTRL_TP_CONFIG_DEFAULT                  0x00000000

/* AFECNX_0 :: BIST_CTRL :: reserved1 [19:17] */
#define BCHP_AFECNX_0_BIST_CTRL_reserved1_MASK                     0x000e0000
#define BCHP_AFECNX_0_BIST_CTRL_reserved1_SHIFT                    17

/* AFECNX_0 :: BIST_CTRL :: TP_EN [16:16] */
#define BCHP_AFECNX_0_BIST_CTRL_TP_EN_MASK                         0x00010000
#define BCHP_AFECNX_0_BIST_CTRL_TP_EN_SHIFT                        16
#define BCHP_AFECNX_0_BIST_CTRL_TP_EN_DEFAULT                      0x00000000

/* AFECNX_0 :: BIST_CTRL :: reserved2 [15:14] */
#define BCHP_AFECNX_0_BIST_CTRL_reserved2_MASK                     0x0000c000
#define BCHP_AFECNX_0_BIST_CTRL_reserved2_SHIFT                    14

/* AFECNX_0 :: BIST_CTRL :: BIST_NUMFRAMES [13:04] */
#define BCHP_AFECNX_0_BIST_CTRL_BIST_NUMFRAMES_MASK                0x00003ff0
#define BCHP_AFECNX_0_BIST_CTRL_BIST_NUMFRAMES_SHIFT               4
#define BCHP_AFECNX_0_BIST_CTRL_BIST_NUMFRAMES_DEFAULT             0x00000040

/* AFECNX_0 :: BIST_CTRL :: reserved3 [03:02] */
#define BCHP_AFECNX_0_BIST_CTRL_reserved3_MASK                     0x0000000c
#define BCHP_AFECNX_0_BIST_CTRL_reserved3_SHIFT                    2

/* AFECNX_0 :: BIST_CTRL :: BIST_CONTINUE [01:01] */
#define BCHP_AFECNX_0_BIST_CTRL_BIST_CONTINUE_MASK                 0x00000002
#define BCHP_AFECNX_0_BIST_CTRL_BIST_CONTINUE_SHIFT                1
#define BCHP_AFECNX_0_BIST_CTRL_BIST_CONTINUE_DEFAULT              0x00000000

/* AFECNX_0 :: BIST_CTRL :: BIST_EN [00:00] */
#define BCHP_AFECNX_0_BIST_CTRL_BIST_EN_MASK                       0x00000001
#define BCHP_AFECNX_0_BIST_CTRL_BIST_EN_SHIFT                      0
#define BCHP_AFECNX_0_BIST_CTRL_BIST_EN_DEFAULT                    0x00000000

/***************************************************************************
 *LDPC_MEM_POWER - Dynamic memory shut down
 ***************************************************************************/
/* AFECNX_0 :: LDPC_MEM_POWER :: ENABLE_PWR_SEQ_ON [31:31] */
#define BCHP_AFECNX_0_LDPC_MEM_POWER_ENABLE_PWR_SEQ_ON_MASK        0x80000000
#define BCHP_AFECNX_0_LDPC_MEM_POWER_ENABLE_PWR_SEQ_ON_SHIFT       31
#define BCHP_AFECNX_0_LDPC_MEM_POWER_ENABLE_PWR_SEQ_ON_DEFAULT     0x00000000

/* AFECNX_0 :: LDPC_MEM_POWER :: SAFE_COUNT [30:16] */
#define BCHP_AFECNX_0_LDPC_MEM_POWER_SAFE_COUNT_MASK               0x7fff0000
#define BCHP_AFECNX_0_LDPC_MEM_POWER_SAFE_COUNT_SHIFT              16
#define BCHP_AFECNX_0_LDPC_MEM_POWER_SAFE_COUNT_DEFAULT            0x000003e8

/* AFECNX_0 :: LDPC_MEM_POWER :: reserved0 [15:03] */
#define BCHP_AFECNX_0_LDPC_MEM_POWER_reserved0_MASK                0x0000fff8
#define BCHP_AFECNX_0_LDPC_MEM_POWER_reserved0_SHIFT               3

/* AFECNX_0 :: LDPC_MEM_POWER :: LDPC_SIG_EN [02:02] */
#define BCHP_AFECNX_0_LDPC_MEM_POWER_LDPC_SIG_EN_MASK              0x00000004
#define BCHP_AFECNX_0_LDPC_MEM_POWER_LDPC_SIG_EN_SHIFT             2
#define BCHP_AFECNX_0_LDPC_MEM_POWER_LDPC_SIG_EN_DEFAULT           0x00000000

/* AFECNX_0 :: LDPC_MEM_POWER :: ENABLE_BCH_FIFO_SHUT_DOWN [01:01] */
#define BCHP_AFECNX_0_LDPC_MEM_POWER_ENABLE_BCH_FIFO_SHUT_DOWN_MASK 0x00000002
#define BCHP_AFECNX_0_LDPC_MEM_POWER_ENABLE_BCH_FIFO_SHUT_DOWN_SHIFT 1
#define BCHP_AFECNX_0_LDPC_MEM_POWER_ENABLE_BCH_FIFO_SHUT_DOWN_DEFAULT 0x00000000

/* AFECNX_0 :: LDPC_MEM_POWER :: ENABLE_POWER_SHUT_DOWN [00:00] */
#define BCHP_AFECNX_0_LDPC_MEM_POWER_ENABLE_POWER_SHUT_DOWN_MASK   0x00000001
#define BCHP_AFECNX_0_LDPC_MEM_POWER_ENABLE_POWER_SHUT_DOWN_SHIFT  0
#define BCHP_AFECNX_0_LDPC_MEM_POWER_ENABLE_POWER_SHUT_DOWN_DEFAULT 0x00000000

/***************************************************************************
 *BCH_TPCTL - BCH Block Testport Control Register
 ***************************************************************************/
/* AFECNX_0 :: BCH_TPCTL :: reserved_for_eco0 [31:26] */
#define BCHP_AFECNX_0_BCH_TPCTL_reserved_for_eco0_MASK             0xfc000000
#define BCHP_AFECNX_0_BCH_TPCTL_reserved_for_eco0_SHIFT            26
#define BCHP_AFECNX_0_BCH_TPCTL_reserved_for_eco0_DEFAULT          0x00000000

/* AFECNX_0 :: BCH_TPCTL :: tp_out_sig_en [25:25] */
#define BCHP_AFECNX_0_BCH_TPCTL_tp_out_sig_en_MASK                 0x02000000
#define BCHP_AFECNX_0_BCH_TPCTL_tp_out_sig_en_SHIFT                25
#define BCHP_AFECNX_0_BCH_TPCTL_tp_out_sig_en_DEFAULT              0x00000000

/* AFECNX_0 :: BCH_TPCTL :: tp_out_sig_rst [24:24] */
#define BCHP_AFECNX_0_BCH_TPCTL_tp_out_sig_rst_MASK                0x01000000
#define BCHP_AFECNX_0_BCH_TPCTL_tp_out_sig_rst_SHIFT               24
#define BCHP_AFECNX_0_BCH_TPCTL_tp_out_sig_rst_DEFAULT             0x00000000

/* AFECNX_0 :: BCH_TPCTL :: reserved_for_eco1 [23:22] */
#define BCHP_AFECNX_0_BCH_TPCTL_reserved_for_eco1_MASK             0x00c00000
#define BCHP_AFECNX_0_BCH_TPCTL_reserved_for_eco1_SHIFT            22
#define BCHP_AFECNX_0_BCH_TPCTL_reserved_for_eco1_DEFAULT          0x00000000

/* AFECNX_0 :: BCH_TPCTL :: tp_out_dec_phase [21:20] */
#define BCHP_AFECNX_0_BCH_TPCTL_tp_out_dec_phase_MASK              0x00300000
#define BCHP_AFECNX_0_BCH_TPCTL_tp_out_dec_phase_SHIFT             20
#define BCHP_AFECNX_0_BCH_TPCTL_tp_out_dec_phase_DEFAULT           0x00000000

/* AFECNX_0 :: BCH_TPCTL :: reserved_for_eco2 [19:18] */
#define BCHP_AFECNX_0_BCH_TPCTL_reserved_for_eco2_MASK             0x000c0000
#define BCHP_AFECNX_0_BCH_TPCTL_reserved_for_eco2_SHIFT            18
#define BCHP_AFECNX_0_BCH_TPCTL_reserved_for_eco2_DEFAULT          0x00000000

/* AFECNX_0 :: BCH_TPCTL :: tp_out_dec_factor [17:16] */
#define BCHP_AFECNX_0_BCH_TPCTL_tp_out_dec_factor_MASK             0x00030000
#define BCHP_AFECNX_0_BCH_TPCTL_tp_out_dec_factor_SHIFT            16
#define BCHP_AFECNX_0_BCH_TPCTL_tp_out_dec_factor_DEFAULT          0x00000000

/* AFECNX_0 :: BCH_TPCTL :: reserved_for_eco3 [15:00] */
#define BCHP_AFECNX_0_BCH_TPCTL_reserved_for_eco3_MASK             0x0000ffff
#define BCHP_AFECNX_0_BCH_TPCTL_reserved_for_eco3_SHIFT            0
#define BCHP_AFECNX_0_BCH_TPCTL_reserved_for_eco3_DEFAULT          0x00000000

/***************************************************************************
 *BCH_TPIN0 - BCH stand alone testport input 0
 ***************************************************************************/
/* AFECNX_0 :: BCH_TPIN0 :: bch_n [31:16] */
#define BCHP_AFECNX_0_BCH_TPIN0_bch_n_MASK                         0xffff0000
#define BCHP_AFECNX_0_BCH_TPIN0_bch_n_SHIFT                        16
#define BCHP_AFECNX_0_BCH_TPIN0_bch_n_DEFAULT                      0x00000000

/* AFECNX_0 :: BCH_TPIN0 :: bch_k [15:00] */
#define BCHP_AFECNX_0_BCH_TPIN0_bch_k_MASK                         0x0000ffff
#define BCHP_AFECNX_0_BCH_TPIN0_bch_k_SHIFT                        0
#define BCHP_AFECNX_0_BCH_TPIN0_bch_k_DEFAULT                      0x00000000

/***************************************************************************
 *BCH_TPIN1 - BCH stand alone testport input 1
 ***************************************************************************/
/* AFECNX_0 :: BCH_TPIN1 :: bch_tp_in_en [31:31] */
#define BCHP_AFECNX_0_BCH_TPIN1_bch_tp_in_en_MASK                  0x80000000
#define BCHP_AFECNX_0_BCH_TPIN1_bch_tp_in_en_SHIFT                 31
#define BCHP_AFECNX_0_BCH_TPIN1_bch_tp_in_en_DEFAULT               0x00000000

/* AFECNX_0 :: BCH_TPIN1 :: bch_t [30:27] */
#define BCHP_AFECNX_0_BCH_TPIN1_bch_t_MASK                         0x78000000
#define BCHP_AFECNX_0_BCH_TPIN1_bch_t_SHIFT                        27
#define BCHP_AFECNX_0_BCH_TPIN1_bch_t_DEFAULT                      0x00000000

/* AFECNX_0 :: BCH_TPIN1 :: bch_m [26:26] */
#define BCHP_AFECNX_0_BCH_TPIN1_bch_m_MASK                         0x04000000
#define BCHP_AFECNX_0_BCH_TPIN1_bch_m_SHIFT                        26
#define BCHP_AFECNX_0_BCH_TPIN1_bch_m_DEFAULT                      0x00000000

/* AFECNX_0 :: BCH_TPIN1 :: bch_dout_err_req [25:25] */
#define BCHP_AFECNX_0_BCH_TPIN1_bch_dout_err_req_MASK              0x02000000
#define BCHP_AFECNX_0_BCH_TPIN1_bch_dout_err_req_SHIFT             25
#define BCHP_AFECNX_0_BCH_TPIN1_bch_dout_err_req_DEFAULT           0x00000000

/* AFECNX_0 :: BCH_TPIN1 :: bch_dout_eloc_req [24:24] */
#define BCHP_AFECNX_0_BCH_TPIN1_bch_dout_eloc_req_MASK             0x01000000
#define BCHP_AFECNX_0_BCH_TPIN1_bch_dout_eloc_req_SHIFT            24
#define BCHP_AFECNX_0_BCH_TPIN1_bch_dout_eloc_req_DEFAULT          0x00000000

/* AFECNX_0 :: BCH_TPIN1 :: reserved_for_eco0 [23:00] */
#define BCHP_AFECNX_0_BCH_TPIN1_reserved_for_eco0_MASK             0x00ffffff
#define BCHP_AFECNX_0_BCH_TPIN1_reserved_for_eco0_SHIFT            0
#define BCHP_AFECNX_0_BCH_TPIN1_reserved_for_eco0_DEFAULT          0x00000000

/***************************************************************************
 *BCH_TPOUT0 - BCH stand alone testport output 0
 ***************************************************************************/
/* AFECNX_0 :: BCH_TPOUT0 :: o_bch_n [31:16] */
#define BCHP_AFECNX_0_BCH_TPOUT0_o_bch_n_MASK                      0xffff0000
#define BCHP_AFECNX_0_BCH_TPOUT0_o_bch_n_SHIFT                     16
#define BCHP_AFECNX_0_BCH_TPOUT0_o_bch_n_DEFAULT                   0x00000000

/* AFECNX_0 :: BCH_TPOUT0 :: o_bch_k [15:00] */
#define BCHP_AFECNX_0_BCH_TPOUT0_o_bch_k_MASK                      0x0000ffff
#define BCHP_AFECNX_0_BCH_TPOUT0_o_bch_k_SHIFT                     0
#define BCHP_AFECNX_0_BCH_TPOUT0_o_bch_k_DEFAULT                   0x00000000

/***************************************************************************
 *BCH_TPOUT1 - BCH stand alone testport output 1
 ***************************************************************************/
/* AFECNX_0 :: BCH_TPOUT1 :: o_bch_t [31:28] */
#define BCHP_AFECNX_0_BCH_TPOUT1_o_bch_t_MASK                      0xf0000000
#define BCHP_AFECNX_0_BCH_TPOUT1_o_bch_t_SHIFT                     28
#define BCHP_AFECNX_0_BCH_TPOUT1_o_bch_t_DEFAULT                   0x00000000

/* AFECNX_0 :: BCH_TPOUT1 :: o_dout_m [27:27] */
#define BCHP_AFECNX_0_BCH_TPOUT1_o_dout_m_MASK                     0x08000000
#define BCHP_AFECNX_0_BCH_TPOUT1_o_dout_m_SHIFT                    27
#define BCHP_AFECNX_0_BCH_TPOUT1_o_dout_m_DEFAULT                  0x00000000

/* AFECNX_0 :: BCH_TPOUT1 :: o_din_req [26:26] */
#define BCHP_AFECNX_0_BCH_TPOUT1_o_din_req_MASK                    0x04000000
#define BCHP_AFECNX_0_BCH_TPOUT1_o_din_req_SHIFT                   26
#define BCHP_AFECNX_0_BCH_TPOUT1_o_din_req_DEFAULT                 0x00000000

/* AFECNX_0 :: BCH_TPOUT1 :: o_dout_ebits [25:20] */
#define BCHP_AFECNX_0_BCH_TPOUT1_o_dout_ebits_MASK                 0x03f00000
#define BCHP_AFECNX_0_BCH_TPOUT1_o_dout_ebits_SHIFT                20
#define BCHP_AFECNX_0_BCH_TPOUT1_o_dout_ebits_DEFAULT              0x00000000

/* AFECNX_0 :: BCH_TPOUT1 :: reserved_for_eco0 [19:00] */
#define BCHP_AFECNX_0_BCH_TPOUT1_reserved_for_eco0_MASK            0x000fffff
#define BCHP_AFECNX_0_BCH_TPOUT1_reserved_for_eco0_SHIFT           0
#define BCHP_AFECNX_0_BCH_TPOUT1_reserved_for_eco0_DEFAULT         0x00000000

/***************************************************************************
 *TEST_CONFIG - AFEC Test Configuration Register
 ***************************************************************************/
/* AFECNX_0 :: TEST_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_AFECNX_0_TEST_CONFIG_reserved_for_eco0_MASK           0xfe000000
#define BCHP_AFECNX_0_TEST_CONFIG_reserved_for_eco0_SHIFT          25
#define BCHP_AFECNX_0_TEST_CONFIG_reserved_for_eco0_DEFAULT        0x00000000

/* AFECNX_0 :: TEST_CONFIG :: BCH_TPIN_EN [24:24] */
#define BCHP_AFECNX_0_TEST_CONFIG_BCH_TPIN_EN_MASK                 0x01000000
#define BCHP_AFECNX_0_TEST_CONFIG_BCH_TPIN_EN_SHIFT                24
#define BCHP_AFECNX_0_TEST_CONFIG_BCH_TPIN_EN_DEFAULT              0x00000000

/* AFECNX_0 :: TEST_CONFIG :: TP_OUTBYT_CLK_EN [23:23] */
#define BCHP_AFECNX_0_TEST_CONFIG_TP_OUTBYT_CLK_EN_MASK            0x00800000
#define BCHP_AFECNX_0_TEST_CONFIG_TP_OUTBYT_CLK_EN_SHIFT           23
#define BCHP_AFECNX_0_TEST_CONFIG_TP_OUTBYT_CLK_EN_DEFAULT         0x00000000

/* AFECNX_0 :: TEST_CONFIG :: ROSC_EN1 [22:22] */
#define BCHP_AFECNX_0_TEST_CONFIG_ROSC_EN1_MASK                    0x00400000
#define BCHP_AFECNX_0_TEST_CONFIG_ROSC_EN1_SHIFT                   22
#define BCHP_AFECNX_0_TEST_CONFIG_ROSC_EN1_DEFAULT                 0x00000000

/* AFECNX_0 :: TEST_CONFIG :: ROSC_SEL1 [21:21] */
#define BCHP_AFECNX_0_TEST_CONFIG_ROSC_SEL1_MASK                   0x00200000
#define BCHP_AFECNX_0_TEST_CONFIG_ROSC_SEL1_SHIFT                  21
#define BCHP_AFECNX_0_TEST_CONFIG_ROSC_SEL1_DEFAULT                0x00000000

/* AFECNX_0 :: TEST_CONFIG :: reserved1 [20:20] */
#define BCHP_AFECNX_0_TEST_CONFIG_reserved1_MASK                   0x00100000
#define BCHP_AFECNX_0_TEST_CONFIG_reserved1_SHIFT                  20

/* AFECNX_0 :: TEST_CONFIG :: TP_EXT_BCLK_EN [19:19] */
#define BCHP_AFECNX_0_TEST_CONFIG_TP_EXT_BCLK_EN_MASK              0x00080000
#define BCHP_AFECNX_0_TEST_CONFIG_TP_EXT_BCLK_EN_SHIFT             19
#define BCHP_AFECNX_0_TEST_CONFIG_TP_EXT_BCLK_EN_DEFAULT           0x00000000

/* AFECNX_0 :: TEST_CONFIG :: reserved2 [18:18] */
#define BCHP_AFECNX_0_TEST_CONFIG_reserved2_MASK                   0x00040000
#define BCHP_AFECNX_0_TEST_CONFIG_reserved2_SHIFT                  18

/* AFECNX_0 :: TEST_CONFIG :: LDPC_TPIN_EN [17:17] */
#define BCHP_AFECNX_0_TEST_CONFIG_LDPC_TPIN_EN_MASK                0x00020000
#define BCHP_AFECNX_0_TEST_CONFIG_LDPC_TPIN_EN_SHIFT               17
#define BCHP_AFECNX_0_TEST_CONFIG_LDPC_TPIN_EN_DEFAULT             0x00000000

/* AFECNX_0 :: TEST_CONFIG :: PSL_TPIN_EN [16:16] */
#define BCHP_AFECNX_0_TEST_CONFIG_PSL_TPIN_EN_MASK                 0x00010000
#define BCHP_AFECNX_0_TEST_CONFIG_PSL_TPIN_EN_SHIFT                16
#define BCHP_AFECNX_0_TEST_CONFIG_PSL_TPIN_EN_DEFAULT              0x00000000

/* AFECNX_0 :: TEST_CONFIG :: reserved3 [15:06] */
#define BCHP_AFECNX_0_TEST_CONFIG_reserved3_MASK                   0x0000ffc0
#define BCHP_AFECNX_0_TEST_CONFIG_reserved3_SHIFT                  6

/* AFECNX_0 :: TEST_CONFIG :: TPOUT_SEL [05:00] */
#define BCHP_AFECNX_0_TEST_CONFIG_TPOUT_SEL_MASK                   0x0000003f
#define BCHP_AFECNX_0_TEST_CONFIG_TPOUT_SEL_SHIFT                  0
#define BCHP_AFECNX_0_TEST_CONFIG_TPOUT_SEL_DEFAULT                0x00000000

/***************************************************************************
 *QBUF_SIG - Qbuffer Signature
 ***************************************************************************/
/* AFECNX_0 :: QBUF_SIG :: reserved0 [31:21] */
#define BCHP_AFECNX_0_QBUF_SIG_reserved0_MASK                      0xffe00000
#define BCHP_AFECNX_0_QBUF_SIG_reserved0_SHIFT                     21

/* AFECNX_0 :: QBUF_SIG :: qbuf_sig [20:00] */
#define BCHP_AFECNX_0_QBUF_SIG_qbuf_sig_MASK                       0x001fffff
#define BCHP_AFECNX_0_QBUF_SIG_qbuf_sig_SHIFT                      0
#define BCHP_AFECNX_0_QBUF_SIG_qbuf_sig_DEFAULT                    0x00000000

/***************************************************************************
 *COMB_SMTH_FIFO_MIN - Combined Smoother Fifo Min
 ***************************************************************************/
/* AFECNX_0 :: COMB_SMTH_FIFO_MIN :: comb_smth_fifo_min [31:00] */
#define BCHP_AFECNX_0_COMB_SMTH_FIFO_MIN_comb_smth_fifo_min_MASK   0xffffffff
#define BCHP_AFECNX_0_COMB_SMTH_FIFO_MIN_comb_smth_fifo_min_SHIFT  0
#define BCHP_AFECNX_0_COMB_SMTH_FIFO_MIN_comb_smth_fifo_min_DEFAULT 0x00000000

/***************************************************************************
 *COMB_SMTH_FIFO_MAX - Combined Smoother Fifo Max
 ***************************************************************************/
/* AFECNX_0 :: COMB_SMTH_FIFO_MAX :: comb_smth_fifo_max [31:00] */
#define BCHP_AFECNX_0_COMB_SMTH_FIFO_MAX_comb_smth_fifo_max_MASK   0xffffffff
#define BCHP_AFECNX_0_COMB_SMTH_FIFO_MAX_comb_smth_fifo_max_SHIFT  0
#define BCHP_AFECNX_0_COMB_SMTH_FIFO_MAX_comb_smth_fifo_max_DEFAULT 0x00000000

#endif /* #ifndef BCHP_AFECNX_0_H__ */

/* End of File */
