// Seed: 1519367790
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    output supply1 id_3
);
  assign id_3 = id_1;
  wire id_5;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_5 = 32'd32
) (
    output tri0 id_0,
    output tri _id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 _id_5
);
  logic [id_5 : ~  id_1] id_7;
  parameter id_8 = 1;
  logic ["" : id_1] id_9;
  nand primCall (id_0, id_4, id_2, id_7, id_8, id_9);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_0
  );
endmodule
