OpenROAD v2.0-19149-g9ef9c213c 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/seaky/chip_design/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO ODB-0227] LEF file: /home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/tmp/merged.nom.lef, created 13 layers, 25 vias, 441 library cells
Reading netlist '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/results/synthesis/CPU.v'…
Reading design constraints file at '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/src/CPU_constraints.sdc'…
[INFO IFP-0001] Added 54 rows of 323 site unithd.
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/LO.
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/HI.
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
[INFO] Floorplanned on a die area of 0.0 0.0 159.815 170.535 (microns). Saving to /home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/reports/floorplan/3-initial_fp_die_area.rpt.
[INFO] Floorplanned on a core area of 5.52 10.88 154.1 157.76 (microns). Saving to /home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/reports/floorplan/3-initial_fp_core_area.rpt.
Writing OpenROAD database to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/tmp/floorplan/3-initial_fp.odb'…
Writing layout to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/tmp/floorplan/3-initial_fp.def'…
Writing timing constraints to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/tmp/floorplan/3-initial_fp.sdc'…
