Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/Andy/OneDrive/Desktop/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto c2c6a9a97f3542ab98bd337d391dbf46 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot lab2s_tb_behav xil_defaultlib.lab2s_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling module xil_defaultlib.glbl
Compiling architecture structural of entity xil_defaultlib.Lab2s_FSM [lab2s_fsm_default]
Compiling architecture behavior of entity xil_defaultlib.lab2s_tb
Built simulation snapshot lab2s_tb_behav
