// Seed: 943772698
module module_0 #(
    parameter id_0 = 32'd2,
    parameter id_3 = 32'd13,
    parameter id_4 = 32'd31
) (
    input wor  _id_0,
    input tri  id_1,
    input tri0 id_2,
    input tri0 _id_3,
    input tri0 _id_4
);
  wire [id_3  -  id_0 : id_4] id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_22 = 32'd90,
    parameter id_3  = 32'd40,
    parameter id_5  = 32'd34
) (
    output supply0 id_0,
    output wand id_1,
    input wor id_2,
    output supply1 _id_3,
    input tri1 id_4,
    output wor _id_5,
    output tri0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri1 id_9
    , id_18,
    input wand id_10,
    input tri id_11,
    input supply1 id_12,
    output wand id_13,
    output uwire id_14,
    input supply1 id_15,
    input tri0 id_16
);
  assign id_18 = 1;
  wire id_19[id_5 : id_3  !=  ~|  1];
  logic [7:0][1 : 1] id_20;
  wire id_21;
  parameter id_22 = 1;
  static logic id_23;
  assign id_20[1] = id_18;
  wire id_24;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_8,
      id_22,
      id_22
  );
  assign modCall_1.id_2 = 0;
  defparam id_22.id_22 = id_22;
  assign id_24 = id_21;
endmodule
