$date
	Thu Oct 20 16:30:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 16 ! y [0:15] $end
$var reg 1 " e $end
$var reg 4 # w [3:0] $end
$scope module ex1 $end
$var wire 1 " e $end
$var wire 4 $ w [3:0] $end
$var wire 16 % y [0:15] $end
$scope module s0 $end
$var wire 1 & e $end
$var wire 3 ' w [2:0] $end
$var reg 8 ( y [0:7] $end
$var integer 32 ) k [31:0] $end
$upscope $end
$scope module s1 $end
$var wire 1 * e $end
$var wire 3 + w [2:0] $end
$var reg 8 , y [0:7] $end
$var integer 32 - k [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 -
b0 ,
b0 +
0*
b1000 )
b10000000 (
b0 '
1&
b1000000000000000 %
b0 $
b0 #
1"
b1000000000000000 !
$end
#20
b100000000000000 !
b100000000000000 %
b1000000 (
b1000 )
b1000 -
b1 '
b1 +
b1 #
b1 $
#40
b10000000000000 !
b10000000000000 %
b100000 (
b1000 )
b1000 -
b10 '
b10 +
b10 #
b10 $
#60
b1000000000000 !
b1000000000000 %
b10000 (
b1000 )
b1000 -
b11 '
b11 +
b11 #
b11 $
#80
b100000000000 !
b100000000000 %
b1000 (
b1000 )
b1000 -
b100 '
b100 +
b100 #
b100 $
#100
b10000000000 !
b10000000000 %
b100 (
b1000 )
b1000 -
b101 '
b101 +
b101 #
b101 $
#120
b1000000000 !
b1000000000 %
b10 (
b1000 )
b1000 -
b110 '
b110 +
b110 #
b110 $
#140
b100000000 !
b100000000 %
b1 (
b1000 )
b1000 -
b111 '
b111 +
b111 #
b111 $
#160
0&
b0 (
b1000 )
b10000000 !
b10000000 %
b10000000 ,
b1000 -
1*
b0 '
b0 +
b1000 #
b1000 $
#180
b1000 )
b1000000 !
b1000000 %
b1000000 ,
b1000 -
b1 '
b1 +
b1001 #
b1001 $
#200
b1000 )
b100000 !
b100000 %
b100000 ,
b1000 -
b10 '
b10 +
b1010 #
b1010 $
#220
b1000 )
b10000 !
b10000 %
b10000 ,
b1000 -
b11 '
b11 +
b1011 #
b1011 $
#240
b1000 )
b1000 !
b1000 %
b1000 ,
b1000 -
b100 '
b100 +
b1100 #
b1100 $
#260
b1000 )
b100 !
b100 %
b100 ,
b1000 -
b101 '
b101 +
b1101 #
b1101 $
#280
b1000 )
b10 !
b10 %
b10 ,
b1000 -
b110 '
b110 +
b1110 #
b1110 $
#300
b1000 )
b1 !
b1 %
b1 ,
b1000 -
b111 '
b111 +
b1111 #
b1111 $
#320
