<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="IO_Bus.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IO_Bus.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IO_Bus.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="IO_Bus.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="IO_Bus.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="IO_Bus.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="IO_Bus.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="IO_Bus.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="IO_Bus.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="IO_Bus.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IO_Bus.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="IO_Bus.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="IO_Bus.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IO_Bus.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="IO_Bus.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="IO_Bus.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="IO_Bus.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="IO_Bus.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="IO_Bus.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IO_Bus.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IO_Bus_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="IO_Bus_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="IO_Bus_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="IO_Bus_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="IO_Bus_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="IO_Bus_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IO_Bus_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IO_Bus_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="IO_Bus_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="IO_Bus_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IO_Bus_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IO_Bus_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="IO_Bus_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="IO_Bus_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IO_Bus_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="io_bus.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="io_bus.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="io_bus.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="testbench.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1463063768" xil_pn:in_ck="4761130849239582311" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1463063768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Lab4/bin_bcd.vhd"/>
      <outfile xil_pn:name="../Lab4/seven_seg_dec.vhd"/>
      <outfile xil_pn:name="../Lab4/seven_seg_disp.vhd"/>
      <outfile xil_pn:name="IO_Bus.vhd"/>
      <outfile xil_pn:name="MemoryController.vhd"/>
      <outfile xil_pn:name="SRAM.vhd"/>
      <outfile xil_pn:name="TB_IO_BUS.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1463063768" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4434870115928851094" xil_pn:start_ts="1463063768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463063768" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1902104842233773292" xil_pn:start_ts="1463063768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463063768" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="465817019972601169" xil_pn:start_ts="1463063768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463063768" xil_pn:in_ck="4761130849239582311" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1463063768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Lab4/bin_bcd.vhd"/>
      <outfile xil_pn:name="../Lab4/seven_seg_dec.vhd"/>
      <outfile xil_pn:name="../Lab4/seven_seg_disp.vhd"/>
      <outfile xil_pn:name="IO_Bus.vhd"/>
      <outfile xil_pn:name="MemoryController.vhd"/>
      <outfile xil_pn:name="SRAM.vhd"/>
      <outfile xil_pn:name="TB_IO_BUS.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1463063769" xil_pn:in_ck="4761130849239582311" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3286620494048968334" xil_pn:start_ts="1463063768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="testbench.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
    </transform>
    <transform xil_pn:end_ts="1463062650" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1463062650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463062650" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6221195592693582594" xil_pn:start_ts="1463062650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463062650" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="465817019972601169" xil_pn:start_ts="1463062650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463062650" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1463062650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463062650" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-43608323890348028" xil_pn:start_ts="1463062650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463062650" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1463062650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463062650" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-779878506353376933" xil_pn:start_ts="1463062650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463062668" xil_pn:in_ck="-2220817702684912415" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5404737887892316586" xil_pn:start_ts="1463062650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IO_Bus.lso"/>
      <outfile xil_pn:name="IO_Bus.ngc"/>
      <outfile xil_pn:name="IO_Bus.ngr"/>
      <outfile xil_pn:name="IO_Bus.prj"/>
      <outfile xil_pn:name="IO_Bus.stx"/>
      <outfile xil_pn:name="IO_Bus.syr"/>
      <outfile xil_pn:name="IO_Bus.xst"/>
      <outfile xil_pn:name="IO_Bus_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1463062669" xil_pn:in_ck="3503283348158157" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5119247417444437063" xil_pn:start_ts="1463062668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463062675" xil_pn:in_ck="-5073374362560748268" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4707272081447547004" xil_pn:start_ts="1463062669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IO_Bus.bld"/>
      <outfile xil_pn:name="IO_Bus.ngd"/>
      <outfile xil_pn:name="IO_Bus_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1463062684" xil_pn:in_ck="-5071842783575483819" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1463062675">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IO_Bus.pcf"/>
      <outfile xil_pn:name="IO_Bus_map.map"/>
      <outfile xil_pn:name="IO_Bus_map.mrp"/>
      <outfile xil_pn:name="IO_Bus_map.ncd"/>
      <outfile xil_pn:name="IO_Bus_map.ngm"/>
      <outfile xil_pn:name="IO_Bus_map.xrpt"/>
      <outfile xil_pn:name="IO_Bus_summary.xml"/>
      <outfile xil_pn:name="IO_Bus_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1463062699" xil_pn:in_ck="1168863483196278318" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1463062684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IO_Bus.ncd"/>
      <outfile xil_pn:name="IO_Bus.pad"/>
      <outfile xil_pn:name="IO_Bus.par"/>
      <outfile xil_pn:name="IO_Bus.ptwx"/>
      <outfile xil_pn:name="IO_Bus.unroutes"/>
      <outfile xil_pn:name="IO_Bus.xpi"/>
      <outfile xil_pn:name="IO_Bus_pad.csv"/>
      <outfile xil_pn:name="IO_Bus_pad.txt"/>
      <outfile xil_pn:name="IO_Bus_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1463062709" xil_pn:in_ck="3503283348150532" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1463062699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IO_Bus.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="io_bus.bgn"/>
      <outfile xil_pn:name="io_bus.bit"/>
      <outfile xil_pn:name="io_bus.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1463062715" xil_pn:in_ck="5033497251758894" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1463062715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463062699" xil_pn:in_ck="-5274011209630391087" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1463062694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IO_Bus.twr"/>
      <outfile xil_pn:name="IO_Bus.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
