# Cortex-A7 Core Configuration
# Application processor with 8-stage pipeline, out-of-order execution

name = "cortex-a7"

[pipeline]
stages = 8
pipeline_type = "outoforder"

[cache.instruction_cache]
size_kb = 32
line_size_bytes = 64
associativity = 2
replacement_policy = "PLRU"
hit_latency = 1
miss_latency = 15

[cache.data_cache]
size_kb = 32
line_size_bytes = 64
associativity = 4
replacement_policy = "PLRU"
hit_latency = 2
miss_latency = 15

[cache.l2_cache]
size_kb = 512
line_size_bytes = 64
associativity = 8
replacement_policy = "PLRU"
hit_latency = 8
miss_latency = 50

[memory]
load_buffer_size = 16
store_buffer_size = 16

[memory.memory_latency]
type = "variable"
min = 50
max = 100
