Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Nov 16 20:54:40 2018
| Host         : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file ./reports/impl_timing_report_aes.txt -delay_type min_max -max_path 50
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.611        0.000                      0                  142        0.136        0.000                      0                  142        3.000        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 4.545}        9.091           110.000         
  w_clkfbout_clk_wiz_gen  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         0.611        0.000                      0                  142        0.136        0.000                      0                  142        4.045        0.000                       0                   171  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 2.325ns (27.883%)  route 6.013ns (72.117%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.547 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m3/clk_out
    SLICE_X51Y52         FDRE                                         r  m3/r_i1_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  m3/r_i1_reg[37]/Q
                         net (fo=89, routed)          1.507     0.974    m3/r_i1[37]
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.325     1.299 r  m3/x[13]_i_24/O
                         net (fo=3, routed)           0.465     1.764    m3/x[13]_i_24_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.326     2.090 r  m3/x[7]_i_50/O
                         net (fo=5, routed)           0.275     2.365    m3/x[7]_i_50_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.489 r  m3/x[7]_i_29/O
                         net (fo=4, routed)           0.188     2.678    m3/x[7]_i_29_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.124     2.802 r  m3/x[3]_i_19/O
                         net (fo=7, routed)           0.639     3.441    m3/x[3]_i_19_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.565 r  m3/x[14]_i_27/O
                         net (fo=6, routed)           0.693     4.257    m3/x[14]_i_27_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.381 r  m3/x[13]_i_38/O
                         net (fo=8, routed)           0.866     5.248    m3/x[13]_i_38_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.372 r  m3/x[7]_i_37/O
                         net (fo=1, routed)           0.746     6.118    m3/Z298_in[120]
    SLICE_X53Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.242 r  m3/x[7]_i_14/O
                         net (fo=1, routed)           0.000     6.242    m3/tag[7]
    SLICE_X53Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     6.454 r  m3/x_reg[7]_i_5/O
                         net (fo=1, routed)           0.634     7.087    m3/x_reg[7]_i_5_n_0
    SLICE_X50Y42         LUT6 (Prop_lut6_I5_O)        0.299     7.386 r  m3/x[7]_i_1/O
                         net (fo=1, routed)           0.000     7.386    u/D[8]
    SLICE_X50Y42         FDRE                                         r  u/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.451     7.547    u/clk_out
    SLICE_X50Y42         FDRE                                         r  u/x_reg[7]/C
                         clock pessimism              0.484     8.030    
                         clock uncertainty           -0.112     7.919    
    SLICE_X50Y42         FDRE (Setup_fdre_C_D)        0.079     7.998    u/x_reg[7]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 2.053ns (25.193%)  route 6.096ns (74.807%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.547 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m3/clk_out
    SLICE_X50Y52         FDRE                                         r  m3/r_i1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  m3/r_i1_reg[39]/Q
                         net (fo=61, routed)          1.770     1.336    m3/r_i1[39]
    SLICE_X37Y42         LUT4 (Prop_lut4_I3_O)        0.152     1.488 r  m3/x[12]_i_33/O
                         net (fo=1, routed)           0.961     2.449    m3/x[12]_i_33_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.326     2.775 r  m3/x[12]_i_14/O
                         net (fo=6, routed)           0.454     3.229    m3/x[12]_i_14_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.124     3.353 r  m3/x[8]_i_39/O
                         net (fo=12, routed)          0.935     4.288    m3/x[8]_i_39_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I2_O)        0.150     4.438 r  m3/x[11]_i_21/O
                         net (fo=2, routed)           0.694     5.132    m3/x[11]_i_21_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I1_O)        0.326     5.458 r  m3/x[12]_i_16/O
                         net (fo=1, routed)           0.564     6.022    m3/x[12]_i_16_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.146 r  m3/x[12]_i_5/O
                         net (fo=1, routed)           0.718     6.864    m3/tag[28]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     6.988 r  m3/x[12]_i_2/O
                         net (fo=1, routed)           0.000     6.988    m3/x[12]_i_2_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I0_O)      0.209     7.197 r  m3/x_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     7.197    u/D[3]
    SLICE_X50Y41         FDRE                                         r  u/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.451     7.547    u/clk_out
    SLICE_X50Y41         FDRE                                         r  u/x_reg[12]/C
                         clock pessimism              0.484     8.030    
                         clock uncertainty           -0.112     7.919    
    SLICE_X50Y41         FDRE (Setup_fdre_C_D)        0.113     8.032    u/x_reg[12]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 1.944ns (24.140%)  route 6.109ns (75.860%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.548 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.558    -0.954    m3/clk_out
    SLICE_X48Y53         FDRE                                         r  m3/r_i1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  m3/r_i1_reg[1]/Q
                         net (fo=11, routed)          1.253     0.755    m3/r_i1[1]
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124     0.879 r  m3/x[9]_i_38/O
                         net (fo=3, routed)           0.445     1.324    m3/x[9]_i_38_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.448 r  m3/x[13]_i_50/O
                         net (fo=2, routed)           0.314     1.761    m3/x[13]_i_50_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.885 r  m3/x[1]_i_67/O
                         net (fo=6, routed)           0.478     2.363    m3/x[1]_i_67_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124     2.487 r  m3/x[5]_i_40/O
                         net (fo=6, routed)           0.652     3.140    m3/x[5]_i_40_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.264 r  m3/x[5]_i_16/O
                         net (fo=3, routed)           0.443     3.706    m3/x[5]_i_16_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.124     3.830 r  m3/x[1]_i_89/O
                         net (fo=1, routed)           0.286     4.116    m3/x[1]_i_89_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.240 r  m3/x[1]_i_70/O
                         net (fo=1, routed)           0.549     4.790    m3/x[1]_i_70_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I2_O)        0.124     4.914 r  m3/x[1]_i_46/O
                         net (fo=2, routed)           0.291     5.205    m3/x[1]_i_46_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  m3/x[1]_i_16/O
                         net (fo=3, routed)           0.660     5.989    m3/x[1]_i_16_n_0
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  m3/x[13]_i_8/O
                         net (fo=2, routed)           0.450     6.563    m3/x[13]_i_8_n_0
    SLICE_X53Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.687 r  m3/x[13]_i_2/O
                         net (fo=1, routed)           0.288     6.975    m3/x[13]_i_2_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.099 r  m3/x[13]_i_1/O
                         net (fo=1, routed)           0.000     7.099    u/D[2]
    SLICE_X51Y43         FDRE                                         r  u/x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.452     7.548    u/clk_out
    SLICE_X51Y43         FDRE                                         r  u/x_reg[13]/C
                         clock pessimism              0.484     8.031    
                         clock uncertainty           -0.112     7.920    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.029     7.949    u/x_reg[13]
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 1.944ns (24.192%)  route 6.092ns (75.808%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.544 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.558    -0.954    m3/clk_out
    SLICE_X48Y53         FDRE                                         r  m3/r_i1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  m3/r_i1_reg[1]/Q
                         net (fo=11, routed)          1.253     0.755    m3/r_i1[1]
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124     0.879 r  m3/x[9]_i_38/O
                         net (fo=3, routed)           0.445     1.324    m3/x[9]_i_38_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.448 r  m3/x[13]_i_50/O
                         net (fo=2, routed)           0.314     1.761    m3/x[13]_i_50_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.885 r  m3/x[1]_i_67/O
                         net (fo=6, routed)           0.478     2.363    m3/x[1]_i_67_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124     2.487 r  m3/x[5]_i_40/O
                         net (fo=6, routed)           0.652     3.140    m3/x[5]_i_40_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.264 r  m3/x[5]_i_16/O
                         net (fo=3, routed)           0.443     3.706    m3/x[5]_i_16_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.124     3.830 r  m3/x[1]_i_89/O
                         net (fo=1, routed)           0.286     4.116    m3/x[1]_i_89_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.240 r  m3/x[1]_i_70/O
                         net (fo=1, routed)           0.549     4.790    m3/x[1]_i_70_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I2_O)        0.124     4.914 r  m3/x[1]_i_46/O
                         net (fo=2, routed)           0.291     5.205    m3/x[1]_i_46_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  m3/x[1]_i_16/O
                         net (fo=3, routed)           0.446     5.775    m3/x[1]_i_16_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I4_O)        0.124     5.899 r  m3/x[5]_i_6/O
                         net (fo=1, routed)           0.526     6.425    m3/tag[117]
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.549 r  m3/x[5]_i_2/O
                         net (fo=1, routed)           0.409     6.958    m3/x[5]_i_2_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.082 r  m3/x[5]_i_1/O
                         net (fo=1, routed)           0.000     7.082    u/D[10]
    SLICE_X44Y43         FDRE                                         r  u/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.448     7.544    u/clk_out
    SLICE_X44Y43         FDRE                                         r  u/x_reg[5]/C
                         clock pessimism              0.484     8.027    
                         clock uncertainty           -0.112     7.916    
    SLICE_X44Y43         FDRE (Setup_fdre_C_D)        0.032     7.948    u/x_reg[5]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 2.003ns (25.160%)  route 5.958ns (74.840%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.546 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m3/clk_out
    SLICE_X50Y52         FDRE                                         r  m3/r_i1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  m3/r_i1_reg[39]/Q
                         net (fo=61, routed)          1.770     1.336    m3/r_i1[39]
    SLICE_X37Y42         LUT4 (Prop_lut4_I3_O)        0.152     1.488 r  m3/x[12]_i_33/O
                         net (fo=1, routed)           0.961     2.449    m3/x[12]_i_33_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.326     2.775 r  m3/x[12]_i_14/O
                         net (fo=6, routed)           0.454     3.229    m3/x[12]_i_14_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.124     3.353 r  m3/x[8]_i_39/O
                         net (fo=12, routed)          0.935     4.288    m3/x[8]_i_39_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I2_O)        0.124     4.412 r  m3/x[1]_i_65/O
                         net (fo=7, routed)           0.702     5.114    m3/x[1]_i_65_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.238 r  m3/x[3]_i_9/O
                         net (fo=1, routed)           0.689     5.927    m3/x[3]_i_9_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.051 r  m3/x[3]_i_4/O
                         net (fo=1, routed)           0.000     6.051    m3/x[3]_i_4_n_0
    SLICE_X49Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     6.263 r  m3/x_reg[3]_i_2/O
                         net (fo=1, routed)           0.447     6.710    m3/x_reg[3]_i_2_n_0
    SLICE_X48Y42         LUT3 (Prop_lut3_I1_O)        0.299     7.009 r  m3/x[3]_i_1/O
                         net (fo=1, routed)           0.000     7.009    u/D[12]
    SLICE_X48Y42         FDRE                                         r  u/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.450     7.546    u/clk_out
    SLICE_X48Y42         FDRE                                         r  u/x_reg[3]/C
                         clock pessimism              0.484     8.029    
                         clock uncertainty           -0.112     7.918    
    SLICE_X48Y42         FDRE (Setup_fdre_C_D)        0.029     7.947    u/x_reg[3]
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 2.161ns (27.064%)  route 5.824ns (72.937%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.548 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.558    -0.954    m3/clk_out
    SLICE_X48Y53         FDRE                                         r  m3/r_i1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  m3/r_i1_reg[1]/Q
                         net (fo=11, routed)          1.253     0.755    m3/r_i1[1]
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124     0.879 r  m3/x[9]_i_38/O
                         net (fo=3, routed)           0.445     1.324    m3/x[9]_i_38_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124     1.448 r  m3/x[13]_i_50/O
                         net (fo=2, routed)           0.314     1.761    m3/x[13]_i_50_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I0_O)        0.124     1.885 r  m3/x[1]_i_67/O
                         net (fo=6, routed)           0.478     2.363    m3/x[1]_i_67_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124     2.487 r  m3/x[5]_i_40/O
                         net (fo=6, routed)           0.652     3.140    m3/x[5]_i_40_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I4_O)        0.124     3.264 r  m3/x[5]_i_16/O
                         net (fo=3, routed)           0.443     3.706    m3/x[5]_i_16_n_0
    SLICE_X44Y43         LUT5 (Prop_lut5_I2_O)        0.124     3.830 r  m3/x[1]_i_89/O
                         net (fo=1, routed)           0.286     4.116    m3/x[1]_i_89_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     4.240 r  m3/x[1]_i_70/O
                         net (fo=1, routed)           0.549     4.790    m3/x[1]_i_70_n_0
    SLICE_X45Y43         LUT5 (Prop_lut5_I2_O)        0.124     4.914 r  m3/x[1]_i_46/O
                         net (fo=2, routed)           0.291     5.205    m3/x[1]_i_46_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  m3/x[1]_i_16/O
                         net (fo=3, routed)           0.660     5.989    m3/x[1]_i_16_n_0
    SLICE_X51Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.113 r  m3/x[13]_i_8/O
                         net (fo=2, routed)           0.166     6.279    m3/x[13]_i_8_n_0
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.124     6.403 r  m3/x[9]_i_8/O
                         net (fo=1, routed)           0.287     6.690    m3/tag[121]
    SLICE_X53Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.814 r  m3/x[9]_i_3/O
                         net (fo=1, routed)           0.000     6.814    m3/x[9]_i_3_n_0
    SLICE_X53Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     7.031 r  m3/x_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.031    u/D[6]
    SLICE_X53Y43         FDRE                                         r  u/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.452     7.548    u/clk_out
    SLICE_X53Y43         FDRE                                         r  u/x_reg[9]/C
                         clock pessimism              0.484     8.031    
                         clock uncertainty           -0.112     7.920    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)        0.064     7.984    u/x_reg[9]
  -------------------------------------------------------------------
                         required time                          7.984    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 2.320ns (29.129%)  route 5.645ns (70.871%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.547 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m3/clk_out
    SLICE_X51Y52         FDRE                                         r  m3/r_i1_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  m3/r_i1_reg[37]/Q
                         net (fo=89, routed)          1.507     0.974    m3/r_i1[37]
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.325     1.299 r  m3/x[13]_i_24/O
                         net (fo=3, routed)           0.465     1.764    m3/x[13]_i_24_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.326     2.090 r  m3/x[7]_i_50/O
                         net (fo=5, routed)           0.275     2.365    m3/x[7]_i_50_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.489 r  m3/x[7]_i_29/O
                         net (fo=4, routed)           0.188     2.678    m3/x[7]_i_29_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.124     2.802 r  m3/x[3]_i_19/O
                         net (fo=7, routed)           0.639     3.441    m3/x[3]_i_19_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.565 r  m3/x[14]_i_27/O
                         net (fo=6, routed)           0.693     4.257    m3/x[14]_i_27_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.381 r  m3/x[13]_i_38/O
                         net (fo=8, routed)           0.730     5.112    m3/x[13]_i_38_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.236 r  m3/x[8]_i_45/O
                         net (fo=1, routed)           0.445     5.681    m3/x[8]_i_45_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.805 r  m3/x[8]_i_16/O
                         net (fo=1, routed)           0.000     5.805    m3/tag[8]
    SLICE_X50Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     6.014 r  m3/x_reg[8]_i_5/O
                         net (fo=1, routed)           0.702     6.716    m3/x_reg[8]_i_5_n_0
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.297     7.013 r  m3/x[8]_i_1/O
                         net (fo=1, routed)           0.000     7.013    u/D[7]
    SLICE_X50Y41         FDRE                                         r  u/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.451     7.547    u/clk_out
    SLICE_X50Y41         FDRE                                         r  u/x_reg[8]/C
                         clock pessimism              0.484     8.030    
                         clock uncertainty           -0.112     7.919    
    SLICE_X50Y41         FDRE (Setup_fdre_C_D)        0.079     7.998    u/x_reg[8]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.816ns  (logic 2.280ns (29.172%)  route 5.536ns (70.828%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 7.544 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m3/clk_out
    SLICE_X51Y52         FDRE                                         r  m3/r_i1_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  m3/r_i1_reg[37]/Q
                         net (fo=89, routed)          1.507     0.974    m3/r_i1[37]
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.325     1.299 r  m3/x[13]_i_24/O
                         net (fo=3, routed)           0.465     1.764    m3/x[13]_i_24_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.326     2.090 r  m3/x[7]_i_50/O
                         net (fo=5, routed)           0.275     2.365    m3/x[7]_i_50_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.489 r  m3/x[7]_i_29/O
                         net (fo=4, routed)           0.188     2.678    m3/x[7]_i_29_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.124     2.802 r  m3/x[3]_i_19/O
                         net (fo=7, routed)           0.639     3.441    m3/x[3]_i_19_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.565 r  m3/x[14]_i_27/O
                         net (fo=6, routed)           0.693     4.257    m3/x[14]_i_27_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.381 r  m3/x[13]_i_38/O
                         net (fo=8, routed)           0.739     5.120    m3/x[13]_i_38_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I1_O)        0.124     5.244 r  m3/x[11]_i_24/O
                         net (fo=1, routed)           0.445     5.689    m3/Z298_in[116]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124     5.813 r  m3/x[11]_i_10/O
                         net (fo=1, routed)           0.584     6.398    m3/x[11]_i_10_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124     6.522 r  m3/x[11]_i_4/O
                         net (fo=1, routed)           0.000     6.522    m3/x[11]_i_4_n_0
    SLICE_X47Y44         MUXF7 (Prop_muxf7_I0_O)      0.238     6.760 r  m3/x_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     6.760    m3/x_reg[11]_i_2_n_0
    SLICE_X47Y44         MUXF8 (Prop_muxf8_I0_O)      0.104     6.864 r  m3/x_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     6.864    u/D[4]
    SLICE_X47Y44         FDRE                                         r  u/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.448     7.544    u/clk_out
    SLICE_X47Y44         FDRE                                         r  u/x_reg[11]/C
                         clock pessimism              0.484     8.027    
                         clock uncertainty           -0.112     7.916    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)        0.064     7.980    u/x_reg[11]
  -------------------------------------------------------------------
                         required time                          7.980    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 2.008ns (25.791%)  route 5.778ns (74.209%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.547 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m3/clk_out
    SLICE_X50Y52         FDRE                                         r  m3/r_i1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  m3/r_i1_reg[39]/Q
                         net (fo=61, routed)          1.770     1.336    m3/r_i1[39]
    SLICE_X37Y42         LUT4 (Prop_lut4_I3_O)        0.152     1.488 r  m3/x[12]_i_33/O
                         net (fo=1, routed)           0.961     2.449    m3/x[12]_i_33_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.326     2.775 r  m3/x[12]_i_14/O
                         net (fo=6, routed)           0.454     3.229    m3/x[12]_i_14_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.124     3.353 r  m3/x[8]_i_39/O
                         net (fo=12, routed)          0.935     4.288    m3/x[8]_i_39_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I2_O)        0.124     4.412 r  m3/x[1]_i_65/O
                         net (fo=7, routed)           0.335     4.747    m3/x[1]_i_65_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.871 r  m3/x[1]_i_36/O
                         net (fo=1, routed)           0.527     5.399    m3/x[1]_i_36_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.523 r  m3/x[1]_i_13/O
                         net (fo=1, routed)           0.000     5.523    m3/tag[17]
    SLICE_X48Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     5.740 r  m3/x_reg[1]_i_5/O
                         net (fo=1, routed)           0.795     6.535    m3/x_reg[1]_i_5_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.299     6.834 r  m3/x[1]_i_1/O
                         net (fo=1, routed)           0.000     6.834    u/D[14]
    SLICE_X49Y43         FDRE                                         r  u/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.451     7.547    u/clk_out
    SLICE_X49Y43         FDRE                                         r  u/x_reg[1]/C
                         clock pessimism              0.484     8.030    
                         clock uncertainty           -0.112     7.919    
    SLICE_X49Y43         FDRE (Setup_fdre_C_D)        0.031     7.950    u/x_reg[1]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[28]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 2.031ns (25.593%)  route 5.905ns (74.407%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.546 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.571    -0.941    m3/clk_out
    SLICE_X53Y45         FDRE                                         r  m3/r_i2_reg[28]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  m3/r_i2_reg[28]_rep__1/Q
                         net (fo=114, routed)         1.241     0.756    m3/r_i2_reg[28]_rep__1_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.880 r  m3/x[0]_i_17/O
                         net (fo=147, routed)         1.363     2.243    m3/x[0]_i_17_n_0
    SLICE_X52Y42         LUT4 (Prop_lut4_I3_O)        0.150     2.393 r  m3/x[9]_i_25/O
                         net (fo=4, routed)           0.651     3.044    m3/x[9]_i_25_n_0
    SLICE_X50Y43         LUT5 (Prop_lut5_I0_O)        0.328     3.372 r  m3/x[15]_i_19/O
                         net (fo=5, routed)           0.467     3.839    m3/x[15]_i_19_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.963 r  m3/x[0]_i_9/O
                         net (fo=47, routed)          1.016     4.978    m3/x[0]_i_9_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  m3/x[4]_i_13/O
                         net (fo=1, routed)           0.000     5.102    m3/tag[52]
    SLICE_X43Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     5.319 r  m3/x_reg[4]_i_4/O
                         net (fo=1, routed)           1.168     6.487    m3/x_reg[4]_i_4_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I0_O)        0.299     6.786 r  m3/x[4]_i_2/O
                         net (fo=1, routed)           0.000     6.786    m3/x[4]_i_2_n_0
    SLICE_X50Y39         MUXF7 (Prop_muxf7_I0_O)      0.209     6.995 r  m3/x_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.995    u/D[11]
    SLICE_X50Y39         FDRE                                         r  u/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.450     7.546    u/clk_out
    SLICE_X50Y39         FDRE                                         r  u/x_reg[4]/C
                         clock pessimism              0.578     8.123    
                         clock uncertainty           -0.112     8.012    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)        0.113     8.125    u/x_reg[4]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 2.320ns (29.789%)  route 5.468ns (70.211%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.546 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m3/clk_out
    SLICE_X51Y52         FDRE                                         r  m3/r_i1_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  m3/r_i1_reg[37]/Q
                         net (fo=89, routed)          1.507     0.974    m3/r_i1[37]
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.325     1.299 r  m3/x[13]_i_24/O
                         net (fo=3, routed)           0.465     1.764    m3/x[13]_i_24_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.326     2.090 r  m3/x[7]_i_50/O
                         net (fo=5, routed)           0.275     2.365    m3/x[7]_i_50_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.489 r  m3/x[7]_i_29/O
                         net (fo=4, routed)           0.188     2.678    m3/x[7]_i_29_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.124     2.802 r  m3/x[3]_i_19/O
                         net (fo=7, routed)           0.639     3.441    m3/x[3]_i_19_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.565 r  m3/x[14]_i_27/O
                         net (fo=6, routed)           0.693     4.257    m3/x[14]_i_27_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.381 r  m3/x[13]_i_38/O
                         net (fo=8, routed)           0.732     5.113    m3/x[13]_i_38_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.237 r  m3/x[10]_i_29/O
                         net (fo=1, routed)           0.454     5.691    m3/x[10]_i_29_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.815 r  m3/x[10]_i_12/O
                         net (fo=1, routed)           0.000     5.815    m3/tag[10]
    SLICE_X52Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     6.024 r  m3/x_reg[10]_i_5/O
                         net (fo=1, routed)           0.515     6.539    m3/x_reg[10]_i_5_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.297     6.836 r  m3/x[10]_i_1/O
                         net (fo=1, routed)           0.000     6.836    u/D[5]
    SLICE_X52Y39         FDRE                                         r  u/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.450     7.546    u/clk_out
    SLICE_X52Y39         FDRE                                         r  u/x_reg[10]/C
                         clock pessimism              0.484     8.029    
                         clock uncertainty           -0.112     7.918    
    SLICE_X52Y39         FDRE (Setup_fdre_C_D)        0.077     7.995    u/x_reg[10]
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[28]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 1.822ns (23.452%)  route 5.947ns (76.548%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 7.545 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.571    -0.941    m3/clk_out
    SLICE_X53Y45         FDRE                                         r  m3/r_i2_reg[28]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  m3/r_i2_reg[28]_rep__1/Q
                         net (fo=114, routed)         1.241     0.756    m3/r_i2_reg[28]_rep__1_n_0
    SLICE_X39Y46         LUT4 (Prop_lut4_I1_O)        0.124     0.880 r  m3/x[0]_i_17/O
                         net (fo=147, routed)         1.363     2.243    m3/x[0]_i_17_n_0
    SLICE_X52Y42         LUT4 (Prop_lut4_I3_O)        0.150     2.393 r  m3/x[9]_i_25/O
                         net (fo=4, routed)           0.651     3.044    m3/x[9]_i_25_n_0
    SLICE_X50Y43         LUT5 (Prop_lut5_I0_O)        0.328     3.372 r  m3/x[15]_i_19/O
                         net (fo=5, routed)           0.467     3.839    m3/x[15]_i_19_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.963 r  m3/x[0]_i_9/O
                         net (fo=47, routed)          1.026     4.989    m3/x[0]_i_9_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  m3/x[14]_i_9/O
                         net (fo=1, routed)           0.000     5.113    m3/tag[94]
    SLICE_X40Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     5.330 r  m3/x_reg[14]_i_3/O
                         net (fo=1, routed)           1.200     6.530    m3/x_reg[14]_i_3_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.299     6.829 r  m3/x[14]_i_1/O
                         net (fo=1, routed)           0.000     6.829    u/D[1]
    SLICE_X48Y40         FDRE                                         r  u/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.449     7.545    u/clk_out
    SLICE_X48Y40         FDRE                                         r  u/x_reg[14]/C
                         clock pessimism              0.564     8.108    
                         clock uncertainty           -0.112     7.997    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.029     8.026    u/x_reg[14]
  -------------------------------------------------------------------
                         required time                          8.026    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 2.147ns (27.803%)  route 5.575ns (72.197%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 7.546 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m3/clk_out
    SLICE_X51Y52         FDRE                                         r  m3/r_i1_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  m3/r_i1_reg[37]/Q
                         net (fo=89, routed)          1.507     0.974    m3/r_i1[37]
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.325     1.299 r  m3/x[13]_i_24/O
                         net (fo=3, routed)           0.465     1.764    m3/x[13]_i_24_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.326     2.090 r  m3/x[7]_i_50/O
                         net (fo=5, routed)           0.275     2.365    m3/x[7]_i_50_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.489 r  m3/x[7]_i_29/O
                         net (fo=4, routed)           0.188     2.678    m3/x[7]_i_29_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.124     2.802 r  m3/x[3]_i_19/O
                         net (fo=7, routed)           0.639     3.441    m3/x[3]_i_19_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.565 r  m3/x[14]_i_27/O
                         net (fo=6, routed)           0.693     4.257    m3/x[14]_i_27_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.381 r  m3/x[13]_i_38/O
                         net (fo=8, routed)           0.482     4.864    m3/x[13]_i_38_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.988 r  m3/x[2]_i_17/O
                         net (fo=1, routed)           0.549     5.536    m3/Z298_in[109]
    SLICE_X50Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.660 r  m3/x[2]_i_5/O
                         net (fo=1, routed)           0.777     6.437    m3/tag[18]
    SLICE_X50Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.561 r  m3/x[2]_i_2/O
                         net (fo=1, routed)           0.000     6.561    m3/x[2]_i_2_n_0
    SLICE_X50Y40         MUXF7 (Prop_muxf7_I0_O)      0.209     6.770 r  m3/x_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.770    u/D[13]
    SLICE_X50Y40         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.450     7.546    u/clk_out
    SLICE_X50Y40         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.484     8.029    
                         clock uncertainty           -0.112     7.918    
    SLICE_X50Y40         FDRE (Setup_fdre_C_D)        0.113     8.031    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                          8.031    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 1.938ns (25.455%)  route 5.675ns (74.545%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 7.543 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m3/clk_out
    SLICE_X51Y52         FDRE                                         r  m3/r_i1_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.419    -0.533 r  m3/r_i1_reg[37]/Q
                         net (fo=89, routed)          1.507     0.974    m3/r_i1[37]
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.325     1.299 r  m3/x[13]_i_24/O
                         net (fo=3, routed)           0.465     1.764    m3/x[13]_i_24_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.326     2.090 r  m3/x[7]_i_50/O
                         net (fo=5, routed)           0.275     2.365    m3/x[7]_i_50_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.489 r  m3/x[7]_i_29/O
                         net (fo=4, routed)           0.188     2.678    m3/x[7]_i_29_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I4_O)        0.124     2.802 r  m3/x[3]_i_19/O
                         net (fo=7, routed)           0.639     3.441    m3/x[3]_i_19_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     3.565 r  m3/x[14]_i_27/O
                         net (fo=6, routed)           0.673     4.238    m3/x[14]_i_27_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.362 r  m3/x[15]_i_41/O
                         net (fo=1, routed)           0.668     5.029    m3/Z298_in[96]
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.124     5.153 r  m3/x[15]_i_18/O
                         net (fo=1, routed)           0.671     5.824    m3/x[15]_i_18_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.948 r  m3/x[15]_i_5/O
                         net (fo=1, routed)           0.589     6.537    m3/x[15]_i_5_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.661 r  m3/x[15]_i_1/O
                         net (fo=1, routed)           0.000     6.661    u/D[0]
    SLICE_X47Y42         FDRE                                         r  u/x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.447     7.543    u/clk_out
    SLICE_X47Y42         FDRE                                         r  u/x_reg[15]/C
                         clock pessimism              0.484     8.026    
                         clock uncertainty           -0.112     7.915    
    SLICE_X47Y42         FDRE (Setup_fdre_C_D)        0.029     7.944    u/x_reg[15]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 1.828ns (24.524%)  route 5.626ns (75.476%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.547 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m3/clk_out
    SLICE_X50Y52         FDRE                                         r  m3/r_i1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  m3/r_i1_reg[39]/Q
                         net (fo=61, routed)          1.770     1.336    m3/r_i1[39]
    SLICE_X37Y42         LUT4 (Prop_lut4_I3_O)        0.152     1.488 r  m3/x[12]_i_33/O
                         net (fo=1, routed)           0.961     2.449    m3/x[12]_i_33_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.326     2.775 r  m3/x[12]_i_14/O
                         net (fo=6, routed)           0.454     3.229    m3/x[12]_i_14_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.124     3.353 r  m3/x[8]_i_39/O
                         net (fo=12, routed)          0.935     4.288    m3/x[8]_i_39_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I2_O)        0.124     4.412 r  m3/x[1]_i_65/O
                         net (fo=7, routed)           0.565     4.977    m3/x[1]_i_65_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.101 r  m3/x[6]_i_15/O
                         net (fo=1, routed)           0.318     5.419    m3/x[6]_i_15_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.543 r  m3/x[6]_i_5/O
                         net (fo=1, routed)           0.623     6.166    m3/tag[22]
    SLICE_X51Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.290 r  m3/x[6]_i_2/O
                         net (fo=1, routed)           0.000     6.290    m3/x[6]_i_2_n_0
    SLICE_X51Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     6.502 r  m3/x_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.502    u/D[9]
    SLICE_X51Y42         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.451     7.547    u/clk_out
    SLICE_X51Y42         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.484     8.030    
                         clock uncertainty           -0.112     7.919    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)        0.064     7.983    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          7.983    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 m3/r_i1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 1.825ns (24.639%)  route 5.582ns (75.361%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 7.542 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m3/clk_out
    SLICE_X50Y52         FDRE                                         r  m3/r_i1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  m3/r_i1_reg[39]/Q
                         net (fo=61, routed)          1.770     1.336    m3/r_i1[39]
    SLICE_X37Y42         LUT4 (Prop_lut4_I3_O)        0.152     1.488 r  m3/x[12]_i_33/O
                         net (fo=1, routed)           0.961     2.449    m3/x[12]_i_33_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.326     2.775 r  m3/x[12]_i_14/O
                         net (fo=6, routed)           0.454     3.229    m3/x[12]_i_14_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.124     3.353 r  m3/x[8]_i_39/O
                         net (fo=12, routed)          0.770     4.123    m3/x[8]_i_39_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I4_O)        0.124     4.247 r  m3/x[0]_i_45/O
                         net (fo=1, routed)           0.402     4.649    m3/x[0]_i_45_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.773 r  m3/x[0]_i_19/O
                         net (fo=1, routed)           0.439     5.212    m3/Z298_in[95]
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.124     5.336 r  m3/x[0]_i_5/O
                         net (fo=1, routed)           0.786     6.122    m3/tag[32]
    SLICE_X46Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.246 r  m3/x[0]_i_2/O
                         net (fo=1, routed)           0.000     6.246    m3/x[0]_i_2_n_0
    SLICE_X46Y40         MUXF7 (Prop_muxf7_I0_O)      0.209     6.455 r  m3/x_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.455    u/D[15]
    SLICE_X46Y40         FDRE                                         r  u/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.446     7.542    u/clk_out
    SLICE_X46Y40         FDRE                                         r  u/x_reg[0]/C
                         clock pessimism              0.484     8.025    
                         clock uncertainty           -0.112     7.914    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)        0.113     8.027    u/x_reg[0]
  -------------------------------------------------------------------
                         required time                          8.027    
                         arrival time                          -6.455    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 1.371ns (22.805%)  route 4.641ns (77.195%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 7.604 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.151     1.677    m2/Q[1]
    SLICE_X60Y55         LUT3 (Prop_lut3_I2_O)        0.317     1.994 r  m2/E[102]_i_3/O
                         net (fo=7, routed)           1.124     3.118    m3/r_i2_reg[28]_1[2]
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.328     3.446 r  m3/E[105]_i_3/O
                         net (fo=3, routed)           0.695     4.142    m2/r_i2_reg[28]_rep_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.266 r  m2/E[113]_i_2/O
                         net (fo=1, routed)           0.670     4.936    m2/E[113]_i_2_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I0_O)        0.124     5.060 r  m2/E[113]_i_1/O
                         net (fo=1, routed)           0.000     5.060    D[113]
    SLICE_X60Y51         FDRE                                         r  E_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.509     7.604    clk_out
    SLICE_X60Y51         FDRE                                         r  E_reg[113]/C
                         clock pessimism              0.562     8.166    
                         clock uncertainty           -0.112     8.054    
    SLICE_X60Y51         FDRE (Setup_fdre_C_D)        0.081     8.135    E_reg[113]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 1.378ns (23.372%)  route 4.518ns (76.628%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.143     1.669    m2/Q[1]
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.295     1.964 r  m2/E[14]_i_5/O
                         net (fo=1, routed)           0.798     2.762    m2/E[14]_i_5_n_0
    SLICE_X59Y54         LUT3 (Prop_lut3_I0_O)        0.154     2.916 r  m2/E[14]_i_3/O
                         net (fo=4, routed)           1.150     4.066    m2/Z298_in[113]
    SLICE_X52Y54         LUT6 (Prop_lut6_I0_O)        0.327     4.393 r  m2/E[30]_i_3/O
                         net (fo=1, routed)           0.427     4.820    m2/E[30]_i_3_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.944 r  m2/E[30]_i_1/O
                         net (fo=1, routed)           0.000     4.944    D[30]
    SLICE_X52Y53         FDRE                                         r  E_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.442     7.537    clk_out
    SLICE_X52Y53         FDRE                                         r  E_reg[30]/C
                         clock pessimism              0.562     8.099    
                         clock uncertainty           -0.112     7.987    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.079     8.066    E_reg[30]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 1.090ns (19.114%)  route 4.613ns (80.886%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X58Y51         FDRE                                         r  m2/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  m2/r_i2_reg[28]/Q
                         net (fo=93, routed)          2.359     1.892    m2/Q[3]
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.299     2.191 r  m2/E[10]_i_2/O
                         net (fo=5, routed)           0.967     3.158    m2/E[10]_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.282 r  m2/E[34]_i_2/O
                         net (fo=15, routed)          1.005     4.287    m2/E_reg[49]
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.411 r  m2/E[73]_i_2/O
                         net (fo=2, routed)           0.282     4.693    m2/E[73]_i_2_n_0
    SLICE_X52Y52         LUT3 (Prop_lut3_I2_O)        0.124     4.817 r  m2/E[73]_i_1/O
                         net (fo=1, routed)           0.000     4.817    D[73]
    SLICE_X52Y52         FDRE                                         r  E_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.443     7.538    clk_out
    SLICE_X52Y52         FDRE                                         r  E_reg[73]/C
                         clock pessimism              0.562     8.100    
                         clock uncertainty           -0.112     7.988    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.079     8.067    E_reg[73]
  -------------------------------------------------------------------
                         required time                          8.067    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 1.325ns (23.463%)  route 4.322ns (76.537%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X61Y51         FDRE                                         r  m2/r_i2_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  m2/r_i2_reg[127]/Q
                         net (fo=132, routed)         2.676     2.246    m3/r_i2_reg[28]_0[0]
    SLICE_X52Y51         LUT6 (Prop_lut6_I1_O)        0.124     2.370 r  m3/E[18]_i_8/O
                         net (fo=1, routed)           0.000     2.370    m3/E[18]_i_8_n_0
    SLICE_X52Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     2.584 r  m3/E_reg[18]_i_4/O
                         net (fo=1, routed)           0.000     2.584    m3/E_reg[18]_i_4_n_0
    SLICE_X52Y51         MUXF8 (Prop_muxf8_I1_O)      0.088     2.672 r  m3/E_reg[18]_i_2/O
                         net (fo=5, routed)           0.981     3.653    m2/r_i2_reg[127]_rep_0[5]
    SLICE_X53Y54         LUT5 (Prop_lut5_I2_O)        0.319     3.972 r  m2/E[10]_i_4/O
                         net (fo=1, routed)           0.665     4.637    m2/E[10]_i_4_n_0
    SLICE_X53Y54         LUT3 (Prop_lut3_I2_O)        0.124     4.761 r  m2/E[10]_i_1/O
                         net (fo=1, routed)           0.000     4.761    D[10]
    SLICE_X53Y54         FDRE                                         r  E_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.442     7.537    clk_out
    SLICE_X53Y54         FDRE                                         r  E_reg[10]/C
                         clock pessimism              0.562     8.099    
                         clock uncertainty           -0.112     7.987    
    SLICE_X53Y54         FDRE (Setup_fdre_C_D)        0.029     8.016    E_reg[10]
  -------------------------------------------------------------------
                         required time                          8.016    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 1.083ns (19.014%)  route 4.613ns (80.986%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X58Y51         FDRE                                         r  m2/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  m2/r_i2_reg[28]/Q
                         net (fo=93, routed)          2.359     1.892    m2/Q[3]
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.299     2.191 r  m2/E[10]_i_2/O
                         net (fo=5, routed)           0.967     3.158    m2/E[10]_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.282 r  m2/E[34]_i_2/O
                         net (fo=15, routed)          1.005     4.287    m2/E_reg[49]
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.411 r  m2/E[73]_i_2/O
                         net (fo=2, routed)           0.282     4.693    m2/E[73]_i_2_n_0
    SLICE_X52Y52         LUT3 (Prop_lut3_I2_O)        0.117     4.810 r  m2/E[81]_i_1/O
                         net (fo=1, routed)           0.000     4.810    D[81]
    SLICE_X52Y52         FDRE                                         r  E_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.443     7.538    clk_out
    SLICE_X52Y52         FDRE                                         r  E_reg[81]/C
                         clock pessimism              0.562     8.100    
                         clock uncertainty           -0.112     7.988    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.118     8.106    E_reg[81]
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[126]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.579ns  (logic 0.890ns (15.953%)  route 4.689ns (84.047%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.571    -0.941    m3/clk_out
    SLICE_X54Y45         FDRE                                         r  m3/r_i2_reg[126]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  m3/r_i2_reg[126]_rep/Q
                         net (fo=104, routed)         2.280     1.858    m3/E_reg[95]
    SLICE_X62Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.982 r  m3/E[12]_i_4/O
                         net (fo=1, routed)           1.051     3.033    m3/E[12]_i_4_n_0
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124     3.157 r  m3/E[12]_i_3/O
                         net (fo=3, routed)           1.357     4.514    m3/E_reg[108][4]
    SLICE_X51Y53         LUT2 (Prop_lut2_I0_O)        0.124     4.638 r  m3/E[36]_i_1/O
                         net (fo=1, routed)           0.000     4.638    m3_n_49
    SLICE_X51Y53         FDRE                                         r  E_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.442     7.537    clk_out
    SLICE_X51Y53         FDRE                                         r  E_reg[36]/C
                         clock pessimism              0.484     8.021    
                         clock uncertainty           -0.112     7.909    
    SLICE_X51Y53         FDRE (Setup_fdre_C_D)        0.031     7.940    E_reg[36]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -4.638    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[125]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 1.339ns (23.777%)  route 4.292ns (76.223%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 7.604 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.568    -0.944    m3/clk_out
    SLICE_X47Y49         FDRE                                         r  m3/r_i2_reg[125]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  m3/r_i2_reg[125]_rep__0/Q
                         net (fo=110, routed)         2.576     2.088    m3/E_reg[1]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.212 r  m3/E[1]_i_8/O
                         net (fo=1, routed)           0.000     2.212    m3/E[1]_i_8_n_0
    SLICE_X62Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     2.424 r  m3/E_reg[1]_i_7/O
                         net (fo=1, routed)           0.582     3.007    m2/r_i2_reg[125]_1
    SLICE_X62Y52         LUT6 (Prop_lut6_I2_O)        0.299     3.306 r  m2/E[1]_i_4/O
                         net (fo=1, routed)           0.465     3.771    m2/E[1]_i_4_n_0
    SLICE_X62Y53         LUT5 (Prop_lut5_I3_O)        0.124     3.895 r  m2/E[1]_i_2/O
                         net (fo=1, routed)           0.669     4.564    m3/r_i2_reg[126]_rep_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I2_O)        0.124     4.688 r  m3/E[1]_i_1/O
                         net (fo=1, routed)           0.000     4.688    D[1]
    SLICE_X62Y53         FDRE                                         r  E_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.509     7.604    clk_out
    SLICE_X62Y53         FDRE                                         r  E_reg[1]/C
                         clock pessimism              0.484     8.088    
                         clock uncertainty           -0.112     7.976    
    SLICE_X62Y53         FDRE (Setup_fdre_C_D)        0.031     8.007    E_reg[1]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  3.319    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 1.247ns (22.144%)  route 4.384ns (77.856%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.151     1.677    m2/Q[1]
    SLICE_X60Y55         LUT3 (Prop_lut3_I2_O)        0.317     1.994 r  m2/E[102]_i_3/O
                         net (fo=7, routed)           1.265     3.259    m2/E_reg[31][2]
    SLICE_X55Y53         LUT6 (Prop_lut6_I3_O)        0.328     3.587 r  m2/E[19]_i_3/O
                         net (fo=2, routed)           0.968     4.555    m2/E[19]_i_3_n_0
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.679 r  m2/E[19]_i_1/O
                         net (fo=1, routed)           0.000     4.679    D[19]
    SLICE_X53Y53         FDRE                                         r  E_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.442     7.537    clk_out
    SLICE_X53Y53         FDRE                                         r  E_reg[19]/C
                         clock pessimism              0.562     8.099    
                         clock uncertainty           -0.112     7.987    
    SLICE_X53Y53         FDRE (Setup_fdre_C_D)        0.031     8.018    E_reg[19]
  -------------------------------------------------------------------
                         required time                          8.018    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.028ns (18.585%)  route 4.503ns (81.415%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X61Y51         FDRE                                         r  m2/r_i2_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  m2/r_i2_reg[127]/Q
                         net (fo=132, routed)         2.283     1.853    m2/Q[0]
    SLICE_X54Y52         LUT5 (Prop_lut5_I3_O)        0.117     1.970 r  m2/E[12]_i_2/O
                         net (fo=16, routed)          1.491     3.461    m2/E_reg[81]
    SLICE_X57Y53         LUT5 (Prop_lut5_I4_O)        0.331     3.792 r  m2/E[11]_i_2/O
                         net (fo=1, routed)           0.729     4.521    m2/E[11]_i_2_n_0
    SLICE_X56Y53         LUT3 (Prop_lut3_I0_O)        0.124     4.645 r  m2/E[11]_i_1/O
                         net (fo=1, routed)           0.000     4.645    D[11]
    SLICE_X56Y53         FDRE                                         r  E_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.443     7.538    clk_out
    SLICE_X56Y53         FDRE                                         r  E_reg[11]/C
                         clock pessimism              0.562     8.100    
                         clock uncertainty           -0.112     7.988    
    SLICE_X56Y53         FDRE (Setup_fdre_C_D)        0.077     8.065    E_reg[11]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.996ns (18.149%)  route 4.492ns (81.851%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X58Y51         FDRE                                         r  m2/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  m2/r_i2_reg[28]/Q
                         net (fo=93, routed)          2.359     1.892    m2/Q[3]
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.299     2.191 r  m2/E[10]_i_2/O
                         net (fo=5, routed)           0.967     3.158    m2/E[10]_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.282 r  m2/E[34]_i_2/O
                         net (fo=15, routed)          1.166     4.448    m3/r_i2_reg[125]_0
    SLICE_X51Y53         LUT2 (Prop_lut2_I1_O)        0.154     4.602 r  m3/E[41]_i_1/O
                         net (fo=1, routed)           0.000     4.602    m3_n_53
    SLICE_X51Y53         FDRE                                         r  E_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.442     7.537    clk_out
    SLICE_X51Y53         FDRE                                         r  E_reg[41]/C
                         clock pessimism              0.562     8.099    
                         clock uncertainty           -0.112     7.987    
    SLICE_X51Y53         FDRE (Setup_fdre_C_D)        0.075     8.062    E_reg[41]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[126]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.890ns (16.325%)  route 4.562ns (83.675%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.571    -0.941    m3/clk_out
    SLICE_X54Y45         FDRE                                         r  m3/r_i2_reg[126]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  m3/r_i2_reg[126]_rep/Q
                         net (fo=104, routed)         2.280     1.858    m3/E_reg[95]
    SLICE_X62Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.982 r  m3/E[12]_i_4/O
                         net (fo=1, routed)           1.051     3.033    m3/E[12]_i_4_n_0
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124     3.157 r  m3/E[12]_i_3/O
                         net (fo=3, routed)           1.230     4.387    m2/r_i2_reg[127]_rep_0[4]
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.511 r  m2/E[12]_i_1/O
                         net (fo=1, routed)           0.000     4.511    D[12]
    SLICE_X52Y53         FDRE                                         r  E_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.442     7.537    clk_out
    SLICE_X52Y53         FDRE                                         r  E_reg[12]/C
                         clock pessimism              0.484     8.021    
                         clock uncertainty           -0.112     7.909    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.077     7.986    E_reg[12]
  -------------------------------------------------------------------
                         required time                          7.986    
                         arrival time                          -4.511    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.487ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[126]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.890ns (16.349%)  route 4.554ns (83.651%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.571    -0.941    m3/clk_out
    SLICE_X54Y45         FDRE                                         r  m3/r_i2_reg[126]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  m3/r_i2_reg[126]_rep/Q
                         net (fo=104, routed)         2.280     1.858    m3/E_reg[95]
    SLICE_X62Y52         LUT6 (Prop_lut6_I2_O)        0.124     1.982 r  m3/E[12]_i_4/O
                         net (fo=1, routed)           1.051     3.033    m3/E[12]_i_4_n_0
    SLICE_X61Y53         LUT5 (Prop_lut5_I0_O)        0.124     3.157 r  m3/E[12]_i_3/O
                         net (fo=3, routed)           1.222     4.379    m2/r_i2_reg[127]_rep_0[4]
    SLICE_X52Y53         LUT4 (Prop_lut4_I3_O)        0.124     4.503 r  m2/E[20]_i_1/O
                         net (fo=1, routed)           0.000     4.503    m2_n_25
    SLICE_X52Y53         FDRE                                         r  E_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.442     7.537    clk_out
    SLICE_X52Y53         FDRE                                         r  E_reg[20]/C
                         clock pessimism              0.484     8.021    
                         clock uncertainty           -0.112     7.909    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.081     7.990    E_reg[20]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -4.503    
  -------------------------------------------------------------------
                         slack                                  3.487    

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.247ns (22.582%)  route 4.275ns (77.418%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.151     1.677    m2/Q[1]
    SLICE_X60Y55         LUT3 (Prop_lut3_I2_O)        0.317     1.994 r  m2/E[102]_i_3/O
                         net (fo=7, routed)           1.491     3.485    m2/E_reg[31][2]
    SLICE_X56Y52         LUT6 (Prop_lut6_I4_O)        0.328     3.813 r  m2/E[110]_i_3/O
                         net (fo=3, routed)           0.633     4.446    m2/E[110]_i_3_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I4_O)        0.124     4.570 r  m2/E[114]_i_1/O
                         net (fo=1, routed)           0.000     4.570    D[114]
    SLICE_X54Y51         FDRE                                         r  E_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.443     7.538    clk_out
    SLICE_X54Y51         FDRE                                         r  E_reg[114]/C
                         clock pessimism              0.562     8.100    
                         clock uncertainty           -0.112     7.988    
    SLICE_X54Y51         FDRE (Setup_fdre_C_D)        0.077     8.065    E_reg[114]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.247ns (22.652%)  route 4.258ns (77.348%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.539 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.151     1.677    m2/Q[1]
    SLICE_X60Y55         LUT3 (Prop_lut3_I2_O)        0.317     1.994 r  m2/E[102]_i_3/O
                         net (fo=7, routed)           1.491     3.485    m2/E_reg[31][2]
    SLICE_X56Y52         LUT6 (Prop_lut6_I4_O)        0.328     3.813 r  m2/E[110]_i_3/O
                         net (fo=3, routed)           0.616     4.429    m2/E[110]_i_3_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I3_O)        0.124     4.553 r  m2/E[110]_i_1/O
                         net (fo=1, routed)           0.000     4.553    D[110]
    SLICE_X56Y51         FDRE                                         r  E_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.444     7.539    clk_out
    SLICE_X56Y51         FDRE                                         r  E_reg[110]/C
                         clock pessimism              0.575     8.114    
                         clock uncertainty           -0.112     8.002    
    SLICE_X56Y51         FDRE (Setup_fdre_C_D)        0.077     8.079    E_reg[110]
  -------------------------------------------------------------------
                         required time                          8.079    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.254ns (23.061%)  route 4.184ns (76.939%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.143     1.669    m2/Q[1]
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.295     1.964 r  m2/E[14]_i_5/O
                         net (fo=1, routed)           0.798     2.762    m2/E[14]_i_5_n_0
    SLICE_X59Y54         LUT3 (Prop_lut3_I0_O)        0.154     2.916 r  m2/E[14]_i_3/O
                         net (fo=4, routed)           1.243     4.159    m2/Z298_in[113]
    SLICE_X51Y53         LUT2 (Prop_lut2_I0_O)        0.327     4.486 r  m2/E[38]_i_1/O
                         net (fo=1, routed)           0.000     4.486    m2_n_34
    SLICE_X51Y53         FDRE                                         r  E_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.442     7.537    clk_out
    SLICE_X51Y53         FDRE                                         r  E_reg[38]/C
                         clock pessimism              0.562     8.099    
                         clock uncertainty           -0.112     7.987    
    SLICE_X51Y53         FDRE (Setup_fdre_C_D)        0.029     8.016    E_reg[38]
  -------------------------------------------------------------------
                         required time                          8.016    
                         arrival time                          -4.486    
  -------------------------------------------------------------------
                         slack                                  3.530    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 1.371ns (25.010%)  route 4.111ns (74.990%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.151     1.677    m2/Q[1]
    SLICE_X60Y55         LUT3 (Prop_lut3_I2_O)        0.317     1.994 r  m2/E[102]_i_3/O
                         net (fo=7, routed)           1.265     3.259    m2/E_reg[31][2]
    SLICE_X55Y53         LUT6 (Prop_lut6_I3_O)        0.328     3.587 r  m2/E[19]_i_3/O
                         net (fo=2, routed)           0.166     3.753    m2/E[19]_i_3_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124     3.877 r  m2/E[7]_i_2/O
                         net (fo=3, routed)           0.529     4.406    m2/E[7]_i_2_n_0
    SLICE_X54Y53         LUT5 (Prop_lut5_I3_O)        0.124     4.530 r  m2/E[15]_i_1/O
                         net (fo=1, routed)           0.000     4.530    D[15]
    SLICE_X54Y53         FDRE                                         r  E_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.442     7.537    clk_out
    SLICE_X54Y53         FDRE                                         r  E_reg[15]/C
                         clock pessimism              0.562     8.099    
                         clock uncertainty           -0.112     7.987    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.079     8.066    E_reg[15]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[126]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.138ns (21.159%)  route 4.240ns (78.841%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.571    -0.941    m3/clk_out
    SLICE_X54Y45         FDRE                                         r  m3/r_i2_reg[126]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  m3/r_i2_reg[126]_rep/Q
                         net (fo=104, routed)         1.782     1.360    m2/r_i2_reg[126]_rep
    SLICE_X60Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.484 r  m2/E[29]_i_3/O
                         net (fo=1, routed)           0.452     1.936    m2/E[29]_i_3_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.060 r  m2/E[29]_i_2/O
                         net (fo=2, routed)           0.827     2.887    m2/E[29]_i_2_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.011 r  m2/E[13]_i_4/O
                         net (fo=4, routed)           0.471     3.482    m2/E[13]_i_4_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124     3.606 r  m2/E[21]_i_2/O
                         net (fo=1, routed)           0.708     4.314    m2/E[21]_i_2_n_0
    SLICE_X54Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.438 r  m2/E[21]_i_1/O
                         net (fo=1, routed)           0.000     4.438    D[21]
    SLICE_X54Y52         FDRE                                         r  E_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.443     7.538    clk_out
    SLICE_X54Y52         FDRE                                         r  E_reg[21]/C
                         clock pessimism              0.484     8.022    
                         clock uncertainty           -0.112     7.910    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.081     7.991    E_reg[21]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 1.381ns (25.305%)  route 4.076ns (74.695%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 7.603 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.361     1.888    m2/Q[1]
    SLICE_X62Y53         LUT3 (Prop_lut3_I1_O)        0.323     2.211 r  m2/E[3]_i_2/O
                         net (fo=3, routed)           0.681     2.891    m2/E_reg[31][3]
    SLICE_X59Y53         LUT6 (Prop_lut6_I4_O)        0.332     3.223 r  m2/E[4]_i_6/O
                         net (fo=1, routed)           0.395     3.619    m3/r_i2_reg[127]_rep_1
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.124     3.743 r  m3/E[4]_i_3/O
                         net (fo=1, routed)           0.639     4.381    m2/r_i2_reg[126]_rep_2
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.505 r  m2/E[4]_i_1/O
                         net (fo=1, routed)           0.000     4.505    D[4]
    SLICE_X60Y53         FDRE                                         r  E_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.508     7.603    clk_out
    SLICE_X60Y53         FDRE                                         r  E_reg[4]/C
                         clock pessimism              0.562     8.165    
                         clock uncertainty           -0.112     8.053    
    SLICE_X60Y53         FDRE (Setup_fdre_C_D)        0.081     8.134    E_reg[4]
  -------------------------------------------------------------------
                         required time                          8.134    
                         arrival time                          -4.505    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 0.966ns (18.388%)  route 4.287ns (81.612%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X58Y51         FDRE                                         r  m2/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  m2/r_i2_reg[28]/Q
                         net (fo=93, routed)          2.359     1.892    m2/Q[3]
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.299     2.191 r  m2/E[10]_i_2/O
                         net (fo=5, routed)           0.967     3.158    m2/E[10]_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.282 r  m2/E[34]_i_2/O
                         net (fo=15, routed)          0.962     4.243    m3/r_i2_reg[125]_0
    SLICE_X51Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.367 r  m3/E[40]_i_1/O
                         net (fo=1, routed)           0.000     4.367    m3_n_52
    SLICE_X51Y52         FDRE                                         r  E_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.443     7.538    clk_out
    SLICE_X51Y52         FDRE                                         r  E_reg[40]/C
                         clock pessimism              0.562     8.100    
                         clock uncertainty           -0.112     7.988    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)        0.029     8.017    E_reg[40]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 m3/r_i2_reg[126]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 1.138ns (21.600%)  route 4.130ns (78.400%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.571    -0.941    m3/clk_out
    SLICE_X54Y45         FDRE                                         r  m3/r_i2_reg[126]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  m3/r_i2_reg[126]_rep/Q
                         net (fo=104, routed)         1.782     1.360    m2/r_i2_reg[126]_rep
    SLICE_X60Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.484 r  m2/E[29]_i_3/O
                         net (fo=1, routed)           0.452     1.936    m2/E[29]_i_3_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.124     2.060 r  m2/E[29]_i_2/O
                         net (fo=2, routed)           0.827     2.887    m2/E[29]_i_2_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.011 r  m2/E[13]_i_4/O
                         net (fo=4, routed)           0.502     3.513    m2/E[13]_i_4_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I5_O)        0.124     3.637 r  m2/E[9]_i_4/O
                         net (fo=1, routed)           0.567     4.204    m2/E[9]_i_4_n_0
    SLICE_X54Y54         LUT5 (Prop_lut5_I2_O)        0.124     4.328 r  m2/E[9]_i_1/O
                         net (fo=1, routed)           0.000     4.328    D[9]
    SLICE_X54Y54         FDRE                                         r  E_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.442     7.537    clk_out
    SLICE_X54Y54         FDRE                                         r  E_reg[9]/C
                         clock pessimism              0.484     8.021    
                         clock uncertainty           -0.112     7.909    
    SLICE_X54Y54         FDRE (Setup_fdre_C_D)        0.081     7.990    E_reg[9]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 0.992ns (18.790%)  route 4.287ns (81.210%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X58Y51         FDRE                                         r  m2/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  m2/r_i2_reg[28]/Q
                         net (fo=93, routed)          2.359     1.892    m2/Q[3]
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.299     2.191 r  m2/E[10]_i_2/O
                         net (fo=5, routed)           0.967     3.158    m2/E[10]_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.282 r  m2/E[34]_i_2/O
                         net (fo=15, routed)          0.962     4.243    m3/r_i2_reg[125]_0
    SLICE_X51Y52         LUT2 (Prop_lut2_I1_O)        0.150     4.393 r  m3/E[42]_i_1/O
                         net (fo=1, routed)           0.000     4.393    m3_n_54
    SLICE_X51Y52         FDRE                                         r  E_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.443     7.538    clk_out
    SLICE_X51Y52         FDRE                                         r  E_reg[42]/C
                         clock pessimism              0.562     8.100    
                         clock uncertainty           -0.112     7.988    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)        0.075     8.063    E_reg[42]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.966ns (18.306%)  route 4.311ns (81.694%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X58Y51         FDRE                                         r  m2/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  m2/r_i2_reg[28]/Q
                         net (fo=93, routed)          2.359     1.892    m2/Q[3]
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.299     2.191 r  m2/E[10]_i_2/O
                         net (fo=5, routed)           0.967     3.158    m2/E[10]_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.282 r  m2/E[34]_i_2/O
                         net (fo=15, routed)          0.985     4.267    m2/E_reg[49]
    SLICE_X52Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.391 r  m2/E[49]_i_1/O
                         net (fo=1, routed)           0.000     4.391    D[49]
    SLICE_X52Y52         FDRE                                         r  E_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.443     7.538    clk_out
    SLICE_X52Y52         FDRE                                         r  E_reg[49]/C
                         clock pessimism              0.562     8.100    
                         clock uncertainty           -0.112     7.988    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.081     8.069    E_reg[49]
  -------------------------------------------------------------------
                         required time                          8.069    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.966ns (18.495%)  route 4.257ns (81.505%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X58Y51         FDRE                                         r  m2/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  m2/r_i2_reg[28]/Q
                         net (fo=93, routed)          2.359     1.892    m2/Q[3]
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.299     2.191 r  m2/E[10]_i_2/O
                         net (fo=5, routed)           0.967     3.158    m2/E[10]_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.282 r  m2/E[34]_i_2/O
                         net (fo=15, routed)          0.931     4.213    m3/r_i2_reg[125]_0
    SLICE_X51Y53         LUT2 (Prop_lut2_I1_O)        0.124     4.337 r  m3/E[35]_i_1/O
                         net (fo=1, routed)           0.000     4.337    m3_n_48
    SLICE_X51Y53         FDRE                                         r  E_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.442     7.537    clk_out
    SLICE_X51Y53         FDRE                                         r  E_reg[35]/C
                         clock pessimism              0.562     8.099    
                         clock uncertainty           -0.112     7.987    
    SLICE_X51Y53         FDRE (Setup_fdre_C_D)        0.031     8.018    E_reg[35]
  -------------------------------------------------------------------
                         required time                          8.018    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 0.992ns (18.707%)  route 4.311ns (81.293%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X58Y51         FDRE                                         r  m2/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  m2/r_i2_reg[28]/Q
                         net (fo=93, routed)          2.359     1.892    m2/Q[3]
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.299     2.191 r  m2/E[10]_i_2/O
                         net (fo=5, routed)           0.967     3.158    m2/E[10]_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.282 r  m2/E[34]_i_2/O
                         net (fo=15, routed)          0.985     4.267    m2/E_reg[49]
    SLICE_X52Y52         LUT4 (Prop_lut4_I0_O)        0.150     4.417 r  m2/E[80]_i_1/O
                         net (fo=1, routed)           0.000     4.417    D[80]
    SLICE_X52Y52         FDRE                                         r  E_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.443     7.538    clk_out
    SLICE_X52Y52         FDRE                                         r  E_reg[80]/C
                         clock pessimism              0.562     8.100    
                         clock uncertainty           -0.112     7.988    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.118     8.106    E_reg[80]
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -4.417    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 1.247ns (23.244%)  route 4.118ns (76.756%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.539 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.151     1.677    m2/Q[1]
    SLICE_X60Y55         LUT3 (Prop_lut3_I2_O)        0.317     1.994 r  m2/E[102]_i_3/O
                         net (fo=7, routed)           1.491     3.485    m2/E_reg[31][2]
    SLICE_X56Y52         LUT6 (Prop_lut6_I4_O)        0.328     3.813 r  m2/E[110]_i_3/O
                         net (fo=3, routed)           0.476     4.289    m2/E[110]_i_3_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I4_O)        0.124     4.413 r  m2/E[122]_i_1/O
                         net (fo=1, routed)           0.000     4.413    D[122]
    SLICE_X56Y52         FDRE                                         r  E_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.444     7.539    clk_out
    SLICE_X56Y52         FDRE                                         r  E_reg[122]/C
                         clock pessimism              0.600     8.139    
                         clock uncertainty           -0.112     8.027    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)        0.077     8.104    E_reg[122]
  -------------------------------------------------------------------
                         required time                          8.104    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.992ns (18.899%)  route 4.257ns (81.101%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X58Y51         FDRE                                         r  m2/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  m2/r_i2_reg[28]/Q
                         net (fo=93, routed)          2.359     1.892    m2/Q[3]
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.299     2.191 r  m2/E[10]_i_2/O
                         net (fo=5, routed)           0.967     3.158    m2/E[10]_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.282 r  m2/E[34]_i_2/O
                         net (fo=15, routed)          0.931     4.213    m3/r_i2_reg[125]_0
    SLICE_X51Y53         LUT2 (Prop_lut2_I1_O)        0.150     4.363 r  m3/E[39]_i_1/O
                         net (fo=1, routed)           0.000     4.363    m3_n_51
    SLICE_X51Y53         FDRE                                         r  E_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.442     7.537    clk_out
    SLICE_X51Y53         FDRE                                         r  E_reg[39]/C
                         clock pessimism              0.562     8.099    
                         clock uncertainty           -0.112     7.987    
    SLICE_X51Y53         FDRE (Setup_fdre_C_D)        0.075     8.062    E_reg[39]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 1.247ns (23.214%)  route 4.125ns (76.786%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 7.604 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.151     1.677    m2/Q[1]
    SLICE_X60Y55         LUT3 (Prop_lut3_I2_O)        0.317     1.994 r  m2/E[102]_i_3/O
                         net (fo=7, routed)           1.124     3.118    m3/r_i2_reg[28]_1[2]
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.328     3.446 r  m3/E[105]_i_3/O
                         net (fo=3, routed)           0.849     4.296    m2/r_i2_reg[28]_rep_0
    SLICE_X60Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.420 r  m2/E[109]_i_1/O
                         net (fo=1, routed)           0.000     4.420    D[109]
    SLICE_X60Y51         FDRE                                         r  E_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.509     7.604    clk_out
    SLICE_X60Y51         FDRE                                         r  E_reg[109]/C
                         clock pessimism              0.562     8.166    
                         clock uncertainty           -0.112     8.054    
    SLICE_X60Y51         FDRE (Setup_fdre_C_D)        0.077     8.131    E_reg[109]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 1.371ns (25.963%)  route 3.910ns (74.037%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.151     1.677    m2/Q[1]
    SLICE_X60Y55         LUT3 (Prop_lut3_I2_O)        0.317     1.994 r  m2/E[102]_i_3/O
                         net (fo=7, routed)           1.265     3.259    m2/E_reg[31][2]
    SLICE_X55Y53         LUT6 (Prop_lut6_I3_O)        0.328     3.587 r  m2/E[19]_i_3/O
                         net (fo=2, routed)           0.166     3.753    m2/E[19]_i_3_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.124     3.877 r  m2/E[7]_i_2/O
                         net (fo=3, routed)           0.328     4.205    m2/E[7]_i_2_n_0
    SLICE_X56Y53         LUT4 (Prop_lut4_I0_O)        0.124     4.329 r  m2/E[7]_i_1/O
                         net (fo=1, routed)           0.000     4.329    D[7]
    SLICE_X56Y53         FDRE                                         r  E_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.443     7.538    clk_out
    SLICE_X56Y53         FDRE                                         r  E_reg[7]/C
                         clock pessimism              0.575     8.113    
                         clock uncertainty           -0.112     8.001    
    SLICE_X56Y53         FDRE (Setup_fdre_C_D)        0.081     8.082    E_reg[7]
  -------------------------------------------------------------------
                         required time                          8.082    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 1.247ns (23.662%)  route 4.023ns (76.338%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 7.604 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.151     1.677    m2/Q[1]
    SLICE_X60Y55         LUT3 (Prop_lut3_I2_O)        0.317     1.994 r  m2/E[102]_i_3/O
                         net (fo=7, routed)           1.124     3.118    m3/r_i2_reg[28]_1[2]
    SLICE_X59Y52         LUT6 (Prop_lut6_I1_O)        0.328     3.446 r  m3/E[105]_i_3/O
                         net (fo=3, routed)           0.748     4.194    m3/E_reg[105]_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.318 r  m3/E[105]_i_1/O
                         net (fo=1, routed)           0.000     4.318    D[105]
    SLICE_X59Y52         FDRE                                         r  E_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.509     7.604    clk_out
    SLICE_X59Y52         FDRE                                         r  E_reg[105]/C
                         clock pessimism              0.562     8.166    
                         clock uncertainty           -0.112     8.054    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)        0.031     8.085    E_reg[105]
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 0.992ns (19.079%)  route 4.208ns (80.921%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X58Y51         FDRE                                         r  m2/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  m2/r_i2_reg[28]/Q
                         net (fo=93, routed)          2.359     1.892    m2/Q[3]
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.299     2.191 r  m2/E[10]_i_2/O
                         net (fo=5, routed)           0.967     3.158    m2/E[10]_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.282 r  m2/E[34]_i_2/O
                         net (fo=15, routed)          0.882     4.164    m2/E_reg[49]
    SLICE_X54Y52         LUT2 (Prop_lut2_I0_O)        0.150     4.314 r  m2/E[69]_i_1/O
                         net (fo=1, routed)           0.000     4.314    D[69]
    SLICE_X54Y52         FDRE                                         r  E_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.443     7.538    clk_out
    SLICE_X54Y52         FDRE                                         r  E_reg[69]/C
                         clock pessimism              0.562     8.100    
                         clock uncertainty           -0.112     7.988    
    SLICE_X54Y52         FDRE (Setup_fdre_C_D)        0.118     8.106    E_reg[69]
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.145ns (22.097%)  route 4.037ns (77.903%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 7.604 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.151     1.677    m2/Q[1]
    SLICE_X60Y55         LUT4 (Prop_lut4_I1_O)        0.295     1.972 r  m2/E[5]_i_4/O
                         net (fo=1, routed)           0.796     2.768    m2/E[5]_i_4_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.124     2.892 r  m2/E[5]_i_3/O
                         net (fo=1, routed)           0.938     3.830    m2/E[5]_i_3_n_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.954 r  m2/E[5]_i_2/O
                         net (fo=1, routed)           0.151     4.106    m2/E[5]_i_2_n_0
    SLICE_X61Y52         LUT5 (Prop_lut5_I0_O)        0.124     4.230 r  m2/E[5]_i_1/O
                         net (fo=1, routed)           0.000     4.230    D[5]
    SLICE_X61Y52         FDRE                                         r  E_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.509     7.604    clk_out
    SLICE_X61Y52         FDRE                                         r  E_reg[5]/C
                         clock pessimism              0.562     8.166    
                         clock uncertainty           -0.112     8.054    
    SLICE_X61Y52         FDRE (Setup_fdre_C_D)        0.031     8.085    E_reg[5]
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.966ns (19.018%)  route 4.113ns (80.982%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X58Y51         FDRE                                         r  m2/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  m2/r_i2_reg[28]/Q
                         net (fo=93, routed)          2.359     1.892    m2/Q[3]
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.299     2.191 r  m2/E[10]_i_2/O
                         net (fo=5, routed)           0.967     3.158    m2/E[10]_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.282 r  m2/E[34]_i_2/O
                         net (fo=15, routed)          0.788     4.069    m2/E_reg[49]
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.193 r  m2/E[34]_i_1/O
                         net (fo=1, routed)           0.000     4.193    D[34]
    SLICE_X52Y52         FDRE                                         r  E_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.443     7.538    clk_out
    SLICE_X52Y52         FDRE                                         r  E_reg[34]/C
                         clock pessimism              0.562     8.100    
                         clock uncertainty           -0.112     7.988    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.077     8.065    E_reg[34]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 0.992ns (19.431%)  route 4.113ns (80.569%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.626    -0.886    m2/clk_out
    SLICE_X58Y51         FDRE                                         r  m2/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  m2/r_i2_reg[28]/Q
                         net (fo=93, routed)          2.359     1.892    m2/Q[3]
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.299     2.191 r  m2/E[10]_i_2/O
                         net (fo=5, routed)           0.967     3.158    m2/E[10]_i_2_n_0
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.124     3.282 r  m2/E[34]_i_2/O
                         net (fo=15, routed)          0.788     4.069    m2/E_reg[49]
    SLICE_X52Y52         LUT4 (Prop_lut4_I0_O)        0.150     4.219 r  m2/E[51]_i_1/O
                         net (fo=1, routed)           0.000     4.219    D[51]
    SLICE_X52Y52         FDRE                                         r  E_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.443     7.538    clk_out
    SLICE_X52Y52         FDRE                                         r  E_reg[51]/C
                         clock pessimism              0.562     8.100    
                         clock uncertainty           -0.112     7.988    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.118     8.106    E_reg[51]
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 m2/r_i2_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.254ns (24.594%)  route 3.845ns (75.406%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 7.537 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.560    -0.952    m2/clk_out
    SLICE_X56Y52         FDRE                                         r  m2/r_i2_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  m2/r_i2_reg[126]/Q
                         net (fo=135, routed)         2.143     1.669    m2/Q[1]
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.295     1.964 r  m2/E[14]_i_5/O
                         net (fo=1, routed)           0.798     2.762    m2/E[14]_i_5_n_0
    SLICE_X59Y54         LUT3 (Prop_lut3_I0_O)        0.154     2.916 r  m2/E[14]_i_3/O
                         net (fo=4, routed)           0.904     3.820    m2/Z298_in[113]
    SLICE_X52Y53         LUT5 (Prop_lut5_I1_O)        0.327     4.147 r  m2/E[22]_i_1/O
                         net (fo=1, routed)           0.000     4.147    D[22]
    SLICE_X52Y53         FDRE                                         r  E_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         1.442     7.537    clk_out
    SLICE_X52Y53         FDRE                                         r  E_reg[22]/C
                         clock pessimism              0.562     8.099    
                         clock uncertainty           -0.112     7.987    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.079     8.066    E_reg[22]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -4.147    
  -------------------------------------------------------------------
                         slack                                  3.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 E_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.692%)  route 0.292ns (58.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    clk_out
    SLICE_X54Y53         FDRE                                         r  E_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  E_reg[13]/Q
                         net (fo=1, routed)           0.292    -0.161    m3/E_reg[0]_0[45]
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.116 r  m3/r_i1[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    m3/r_i10[114]
    SLICE_X49Y49         FDRE                                         r  m3/r_i1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.837    -0.853    m3/clk_out
    SLICE_X49Y49         FDRE                                         r  m3/r_i1_reg[13]/C
                         clock pessimism              0.508    -0.344    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.092    -0.252    m3/r_i1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 E_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.243%)  route 0.141ns (42.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.567    -0.614    clk_out
    SLICE_X57Y51         FDRE                                         r  E_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  E_reg[126]/Q
                         net (fo=1, routed)           0.141    -0.332    m3/E_reg[0]_0[0]
    SLICE_X56Y50         LUT2 (Prop_lut2_I0_O)        0.048    -0.284 r  m3/r_i1[126]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    m3/r_i10[1]
    SLICE_X56Y50         FDRE                                         r  m3/r_i1_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    m3/clk_out
    SLICE_X56Y50         FDRE                                         r  m3/r_i1_reg[126]/C
                         clock pessimism              0.256    -0.598    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.131    -0.467    m3/r_i1_reg[126]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 m2/r_i2_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.224%)  route 0.151ns (44.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.593    -0.588    m2/clk_out
    SLICE_X61Y51         FDRE                                         r  m2/r_i2_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m2/r_i2_reg[125]/Q
                         net (fo=110, routed)         0.151    -0.296    m2/Q[2]
    SLICE_X60Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.251 r  m2/E[113]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    D[113]
    SLICE_X60Y51         FDRE                                         r  E_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.863    -0.827    clk_out
    SLICE_X60Y51         FDRE                                         r  E_reg[113]/C
                         clock pessimism              0.252    -0.575    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.121    -0.454    E_reg[113]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.210%)  route 0.164ns (46.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    u/clk_out
    SLICE_X51Y38         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u/clkdiv_reg[1]/Q
                         net (fo=30, routed)          0.164    -0.313    u/Q[1]
    SLICE_X52Y38         LUT6 (Prop_lut6_I1_O)        0.045    -0.268 r  u/clkdiv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    u/p_0_in[5]
    SLICE_X52Y38         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.855    u/clk_out
    SLICE_X52Y38         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.121    -0.480    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 E_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.789%)  route 0.392ns (65.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    clk_out
    SLICE_X52Y54         FDRE                                         r  E_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  E_reg[17]/Q
                         net (fo=1, routed)           0.392    -0.062    m3/E_reg[0]_0[41]
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.017 r  m3/r_i1[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    m3/r_i10[110]
    SLICE_X49Y49         FDRE                                         r  m3/r_i1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.837    -0.853    m3/clk_out
    SLICE_X49Y49         FDRE                                         r  m3/r_i1_reg[17]/C
                         clock pessimism              0.508    -0.344    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.107    -0.237    m3/r_i1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 E_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.497%)  route 0.125ns (37.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    clk_out
    SLICE_X52Y53         FDRE                                         r  E_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  E_reg[30]/Q
                         net (fo=1, routed)           0.125    -0.328    m3/E_reg[0]_0[33]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.283 r  m3/r_i1[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    m3/r_i10[97]
    SLICE_X51Y52         FDRE                                         r  m3/r_i1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    m3/clk_out
    SLICE_X51Y52         FDRE                                         r  m3/r_i1_reg[30]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.092    -0.508    m3/r_i1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 E_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.176%)  route 0.143ns (38.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    clk_out
    SLICE_X51Y53         FDRE                                         r  E_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  E_reg[41]/Q
                         net (fo=1, routed)           0.143    -0.346    m3/E_reg[0]_0[22]
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.098    -0.248 r  m3/r_i1[41]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    m3/r_i10[86]
    SLICE_X50Y52         FDRE                                         r  m3/r_i1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    m3/clk_out
    SLICE_X50Y52         FDRE                                         r  m3/r_i1_reg[41]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.121    -0.479    m3/r_i1_reg[41]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 E_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.207ns (32.538%)  route 0.429ns (67.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.565    -0.616    clk_out
    SLICE_X52Y52         FDRE                                         r  E_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  E_reg[73]/Q
                         net (fo=1, routed)           0.429    -0.023    m3/E_reg[0]_0[17]
    SLICE_X46Y49         LUT2 (Prop_lut2_I0_O)        0.043     0.020 r  m3/r_i1[73]_i_1/O
                         net (fo=1, routed)           0.000     0.020    m3/r_i10[54]
    SLICE_X46Y49         FDRE                                         r  m3/r_i1_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.855    m3/clk_out
    SLICE_X46Y49         FDRE                                         r  m3/r_i1_reg[73]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.131    -0.215    m3/r_i1_reg[73]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 E_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.343%)  route 0.199ns (51.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    clk_out
    SLICE_X51Y53         FDRE                                         r  E_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  E_reg[35]/Q
                         net (fo=1, routed)           0.199    -0.278    m3/E_reg[0]_0[28]
    SLICE_X49Y53         LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  m3/r_i1[35]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    m3/r_i10[92]
    SLICE_X49Y53         FDRE                                         r  m3/r_i1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.833    -0.856    m3/clk_out
    SLICE_X49Y53         FDRE                                         r  m3/r_i1_reg[35]/C
                         clock pessimism              0.275    -0.581    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.107    -0.474    m3/r_i1_reg[35]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 E_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.211ns (53.633%)  route 0.182ns (46.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    clk_out
    SLICE_X52Y54         FDRE                                         r  E_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  E_reg[8]/Q
                         net (fo=1, routed)           0.182    -0.271    m3/E_reg[0]_0[50]
    SLICE_X50Y53         LUT2 (Prop_lut2_I0_O)        0.047    -0.224 r  m3/r_i1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    m3/r_i10[119]
    SLICE_X50Y53         FDRE                                         r  m3/r_i1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.834    -0.855    m3/clk_out
    SLICE_X50Y53         FDRE                                         r  m3/r_i1_reg[8]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.131    -0.470    m3/r_i1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 m3/r_i2_reg[126]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.787%)  route 0.410ns (66.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.566    -0.615    m3/clk_out
    SLICE_X54Y45         FDRE                                         r  m3/r_i2_reg[126]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  m3/r_i2_reg[126]_rep/Q
                         net (fo=104, routed)         0.410    -0.042    m3/E_reg[95]
    SLICE_X55Y52         LUT5 (Prop_lut5_I2_O)        0.045     0.003 r  m3/E[95]_i_1/O
                         net (fo=1, routed)           0.000     0.003    D[95]
    SLICE_X55Y52         FDRE                                         r  E_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    clk_out
    SLICE_X55Y52         FDRE                                         r  E_reg[95]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X55Y52         FDRE (Hold_fdre_C_D)         0.091    -0.254    E_reg[95]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 E_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.187ns (48.900%)  route 0.195ns (51.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.565    -0.616    clk_out
    SLICE_X55Y52         FDRE                                         r  E_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  E_reg[95]/Q
                         net (fo=1, routed)           0.195    -0.280    m3/E_reg[0]_0[14]
    SLICE_X55Y50         LUT2 (Prop_lut2_I0_O)        0.046    -0.234 r  m3/r_i1[95]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    m3/r_i10[32]
    SLICE_X55Y50         FDRE                                         r  m3/r_i1_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    m3/clk_out
    SLICE_X55Y50         FDRE                                         r  m3/r_i1_reg[95]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.107    -0.493    m3/r_i1_reg[95]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 E_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.183ns (45.008%)  route 0.224ns (54.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    clk_out
    SLICE_X51Y53         FDRE                                         r  E_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  E_reg[36]/Q
                         net (fo=1, routed)           0.224    -0.253    m3/E_reg[0]_0[27]
    SLICE_X48Y53         LUT2 (Prop_lut2_I0_O)        0.042    -0.211 r  m3/r_i1[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    m3/r_i10[91]
    SLICE_X48Y53         FDRE                                         r  m3/r_i1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.833    -0.856    m3/clk_out
    SLICE_X48Y53         FDRE                                         r  m3/r_i1_reg[36]/C
                         clock pessimism              0.275    -0.581    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.107    -0.474    m3/r_i1_reg[36]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    u/clk_out
    SLICE_X51Y38         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u/clkdiv_reg[1]/Q
                         net (fo=30, routed)          0.193    -0.284    u/Q[1]
    SLICE_X51Y38         LUT3 (Prop_lut3_I1_O)        0.042    -0.242 r  u/clkdiv[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    u/p_0_in[2]
    SLICE_X51Y38         FDRE                                         r  u/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.855    u/clk_out
    SLICE_X51Y38         FDRE                                         r  u/clkdiv_reg[2]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.107    -0.510    u/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.565    -0.616    u/clk_out
    SLICE_X53Y42         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  u/clkdiv_reg[0]/Q
                         net (fo=69, routed)          0.180    -0.295    u/Q[0]
    SLICE_X53Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.250 r  u/clkdiv[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    u/p_0_in[0]
    SLICE_X53Y42         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.836    -0.854    u/clk_out
    SLICE_X53Y42         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X53Y42         FDRE (Hold_fdre_C_D)         0.091    -0.525    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 E_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    clk_out
    SLICE_X53Y53         FDRE                                         r  E_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  E_reg[14]/Q
                         net (fo=1, routed)           0.201    -0.275    m3/E_reg[0]_0[44]
    SLICE_X51Y53         LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  m3/r_i1[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    m3/r_i10[113]
    SLICE_X51Y53         FDRE                                         r  m3/r_i1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.834    -0.855    m3/clk_out
    SLICE_X51Y53         FDRE                                         r  m3/r_i1_reg[14]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X51Y53         FDRE (Hold_fdre_C_D)         0.092    -0.509    m3/r_i1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 E_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.794%)  route 0.203ns (52.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.565    -0.616    clk_out
    SLICE_X53Y52         FDRE                                         r  E_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  E_reg[33]/Q
                         net (fo=1, routed)           0.203    -0.272    m3/E_reg[0]_0[30]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.227 r  m3/r_i1[33]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m3/r_i10[94]
    SLICE_X51Y52         FDRE                                         r  m3/r_i1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    m3/clk_out
    SLICE_X51Y52         FDRE                                         r  m3/r_i1_reg[33]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.092    -0.508    m3/r_i1_reg[33]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.272ns (62.477%)  route 0.163ns (37.523%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    u/clk_out
    SLICE_X51Y38         FDRE                                         r  u/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  u/clkdiv_reg[2]/Q
                         net (fo=21, routed)          0.163    -0.326    m3/Q[2]
    SLICE_X50Y39         MUXF7 (Prop_muxf7_S_O)       0.144    -0.182 r  m3/x_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    u/D[11]
    SLICE_X50Y39         FDRE                                         r  u/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.855    u/clk_out
    SLICE_X50Y39         FDRE                                         r  u/x_reg[4]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.134    -0.467    u/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 E_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.206ns (50.439%)  route 0.202ns (49.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.565    -0.616    clk_out
    SLICE_X52Y52         FDRE                                         r  E_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  E_reg[34]/Q
                         net (fo=1, routed)           0.202    -0.250    m3/E_reg[0]_0[29]
    SLICE_X51Y52         LUT2 (Prop_lut2_I0_O)        0.042    -0.208 r  m3/r_i1[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    m3/r_i10[93]
    SLICE_X51Y52         FDRE                                         r  m3/r_i1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    m3/clk_out
    SLICE_X51Y52         FDRE                                         r  m3/r_i1_reg[34]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.107    -0.493    m3/r_i1_reg[34]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    u/clk_out
    SLICE_X51Y38         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u/clkdiv_reg[1]/Q
                         net (fo=30, routed)          0.193    -0.284    u/Q[1]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  u/clkdiv[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    u/p_0_in[1]
    SLICE_X51Y38         FDRE                                         r  u/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.855    u/clk_out
    SLICE_X51Y38         FDRE                                         r  u/clkdiv_reg[1]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.091    -0.526    u/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.187ns (42.835%)  route 0.250ns (57.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    u/clk_out
    SLICE_X51Y38         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u/clkdiv_reg[1]/Q
                         net (fo=30, routed)          0.250    -0.227    u/Q[1]
    SLICE_X52Y38         LUT5 (Prop_lut5_I2_O)        0.046    -0.181 r  u/clkdiv[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    u/p_0_in[4]
    SLICE_X52Y38         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.855    u/clk_out
    SLICE_X52Y38         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.131    -0.470    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 m3/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.231ns (33.902%)  route 0.450ns (66.098%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.566    -0.615    m3/clk_out
    SLICE_X55Y44         FDRE                                         r  m3/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  m3/r_i2_reg[28]/Q
                         net (fo=9, routed)           0.394    -0.080    m2/r_i2[3]
    SLICE_X54Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.035 r  m2/E[6]_i_2/O
                         net (fo=1, routed)           0.056     0.021    m2/E[6]_i_2_n_0
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.066 r  m2/E[6]_i_1/O
                         net (fo=1, routed)           0.000     0.066    D[6]
    SLICE_X54Y50         FDRE                                         r  E_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    clk_out
    SLICE_X54Y50         FDRE                                         r  E_reg[6]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.120    -0.225    E_reg[6]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 E_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.333%)  route 0.223ns (51.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.567    -0.614    clk_out
    SLICE_X56Y52         FDRE                                         r  E_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  E_reg[122]/Q
                         net (fo=1, routed)           0.223    -0.227    m3/E_reg[0]_0[1]
    SLICE_X56Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  m3/r_i1[122]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    m3/r_i10[5]
    SLICE_X56Y50         FDRE                                         r  m3/r_i1_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    m3/clk_out
    SLICE_X56Y50         FDRE                                         r  m3/r_i1_reg[122]/C
                         clock pessimism              0.256    -0.598    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.120    -0.478    m3/r_i1_reg[122]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 E_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.207ns (48.209%)  route 0.222ns (51.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.593    -0.588    clk_out
    SLICE_X60Y51         FDRE                                         r  E_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  E_reg[113]/Q
                         net (fo=1, routed)           0.222    -0.202    m3/E_reg[0]_0[3]
    SLICE_X60Y51         LUT2 (Prop_lut2_I0_O)        0.043    -0.159 r  m3/r_i1[121]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    m3/r_i10[6]
    SLICE_X60Y51         FDRE                                         r  m3/r_i1_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.863    -0.827    m3/clk_out
    SLICE_X60Y51         FDRE                                         r  m3/r_i1_reg[121]/C
                         clock pessimism              0.239    -0.588    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.131    -0.457    m3/r_i1_reg[121]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.704%)  route 0.250ns (57.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    u/clk_out
    SLICE_X51Y38         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u/clkdiv_reg[1]/Q
                         net (fo=30, routed)          0.250    -0.227    u/Q[1]
    SLICE_X52Y38         LUT4 (Prop_lut4_I0_O)        0.045    -0.182 r  u/clkdiv[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    u/p_0_in[3]
    SLICE_X52Y38         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.855    u/clk_out
    SLICE_X52Y38         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.120    -0.481    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 E_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.211ns (46.975%)  route 0.238ns (53.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.565    -0.616    clk_out
    SLICE_X52Y52         FDRE                                         r  E_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  E_reg[49]/Q
                         net (fo=1, routed)           0.238    -0.214    m3/E_reg[0]_0[20]
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.047    -0.167 r  m3/r_i1[49]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    m3/r_i10[78]
    SLICE_X50Y52         FDRE                                         r  m3/r_i1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    m3/clk_out
    SLICE_X50Y52         FDRE                                         r  m3/r_i1_reg[49]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.131    -0.469    m3/r_i1_reg[49]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 m3/r_i2_reg[28]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.810%)  route 0.508ns (73.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.567    -0.614    m3/clk_out
    SLICE_X51Y48         FDRE                                         r  m3/r_i2_reg[28]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  m3/r_i2_reg[28]_rep/Q
                         net (fo=114, routed)         0.508     0.034    m2/r_i2_reg[28]_rep
    SLICE_X54Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.079 r  m2/E[114]_i_1/O
                         net (fo=1, routed)           0.000     0.079    D[114]
    SLICE_X54Y51         FDRE                                         r  E_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    clk_out
    SLICE_X54Y51         FDRE                                         r  E_reg[114]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.120    -0.225    E_reg[114]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 E_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.212ns (44.712%)  route 0.262ns (55.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.565    -0.616    clk_out
    SLICE_X54Y50         FDRE                                         r  E_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  E_reg[6]/Q
                         net (fo=1, routed)           0.262    -0.190    m3/E_reg[0]_0[52]
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.048    -0.142 r  m3/r_i1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    m3/r_i10[121]
    SLICE_X50Y52         FDRE                                         r  m3/r_i1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    m3/clk_out
    SLICE_X50Y52         FDRE                                         r  m3/r_i1_reg[6]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.131    -0.448    m3/r_i1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 m3/r_i2_reg[126]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.209ns (31.167%)  route 0.462ns (68.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.566    -0.615    m3/clk_out
    SLICE_X54Y45         FDRE                                         r  m3/r_i2_reg[126]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  m3/r_i2_reg[126]_rep/Q
                         net (fo=104, routed)         0.462     0.010    m3/E_reg[95]
    SLICE_X53Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.055 r  m3/E[33]_i_1/O
                         net (fo=1, routed)           0.000     0.055    m3_n_47
    SLICE_X53Y52         FDRE                                         r  E_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    clk_out
    SLICE_X53Y52         FDRE                                         r  E_reg[33]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.092    -0.253    E_reg[33]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 m2/r_i2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.227ns (50.173%)  route 0.225ns (49.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.593    -0.588    m2/clk_out
    SLICE_X58Y51         FDRE                                         r  m2/r_i2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  m2/r_i2_reg[28]/Q
                         net (fo=93, routed)          0.225    -0.235    m2/Q[3]
    SLICE_X60Y52         LUT5 (Prop_lut5_I1_O)        0.099    -0.136 r  m2/E[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    D[0]
    SLICE_X60Y52         FDRE                                         r  E_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.863    -0.827    clk_out
    SLICE_X60Y52         FDRE                                         r  E_reg[0]/C
                         clock pessimism              0.255    -0.572    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.120    -0.452    E_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 E_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.208ns (42.475%)  route 0.282ns (57.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.567    -0.614    clk_out
    SLICE_X56Y51         FDRE                                         r  E_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  E_reg[110]/Q
                         net (fo=1, routed)           0.282    -0.169    m3/E_reg[0]_0[5]
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.044    -0.125 r  m3/r_i1[118]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    m3/r_i10[9]
    SLICE_X54Y51         FDRE                                         r  m3/r_i1_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    m3/clk_out
    SLICE_X54Y51         FDRE                                         r  m3/r_i1_reg[118]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.131    -0.448    m3/r_i1_reg[118]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 E_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.210ns (42.836%)  route 0.280ns (57.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.566    -0.615    clk_out
    SLICE_X56Y53         FDRE                                         r  E_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  E_reg[7]/Q
                         net (fo=1, routed)           0.280    -0.171    m3/E_reg[0]_0[51]
    SLICE_X50Y53         LUT2 (Prop_lut2_I0_O)        0.046    -0.125 r  m3/r_i1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    m3/r_i10[120]
    SLICE_X50Y53         FDRE                                         r  m3/r_i1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.834    -0.855    m3/clk_out
    SLICE_X50Y53         FDRE                                         r  m3/r_i1_reg[7]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.131    -0.449    m3/r_i1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 E_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.184ns (39.365%)  route 0.283ns (60.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    clk_out
    SLICE_X53Y53         FDRE                                         r  E_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  E_reg[19]/Q
                         net (fo=1, routed)           0.283    -0.193    m3/E_reg[0]_0[39]
    SLICE_X49Y53         LUT2 (Prop_lut2_I0_O)        0.043    -0.150 r  m3/r_i1[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    m3/r_i10[108]
    SLICE_X49Y53         FDRE                                         r  m3/r_i1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.833    -0.856    m3/clk_out
    SLICE_X49Y53         FDRE                                         r  m3/r_i1_reg[19]/C
                         clock pessimism              0.275    -0.581    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.107    -0.474    m3/r_i1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 E_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.532%)  route 0.240ns (53.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.593    -0.588    clk_out
    SLICE_X60Y52         FDRE                                         r  E_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  E_reg[108]/Q
                         net (fo=1, routed)           0.240    -0.184    m3/E_reg[0]_0[7]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.139 r  m3/r_i1[124]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    m3/r_i10[3]
    SLICE_X58Y50         FDRE                                         r  m3/r_i1_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.863    -0.827    m3/clk_out
    SLICE_X58Y50         FDRE                                         r  m3/r_i1_reg[124]/C
                         clock pessimism              0.255    -0.572    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.107    -0.465    m3/r_i1_reg[124]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.660%)  route 0.259ns (55.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    u/clk_out
    SLICE_X52Y38         FDRE                                         r  u/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  u/clkdiv_reg[6]/Q
                         net (fo=10, routed)          0.259    -0.194    u/s[0]
    SLICE_X52Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  u/clkdiv[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    u/p_0_in[7]
    SLICE_X52Y38         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.855    u/clk_out
    SLICE_X52Y38         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.131    -0.486    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 E_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (43.984%)  route 0.266ns (56.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    clk_out
    SLICE_X52Y53         FDRE                                         r  E_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  E_reg[12]/Q
                         net (fo=1, routed)           0.266    -0.187    m3/E_reg[0]_0[46]
    SLICE_X50Y53         LUT2 (Prop_lut2_I0_O)        0.045    -0.142 r  m3/r_i1[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    m3/r_i10[115]
    SLICE_X50Y53         FDRE                                         r  m3/r_i1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.834    -0.855    m3/clk_out
    SLICE_X50Y53         FDRE                                         r  m3/r_i1_reg[12]/C
                         clock pessimism              0.254    -0.601    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.121    -0.480    m3/r_i1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 m3/r_i2_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.227ns (45.848%)  route 0.268ns (54.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.567    -0.614    m3/clk_out
    SLICE_X57Y51         FDRE                                         r  m3/r_i2_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.486 r  m3/r_i2_reg[127]/Q
                         net (fo=20, routed)          0.268    -0.218    m2/r_i2[0]
    SLICE_X58Y51         LUT6 (Prop_lut6_I4_O)        0.099    -0.119 r  m2/E[111]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    D[111]
    SLICE_X58Y51         FDRE                                         r  E_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.863    -0.827    clk_out
    SLICE_X58Y51         FDRE                                         r  E_reg[111]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.092    -0.460    E_reg[111]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.231ns (47.967%)  route 0.251ns (52.033%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    u/clk_out
    SLICE_X51Y38         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u/clkdiv_reg[1]/Q
                         net (fo=30, routed)          0.162    -0.315    u/Q[1]
    SLICE_X52Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.270 r  u/clkdiv[7]_i_2/O
                         net (fo=2, routed)           0.089    -0.181    u/clkdiv[7]_i_2_n_0
    SLICE_X52Y38         LUT2 (Prop_lut2_I0_O)        0.045    -0.136 r  u/clkdiv[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    u/p_0_in[6]
    SLICE_X52Y38         FDRE                                         r  u/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.855    u/clk_out
    SLICE_X52Y38         FDRE                                         r  u/clkdiv_reg[6]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X52Y38         FDRE (Hold_fdre_C_D)         0.121    -0.480    u/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 E_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.247ns (33.555%)  route 0.489ns (66.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.565    -0.616    clk_out
    SLICE_X54Y52         FDRE                                         r  E_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  E_reg[69]/Q
                         net (fo=1, routed)           0.489     0.021    m3/E_reg[0]_0[18]
    SLICE_X46Y49         LUT2 (Prop_lut2_I0_O)        0.099     0.120 r  m3/r_i1[69]_i_1/O
                         net (fo=1, routed)           0.000     0.120    m3/r_i10[58]
    SLICE_X46Y49         FDRE                                         r  m3/r_i1_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.855    m3/clk_out
    SLICE_X46Y49         FDRE                                         r  m3/r_i1_reg[69]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.120    -0.226    m3/r_i1_reg[69]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.272ns (53.917%)  route 0.232ns (46.083%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.564    -0.617    u/clk_out
    SLICE_X51Y38         FDRE                                         r  u/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  u/clkdiv_reg[2]/Q
                         net (fo=21, routed)          0.232    -0.257    m3/Q[2]
    SLICE_X50Y41         MUXF7 (Prop_muxf7_S_O)       0.144    -0.113 r  m3/x_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    u/D[3]
    SLICE_X50Y41         FDRE                                         r  u/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.836    -0.854    u/clk_out
    SLICE_X50Y41         FDRE                                         r  u/x_reg[12]/C
                         clock pessimism              0.253    -0.600    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.134    -0.466    u/x_reg[12]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 m3/r_i2_reg[126]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.254ns (35.382%)  route 0.464ns (64.618%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.566    -0.615    m3/clk_out
    SLICE_X54Y45         FDRE                                         r  m3/r_i2_reg[126]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  m3/r_i2_reg[126]_rep/Q
                         net (fo=104, routed)         0.413    -0.039    m3/E_reg[95]
    SLICE_X55Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.006 r  m3/E[103]_i_3/O
                         net (fo=1, routed)           0.051     0.058    m3/E[103]_i_3_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I2_O)        0.045     0.103 r  m3/E[103]_i_1/O
                         net (fo=1, routed)           0.000     0.103    D[103]
    SLICE_X55Y51         FDRE                                         r  E_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    clk_out
    SLICE_X55Y51         FDRE                                         r  E_reg[103]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.091    -0.254    E_reg[103]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 E_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.801%)  route 0.303ns (59.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.566    -0.615    clk_out
    SLICE_X56Y53         FDRE                                         r  E_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  E_reg[11]/Q
                         net (fo=1, routed)           0.303    -0.148    m3/E_reg[0]_0[47]
    SLICE_X50Y53         LUT2 (Prop_lut2_I0_O)        0.045    -0.103 r  m3/r_i1[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    m3/r_i10[116]
    SLICE_X50Y53         FDRE                                         r  m3/r_i1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.834    -0.855    m3/clk_out
    SLICE_X50Y53         FDRE                                         r  m3/r_i1_reg[11]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.120    -0.460    m3/r_i1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 E_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.912%)  route 0.280ns (60.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.593    -0.588    clk_out
    SLICE_X58Y51         FDRE                                         r  E_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  E_reg[104]/Q
                         net (fo=1, routed)           0.280    -0.167    m3/E_reg[0]_0[11]
    SLICE_X58Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.122 r  m3/r_i1[104]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    m3/r_i10[23]
    SLICE_X58Y50         FDRE                                         r  m3/r_i1_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.863    -0.827    m3/clk_out
    SLICE_X58Y50         FDRE                                         r  m3/r_i1_reg[104]/C
                         clock pessimism              0.255    -0.572    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.092    -0.480    m3/r_i1_reg[104]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 E_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.247ns (48.781%)  route 0.259ns (51.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.565    -0.616    clk_out
    SLICE_X52Y52         FDRE                                         r  E_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  E_reg[80]/Q
                         net (fo=1, routed)           0.259    -0.209    m3/E_reg[0]_0[16]
    SLICE_X49Y52         LUT2 (Prop_lut2_I0_O)        0.099    -0.110 r  m3/r_i1[80]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    m3/r_i10[47]
    SLICE_X49Y52         FDRE                                         r  m3/r_i1_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.834    -0.855    m3/clk_out
    SLICE_X49Y52         FDRE                                         r  m3/r_i1_reg[80]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X49Y52         FDRE (Hold_fdre_C_D)         0.107    -0.473    m3/r_i1_reg[80]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 E_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.804%)  route 0.281ns (60.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.593    -0.588    clk_out
    SLICE_X59Y51         FDRE                                         r  E_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  E_reg[102]/Q
                         net (fo=1, routed)           0.281    -0.166    m3/E_reg[0]_0[13]
    SLICE_X57Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.121 r  m3/r_i1[102]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    m3/r_i10[25]
    SLICE_X57Y50         FDRE                                         r  m3/r_i1_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    m3/clk_out
    SLICE_X57Y50         FDRE                                         r  m3/r_i1_reg[102]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.091    -0.488    m3/r_i1_reg[102]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 E_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.620%)  route 0.281ns (57.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.593    -0.588    clk_out
    SLICE_X60Y51         FDRE                                         r  E_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  E_reg[109]/Q
                         net (fo=1, routed)           0.281    -0.143    m3/E_reg[0]_0[6]
    SLICE_X60Y51         LUT2 (Prop_lut2_I0_O)        0.045    -0.098 r  m3/r_i1[109]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    m3/r_i10[18]
    SLICE_X60Y51         FDRE                                         r  m3/r_i1_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.863    -0.827    m3/clk_out
    SLICE_X60Y51         FDRE                                         r  m3/r_i1_reg[109]/C
                         clock pessimism              0.239    -0.588    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.121    -0.467    m3/r_i1_reg[109]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 m2/r_i2_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.790%)  route 0.320ns (63.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.593    -0.588    m2/clk_out
    SLICE_X61Y51         FDRE                                         r  m2/r_i2_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  m2/r_i2_reg[125]/Q
                         net (fo=110, routed)         0.320    -0.128    m2/Q[2]
    SLICE_X60Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.083 r  m2/E[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.083    D[4]
    SLICE_X60Y53         FDRE                                         r  E_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.861    -0.828    clk_out
    SLICE_X60Y53         FDRE                                         r  E_reg[4]/C
                         clock pessimism              0.255    -0.573    
    SLICE_X60Y53         FDRE (Hold_fdre_C_D)         0.121    -0.452    E_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 E_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.246ns (47.434%)  route 0.273ns (52.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.565    -0.616    clk_out
    SLICE_X52Y52         FDRE                                         r  E_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  E_reg[51]/Q
                         net (fo=1, routed)           0.273    -0.196    m3/E_reg[0]_0[19]
    SLICE_X50Y52         LUT2 (Prop_lut2_I0_O)        0.098    -0.098 r  m3/r_i1[51]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    m3/r_i10[76]
    SLICE_X50Y52         FDRE                                         r  m3/r_i1_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    m3/clk_out
    SLICE_X50Y52         FDRE                                         r  m3/r_i1_reg[51]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.131    -0.469    m3/r_i1_reg[51]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 E_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            m3/r_i1_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.378%)  route 0.284ns (57.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.565    -0.616    clk_out
    SLICE_X54Y51         FDRE                                         r  E_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  E_reg[114]/Q
                         net (fo=1, routed)           0.284    -0.168    m3/E_reg[0]_0[2]
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.045    -0.123 r  m3/r_i1[114]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    m3/r_i10[13]
    SLICE_X54Y51         FDRE                                         r  m3/r_i1_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    m3/clk_out
    SLICE_X54Y51         FDRE                                         r  m3/r_i1_reg[114]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X54Y51         FDRE (Hold_fdre_C_D)         0.121    -0.495    m3/r_i1_reg[114]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 m3/r_i2_reg[126]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            E_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.254ns (33.174%)  route 0.512ns (66.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.566    -0.615    m3/clk_out
    SLICE_X54Y45         FDRE                                         r  m3/r_i2_reg[126]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.451 f  m3/r_i2_reg[126]_rep/Q
                         net (fo=104, routed)         0.456     0.004    m2/r_i2_reg[126]_rep
    SLICE_X56Y51         LUT2 (Prop_lut2_I1_O)        0.045     0.049 r  m2/E[110]_i_4/O
                         net (fo=1, routed)           0.056     0.105    m2/E[110]_i_4_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.150 r  m2/E[110]_i_1/O
                         net (fo=1, routed)           0.000     0.150    D[110]
    SLICE_X56Y51         FDRE                                         r  E_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=169, routed)         0.835    -0.854    clk_out
    SLICE_X56Y51         FDRE                                         r  E_reg[110]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.120    -0.225    E_reg[110]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 4.545 }
Period(ns):         9.091
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.091       6.936      BUFGCTRL_X0Y0    clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.091       7.842      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X60Y52     E_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X59Y51     E_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X55Y51     E_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X58Y51     E_reg[104]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X59Y52     E_reg[105]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X58Y52     E_reg[106]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X58Y51     E_reg[107]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X60Y52     E_reg[108]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X60Y51     E_reg[109]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X53Y54     E_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X56Y51     E_reg[110]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X58Y51     E_reg[111]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X60Y51     E_reg[113]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X54Y51     E_reg[114]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X56Y53     E_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X56Y52     E_reg[122]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X57Y51     E_reg[126]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X52Y53     E_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X54Y53     E_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X53Y53     E_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X46Y49     m3/r_i1_reg[73]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X50Y53     m3/r_i1_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X49Y52     m3/r_i1_reg[80]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X51Y52     m3/r_i1_reg[81]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X50Y53     m3/r_i1_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X55Y50     m3/r_i1_reg[95]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X49Y53     m3/r_i1_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X54Y47     m3/r_i2_reg[125]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X58Y50     m3/r_i2_reg[125]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X47Y49     m3/r_i2_reg[125]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X48Y51     m3/r_i2_reg[125]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X54Y47     m3/r_i2_reg[125]_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X48Y49     m3/r_i2_reg[125]_rep__3/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X54Y45     m3/r_i2_reg[126]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X54Y45     m3/r_i2_reg[126]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X52Y46     m3/r_i2_reg[126]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X47Y51     m3/r_i2_reg[126]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X53Y47     m3/r_i2_reg[126]_rep__2/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X48Y45     m3/r_i2_reg[126]_rep__3/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X57Y51     m3/r_i2_reg[127]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X57Y51     m3/r_i2_reg[127]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X54Y53     E_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X52Y54     E_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X52Y54     E_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X52Y55     E_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X53Y53     E_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X62Y53     E_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X52Y53     E_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.091       204.269    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X59Y54     E_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X59Y53     E_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y53     E_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y38     u/clkdiv_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y38     u/clkdiv_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X52Y38     u/clkdiv_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X52Y38     u/clkdiv_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X52Y38     u/clkdiv_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X52Y38     u/clkdiv_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X52Y38     u/clkdiv_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X52Y39     u/x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y40     u/x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y39     u/x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y52     E_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X59Y51     E_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y51     E_reg[104]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X59Y52     E_reg[105]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y52     E_reg[106]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y51     E_reg[107]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y52     E_reg[108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y51     E_reg[109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y51     E_reg[111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y51     E_reg[113]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X46Y49     m3/r_i1_reg[73]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y47     m3/r_i2_reg[125]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y50     m3/r_i2_reg[125]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X47Y49     m3/r_i2_reg[125]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y47     m3/r_i2_reg[125]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y45     m3/r_i2_reg[126]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y45     m3/r_i2_reg[126]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X52Y46     m3/r_i2_reg[126]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y47     m3/r_i2_reg[126]_rep__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X48Y45     m3/r_i2_reg[126]_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y53     E_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y47     m3/r_i2_reg[127]_rep__2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X55Y44     m3/r_i2_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y48     m3/r_i2_reg[28]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y46     m3/r_i2_reg[28]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y45     m3/r_i2_reg[28]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X61Y52     E_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X61Y51     m2/r_i2_reg[125]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X61Y51     m2/r_i2_reg[127]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y51     m2/r_i2_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y50     m3/r_i1_reg[104]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y51     m3/r_i1_reg[109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y51     m3/r_i1_reg[121]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y50     m3/r_i1_reg[124]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X47Y44     u/x_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y43     u/x_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X48Y40     u/x_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y52     E_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y52     E_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X59Y51     E_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X59Y51     E_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X55Y51     E_reg[103]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X55Y51     E_reg[103]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y51     E_reg[104]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y51     E_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X59Y52     E_reg[105]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X59Y52     E_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y52     E_reg[106]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y52     E_reg[106]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y51     E_reg[107]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y51     E_reg[107]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y52     E_reg[108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y52     E_reg[108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y51     E_reg[109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y51     E_reg[109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y54     E_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y54     E_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X56Y51     E_reg[110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X56Y51     E_reg[110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y51     E_reg[111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y51     E_reg[111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y51     E_reg[113]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X60Y51     E_reg[113]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y51     E_reg[114]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y51     E_reg[114]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X56Y53     E_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X56Y53     E_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X56Y52     E_reg[122]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X56Y52     E_reg[122]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X57Y51     E_reg[126]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X57Y51     E_reg[126]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X52Y53     E_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X52Y53     E_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y53     E_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y53     E_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y53     E_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y53     E_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X46Y49     m3/r_i1_reg[73]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X46Y49     m3/r_i1_reg[73]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y53     m3/r_i1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y53     m3/r_i1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X49Y52     m3/r_i1_reg[80]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X49Y52     m3/r_i1_reg[80]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y52     m3/r_i1_reg[81]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y52     m3/r_i1_reg[81]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y53     m3/r_i1_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y53     m3/r_i1_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT



