Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jun 11 19:07:08 2020
| Host         : XPS running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
| Design       : system_top
| Device       : xc7z035ifbg676-2L
| Speed File   : -2L
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 260
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| CKBF-1    | Warning  | connects_I_driver_BUFR                          | 2          |
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 11         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 27         |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 214        |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects     | 4          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKBF-1#1 Warning
connects_I_driver_BUFR  
The BUFGCTRL cell i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf I0 pin is driven by a BUFR cell i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFGCTRL cascade.
Related violations: <none>

CKBF-1#2 Warning
connects_I_driver_BUFR  
The BUFGCTRL cell i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf I1 pin is driven by a BUFR cell i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFGCTRL cascade.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, i_system_wrapper/system_i/openwifi_ip/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q[31]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[0]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[10]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[11]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[12]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[13]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[14]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[15]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[16]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[17]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[18]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[19]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[1]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[20]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[21]/PRE, i_system_wrapper/system_i/openwifi_ip/openofdm_rx_0/inst/dot11_i/fcs_inst/lfsr_q_reg[22]/PRE (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X86Y186 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X87Y186 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X87Y184 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X88Y185 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X88Y182 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X87Y182 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X89Y182 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X92Y182 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X97Y182 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X96Y181 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_reg in site SLICE_X158Y161 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[0].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_reg in site SLICE_X162Y170 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[1].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_reg in site SLICE_X155Y187 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[2].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/up_xfer_toggle_reg in site SLICE_X155Y199 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell i_system_wrapper/system_i/axi_pz_xcvrlb/inst/g_lanes[3].i_xcvrlb_1/i_xfer_status/d_xfer_state_m1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X85Y251 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/adc_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/rx_intf_m_axis_i/fifo64_1clk_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X61Y237 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/rx_intf_m_axis_i/fifo64_1clk_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/rx_intf_s_axis_i/fifo64_1clk_de512_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X64Y290 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/rx_intf_s_axis_i/fifo64_1clk_de512_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/rx_iq_intf_i/fifo32_1clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X73Y247 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/rx_iq_intf_i/fifo32_1clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/rx_iq_intf_i_2/fifo32_1clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X92Y247 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/openwifi_ip/rx_intf_0/inst/rx_iq_intf_i_2/fifo32_1clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X69Y243 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/dac_intf_i/fifo32_2clk_dep32_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/fifo64_1clk_dep64_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X12Y219 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/fifo64_1clk_dep64_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/fifo64_1clk_dep64_i1/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X8Y222 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_bit_intf_i/fifo64_1clk_dep64_i1/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#23 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_m_axis_i/fifo64_1clk_dep512_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X15Y211 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_m_axis_i/fifo64_1clk_dep512_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#24 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X24Y202 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i0/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#25 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i1/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X23Y195 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_intf_s_axis_i/fifo64_1clk_i1/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#26 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/fifo32_1clk_dep512_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X29Y188 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/openwifi_ip/tx_intf_0/inst/tx_iq_intf_i/fifo32_1clk_dep512_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#27 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/fifo8_delay64_i/fifo8_1clk_dep64_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X59Y221 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/openwifi_ip/xpu_0/inst/rssi_i/fifo8_delay64_i/fifo8_1clk_dep64_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gp_in[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on gp_in[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on gp_in[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on gp_in[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on gp_in[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on gp_in[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on gp_in[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on gp_in[16] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on gp_in[17] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on gp_in[18] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on gp_in[19] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on gp_in[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on gp_in[20] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on gp_in[21] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on gp_in[22] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on gp_in[23] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on gp_in[24] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on gp_in[25] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on gp_in[26] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on gp_in[27] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on gp_in[28] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on gp_in[29] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on gp_in[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on gp_in[30] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on gp_in[31] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on gp_in[32] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on gp_in[33] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on gp_in[34] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on gp_in[35] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on gp_in[36] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on gp_in[37] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on gp_in[38] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on gp_in[39] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on gp_in[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on gp_in[40] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on gp_in[41] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on gp_in[42] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on gp_in[43] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on gp_in[44] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on gp_in[45] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on gp_in[46] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on gp_in[47] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on gp_in[48] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on gp_in[49] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on gp_in[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on gp_in[50] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on gp_in[51] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on gp_in[52] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on gp_in[53] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on gp_in[54] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on gp_in[55] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on gp_in[56] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on gp_in[57] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on gp_in[58] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on gp_in[59] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on gp_in[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on gp_in[60] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on gp_in[61] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on gp_in[62] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on gp_in[63] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on gp_in[64] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on gp_in[65] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on gp_in[66] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on gp_in[67] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on gp_in[68] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on gp_in[69] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on gp_in[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on gp_in[70] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on gp_in[71] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on gp_in[72] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on gp_in[73] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on gp_in[74] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on gp_in[75] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on gp_in[76] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on gp_in[77] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on gp_in[78] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on gp_in[79] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on gp_in[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on gp_in[80] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on gp_in[81] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on gp_in[82] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on gp_in[83] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on gp_in[84] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on gp_in[85] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on gp_in[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on gp_in[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on gpio_status[0] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on gpio_status[1] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on gpio_status[2] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on gpio_status[3] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on gpio_status[4] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on gpio_status[5] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on gpio_status[6] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on gpio_status[7] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on iic_scl relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on iic_sda relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on rx_data_in_n[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on rx_data_in_n[1] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on rx_data_in_n[2] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on rx_data_in_n[3] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on rx_data_in_n[4] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on rx_data_in_n[5] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on rx_data_in_p[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on rx_data_in_p[1] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on rx_data_in_p[2] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on rx_data_in_p[3] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An input delay is missing on rx_data_in_p[4] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An input delay is missing on rx_data_in_p[5] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An input delay is missing on rx_frame_in_n relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An input delay is missing on rx_frame_in_p relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An output delay is missing on enable relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An output delay is missing on gp_out[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An output delay is missing on gp_out[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An output delay is missing on gp_out[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An output delay is missing on gp_out[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An output delay is missing on gp_out[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An output delay is missing on gp_out[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An output delay is missing on gp_out[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An output delay is missing on gp_out[16] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An output delay is missing on gp_out[17] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An output delay is missing on gp_out[18] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An output delay is missing on gp_out[19] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An output delay is missing on gp_out[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An output delay is missing on gp_out[20] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An output delay is missing on gp_out[21] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An output delay is missing on gp_out[22] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An output delay is missing on gp_out[23] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An output delay is missing on gp_out[24] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An output delay is missing on gp_out[25] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An output delay is missing on gp_out[26] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An output delay is missing on gp_out[27] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An output delay is missing on gp_out[28] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An output delay is missing on gp_out[29] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An output delay is missing on gp_out[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An output delay is missing on gp_out[30] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An output delay is missing on gp_out[31] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An output delay is missing on gp_out[32] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An output delay is missing on gp_out[33] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An output delay is missing on gp_out[34] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An output delay is missing on gp_out[35] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An output delay is missing on gp_out[36] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An output delay is missing on gp_out[37] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An output delay is missing on gp_out[38] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An output delay is missing on gp_out[39] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An output delay is missing on gp_out[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An output delay is missing on gp_out[40] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#147 Warning
Missing input or output delay  
An output delay is missing on gp_out[41] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#148 Warning
Missing input or output delay  
An output delay is missing on gp_out[42] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#149 Warning
Missing input or output delay  
An output delay is missing on gp_out[43] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#150 Warning
Missing input or output delay  
An output delay is missing on gp_out[44] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#151 Warning
Missing input or output delay  
An output delay is missing on gp_out[45] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#152 Warning
Missing input or output delay  
An output delay is missing on gp_out[46] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#153 Warning
Missing input or output delay  
An output delay is missing on gp_out[47] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#154 Warning
Missing input or output delay  
An output delay is missing on gp_out[48] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#155 Warning
Missing input or output delay  
An output delay is missing on gp_out[49] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#156 Warning
Missing input or output delay  
An output delay is missing on gp_out[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#157 Warning
Missing input or output delay  
An output delay is missing on gp_out[50] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#158 Warning
Missing input or output delay  
An output delay is missing on gp_out[51] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#159 Warning
Missing input or output delay  
An output delay is missing on gp_out[52] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#160 Warning
Missing input or output delay  
An output delay is missing on gp_out[53] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#161 Warning
Missing input or output delay  
An output delay is missing on gp_out[54] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#162 Warning
Missing input or output delay  
An output delay is missing on gp_out[55] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#163 Warning
Missing input or output delay  
An output delay is missing on gp_out[56] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#164 Warning
Missing input or output delay  
An output delay is missing on gp_out[57] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#165 Warning
Missing input or output delay  
An output delay is missing on gp_out[58] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#166 Warning
Missing input or output delay  
An output delay is missing on gp_out[59] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#167 Warning
Missing input or output delay  
An output delay is missing on gp_out[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#168 Warning
Missing input or output delay  
An output delay is missing on gp_out[60] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#169 Warning
Missing input or output delay  
An output delay is missing on gp_out[61] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#170 Warning
Missing input or output delay  
An output delay is missing on gp_out[62] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#171 Warning
Missing input or output delay  
An output delay is missing on gp_out[63] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#172 Warning
Missing input or output delay  
An output delay is missing on gp_out[64] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#173 Warning
Missing input or output delay  
An output delay is missing on gp_out[65] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#174 Warning
Missing input or output delay  
An output delay is missing on gp_out[66] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#175 Warning
Missing input or output delay  
An output delay is missing on gp_out[67] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#176 Warning
Missing input or output delay  
An output delay is missing on gp_out[68] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#177 Warning
Missing input or output delay  
An output delay is missing on gp_out[69] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#178 Warning
Missing input or output delay  
An output delay is missing on gp_out[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#179 Warning
Missing input or output delay  
An output delay is missing on gp_out[70] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#180 Warning
Missing input or output delay  
An output delay is missing on gp_out[71] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#181 Warning
Missing input or output delay  
An output delay is missing on gp_out[72] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#182 Warning
Missing input or output delay  
An output delay is missing on gp_out[73] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#183 Warning
Missing input or output delay  
An output delay is missing on gp_out[74] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#184 Warning
Missing input or output delay  
An output delay is missing on gp_out[75] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#185 Warning
Missing input or output delay  
An output delay is missing on gp_out[76] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#186 Warning
Missing input or output delay  
An output delay is missing on gp_out[77] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#187 Warning
Missing input or output delay  
An output delay is missing on gp_out[78] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#188 Warning
Missing input or output delay  
An output delay is missing on gp_out[79] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#189 Warning
Missing input or output delay  
An output delay is missing on gp_out[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#190 Warning
Missing input or output delay  
An output delay is missing on gp_out[80] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#191 Warning
Missing input or output delay  
An output delay is missing on gp_out[81] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#192 Warning
Missing input or output delay  
An output delay is missing on gp_out[82] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#193 Warning
Missing input or output delay  
An output delay is missing on gp_out[83] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#194 Warning
Missing input or output delay  
An output delay is missing on gp_out[84] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#195 Warning
Missing input or output delay  
An output delay is missing on gp_out[85] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#196 Warning
Missing input or output delay  
An output delay is missing on gp_out[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#197 Warning
Missing input or output delay  
An output delay is missing on gp_out[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#198 Warning
Missing input or output delay  
An output delay is missing on tx_clk_out_n relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#199 Warning
Missing input or output delay  
An output delay is missing on tx_clk_out_p relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#200 Warning
Missing input or output delay  
An output delay is missing on tx_data_out_n[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#201 Warning
Missing input or output delay  
An output delay is missing on tx_data_out_n[1] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#202 Warning
Missing input or output delay  
An output delay is missing on tx_data_out_n[2] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#203 Warning
Missing input or output delay  
An output delay is missing on tx_data_out_n[3] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#204 Warning
Missing input or output delay  
An output delay is missing on tx_data_out_n[4] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#205 Warning
Missing input or output delay  
An output delay is missing on tx_data_out_n[5] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#206 Warning
Missing input or output delay  
An output delay is missing on tx_data_out_p[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#207 Warning
Missing input or output delay  
An output delay is missing on tx_data_out_p[1] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#208 Warning
Missing input or output delay  
An output delay is missing on tx_data_out_p[2] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#209 Warning
Missing input or output delay  
An output delay is missing on tx_data_out_p[3] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#210 Warning
Missing input or output delay  
An output delay is missing on tx_data_out_p[4] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#211 Warning
Missing input or output delay  
An output delay is missing on tx_data_out_p[5] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#212 Warning
Missing input or output delay  
An output delay is missing on tx_frame_out_n relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#213 Warning
Missing input or output delay  
An output delay is missing on tx_frame_out_p relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#214 Warning
Missing input or output delay  
An output delay is missing on txnrx relative to clock(s) rx_clk
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '172' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/sdr/workspace/ns/openwifi/openwifi-hw/boards/adrv9361z7035/src/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc (Line: 159)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '173' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/sdr/workspace/ns/openwifi/openwifi-hw/boards/adrv9361z7035/src/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc (Line: 165)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '194' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/sdr/workspace/ns/openwifi/openwifi-hw/boards/adrv9361z7035/src/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc (Line: 123)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -quiet -hier *reset_sync_in_reg*/PRE -filter {NAME =~ *i_reset_manager*}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '195' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/sdr/workspace/ns/openwifi/openwifi-hw/boards/adrv9361z7035/src/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc (Line: 129)
Related violations: <none>


