Reference_name,C4_inst,X_origin,Y_origin,Orientation,Port_name,Net_name
C4BUMP,vccfwdio_0,173,114,R0,vccfwdio_0,vccfwdio
C4BUMP,vccfwdio_1,291,114,R0,vccfwdio_1,vccfwdio
C4BUMP,vccio_0,409,114,R0,vccio_0,vccio
C4BUMP,vccio_1,527,114,R0,vccio_1,vccio
C4BUMP,vccio_2,645,114,R0,vccio_2,vccio
C4BUMP,vss_0,763,114,R0,vss_0,vss
C4BUMP,vccfwdio_2,114,173,R0,vccfwdio_2,vccfwdio
C4BUMP,vccfwdio_3,232,173,R0,vccfwdio_3,vccfwdio
C4BUMP,vccfwdio_4,350,173,R0,vccfwdio_4,vccfwdio
C4BUMP,vccio_3,468,173,R0,vccio_3,vccio
C4BUMP,vccio_4,586,173,R0,vccio_4,vccio
C4BUMP,vccio_5,704,173,R0,vccio_5,vccio
C4BUMP,ve_ucie32b_rxdata[5],173,232,R0,ve_ucie32b_rxdata[5],ve_ucie32b_rxdata[5]
C4BUMP,ve_ucie32b_rxdata[22],291,232,R0,ve_ucie32b_rxdata[22],ve_ucie32b_rxdata[22]
C4BUMP,ve_ucie32b_txdata[31],409,232,R0,ve_ucie32b_txdata[31],ve_ucie32b_txdata[31]
C4BUMP,ve_ucie32b_txdata[14],527,232,R0,ve_ucie32b_txdata[14],ve_ucie32b_txdata[14]
C4BUMP,ve_ucie32b_txdataRD[0],645,232,R0,ve_ucie32b_txdataRD[0],ve_ucie32b_txdataRD[0]
C4BUMP,vss_1,763,232,R0,vss_1,vss
C4BUMP,ve_ucie32b_rxdata[4],114,291,R0,ve_ucie32b_rxdata[4],ve_ucie32b_rxdata[4]
C4BUMP,ve_ucie32b_rxdata[21],232,291,R0,ve_ucie32b_rxdata[21],ve_ucie32b_rxdata[21]
C4BUMP,vss_2,350,291,R0,vss_2,vss
C4BUMP,ve_ucie32b_txdata[30],468,291,R0,ve_ucie32b_txdata[30],ve_ucie32b_txdata[30]
C4BUMP,ve_ucie32b_txdata[13],586,291,R0,ve_ucie32b_txdata[13],ve_ucie32b_txdata[13]
C4BUMP,ve_gpio[0],704,291,R0,ve_gpio[0],ve_gpio[0]
C4BUMP,ve_ucie32b_rxdata[6],173,350,R0,ve_ucie32b_rxdata[6],ve_ucie32b_rxdata[6]
C4BUMP,ve_ucie32b_rxdata[23],291,350,R0,ve_ucie32b_rxdata[23],ve_ucie32b_rxdata[23]
C4BUMP,ve_ucie32b_txdataRD[1],409,350,R0,ve_ucie32b_txdataRD[1],ve_ucie32b_txdataRD[1]
C4BUMP,ve_ucie32b_txdata[15],527,350,R0,ve_ucie32b_txdata[15],ve_ucie32b_txdata[15]
C4BUMP,vss_3,645,350,R0,vss_3,vss
C4BUMP,vss_4,763,350,R0,vss_4,vss
C4BUMP,vss_5,114,409,R0,vss_5,vss
C4BUMP,vss_6,232,409,R0,vss_6,vss
C4BUMP,ve_ucie32b_rxckp,350,409,R0,ve_ucie32b_rxckp,ve_ucie32b_rxckp
C4BUMP,ve_ucie32b_txdata[29],468,409,R0,ve_ucie32b_txdata[29],ve_ucie32b_txdata[29]
C4BUMP,ve_ucie32b_txdata[12],586,409,R0,ve_ucie32b_txdata[12],ve_ucie32b_txdata[12]
C4BUMP,ve_gpio[1],704,409,R0,ve_gpio[1],ve_gpio[1]
C4BUMP,ve_ucie32b_rxdata[7],173,468,R0,ve_ucie32b_rxdata[7],ve_ucie32b_rxdata[7]
C4BUMP,vss_7,291,468,R0,vss_7,vss
C4BUMP,vss_8,409,468,R0,vss_8,vss
C4BUMP,vss_9,527,468,R0,vss_9,vss
C4BUMP,ve_ucie32b_txdata[0],645,468,R0,ve_ucie32b_txdata[0],ve_ucie32b_txdata[0]
C4BUMP,vss_10,763,468,R0,vss_10,vss
C4BUMP,ve_ucie32b_rxdata[3],114,527,R0,ve_ucie32b_rxdata[3],ve_ucie32b_rxdata[3]
C4BUMP,ve_ucie32b_rxdata[20],232,527,R0,ve_ucie32b_rxdata[20],ve_ucie32b_rxdata[20]
C4BUMP,ve_ucie32b_rxckn,350,527,R0,ve_ucie32b_rxckn,ve_ucie32b_rxckn
C4BUMP,ve_ucie32b_txdata[28],468,527,R0,ve_ucie32b_txdata[28],ve_ucie32b_txdata[28]
C4BUMP,ve_ucie32b_txdata[11],586,527,R0,ve_ucie32b_txdata[11],ve_ucie32b_txdata[11]
C4BUMP,ve_gpio[3],704,527,R0,ve_gpio[3],ve_gpio[3]
C4BUMP,ve_ucie32b_rxdata[8],173,586,R0,ve_ucie32b_rxdata[8],ve_ucie32b_rxdata[8]
C4BUMP,ve_ucie32b_rxdata[24],291,586,R0,ve_ucie32b_rxdata[24],ve_ucie32b_rxdata[24]
C4BUMP,ve_ucie32b_txvldRD,409,586,R0,ve_ucie32b_txvldRD,ve_ucie32b_txvldRD
C4BUMP,ve_ucie32b_txdata[16],527,586,R0,ve_ucie32b_txdata[16],ve_ucie32b_txdata[16]
C4BUMP,ve_ucie32b_txdata[1],645,586,R0,ve_ucie32b_txdata[1],ve_ucie32b_txdata[1]
C4BUMP,vss_11,763,586,R0,vss_11,vss
C4BUMP,ve_ucie32b_rxdata[2],114,645,R0,ve_ucie32b_rxdata[2],ve_ucie32b_rxdata[2]
C4BUMP,ve_ucie32b_rxdata[19],232,645,R0,ve_ucie32b_rxdata[19],ve_ucie32b_rxdata[19]
C4BUMP,ve_ucie32b_rxckRD,350,645,R0,ve_ucie32b_rxckRD,ve_ucie32b_rxckRD
C4BUMP,ve_ucie32b_txdata[27],468,645,R0,ve_ucie32b_txdata[27],ve_ucie32b_txdata[27]
C4BUMP,ve_ucie32b_txdata[10],586,645,R0,ve_ucie32b_txdata[10],ve_ucie32b_txdata[10]
C4BUMP,vss_12,704,645,R0,vss_12,vss
C4BUMP,vccfwdio_5,173,704,R0,vccfwdio_5,vccfwdio
C4BUMP,vccfwdio_6,291,704,R0,vccfwdio_6,vccfwdio
C4BUMP,vccio_6,409,704,R0,vccio_6,vccio
C4BUMP,vccio_7,527,704,R0,vccio_7,vccio
C4BUMP,vccio_8,645,704,R0,vccio_8,vccio
C4BUMP,vss_13,763,704,R0,vss_13,vss
C4BUMP,vss_14,114,763,R0,vss_14,vss
C4BUMP,ve_ucie32b_rxdata[18],232,763,R0,ve_ucie32b_rxdata[18],ve_ucie32b_rxdata[18]
C4BUMP,ve_ucie32b_rxtrk,350,763,R0,ve_ucie32b_rxtrk,ve_ucie32b_rxtrk
C4BUMP,vss_15,468,763,R0,vss_15,vss
C4BUMP,ve_ucie32b_txdata[9],586,763,R0,ve_ucie32b_txdata[9],ve_ucie32b_txdata[9]
C4BUMP,vddc_0,704,763,R0,vddc_0,vddc
C4BUMP,ve_ucie32b_rxdata[9],173,822,R0,ve_ucie32b_rxdata[9],ve_ucie32b_rxdata[9]
C4BUMP,ve_ucie32b_rxdata[25],291,822,R0,ve_ucie32b_rxdata[25],ve_ucie32b_rxdata[25]
C4BUMP,ve_ucie32b_txvld,409,822,R0,ve_ucie32b_txvld,ve_ucie32b_txvld
C4BUMP,ve_ucie32b_txdata[17],527,822,R0,ve_ucie32b_txdata[17],ve_ucie32b_txdata[17]
C4BUMP,ve_ucie32b_txdata[2],645,822,R0,ve_ucie32b_txdata[2],ve_ucie32b_txdata[2]
C4BUMP,vss_16,763,822,R0,vss_16,vss
C4BUMP,ve_ucie32b_rxdata[1],114,881,R0,ve_ucie32b_rxdata[1],ve_ucie32b_rxdata[1]
C4BUMP,ve_ucie32b_rxdata[17],232,881,R0,ve_ucie32b_rxdata[17],ve_ucie32b_rxdata[17]
C4BUMP,vss_17,350,881,R0,vss_17,vss
C4BUMP,ve_ucie32b_txdata[26],468,881,R0,ve_ucie32b_txdata[26],ve_ucie32b_txdata[26]
C4BUMP,vss_18,586,881,R0,vss_18,vss
C4BUMP,ve_gpio[2],704,881,R0,ve_gpio[2],ve_gpio[2]
C4BUMP,vss_19,173,940,R0,vss_19,vss
C4BUMP,ve_ucie32b_rxdata[26],291,940,R0,ve_ucie32b_rxdata[26],ve_ucie32b_rxdata[26]
C4BUMP,vss_20,409,940,R0,vss_20,vss
C4BUMP,ve_ucie32b_txdata[18],527,940,R0,ve_ucie32b_txdata[18],ve_ucie32b_txdata[18]
C4BUMP,ve_ucie32b_txdata[3],645,940,R0,ve_ucie32b_txdata[3],ve_ucie32b_txdata[3]
C4BUMP,vss_21,763,940,R0,vss_21,vss
C4BUMP,ve_ucie32b_rxdata[0],114,999,R0,ve_ucie32b_rxdata[0],ve_ucie32b_rxdata[0]
C4BUMP,ve_ucie32b_rxdata[16],232,999,R0,ve_ucie32b_rxdata[16],ve_ucie32b_rxdata[16]
C4BUMP,ve_ucie32b_rxvld,350,999,R0,ve_ucie32b_rxvld,ve_ucie32b_rxvld
C4BUMP,ve_ucie32b_txdata[25],468,999,R0,ve_ucie32b_txdata[25],ve_ucie32b_txdata[25]
C4BUMP,ve_ucie32b_txdata[8],586,999,R0,ve_ucie32b_txdata[8],ve_ucie32b_txdata[8]
C4BUMP,ve_gpio[4],704,999,R0,ve_gpio[4],ve_gpio[4]
C4BUMP,ve_ucie32b_rxdata[10],173,1058,R0,ve_ucie32b_rxdata[10],ve_ucie32b_rxdata[10]
C4BUMP,ve_ucie32b_rxdata[27],291,1058,R0,ve_ucie32b_rxdata[27],ve_ucie32b_rxdata[27]
C4BUMP,ve_ucie32b_txtrk,409,1058,R0,ve_ucie32b_txtrk,ve_ucie32b_txtrk
C4BUMP,ve_ucie32b_txdata[19],527,1058,R0,ve_ucie32b_txdata[19],ve_ucie32b_txdata[19]
C4BUMP,vss_22,645,1058,R0,vss_22,vss
C4BUMP,vss_23,763,1058,R0,vss_23,vss
C4BUMP,vss_24,114,1117,R0,vss_24,vss
C4BUMP,vss_25,232,1117,R0,vss_25,vss
C4BUMP,ve_ucie32b_rxvldRD,350,1117,R0,ve_ucie32b_rxvldRD,ve_ucie32b_rxvldRD
C4BUMP,ve_ucie32b_txdata[24],468,1117,R0,ve_ucie32b_txdata[24],ve_ucie32b_txdata[24]
C4BUMP,ve_ucie32b_txdata[7],586,1117,R0,ve_ucie32b_txdata[7],ve_ucie32b_txdata[7]
C4BUMP,ve_gpio[6],704,1117,R0,ve_gpio[6],ve_gpio[6]
C4BUMP,ve_ucie32b_rxdata[11],173,1176,R0,ve_ucie32b_rxdata[11],ve_ucie32b_rxdata[11]
C4BUMP,ve_ucie32b_rxdata[28],291,1176,R0,ve_ucie32b_rxdata[28],ve_ucie32b_rxdata[28]
C4BUMP,ve_ucie32b_txckRD,409,1176,R0,ve_ucie32b_txckRD,ve_ucie32b_txckRD
C4BUMP,vss_26,527,1176,R0,vss_26,vss
C4BUMP,ve_ucie32b_txdata[4],645,1176,R0,ve_ucie32b_txdata[4],ve_ucie32b_txdata[4]
C4BUMP,vss_27,763,1176,R0,vss_27,vss
C4BUMP,ve_ucie32b_rxdataRD[0],114,1235,R0,ve_ucie32b_rxdataRD[0],ve_ucie32b_rxdataRD[0]
C4BUMP,ve_ucie32b_rxdata[15],232,1235,R0,ve_ucie32b_rxdata[15],ve_ucie32b_rxdata[15]
C4BUMP,ve_ucie32b_rxdataRD[1],350,1235,R0,ve_ucie32b_rxdataRD[1],ve_ucie32b_rxdataRD[1]
C4BUMP,vss_28,468,1235,R0,vss_28,vss
C4BUMP,ve_ucie32b_txdata[6],586,1235,R0,ve_ucie32b_txdata[6],ve_ucie32b_txdata[6]
C4BUMP,ve_gpio[5],704,1235,R0,ve_gpio[5],ve_gpio[5]
C4BUMP,ve_ucie32b_rxdata[12],173,1294,R0,ve_ucie32b_rxdata[12],ve_ucie32b_rxdata[12]
C4BUMP,ve_ucie32b_rxdata[29],291,1294,R0,ve_ucie32b_rxdata[29],ve_ucie32b_rxdata[29]
C4BUMP,ve_ucie32b_txckn,409,1294,R0,ve_ucie32b_txckn,ve_ucie32b_txckn
C4BUMP,ve_ucie32b_txdata[20],527,1294,R0,ve_ucie32b_txdata[20],ve_ucie32b_txdata[20]
C4BUMP,vccio_9,645,1294,R0,vccio_9,vccio
C4BUMP,vss_29,763,1294,R0,vss_29,vss
C4BUMP,vccio_10,114,1353,R0,vccio_10,vccio
C4BUMP,ve_ucie32b_rxdata[14],232,1353,R0,ve_ucie32b_rxdata[14],ve_ucie32b_rxdata[14]
C4BUMP,vss_30,350,1353,R0,vss_30,vss
C4BUMP,ve_ucie32b_txdata[23],468,1353,R0,ve_ucie32b_txdata[23],ve_ucie32b_txdata[23]
C4BUMP,ve_ucie32b_txdata[5],586,1353,R0,ve_ucie32b_txdata[5],ve_ucie32b_txdata[5]
C4BUMP,ve_gpio[7],704,1353,R0,ve_gpio[7],ve_gpio[7]
C4BUMP,ve_ucie32b_rxdata[13],173,1412,R0,ve_ucie32b_rxdata[13],ve_ucie32b_rxdata[13]
C4BUMP,ve_ucie32b_rxdata[30],291,1412,R0,ve_ucie32b_rxdata[30],ve_ucie32b_rxdata[30]
C4BUMP,ve_ucie32b_txckp,409,1412,R0,ve_ucie32b_txckp,ve_ucie32b_txckp
C4BUMP,ve_ucie32b_txdata[21],527,1412,R0,ve_ucie32b_txdata[21],ve_ucie32b_txdata[21]
C4BUMP,vss_31,645,1412,R0,vss_31,vss
C4BUMP,vss_32,763,1412,R0,vss_32,vss
C4BUMP,vccio_11,114,1471,R0,vccio_11,vccio
C4BUMP,vccio_12,232,1471,R0,vccio_12,vccio
C4BUMP,ve_ucie32b_rxdata[31],350,1471,R0,ve_ucie32b_rxdata[31],ve_ucie32b_rxdata[31]
C4BUMP,ve_ucie32b_txdata[22],468,1471,R0,ve_ucie32b_txdata[22],ve_ucie32b_txdata[22]
C4BUMP,vss_33,586,1471,R0,vss_33,vss
C4BUMP,vss_34,704,1471,R0,vss_34,vss
C4BUMP,ve_ucie32b_txcksbRD,173,1530,R0,ve_ucie32b_txcksbRD,ve_ucie32b_txcksbRD
C4BUMP,ve_ucie32b_txcksb,291,1530,R0,ve_ucie32b_txcksb,ve_ucie32b_txcksb
C4BUMP,vss_35,409,1530,R0,vss_35,vss
C4BUMP,ve_ucie32b_txdatasb,527,1530,R0,ve_ucie32b_txdatasb,ve_ucie32b_txdatasb
C4BUMP,ve_ucie32b_txdatasbRD,645,1530,R0,ve_ucie32b_txdatasbRD,ve_ucie32b_txdatasbRD
C4BUMP,vss_36,763,1530,R0,vss_36,vss
C4BUMP,ve_ucie32b_rxdatasbRD,114,1589,R0,ve_ucie32b_rxdatasbRD,ve_ucie32b_rxdatasbRD
C4BUMP,ve_ucie32b_rxdatasb,232,1589,R0,ve_ucie32b_rxdatasb,ve_ucie32b_rxdatasb
C4BUMP,vccio_13,350,1589,R0,vccio_13,vccio
C4BUMP,ve_ucie32b_rxcksb,468,1589,R0,ve_ucie32b_rxcksb,ve_ucie32b_rxcksb
C4BUMP,ve_ucie32b_rxcksbRD,586,1589,R0,ve_ucie32b_rxcksbRD,ve_ucie32b_rxcksbRD
C4BUMP,vss_37,704,1589,R0,vss_37,vss
C4BUMP,vss_38,173,1648,R0,vss_38,vss
C4BUMP,vccio_14,291,1648,R0,vccio_14,vccio
C4BUMP,vccio_15,409,1648,R0,vccio_15,vccio
C4BUMP,vss_39,527,1648,R0,vss_39,vss
C4BUMP,vss_40,645,1648,R0,vss_40,vss
C4BUMP,vss_41,763,1648,R0,vss_41,vss
C4BUMP,vss_42,114,1707,R0,vss_42,vss
C4BUMP,vss_43,232,1707,R0,vss_43,vss
C4BUMP,vccio_16,350,1707,R0,vccio_16,vccio
C4BUMP,vccio_17,468,1707,R0,vccio_17,vccio
C4BUMP,vss_44,586,1707,R0,vss_44,vss
C4BUMP,vss_45,704,1707,R0,vss_45,vss
C4BUMP,vss_46,173,1766,R0,vss_46,vss
C4BUMP,vccio_18,291,1766,R0,vccio_18,vccio
C4BUMP,vccio_19,409,1766,R0,vccio_19,vccio
C4BUMP,vss_47,527,1766,R0,vss_47,vss
C4BUMP,vss_48,645,1766,R0,vss_48,vss
C4BUMP,vss_49,763,1766,R0,vss_49,vss
C4BUMP,vss_50,114,1825,R0,vss_50,vss
C4BUMP,vss_51,232,1825,R0,vss_51,vss
C4BUMP,vccio_20,350,1825,R0,vccio_20,vccio
C4BUMP,vccio_21,468,1825,R0,vccio_21,vccio
C4BUMP,vss_52,586,1825,R0,vss_52,vss
C4BUMP,vccio_22,704,1825,R0,vccio_22,vccio
C4BUMP,vss_53,173,1884,R0,vss_53,vss
C4BUMP,vss_54,291,1884,R0,vss_54,vss
C4BUMP,vss_55,409,1884,R0,vss_55,vss
C4BUMP,vss_56,527,1884,R0,vss_56,vss
C4BUMP,vss_57,645,1884,R0,vss_57,vss
C4BUMP,vss_58,763,1884,R0,vss_58,vss
C4BUMP,vss_59,114,1943,R0,vss_59,vss
C4BUMP,vss_60,232,1943,R0,vss_60,vss
C4BUMP,vss_61,350,1943,R0,vss_61,vss
C4BUMP,vss_62,468,1943,R0,vss_62,vss
C4BUMP,vss_63,586,1943,R0,vss_63,vss
C4BUMP,vddc_1,704,1943,R0,vddc_1,vddc
C4BUMP,vss_64,173,2002,R0,vss_64,vss
C4BUMP,vccio_23,291,2002,R0,vccio_23,vccio
C4BUMP,vccio_24,409,2002,R0,vccio_24,vccio
C4BUMP,vccio_25,527,2002,R0,vccio_25,vccio
C4BUMP,vccio_26,645,2002,R0,vccio_26,vccio
C4BUMP,vss_65,763,2002,R0,vss_65,vss
C4BUMP,vss_66,114,2061,R0,vss_66,vss
C4BUMP,vss_67,232,2061,R0,vss_67,vss
C4BUMP,vss_68,350,2061,R0,vss_68,vss
C4BUMP,vss_69,468,2061,R0,vss_69,vss
C4BUMP,vss_70,586,2061,R0,vss_70,vss
C4BUMP,vss_71,704,2061,R0,vss_71,vss
C4BUMP,vccio_27,173,2120,R0,vccio_27,vccio
C4BUMP,vccio_28,291,2120,R0,vccio_28,vccio
C4BUMP,vccio_29,409,2120,R0,vccio_29,vccio
C4BUMP,vccio_30,527,2120,R0,vccio_30,vccio
C4BUMP,vccio_31,645,2120,R0,vccio_31,vccio
C4BUMP,vss_72,763,2120,R0,vss_72,vss
C4BUMP,vss_73,114,2179,R0,vss_73,vss
C4BUMP,vss_74,232,2179,R0,vss_74,vss
C4BUMP,vss_75,350,2179,R0,vss_75,vss
C4BUMP,vss_76,468,2179,R0,vss_76,vss
C4BUMP,vss_77,586,2179,R0,vss_77,vss
C4BUMP,vdd1p8_0,704,2179,R0,vdd1p8_0,vdd1p8
C4BUMP,vccio_32,173,2238,R0,vccio_32,vccio
C4BUMP,vccio_33,291,2238,R0,vccio_33,vccio
C4BUMP,vccio_34,409,2238,R0,vccio_34,vccio
C4BUMP,vccio_35,527,2238,R0,vccio_35,vccio
C4BUMP,vccio_36,645,2238,R0,vccio_36,vccio
C4BUMP,vss_78,763,2238,R0,vss_78,vss
C4BUMP,vss_79,114,2297,R0,vss_79,vss
C4BUMP,vss_80,232,2297,R0,vss_80,vss
C4BUMP,vss_81,350,2297,R0,vss_81,vss
C4BUMP,vss_82,468,2297,R0,vss_82,vss
C4BUMP,vss_83,586,2297,R0,vss_83,vss
C4BUMP,ve_tap_tck,704,2297,R0,ve_tap_tck,ve_tap_tck
C4BUMP,vccio_37,173,2356,R0,vccio_37,vccio
C4BUMP,vccio_38,291,2356,R0,vccio_38,vccio
C4BUMP,vccio_39,409,2356,R0,vccio_39,vccio
C4BUMP,vccio_40,527,2356,R0,vccio_40,vccio
C4BUMP,vccio_41,645,2356,R0,vccio_41,vccio
C4BUMP,vss_84,763,2356,R0,vss_84,vss
C4BUMP,vss_85,114,2415,R0,vss_85,vss
C4BUMP,vss_86,232,2415,R0,vss_86,vss
C4BUMP,vss_87,350,2415,R0,vss_87,vss
C4BUMP,vss_88,468,2415,R0,vss_88,vss
C4BUMP,vss_89,586,2415,R0,vss_89,vss
C4BUMP,ve_tap_rst,704,2415,R0,ve_tap_rst,ve_tap_rst
C4BUMP,vccio_42,173,2474,R0,vccio_42,vccio
C4BUMP,vccio_43,291,2474,R0,vccio_43,vccio
C4BUMP,vccio_44,409,2474,R0,vccio_44,vccio
C4BUMP,vccio_45,527,2474,R0,vccio_45,vccio
C4BUMP,vccio_46,645,2474,R0,vccio_46,vccio
C4BUMP,vss_90,763,2474,R0,vss_90,vss
C4BUMP,vss_91,114,2533,R0,vss_91,vss
C4BUMP,vss_92,232,2533,R0,vss_92,vss
C4BUMP,vss_93,350,2533,R0,vss_93,vss
C4BUMP,vss_94,468,2533,R0,vss_94,vss
C4BUMP,vss_95,586,2533,R0,vss_95,vss
C4BUMP,ve_tap_tdi,704,2533,R0,ve_tap_tdi,ve_tap_tdi
C4BUMP,vccio_47,173,2592,R0,vccio_47,vccio
C4BUMP,vccio_48,291,2592,R0,vccio_48,vccio
C4BUMP,vccio_49,409,2592,R0,vccio_49,vccio
C4BUMP,vccio_50,527,2592,R0,vccio_50,vccio
C4BUMP,vccio_51,645,2592,R0,vccio_51,vccio
C4BUMP,vss_96,763,2592,R0,vss_96,vss
C4BUMP,vss_97,114,2651,R0,vss_97,vss
C4BUMP,vss_98,232,2651,R0,vss_98,vss
C4BUMP,vss_99,350,2651,R0,vss_99,vss
C4BUMP,vss_100,468,2651,R0,vss_100,vss
C4BUMP,vss_101,586,2651,R0,vss_101,vss
C4BUMP,ve_tap_tms,704,2651,R0,ve_tap_tms,ve_tap_tms
C4BUMP,vccio_52,173,2710,R0,vccio_52,vccio
C4BUMP,vccio_53,291,2710,R0,vccio_53,vccio
C4BUMP,vccio_54,409,2710,R0,vccio_54,vccio
C4BUMP,vccio_55,527,2710,R0,vccio_55,vccio
C4BUMP,vccio_56,645,2710,R0,vccio_56,vccio
C4BUMP,vss_102,763,2710,R0,vss_102,vss
C4BUMP,vss_103,114,2769,R0,vss_103,vss
C4BUMP,vss_104,232,2769,R0,vss_104,vss
C4BUMP,vss_105,350,2769,R0,vss_105,vss
C4BUMP,vss_106,468,2769,R0,vss_106,vss
C4BUMP,vss_107,586,2769,R0,vss_107,vss
C4BUMP,ve_tap_tdo,704,2769,R0,ve_tap_tdo,ve_tap_tdo
C4BUMP,vccio_57,173,2828,R0,vccio_57,vccio
C4BUMP,vccio_58,291,2828,R0,vccio_58,vccio
C4BUMP,vccio_59,409,2828,R0,vccio_59,vccio
C4BUMP,vccio_60,527,2828,R0,vccio_60,vccio
C4BUMP,vccio_61,645,2828,R0,vccio_61,vccio
C4BUMP,vss_108,763,2828,R0,vss_108,vss
C4BUMP,vss_109,114,2887,R0,vss_109,vss
C4BUMP,vss_110,232,2887,R0,vss_110,vss
C4BUMP,vss_111,350,2887,R0,vss_111,vss
C4BUMP,vss_112,468,2887,R0,vss_112,vss
C4BUMP,vss_113,586,2887,R0,vss_113,vss
C4BUMP,vddc_2,704,2887,R0,vddc_2,vddc
C4BUMP,vccio_62,173,2946,R0,vccio_62,vccio
C4BUMP,vccio_63,291,2946,R0,vccio_63,vccio
C4BUMP,vccio_64,409,2946,R0,vccio_64,vccio
C4BUMP,vccio_65,527,2946,R0,vccio_65,vccio
C4BUMP,vccio_66,645,2946,R0,vccio_66,vccio
C4BUMP,vss_114,763,2946,R0,vss_114,vss
C4BUMP,vss_115,114,3005,R0,vss_115,vss
C4BUMP,vss_116,232,3005,R0,vss_116,vss
C4BUMP,vss_117,350,3005,R0,vss_117,vss
C4BUMP,vss_118,468,3005,R0,vss_118,vss
C4BUMP,vss_119,586,3005,R0,vss_119,vss
C4BUMP,vss_120,704,3005,R0,vss_120,vss
C4BUMP,vccio_67,173,3064,R0,vccio_67,vccio
C4BUMP,vccio_68,291,3064,R0,vccio_68,vccio
C4BUMP,vccio_69,409,3064,R0,vccio_69,vccio
C4BUMP,vccio_70,527,3064,R0,vccio_70,vccio
C4BUMP,vccio_71,645,3064,R0,vccio_71,vccio
C4BUMP,vss_121,763,3064,R0,vss_121,vss
C4BUMP,vss_122,114,3123,R0,vss_122,vss
C4BUMP,vss_123,232,3123,R0,vss_123,vss
C4BUMP,vss_124,350,3123,R0,vss_124,vss
C4BUMP,vss_125,468,3123,R0,vss_125,vss
C4BUMP,vss_126,586,3123,R0,vss_126,vss
C4BUMP,vdd1p8_1,704,3123,R0,vdd1p8_1,vdd1p8
C4BUMP,vccio_72,173,3182,R0,vccio_72,vccio
C4BUMP,vccio_73,291,3182,R0,vccio_73,vccio
C4BUMP,vccio_74,409,3182,R0,vccio_74,vccio
C4BUMP,vccio_75,527,3182,R0,vccio_75,vccio
C4BUMP,vccio_76,645,3182,R0,vccio_76,vccio
C4BUMP,vss_127,763,3182,R0,vss_127,vss
C4BUMP,vss_128,114,3241,R0,vss_128,vss
C4BUMP,vss_129,232,3241,R0,vss_129,vss
C4BUMP,vss_130,350,3241,R0,vss_130,vss
C4BUMP,vss_131,468,3241,R0,vss_131,vss
C4BUMP,vss_132,586,3241,R0,vss_132,vss
C4BUMP,vccio_77,704,3241,R0,vccio_77,vccio
C4BUMP,vccio_78,173,3300,R0,vccio_78,vccio
C4BUMP,vccio_79,291,3300,R0,vccio_79,vccio
C4BUMP,vccio_80,409,3300,R0,vccio_80,vccio
C4BUMP,vccio_81,527,3300,R0,vccio_81,vccio
C4BUMP,vccio_82,645,3300,R0,vccio_82,vccio
C4BUMP,vss_133,763,3300,R0,vss_133,vss
C4BUMP,vss_134,114,3359,R0,vss_134,vss
C4BUMP,vss_135,232,3359,R0,vss_135,vss
C4BUMP,vss_136,350,3359,R0,vss_136,vss
C4BUMP,vss_137,468,3359,R0,vss_137,vss
C4BUMP,vss_138,586,3359,R0,vss_138,vss
C4BUMP,vccio_83,704,3359,R0,vccio_83,vccio
C4BUMP,vccio_84,173,3418,R0,vccio_84,vccio
C4BUMP,vccio_85,291,3418,R0,vccio_85,vccio
C4BUMP,vccio_86,409,3418,R0,vccio_86,vccio
C4BUMP,vccio_87,527,3418,R0,vccio_87,vccio
C4BUMP,vccio_88,645,3418,R0,vccio_88,vccio
C4BUMP,vss_139,763,3418,R0,vss_139,vss
C4BUMP,vss_140,114,3477,R0,vss_140,vss
C4BUMP,vss_141,232,3477,R0,vss_141,vss
C4BUMP,vss_142,350,3477,R0,vss_142,vss
C4BUMP,vss_143,468,3477,R0,vss_143,vss
C4BUMP,vss_144,586,3477,R0,vss_144,vss
C4BUMP,vccio_89,704,3477,R0,vccio_89,vccio
C4BUMP,vccio_90,173,3536,R0,vccio_90,vccio
C4BUMP,vccio_91,291,3536,R0,vccio_91,vccio
C4BUMP,vccio_92,409,3536,R0,vccio_92,vccio
C4BUMP,vccio_93,527,3536,R0,vccio_93,vccio
C4BUMP,vccio_94,645,3536,R0,vccio_94,vccio
C4BUMP,vss_145,763,3536,R0,vss_145,vss
C4BUMP,vss_146,114,3595,R0,vss_146,vss
C4BUMP,vss_147,232,3595,R0,vss_147,vss
C4BUMP,vss_148,350,3595,R0,vss_148,vss
C4BUMP,vss_149,468,3595,R0,vss_149,vss
C4BUMP,vss_150,586,3595,R0,vss_150,vss
C4BUMP,vccio_95,704,3595,R0,vccio_95,vccio
C4BUMP,vccio_96,173,3654,R0,vccio_96,vccio
C4BUMP,vccio_97,291,3654,R0,vccio_97,vccio
C4BUMP,vccio_98,409,3654,R0,vccio_98,vccio
C4BUMP,vccio_99,527,3654,R0,vccio_99,vccio
C4BUMP,vccio_100,645,3654,R0,vccio_100,vccio
C4BUMP,vss_151,763,3654,R0,vss_151,vss
C4BUMP,vss_152,114,3713,R0,vss_152,vss
C4BUMP,vss_153,232,3713,R0,vss_153,vss
C4BUMP,vss_154,350,3713,R0,vss_154,vss
C4BUMP,vss_155,468,3713,R0,vss_155,vss
C4BUMP,vss_156,586,3713,R0,vss_156,vss
C4BUMP,vccio_101,704,3713,R0,vccio_101,vccio
C4BUMP,vccio_102,173,3772,R0,vccio_102,vccio
C4BUMP,vccio_103,291,3772,R0,vccio_103,vccio
C4BUMP,vccio_104,409,3772,R0,vccio_104,vccio
C4BUMP,vccio_105,527,3772,R0,vccio_105,vccio
C4BUMP,vccio_106,645,3772,R0,vccio_106,vccio
C4BUMP,vss_157,763,3772,R0,vss_157,vss
C4BUMP,vss_158,114,3831,R0,vss_158,vss
C4BUMP,vss_159,232,3831,R0,vss_159,vss
C4BUMP,vss_160,350,3831,R0,vss_160,vss
C4BUMP,vss_161,468,3831,R0,vss_161,vss
C4BUMP,vss_162,586,3831,R0,vss_162,vss
C4BUMP,vccio_107,704,3831,R0,vccio_107,vccio
C4BUMP,vccio_108,173,3890,R0,vccio_108,vccio
C4BUMP,vccio_109,291,3890,R0,vccio_109,vccio
C4BUMP,vccio_110,409,3890,R0,vccio_110,vccio
C4BUMP,vccio_111,527,3890,R0,vccio_111,vccio
C4BUMP,vccio_112,645,3890,R0,vccio_112,vccio
C4BUMP,vss_163,763,3890,R0,vss_163,vss
C4BUMP,vss_164,114,3949,R0,vss_164,vss
C4BUMP,vss_165,232,3949,R0,vss_165,vss
C4BUMP,vss_166,350,3949,R0,vss_166,vss
C4BUMP,vss_167,468,3949,R0,vss_167,vss
C4BUMP,vss_168,586,3949,R0,vss_168,vss
C4BUMP,vccio_113,704,3949,R0,vccio_113,vccio
C4BUMP,vccio_114,173,4008,R0,vccio_114,vccio
C4BUMP,vccio_115,291,4008,R0,vccio_115,vccio
C4BUMP,vccio_116,409,4008,R0,vccio_116,vccio
C4BUMP,vccio_117,527,4008,R0,vccio_117,vccio
C4BUMP,vccio_118,645,4008,R0,vccio_118,vccio
C4BUMP,vss_169,763,4008,R0,vss_169,vss
C4BUMP,vccio_119,114,4067,R0,vccio_119,vccio
C4BUMP,vccio_120,232,4067,R0,vccio_120,vccio
C4BUMP,vss_170,350,4067,R0,vss_170,vss
C4BUMP,vccio_121,468,4067,R0,vccio_121,vccio
C4BUMP,vss_171,586,4067,R0,vss_171,vss
C4BUMP,vss_172,704,4067,R0,vss_172,vss
C4BUMP,vccio_122,173,4126,R0,vccio_122,vccio
C4BUMP,vss_173,291,4126,R0,vss_173,vss
C4BUMP,vccio_123,409,4126,R0,vccio_123,vccio
C4BUMP,vccio_124,527,4126,R0,vccio_124,vccio
C4BUMP,vccio_125,645,4126,R0,vccio_125,vccio
C4BUMP,vss_174,763,4126,R0,vss_174,vss
C4BUMP,ve_pcie_clk,114,4185,R0,ve_pcie_clk,ve_pcie_clk
C4BUMP,ve_pcie_rst_n,232,4185,R0,ve_pcie_rst_n,ve_pcie_rst_n
C4BUMP,vss_175,350,4185,R0,vss_175,vss
C4BUMP,vdd1p8_2,468,4185,R0,vdd1p8_2,vdd1p8
C4BUMP,vccio_126,586,4185,R0,vccio_126,vccio
C4BUMP,vdd1p8_3,704,4185,R0,vdd1p8_3,vdd1p8
C4BUMP,ve_pcie_rx_n,173,4244,R0,ve_pcie_rx_n,ve_pcie_rx_n
C4BUMP,ve_pcie_rx_p,291,4244,R0,ve_pcie_rx_p,ve_pcie_rx_p
C4BUMP,ve_pcie_tx_n,409,4244,R0,ve_pcie_tx_n,ve_pcie_tx_n
C4BUMP,ve_pcie_tx_p,527,4244,R0,ve_pcie_tx_p,ve_pcie_tx_p
C4BUMP,vddc_3,645,4244,R0,vddc_3,vddc
C4BUMP,vss_176,763,4244,R0,vss_176,vss
