Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan 19 14:42:57 2020
| Host         : USER-20180403QA running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 52
+-----------+----------+----------------------------------+------------+
| Rule      | Severity | Description                      | Violations |
+-----------+----------+----------------------------------+------------+
| DPIR-1    | Warning  | Asynchronous driver check        | 40         |
| TIMING-9  | Warning  | Unknown CDC Logic                | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer | 1          |
| TIMING-18 | Warning  | Missing input or output delay    | 10         |
+-----------+----------+----------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square0 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP design_1_i/obel_edge_detector_0/inst/Gxy_square1 input pin design_1_i/obel_edge_detector_0/inst/Gxy_square1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on cam_data[0] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on cam_data[1] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on cam_data[2] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on cam_data[3] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on cam_data[4] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on cam_data[5] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on cam_data[6] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on cam_data[7] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on cam_href relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on cam_vsync relative to clock(s) cmos_pclk
Related violations: <none>


