
Exemplo-Bot-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000079f0  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004079f0  004079f0  000179f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000089c  20000000  004079f8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000004b4  2000089c  00408294  0002089c  2**2
                  ALLOC
  4 .stack        00003000  20000d50  00408748  0002089c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0002089c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000208c6  2**0
                  CONTENTS, READONLY
  7 .debug_info   00011dcd  00000000  00000000  0002091f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000283f  00000000  00000000  000326ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000e78  00000000  00000000  00034f2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000df0  00000000  00000000  00035da3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000165fe  00000000  00000000  00036b93  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f730  00000000  00000000  0004d191  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005b13c  00000000  00000000  0005c8c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002dbc  00000000  00000000  000b7a00  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00008257  00000000  00000000  000ba7bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003d50 	.word	0x20003d50
  400004:	004015e5 	.word	0x004015e5
  400008:	004015e1 	.word	0x004015e1
  40000c:	004015e1 	.word	0x004015e1
  400010:	004015e1 	.word	0x004015e1
  400014:	004015e1 	.word	0x004015e1
  400018:	004015e1 	.word	0x004015e1
	...
  40002c:	004015e1 	.word	0x004015e1
  400030:	004015e1 	.word	0x004015e1
  400034:	00000000 	.word	0x00000000
  400038:	004015e1 	.word	0x004015e1
  40003c:	004015e1 	.word	0x004015e1
  400040:	004015e1 	.word	0x004015e1
  400044:	004015e1 	.word	0x004015e1
  400048:	004015e1 	.word	0x004015e1
  40004c:	004015e1 	.word	0x004015e1
  400050:	004015e1 	.word	0x004015e1
  400054:	004015e1 	.word	0x004015e1
  400058:	004015e1 	.word	0x004015e1
  40005c:	004015e1 	.word	0x004015e1
  400060:	004015e1 	.word	0x004015e1
  400064:	004015e1 	.word	0x004015e1
  400068:	00000000 	.word	0x00000000
  40006c:	00401465 	.word	0x00401465
  400070:	00401479 	.word	0x00401479
  400074:	0040148d 	.word	0x0040148d
  400078:	004015e1 	.word	0x004015e1
  40007c:	004015e1 	.word	0x004015e1
	...
  400088:	004015e1 	.word	0x004015e1
  40008c:	004015e1 	.word	0x004015e1
  400090:	004015e1 	.word	0x004015e1
  400094:	004015e1 	.word	0x004015e1
  400098:	004015e1 	.word	0x004015e1
  40009c:	00401ca5 	.word	0x00401ca5
  4000a0:	004015e1 	.word	0x004015e1
  4000a4:	004015e1 	.word	0x004015e1
  4000a8:	004015e1 	.word	0x004015e1
  4000ac:	004015e1 	.word	0x004015e1
  4000b0:	004015e1 	.word	0x004015e1
  4000b4:	004019c1 	.word	0x004019c1
  4000b8:	004015e1 	.word	0x004015e1
  4000bc:	00401d35 	.word	0x00401d35
  4000c0:	004015e1 	.word	0x004015e1
  4000c4:	004015e1 	.word	0x004015e1
  4000c8:	004015e1 	.word	0x004015e1

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000089c 	.word	0x2000089c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004079f8 	.word	0x004079f8

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	200008a0 	.word	0x200008a0
  40011c:	004079f8 	.word	0x004079f8
  400120:	004079f8 	.word	0x004079f8
  400124:	00000000 	.word	0x00000000

00400128 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400128:	b990      	cbnz	r0, 400150 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40012a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40012e:	460c      	mov	r4, r1
  400130:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400132:	2a00      	cmp	r2, #0
  400134:	dd0f      	ble.n	400156 <_read+0x2e>
  400136:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400138:	4e08      	ldr	r6, [pc, #32]	; (40015c <_read+0x34>)
  40013a:	4d09      	ldr	r5, [pc, #36]	; (400160 <_read+0x38>)
  40013c:	6830      	ldr	r0, [r6, #0]
  40013e:	4621      	mov	r1, r4
  400140:	682b      	ldr	r3, [r5, #0]
  400142:	4798      	blx	r3
		ptr++;
  400144:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400146:	42a7      	cmp	r7, r4
  400148:	d1f8      	bne.n	40013c <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40014a:	4640      	mov	r0, r8
  40014c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400150:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400154:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400156:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40015c:	20000d34 	.word	0x20000d34
  400160:	20000d2c 	.word	0x20000d2c

00400164 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400164:	b470      	push	{r4, r5, r6}
  400166:	b083      	sub	sp, #12
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400168:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40016c:	2810      	cmp	r0, #16
  40016e:	bf28      	it	cs
  400170:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400172:	2800      	cmp	r0, #0
  400174:	bf08      	it	eq
  400176:	2001      	moveq	r0, #1
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400178:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40017a:	4e10      	ldr	r6, [pc, #64]	; (4001bc <aat31xx_set_backlight+0x58>)
  40017c:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400180:	2418      	movs	r4, #24
  400182:	6375      	str	r5, [r6, #52]	; 0x34
  400184:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400186:	9b01      	ldr	r3, [sp, #4]
  400188:	1e5a      	subs	r2, r3, #1
  40018a:	9201      	str	r2, [sp, #4]
  40018c:	2b00      	cmp	r3, #0
  40018e:	d1fa      	bne.n	400186 <aat31xx_set_backlight+0x22>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400190:	6335      	str	r5, [r6, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400192:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400194:	9b01      	ldr	r3, [sp, #4]
  400196:	1e5a      	subs	r2, r3, #1
  400198:	9201      	str	r2, [sp, #4]
  40019a:	2b00      	cmp	r3, #0
  40019c:	d1fa      	bne.n	400194 <aat31xx_set_backlight+0x30>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40019e:	3101      	adds	r1, #1
  4001a0:	4281      	cmp	r1, r0
  4001a2:	d3ee      	bcc.n	400182 <aat31xx_set_backlight+0x1e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4001a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001a8:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001aa:	9b01      	ldr	r3, [sp, #4]
  4001ac:	1e5a      	subs	r2, r3, #1
  4001ae:	9201      	str	r2, [sp, #4]
  4001b0:	2b00      	cmp	r3, #0
  4001b2:	d1fa      	bne.n	4001aa <aat31xx_set_backlight+0x46>
	}
}
  4001b4:	b003      	add	sp, #12
  4001b6:	bc70      	pop	{r4, r5, r6}
  4001b8:	4770      	bx	lr
  4001ba:	bf00      	nop
  4001bc:	400e1200 	.word	0x400e1200

004001c0 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4001c0:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4001c6:	4b06      	ldr	r3, [pc, #24]	; (4001e0 <aat31xx_disable_backlight+0x20>)
  4001c8:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  4001ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001ce:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001d0:	9b01      	ldr	r3, [sp, #4]
  4001d2:	1e5a      	subs	r2, r3, #1
  4001d4:	9201      	str	r2, [sp, #4]
  4001d6:	2b00      	cmp	r3, #0
  4001d8:	d1fa      	bne.n	4001d0 <aat31xx_disable_backlight+0x10>
	}
}
  4001da:	b002      	add	sp, #8
  4001dc:	4770      	bx	lr
  4001de:	bf00      	nop
  4001e0:	400e1200 	.word	0x400e1200

004001e4 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  4001e4:	0109      	lsls	r1, r1, #4
  4001e6:	5042      	str	r2, [r0, r1]
  4001e8:	4770      	bx	lr
  4001ea:	bf00      	nop

004001ec <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  4001ec:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4001f0:	604a      	str	r2, [r1, #4]
  4001f2:	4770      	bx	lr

004001f4 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  4001f4:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  4001f8:	608a      	str	r2, [r1, #8]
  4001fa:	4770      	bx	lr

004001fc <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  4001fc:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400200:	60ca      	str	r2, [r1, #12]
  400202:	4770      	bx	lr

00400204 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400204:	4b0a      	ldr	r3, [pc, #40]	; (400230 <ili93xx_write_ram_prepare+0x2c>)
  400206:	781b      	ldrb	r3, [r3, #0]
  400208:	2b01      	cmp	r3, #1
  40020a:	d106      	bne.n	40021a <ili93xx_write_ram_prepare+0x16>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40020c:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400210:	2200      	movs	r2, #0
  400212:	701a      	strb	r2, [r3, #0]
  400214:	2222      	movs	r2, #34	; 0x22
  400216:	701a      	strb	r2, [r3, #0]
  400218:	4770      	bx	lr
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40021a:	2b02      	cmp	r3, #2
  40021c:	d107      	bne.n	40022e <ili93xx_write_ram_prepare+0x2a>
  40021e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400222:	222c      	movs	r2, #44	; 0x2c
  400224:	701a      	strb	r2, [r3, #0]
  400226:	2200      	movs	r2, #0
  400228:	701a      	strb	r2, [r3, #0]
  40022a:	223c      	movs	r2, #60	; 0x3c
  40022c:	701a      	strb	r2, [r3, #0]
  40022e:	4770      	bx	lr
  400230:	20000c78 	.word	0x20000c78

00400234 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  400234:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400238:	4b03      	ldr	r3, [pc, #12]	; (400248 <ili93xx_write_ram+0x14>)
  40023a:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  40023c:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400240:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400242:	b2c0      	uxtb	r0, r0
  400244:	7018      	strb	r0, [r3, #0]
  400246:	4770      	bx	lr
  400248:	61000002 	.word	0x61000002

0040024c <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  40024c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400250:	4607      	mov	r7, r0
  400252:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400254:	f031 0907 	bics.w	r9, r1, #7
  400258:	d018      	beq.n	40028c <ili93xx_write_ram_buffer+0x40>
  40025a:	4604      	mov	r4, r0
  40025c:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  40025e:	4d12      	ldr	r5, [pc, #72]	; (4002a8 <ili93xx_write_ram_buffer+0x5c>)
  400260:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
  400264:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400266:	6860      	ldr	r0, [r4, #4]
  400268:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40026a:	68a0      	ldr	r0, [r4, #8]
  40026c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  40026e:	68e0      	ldr	r0, [r4, #12]
  400270:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400272:	6920      	ldr	r0, [r4, #16]
  400274:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400276:	6960      	ldr	r0, [r4, #20]
  400278:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  40027a:	69a0      	ldr	r0, [r4, #24]
  40027c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  40027e:	69e0      	ldr	r0, [r4, #28]
  400280:	47a8      	blx	r5
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400282:	3608      	adds	r6, #8
  400284:	3420      	adds	r4, #32
  400286:	454e      	cmp	r6, r9
  400288:	d3ea      	bcc.n	400260 <ili93xx_write_ram_buffer+0x14>
  40028a:	e000      	b.n	40028e <ili93xx_write_ram_buffer+0x42>
  40028c:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40028e:	45b0      	cmp	r8, r6
  400290:	d908      	bls.n	4002a4 <ili93xx_write_ram_buffer+0x58>
  400292:	eb07 0486 	add.w	r4, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400296:	4d04      	ldr	r5, [pc, #16]	; (4002a8 <ili93xx_write_ram_buffer+0x5c>)
  400298:	f854 0b04 	ldr.w	r0, [r4], #4
  40029c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40029e:	3601      	adds	r6, #1
  4002a0:	45b0      	cmp	r8, r6
  4002a2:	d8f9      	bhi.n	400298 <ili93xx_write_ram_buffer+0x4c>
  4002a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4002a8:	00400235 	.word	0x00400235

004002ac <ili93xx_write_register_word>:
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002ac:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002b0:	2200      	movs	r2, #0
  4002b2:	701a      	strb	r2, [r3, #0]
  4002b4:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  4002b6:	0a0a      	lsrs	r2, r1, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002b8:	3302      	adds	r3, #2
  4002ba:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  4002bc:	b2c9      	uxtb	r1, r1
  4002be:	7019      	strb	r1, [r3, #0]
  4002c0:	4770      	bx	lr
  4002c2:	bf00      	nop

004002c4 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  4002c4:	b410      	push	{r4}
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002c6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002ca:	2400      	movs	r4, #0
  4002cc:	701c      	strb	r4, [r3, #0]
  4002ce:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002d0:	b14a      	cbz	r2, 4002e6 <ili93xx_write_register+0x22>
  4002d2:	1e4b      	subs	r3, r1, #1
  4002d4:	1e50      	subs	r0, r2, #1
  4002d6:	fa51 f180 	uxtab	r1, r1, r0
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002da:	4804      	ldr	r0, [pc, #16]	; (4002ec <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  4002dc:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  4002e0:	7002      	strb	r2, [r0, #0]
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002e2:	428b      	cmp	r3, r1
  4002e4:	d1fa      	bne.n	4002dc <ili93xx_write_register+0x18>
		LCD_WD(p_data[i]);
	}
}
  4002e6:	bc10      	pop	{r4}
  4002e8:	4770      	bx	lr
  4002ea:	bf00      	nop
  4002ec:	61000002 	.word	0x61000002

004002f0 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  4002f0:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4002f2:	2300      	movs	r3, #0
  4002f4:	9301      	str	r3, [sp, #4]
  4002f6:	9b01      	ldr	r3, [sp, #4]
  4002f8:	4298      	cmp	r0, r3
  4002fa:	d911      	bls.n	400320 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  4002fc:	2100      	movs	r1, #0
  4002fe:	4a09      	ldr	r2, [pc, #36]	; (400324 <ili93xx_delay+0x34>)
  400300:	9101      	str	r1, [sp, #4]
  400302:	9b01      	ldr	r3, [sp, #4]
  400304:	4293      	cmp	r3, r2
  400306:	d805      	bhi.n	400314 <ili93xx_delay+0x24>
  400308:	9b01      	ldr	r3, [sp, #4]
  40030a:	3301      	adds	r3, #1
  40030c:	9301      	str	r3, [sp, #4]
  40030e:	9b01      	ldr	r3, [sp, #4]
  400310:	4293      	cmp	r3, r2
  400312:	d9f9      	bls.n	400308 <ili93xx_delay+0x18>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400314:	9b01      	ldr	r3, [sp, #4]
  400316:	3301      	adds	r3, #1
  400318:	9301      	str	r3, [sp, #4]
  40031a:	9b01      	ldr	r3, [sp, #4]
  40031c:	4283      	cmp	r3, r0
  40031e:	d3ef      	bcc.n	400300 <ili93xx_delay+0x10>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  400320:	b002      	add	sp, #8
  400322:	4770      	bx	lr
  400324:	0001869f 	.word	0x0001869f

00400328 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400328:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  40032a:	4c15      	ldr	r4, [pc, #84]	; (400380 <ili93xx_check_box_coordinates+0x58>)
  40032c:	6824      	ldr	r4, [r4, #0]
  40032e:	6805      	ldr	r5, [r0, #0]
  400330:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400332:	bf24      	itt	cs
  400334:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400338:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  40033a:	6815      	ldr	r5, [r2, #0]
  40033c:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  40033e:	bf9c      	itt	ls
  400340:	f104 34ff 	addls.w	r4, r4, #4294967295
  400344:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400346:	4c0f      	ldr	r4, [pc, #60]	; (400384 <ili93xx_check_box_coordinates+0x5c>)
  400348:	6824      	ldr	r4, [r4, #0]
  40034a:	680d      	ldr	r5, [r1, #0]
  40034c:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  40034e:	bf24      	itt	cs
  400350:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400354:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  400356:	681d      	ldr	r5, [r3, #0]
  400358:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40035a:	bf9c      	itt	ls
  40035c:	f104 34ff 	addls.w	r4, r4, #4294967295
  400360:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400362:	6804      	ldr	r4, [r0, #0]
  400364:	6815      	ldr	r5, [r2, #0]
  400366:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400368:	bf84      	itt	hi
  40036a:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  40036c:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  40036e:	680a      	ldr	r2, [r1, #0]
  400370:	6818      	ldr	r0, [r3, #0]
  400372:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400374:	bf84      	itt	hi
  400376:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  400378:	601a      	strhi	r2, [r3, #0]
	}
}
  40037a:	bc30      	pop	{r4, r5}
  40037c:	4770      	bx	lr
  40037e:	bf00      	nop
  400380:	2000000c 	.word	0x2000000c
  400384:	20000010 	.word	0x20000010

00400388 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400388:	b082      	sub	sp, #8
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40038a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40038e:	2200      	movs	r2, #0
  400390:	701a      	strb	r2, [r3, #0]
  400392:	22d3      	movs	r2, #211	; 0xd3
  400394:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400396:	3302      	adds	r3, #2
  400398:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  40039a:	f88d 2000 	strb.w	r2, [sp]
  40039e:	781a      	ldrb	r2, [r3, #0]
  4003a0:	f88d 2001 	strb.w	r2, [sp, #1]
  4003a4:	781a      	ldrb	r2, [r3, #0]
  4003a6:	f88d 2002 	strb.w	r2, [sp, #2]
  4003aa:	781b      	ldrb	r3, [r3, #0]
  4003ac:	b2db      	uxtb	r3, r3
  4003ae:	f88d 3003 	strb.w	r3, [sp, #3]

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];

	if (chipid == ILI9341_DEVICE_CODE) {
  4003b2:	b2d2      	uxtb	r2, r2
  4003b4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
  4003b8:	b29b      	uxth	r3, r3
  4003ba:	f249 3241 	movw	r2, #37697	; 0x9341
  4003be:	4293      	cmp	r3, r2
  4003c0:	d104      	bne.n	4003cc <ili93xx_device_type_identify+0x44>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  4003c2:	2202      	movs	r2, #2
  4003c4:	4b0e      	ldr	r3, [pc, #56]	; (400400 <ili93xx_device_type_identify+0x78>)
  4003c6:	701a      	strb	r2, [r3, #0]
		return 0;
  4003c8:	2000      	movs	r0, #0
  4003ca:	e017      	b.n	4003fc <ili93xx_device_type_identify+0x74>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4003cc:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003d0:	2200      	movs	r2, #0
  4003d2:	701a      	strb	r2, [r3, #0]
  4003d4:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4003d6:	3302      	adds	r3, #2
  4003d8:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  4003da:	f88d 2000 	strb.w	r2, [sp]
  4003de:	781b      	ldrb	r3, [r3, #0]
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
	if (chipid == ILI9325_DEVICE_CODE) {
  4003e0:	b2d2      	uxtb	r2, r2
  4003e2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
  4003e6:	b29b      	uxth	r3, r3
  4003e8:	f249 3225 	movw	r2, #37669	; 0x9325
  4003ec:	4293      	cmp	r3, r2
  4003ee:	d104      	bne.n	4003fa <ili93xx_device_type_identify+0x72>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  4003f0:	2201      	movs	r2, #1
  4003f2:	4b03      	ldr	r3, [pc, #12]	; (400400 <ili93xx_device_type_identify+0x78>)
  4003f4:	701a      	strb	r2, [r3, #0]
		return 0;
  4003f6:	2000      	movs	r0, #0
  4003f8:	e000      	b.n	4003fc <ili93xx_device_type_identify+0x74>
	}

	return 1;
  4003fa:	2001      	movs	r0, #1
}
  4003fc:	b002      	add	sp, #8
  4003fe:	4770      	bx	lr
  400400:	20000c78 	.word	0x20000c78

00400404 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  400404:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400406:	4b09      	ldr	r3, [pc, #36]	; (40042c <ili93xx_display_on+0x28>)
  400408:	781b      	ldrb	r3, [r3, #0]
  40040a:	2b01      	cmp	r3, #1
  40040c:	d105      	bne.n	40041a <ili93xx_display_on+0x16>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  40040e:	f240 1133 	movw	r1, #307	; 0x133
  400412:	2007      	movs	r0, #7
  400414:	4b06      	ldr	r3, [pc, #24]	; (400430 <ili93xx_display_on+0x2c>)
  400416:	4798      	blx	r3
  400418:	bd08      	pop	{r3, pc}
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40041a:	2b02      	cmp	r3, #2
  40041c:	d104      	bne.n	400428 <ili93xx_display_on+0x24>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  40041e:	2200      	movs	r2, #0
  400420:	4611      	mov	r1, r2
  400422:	2029      	movs	r0, #41	; 0x29
  400424:	4b03      	ldr	r3, [pc, #12]	; (400434 <ili93xx_display_on+0x30>)
  400426:	4798      	blx	r3
  400428:	bd08      	pop	{r3, pc}
  40042a:	bf00      	nop
  40042c:	20000c78 	.word	0x20000c78
  400430:	004002ad 	.word	0x004002ad
  400434:	004002c5 	.word	0x004002c5

00400438 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400438:	4a04      	ldr	r2, [pc, #16]	; (40044c <ili93xx_set_foreground_color+0x14>)
  40043a:	1f13      	subs	r3, r2, #4
  40043c:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400440:	f843 0f04 	str.w	r0, [r3, #4]!
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400444:	4293      	cmp	r3, r2
  400446:	d1fb      	bne.n	400440 <ili93xx_set_foreground_color+0x8>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  400448:	4770      	bx	lr
  40044a:	bf00      	nop
  40044c:	200008b8 	.word	0x200008b8

00400450 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400454:	b082      	sub	sp, #8
  400456:	460c      	mov	r4, r1
  400458:	4617      	mov	r7, r2
  40045a:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40045c:	4b23      	ldr	r3, [pc, #140]	; (4004ec <ili93xx_set_window+0x9c>)
  40045e:	781b      	ldrb	r3, [r3, #0]
  400460:	2b01      	cmp	r3, #1
  400462:	d114      	bne.n	40048e <ili93xx_set_window+0x3e>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  400464:	b285      	uxth	r5, r0
  400466:	4629      	mov	r1, r5
  400468:	2050      	movs	r0, #80	; 0x50
  40046a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 4004f4 <ili93xx_set_window+0xa4>
  40046e:	47c0      	blx	r8
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400470:	1e78      	subs	r0, r7, #1
  400472:	1829      	adds	r1, r5, r0
  400474:	b289      	uxth	r1, r1
  400476:	2051      	movs	r0, #81	; 0x51
  400478:	47c0      	blx	r8
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40047a:	b2a4      	uxth	r4, r4
  40047c:	4621      	mov	r1, r4
  40047e:	2052      	movs	r0, #82	; 0x52
  400480:	47c0      	blx	r8
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400482:	1e71      	subs	r1, r6, #1
  400484:	4421      	add	r1, r4
  400486:	b289      	uxth	r1, r1
  400488:	2053      	movs	r0, #83	; 0x53
  40048a:	47c0      	blx	r8
  40048c:	e02a      	b.n	4004e4 <ili93xx_set_window+0x94>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40048e:	2b02      	cmp	r3, #2
  400490:	d128      	bne.n	4004e4 <ili93xx_set_window+0x94>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  400492:	0a03      	lsrs	r3, r0, #8
  400494:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  400498:	b2c3      	uxtb	r3, r0
  40049a:	f88d 3005 	strb.w	r3, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  40049e:	3a01      	subs	r2, #1
  4004a0:	4410      	add	r0, r2
  4004a2:	0a00      	lsrs	r0, r0, #8
  4004a4:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4004a8:	4617      	mov	r7, r2
  4004aa:	441f      	add	r7, r3
  4004ac:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4004b0:	2204      	movs	r2, #4
  4004b2:	eb0d 0102 	add.w	r1, sp, r2
  4004b6:	202a      	movs	r0, #42	; 0x2a
  4004b8:	4d0d      	ldr	r5, [pc, #52]	; (4004f0 <ili93xx_set_window+0xa0>)
  4004ba:	47a8      	blx	r5
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  4004bc:	0a23      	lsrs	r3, r4, #8
  4004be:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  4004c2:	b2e3      	uxtb	r3, r4
  4004c4:	f88d 3005 	strb.w	r3, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  4004c8:	1e72      	subs	r2, r6, #1
  4004ca:	4414      	add	r4, r2
  4004cc:	0a24      	lsrs	r4, r4, #8
  4004ce:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4004d2:	4616      	mov	r6, r2
  4004d4:	441e      	add	r6, r3
  4004d6:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4004da:	2204      	movs	r2, #4
  4004dc:	eb0d 0102 	add.w	r1, sp, r2
  4004e0:	202b      	movs	r0, #43	; 0x2b
  4004e2:	47a8      	blx	r5
				       paratable, 4);
	}
}
  4004e4:	b002      	add	sp, #8
  4004e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4004ea:	bf00      	nop
  4004ec:	20000c78 	.word	0x20000c78
  4004f0:	004002c5 	.word	0x004002c5
  4004f4:	004002ad 	.word	0x004002ad

004004f8 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4004f8:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004fa:	4b06      	ldr	r3, [pc, #24]	; (400514 <ili93xx_set_cursor_position+0x1c>)
  4004fc:	781b      	ldrb	r3, [r3, #0]
  4004fe:	2b01      	cmp	r3, #1
  400500:	d107      	bne.n	400512 <ili93xx_set_cursor_position+0x1a>
  400502:	460c      	mov	r4, r1
  400504:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  400506:	2020      	movs	r0, #32
  400508:	4d03      	ldr	r5, [pc, #12]	; (400518 <ili93xx_set_cursor_position+0x20>)
  40050a:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  40050c:	4621      	mov	r1, r4
  40050e:	2021      	movs	r0, #33	; 0x21
  400510:	47a8      	blx	r5
  400512:	bd38      	pop	{r3, r4, r5, pc}
  400514:	20000c78 	.word	0x20000c78
  400518:	004002ad 	.word	0x004002ad

0040051c <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  40051c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400520:	b083      	sub	sp, #12
  400522:	4606      	mov	r6, r0
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  400524:	4bac      	ldr	r3, [pc, #688]	; (4007d8 <ili93xx_init+0x2bc>)
  400526:	4798      	blx	r3
  400528:	2800      	cmp	r0, #0
  40052a:	f040 814f 	bne.w	4007cc <ili93xx_init+0x2b0>
		return 1;
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  40052e:	22f0      	movs	r2, #240	; 0xf0
  400530:	4baa      	ldr	r3, [pc, #680]	; (4007dc <ili93xx_init+0x2c0>)
  400532:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400534:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400538:	4ba9      	ldr	r3, [pc, #676]	; (4007e0 <ili93xx_init+0x2c4>)
  40053a:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40053c:	4ba9      	ldr	r3, [pc, #676]	; (4007e4 <ili93xx_init+0x2c8>)
  40053e:	781b      	ldrb	r3, [r3, #0]
  400540:	2b01      	cmp	r3, #1
  400542:	f040 80b1 	bne.w	4006a8 <ili93xx_init+0x18c>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400546:	2133      	movs	r1, #51	; 0x33
  400548:	2007      	movs	r0, #7
  40054a:	4ca7      	ldr	r4, [pc, #668]	; (4007e8 <ili93xx_init+0x2cc>)
  40054c:	47a0      	blx	r4
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40054e:	2100      	movs	r1, #0
  400550:	2010      	movs	r0, #16
  400552:	47a0      	blx	r4
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400554:	2101      	movs	r1, #1
  400556:	2000      	movs	r0, #0
  400558:	47a0      	blx	r4
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  40055a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40055e:	2001      	movs	r0, #1
  400560:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  400562:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400566:	2002      	movs	r0, #2
  400568:	47a0      	blx	r4
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  40056a:	2100      	movs	r1, #0
  40056c:	2004      	movs	r0, #4
  40056e:	47a0      	blx	r4
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400570:	f240 2107 	movw	r1, #519	; 0x207
  400574:	2008      	movs	r0, #8
  400576:	47a0      	blx	r4
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400578:	2100      	movs	r1, #0
  40057a:	2009      	movs	r0, #9
  40057c:	47a0      	blx	r4
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  40057e:	2100      	movs	r1, #0
  400580:	200a      	movs	r0, #10
  400582:	47a0      	blx	r4
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400584:	2100      	movs	r1, #0
  400586:	200c      	movs	r0, #12
  400588:	47a0      	blx	r4
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  40058a:	2100      	movs	r1, #0
  40058c:	200d      	movs	r0, #13
  40058e:	47a0      	blx	r4
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400590:	2100      	movs	r1, #0
  400592:	200f      	movs	r0, #15
  400594:	47a0      	blx	r4
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400596:	2100      	movs	r1, #0
  400598:	2010      	movs	r0, #16
  40059a:	47a0      	blx	r4

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  40059c:	2100      	movs	r1, #0
  40059e:	2011      	movs	r0, #17
  4005a0:	47a0      	blx	r4
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  4005a2:	2100      	movs	r1, #0
  4005a4:	2012      	movs	r0, #18
  4005a6:	47a0      	blx	r4
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  4005a8:	2100      	movs	r1, #0
  4005aa:	2013      	movs	r0, #19
  4005ac:	47a0      	blx	r4
		ili93xx_delay(200);
  4005ae:	20c8      	movs	r0, #200	; 0xc8
  4005b0:	4d8e      	ldr	r5, [pc, #568]	; (4007ec <ili93xx_init+0x2d0>)
  4005b2:	47a8      	blx	r5

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  4005b4:	f241 2190 	movw	r1, #4752	; 0x1290
  4005b8:	2010      	movs	r0, #16
  4005ba:	47a0      	blx	r4

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  4005bc:	f240 2127 	movw	r1, #551	; 0x227
  4005c0:	2011      	movs	r0, #17
  4005c2:	47a0      	blx	r4
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  4005c4:	2032      	movs	r0, #50	; 0x32
  4005c6:	47a8      	blx	r5
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  4005c8:	211b      	movs	r1, #27
  4005ca:	2012      	movs	r0, #18
  4005cc:	47a0      	blx	r4
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  4005ce:	2032      	movs	r0, #50	; 0x32
  4005d0:	47a8      	blx	r5
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  4005d2:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  4005d6:	2013      	movs	r0, #19
  4005d8:	47a0      	blx	r4
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  4005da:	2119      	movs	r1, #25
  4005dc:	2029      	movs	r0, #41	; 0x29
  4005de:	47a0      	blx	r4
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  4005e0:	210d      	movs	r1, #13
  4005e2:	202b      	movs	r0, #43	; 0x2b
  4005e4:	47a0      	blx	r4
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  4005e6:	2032      	movs	r0, #50	; 0x32
  4005e8:	47a8      	blx	r5

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  4005ea:	2100      	movs	r1, #0
  4005ec:	2030      	movs	r0, #48	; 0x30
  4005ee:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  4005f0:	f44f 7101 	mov.w	r1, #516	; 0x204
  4005f4:	2031      	movs	r0, #49	; 0x31
  4005f6:	47a0      	blx	r4
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  4005f8:	f44f 7100 	mov.w	r1, #512	; 0x200
  4005fc:	2032      	movs	r0, #50	; 0x32
  4005fe:	47a0      	blx	r4
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400600:	2107      	movs	r1, #7
  400602:	2035      	movs	r0, #53	; 0x35
  400604:	47a0      	blx	r4
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  400606:	f241 4104 	movw	r1, #5124	; 0x1404
  40060a:	2036      	movs	r0, #54	; 0x36
  40060c:	47a0      	blx	r4
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  40060e:	f240 7105 	movw	r1, #1797	; 0x705
  400612:	2037      	movs	r0, #55	; 0x37
  400614:	47a0      	blx	r4
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400616:	f240 3105 	movw	r1, #773	; 0x305
  40061a:	2038      	movs	r0, #56	; 0x38
  40061c:	47a0      	blx	r4
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  40061e:	f240 7107 	movw	r1, #1799	; 0x707
  400622:	2039      	movs	r0, #57	; 0x39
  400624:	47a0      	blx	r4
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400626:	f240 7101 	movw	r1, #1793	; 0x701
  40062a:	203c      	movs	r0, #60	; 0x3c
  40062c:	47a0      	blx	r4
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  40062e:	210e      	movs	r1, #14
  400630:	203d      	movs	r0, #61	; 0x3d
  400632:	47a0      	blx	r4
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400634:	f24d 0110 	movw	r1, #53264	; 0xd010
  400638:	2003      	movs	r0, #3
  40063a:	47a0      	blx	r4
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  40063c:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400640:	2060      	movs	r0, #96	; 0x60
  400642:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400644:	2101      	movs	r1, #1
  400646:	2061      	movs	r0, #97	; 0x61
  400648:	47a0      	blx	r4
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  40064a:	2100      	movs	r1, #0
  40064c:	206a      	movs	r0, #106	; 0x6a
  40064e:	47a0      	blx	r4
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400650:	2100      	movs	r1, #0
  400652:	2080      	movs	r0, #128	; 0x80
  400654:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  400656:	2100      	movs	r1, #0
  400658:	2081      	movs	r0, #129	; 0x81
  40065a:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  40065c:	2100      	movs	r1, #0
  40065e:	2082      	movs	r0, #130	; 0x82
  400660:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  400662:	2100      	movs	r1, #0
  400664:	2083      	movs	r0, #131	; 0x83
  400666:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  400668:	2100      	movs	r1, #0
  40066a:	2084      	movs	r0, #132	; 0x84
  40066c:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  40066e:	2100      	movs	r1, #0
  400670:	2085      	movs	r0, #133	; 0x85
  400672:	47a0      	blx	r4
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400674:	2110      	movs	r1, #16
  400676:	2090      	movs	r0, #144	; 0x90
  400678:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  40067a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40067e:	2092      	movs	r0, #146	; 0x92
  400680:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400682:	f44f 7188 	mov.w	r1, #272	; 0x110
  400686:	2095      	movs	r0, #149	; 0x95
  400688:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40068a:	6873      	ldr	r3, [r6, #4]
  40068c:	6832      	ldr	r2, [r6, #0]
  40068e:	2100      	movs	r1, #0
  400690:	4608      	mov	r0, r1
  400692:	4c57      	ldr	r4, [pc, #348]	; (4007f0 <ili93xx_init+0x2d4>)
  400694:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400696:	68b0      	ldr	r0, [r6, #8]
  400698:	4b56      	ldr	r3, [pc, #344]	; (4007f4 <ili93xx_init+0x2d8>)
  40069a:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  40069c:	2100      	movs	r1, #0
  40069e:	4608      	mov	r0, r1
  4006a0:	4b55      	ldr	r3, [pc, #340]	; (4007f8 <ili93xx_init+0x2dc>)
  4006a2:	4798      	blx	r3
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  4006a4:	2000      	movs	r0, #0
  4006a6:	e094      	b.n	4007d2 <ili93xx_init+0x2b6>
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
		ili93xx_set_foreground_color(p_opt->foreground_color);
		ili93xx_set_cursor_position(0, 0);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4006a8:	2b02      	cmp	r3, #2
  4006aa:	f040 8091 	bne.w	4007d0 <ili93xx_init+0x2b4>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  4006ae:	2339      	movs	r3, #57	; 0x39
  4006b0:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  4006b4:	232c      	movs	r3, #44	; 0x2c
  4006b6:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  4006ba:	2400      	movs	r4, #0
  4006bc:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  4006c0:	2334      	movs	r3, #52	; 0x34
  4006c2:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  4006c6:	2702      	movs	r7, #2
  4006c8:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  4006cc:	2205      	movs	r2, #5
  4006ce:	4669      	mov	r1, sp
  4006d0:	20cb      	movs	r0, #203	; 0xcb
  4006d2:	4d4a      	ldr	r5, [pc, #296]	; (4007fc <ili93xx_init+0x2e0>)
  4006d4:	47a8      	blx	r5

		/** power control B configuration */
		paratable[0] = 0;
  4006d6:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  4006da:	23aa      	movs	r3, #170	; 0xaa
  4006dc:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  4006e0:	23b0      	movs	r3, #176	; 0xb0
  4006e2:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  4006e6:	2203      	movs	r2, #3
  4006e8:	4669      	mov	r1, sp
  4006ea:	20cf      	movs	r0, #207	; 0xcf
  4006ec:	47a8      	blx	r5

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  4006ee:	2330      	movs	r3, #48	; 0x30
  4006f0:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  4006f4:	2201      	movs	r2, #1
  4006f6:	4669      	mov	r1, sp
  4006f8:	20f7      	movs	r0, #247	; 0xf7
  4006fa:	47a8      	blx	r5
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  4006fc:	2325      	movs	r3, #37	; 0x25
  4006fe:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400702:	2201      	movs	r2, #1
  400704:	4669      	mov	r1, sp
  400706:	20c0      	movs	r0, #192	; 0xc0
  400708:	47a8      	blx	r5

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  40070a:	f04f 0911 	mov.w	r9, #17
  40070e:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400712:	2201      	movs	r2, #1
  400714:	4669      	mov	r1, sp
  400716:	20c1      	movs	r0, #193	; 0xc1
  400718:	47a8      	blx	r5

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  40071a:	235c      	movs	r3, #92	; 0x5c
  40071c:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400720:	234c      	movs	r3, #76	; 0x4c
  400722:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400726:	463a      	mov	r2, r7
  400728:	4669      	mov	r1, sp
  40072a:	20c5      	movs	r0, #197	; 0xc5
  40072c:	47a8      	blx	r5

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  40072e:	2394      	movs	r3, #148	; 0x94
  400730:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400734:	2201      	movs	r2, #1
  400736:	4669      	mov	r1, sp
  400738:	20c7      	movs	r0, #199	; 0xc7
  40073a:	47a8      	blx	r5

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  40073c:	2385      	movs	r3, #133	; 0x85
  40073e:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400742:	f04f 0801 	mov.w	r8, #1
  400746:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  40074a:	2378      	movs	r3, #120	; 0x78
  40074c:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400750:	2203      	movs	r2, #3
  400752:	4669      	mov	r1, sp
  400754:	20e8      	movs	r0, #232	; 0xe8
  400756:	47a8      	blx	r5

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400758:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  40075c:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400760:	463a      	mov	r2, r7
  400762:	4669      	mov	r1, sp
  400764:	20ea      	movs	r0, #234	; 0xea
  400766:	47a8      	blx	r5

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400768:	2348      	movs	r3, #72	; 0x48
  40076a:	f88d 3000 	strb.w	r3, [sp]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  40076e:	4642      	mov	r2, r8
  400770:	4669      	mov	r1, sp
  400772:	2036      	movs	r0, #54	; 0x36
  400774:	47a8      	blx	r5
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400776:	2306      	movs	r3, #6
  400778:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  40077c:	4642      	mov	r2, r8
  40077e:	4669      	mov	r1, sp
  400780:	203a      	movs	r0, #58	; 0x3a
  400782:	47a8      	blx	r5

		/** Display Function Control */
		paratable[0] = 0x02;
  400784:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  400788:	2382      	movs	r3, #130	; 0x82
  40078a:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  40078e:	2327      	movs	r3, #39	; 0x27
  400790:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400794:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400798:	2204      	movs	r2, #4
  40079a:	4669      	mov	r1, sp
  40079c:	20b6      	movs	r0, #182	; 0xb6
  40079e:	47a8      	blx	r5
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4007a0:	6873      	ldr	r3, [r6, #4]
  4007a2:	6832      	ldr	r2, [r6, #0]
  4007a4:	4621      	mov	r1, r4
  4007a6:	4620      	mov	r0, r4
  4007a8:	4f11      	ldr	r7, [pc, #68]	; (4007f0 <ili93xx_init+0x2d4>)
  4007aa:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4007ac:	68b0      	ldr	r0, [r6, #8]
  4007ae:	4b11      	ldr	r3, [pc, #68]	; (4007f4 <ili93xx_init+0x2d8>)
  4007b0:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  4007b2:	4622      	mov	r2, r4
  4007b4:	4669      	mov	r1, sp
  4007b6:	4648      	mov	r0, r9
  4007b8:	47a8      	blx	r5
		ili93xx_delay(10);
  4007ba:	200a      	movs	r0, #10
  4007bc:	4b0b      	ldr	r3, [pc, #44]	; (4007ec <ili93xx_init+0x2d0>)
  4007be:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  4007c0:	4622      	mov	r2, r4
  4007c2:	4669      	mov	r1, sp
  4007c4:	2029      	movs	r0, #41	; 0x29
  4007c6:	47a8      	blx	r5
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  4007c8:	4620      	mov	r0, r4
  4007ca:	e002      	b.n	4007d2 <ili93xx_init+0x2b6>
{
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
		return 1;
  4007cc:	2001      	movs	r0, #1
  4007ce:	e000      	b.n	4007d2 <ili93xx_init+0x2b6>
		ili93xx_delay(10);
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  4007d0:	2001      	movs	r0, #1
	}

	return 0;
}
  4007d2:	b003      	add	sp, #12
  4007d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4007d8:	00400389 	.word	0x00400389
  4007dc:	2000000c 	.word	0x2000000c
  4007e0:	20000010 	.word	0x20000010
  4007e4:	20000c78 	.word	0x20000c78
  4007e8:	004002ad 	.word	0x004002ad
  4007ec:	004002f1 	.word	0x004002f1
  4007f0:	00400451 	.word	0x00400451
  4007f4:	00400439 	.word	0x00400439
  4007f8:	004004f9 	.word	0x004004f9
  4007fc:	004002c5 	.word	0x004002c5

00400800 <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400800:	b510      	push	{r4, lr}
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  400802:	4b16      	ldr	r3, [pc, #88]	; (40085c <ili93xx_draw_pixel+0x5c>)
  400804:	681b      	ldr	r3, [r3, #0]
  400806:	4283      	cmp	r3, r0
  400808:	d921      	bls.n	40084e <ili93xx_draw_pixel+0x4e>
  40080a:	4b15      	ldr	r3, [pc, #84]	; (400860 <ili93xx_draw_pixel+0x60>)
  40080c:	681b      	ldr	r3, [r3, #0]
  40080e:	428b      	cmp	r3, r1
  400810:	d91f      	bls.n	400852 <ili93xx_draw_pixel+0x52>
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400812:	4b14      	ldr	r3, [pc, #80]	; (400864 <ili93xx_draw_pixel+0x64>)
  400814:	781b      	ldrb	r3, [r3, #0]
  400816:	2b01      	cmp	r3, #1
  400818:	d10b      	bne.n	400832 <ili93xx_draw_pixel+0x32>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  40081a:	b289      	uxth	r1, r1
  40081c:	b280      	uxth	r0, r0
  40081e:	4b12      	ldr	r3, [pc, #72]	; (400868 <ili93xx_draw_pixel+0x68>)
  400820:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  400822:	4b12      	ldr	r3, [pc, #72]	; (40086c <ili93xx_draw_pixel+0x6c>)
  400824:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400826:	4b12      	ldr	r3, [pc, #72]	; (400870 <ili93xx_draw_pixel+0x70>)
  400828:	6818      	ldr	r0, [r3, #0]
  40082a:	4b12      	ldr	r3, [pc, #72]	; (400874 <ili93xx_draw_pixel+0x74>)
  40082c:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  40082e:	2000      	movs	r0, #0
  400830:	bd10      	pop	{r4, pc}
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400832:	2b02      	cmp	r3, #2
  400834:	d10f      	bne.n	400856 <ili93xx_draw_pixel+0x56>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  400836:	2300      	movs	r3, #0
  400838:	461a      	mov	r2, r3
  40083a:	4c0f      	ldr	r4, [pc, #60]	; (400878 <ili93xx_draw_pixel+0x78>)
  40083c:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  40083e:	4b0b      	ldr	r3, [pc, #44]	; (40086c <ili93xx_draw_pixel+0x6c>)
  400840:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400842:	4b0b      	ldr	r3, [pc, #44]	; (400870 <ili93xx_draw_pixel+0x70>)
  400844:	6818      	ldr	r0, [r3, #0]
  400846:	4b0b      	ldr	r3, [pc, #44]	; (400874 <ili93xx_draw_pixel+0x74>)
  400848:	4798      	blx	r3
	}

	return 0;
  40084a:	2000      	movs	r0, #0
  40084c:	bd10      	pop	{r4, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
		return 1;
  40084e:	2001      	movs	r0, #1
  400850:	bd10      	pop	{r4, pc}
  400852:	2001      	movs	r0, #1
  400854:	bd10      	pop	{r4, pc}
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  400856:	2000      	movs	r0, #0
}
  400858:	bd10      	pop	{r4, pc}
  40085a:	bf00      	nop
  40085c:	2000000c 	.word	0x2000000c
  400860:	20000010 	.word	0x20000010
  400864:	20000c78 	.word	0x20000c78
  400868:	004004f9 	.word	0x004004f9
  40086c:	00400205 	.word	0x00400205
  400870:	200008b8 	.word	0x200008b8
  400874:	00400235 	.word	0x00400235
  400878:	00400451 	.word	0x00400451

0040087c <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  40087c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400880:	b084      	sub	sp, #16
  400882:	9003      	str	r0, [sp, #12]
  400884:	9102      	str	r1, [sp, #8]
  400886:	9201      	str	r2, [sp, #4]
  400888:	aa04      	add	r2, sp, #16
  40088a:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40088e:	4613      	mov	r3, r2
  400890:	aa01      	add	r2, sp, #4
  400892:	a902      	add	r1, sp, #8
  400894:	a803      	add	r0, sp, #12
  400896:	4c21      	ldr	r4, [pc, #132]	; (40091c <ili93xx_draw_filled_rectangle+0xa0>)
  400898:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40089a:	9803      	ldr	r0, [sp, #12]
			(ul_y2 - ul_y1) + 1);
  40089c:	9902      	ldr	r1, [sp, #8]

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40089e:	9b00      	ldr	r3, [sp, #0]
  4008a0:	3301      	adds	r3, #1
  4008a2:	9a01      	ldr	r2, [sp, #4]
  4008a4:	3201      	adds	r2, #1
  4008a6:	1a5b      	subs	r3, r3, r1
  4008a8:	1a12      	subs	r2, r2, r0
  4008aa:	4c1d      	ldr	r4, [pc, #116]	; (400920 <ili93xx_draw_filled_rectangle+0xa4>)
  4008ac:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  4008ae:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4008b2:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  4008b6:	4b1b      	ldr	r3, [pc, #108]	; (400924 <ili93xx_draw_filled_rectangle+0xa8>)
  4008b8:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  4008ba:	4b1b      	ldr	r3, [pc, #108]	; (400928 <ili93xx_draw_filled_rectangle+0xac>)
  4008bc:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4008be:	9a03      	ldr	r2, [sp, #12]
  4008c0:	9b01      	ldr	r3, [sp, #4]
  4008c2:	1a9a      	subs	r2, r3, r2
  4008c4:	9b00      	ldr	r3, [sp, #0]
  4008c6:	f103 0801 	add.w	r8, r3, #1
  4008ca:	9b02      	ldr	r3, [sp, #8]
  4008cc:	ebc3 0808 	rsb	r8, r3, r8
  4008d0:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4008d4:	4c15      	ldr	r4, [pc, #84]	; (40092c <ili93xx_draw_filled_rectangle+0xb0>)
  4008d6:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  4008da:	09e4      	lsrs	r4, r4, #7
  4008dc:	d007      	beq.n	4008ee <ili93xx_draw_filled_rectangle+0x72>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008de:	4f14      	ldr	r7, [pc, #80]	; (400930 <ili93xx_draw_filled_rectangle+0xb4>)
  4008e0:	26f0      	movs	r6, #240	; 0xf0
  4008e2:	4d14      	ldr	r5, [pc, #80]	; (400934 <ili93xx_draw_filled_rectangle+0xb8>)
  4008e4:	4631      	mov	r1, r6
  4008e6:	4638      	mov	r0, r7
  4008e8:	47a8      	blx	r5

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  4008ea:	3c01      	subs	r4, #1
  4008ec:	d1fa      	bne.n	4008e4 <ili93xx_draw_filled_rectangle+0x68>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008ee:	490f      	ldr	r1, [pc, #60]	; (40092c <ili93xx_draw_filled_rectangle+0xb0>)
  4008f0:	fba1 3108 	umull	r3, r1, r1, r8
  4008f4:	09c9      	lsrs	r1, r1, #7
  4008f6:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  4008fa:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  4008fe:	480c      	ldr	r0, [pc, #48]	; (400930 <ili93xx_draw_filled_rectangle+0xb4>)
  400900:	4b0c      	ldr	r3, [pc, #48]	; (400934 <ili93xx_draw_filled_rectangle+0xb8>)
  400902:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400904:	4b0c      	ldr	r3, [pc, #48]	; (400938 <ili93xx_draw_filled_rectangle+0xbc>)
  400906:	681b      	ldr	r3, [r3, #0]
  400908:	4a0c      	ldr	r2, [pc, #48]	; (40093c <ili93xx_draw_filled_rectangle+0xc0>)
  40090a:	6812      	ldr	r2, [r2, #0]
  40090c:	2100      	movs	r1, #0
  40090e:	4608      	mov	r0, r1
  400910:	4c03      	ldr	r4, [pc, #12]	; (400920 <ili93xx_draw_filled_rectangle+0xa4>)
  400912:	47a0      	blx	r4
}
  400914:	b004      	add	sp, #16
  400916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40091a:	bf00      	nop
  40091c:	00400329 	.word	0x00400329
  400920:	00400451 	.word	0x00400451
  400924:	004004f9 	.word	0x004004f9
  400928:	00400205 	.word	0x00400205
  40092c:	88888889 	.word	0x88888889
  400930:	200008b8 	.word	0x200008b8
  400934:	0040024d 	.word	0x0040024d
  400938:	20000010 	.word	0x20000010
  40093c:	2000000c 	.word	0x2000000c

00400940 <ili93xx_draw_line>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line end.
 */
void ili93xx_draw_line(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400944:	b083      	sub	sp, #12
  400946:	4606      	mov	r6, r0
  400948:	4688      	mov	r8, r1
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
  40094a:	4299      	cmp	r1, r3
  40094c:	d001      	beq.n	400952 <ili93xx_draw_line+0x12>
  40094e:	4290      	cmp	r0, r2
  400950:	d104      	bne.n	40095c <ili93xx_draw_line+0x1c>
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
  400952:	4641      	mov	r1, r8
  400954:	4630      	mov	r0, r6
  400956:	4c2c      	ldr	r4, [pc, #176]	; (400a08 <ili93xx_draw_line+0xc8>)
  400958:	47a0      	blx	r4
  40095a:	e051      	b.n	400a00 <ili93xx_draw_line+0xc0>
	int dx, dy;
	int i;
	int xinc, yinc, cumul;
	int x, y;

	x = ul_x1;
  40095c:	4681      	mov	r9, r0
	y = ul_y1;
  40095e:	460f      	mov	r7, r1
	dx = ul_x2 - ul_x1;
  400960:	1a12      	subs	r2, r2, r0
	dy = ul_y2 - ul_y1;
  400962:	1a5b      	subs	r3, r3, r1
	xinc = (dx > 0) ? 1 : -1;
  400964:	2a00      	cmp	r2, #0
  400966:	bfcc      	ite	gt
  400968:	2101      	movgt	r1, #1
  40096a:	f04f 31ff 	movle.w	r1, #4294967295
  40096e:	9100      	str	r1, [sp, #0]
	yinc = (dy > 0) ? 1 : -1;
  400970:	2b00      	cmp	r3, #0
  400972:	bfcc      	ite	gt
  400974:	2001      	movgt	r0, #1
  400976:	f04f 30ff 	movle.w	r0, #4294967295
  40097a:	9001      	str	r0, [sp, #4]
	dx = abs(ul_x2 - ul_x1);
  40097c:	ea82 75e2 	eor.w	r5, r2, r2, asr #31
  400980:	eba5 75e2 	sub.w	r5, r5, r2, asr #31
	dy = abs(ul_y2 - ul_y1);
  400984:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
  400988:	eba4 74e3 	sub.w	r4, r4, r3, asr #31

	ili93xx_draw_pixel(x, y);
  40098c:	4641      	mov	r1, r8
  40098e:	4630      	mov	r0, r6
  400990:	4b1e      	ldr	r3, [pc, #120]	; (400a0c <ili93xx_draw_line+0xcc>)
  400992:	4798      	blx	r3

	if (dx > dy) {
  400994:	42a5      	cmp	r5, r4
  400996:	dd1a      	ble.n	4009ce <ili93xx_draw_line+0x8e>
		cumul = dx >> 1;
  400998:	ea4f 0865 	mov.w	r8, r5, asr #1

		for (i = 1; i <= dx; i++) {
  40099c:	2d00      	cmp	r5, #0
  40099e:	dd2f      	ble.n	400a00 <ili93xx_draw_line+0xc0>
  4009a0:	9900      	ldr	r1, [sp, #0]
  4009a2:	4689      	mov	r9, r1
  4009a4:	440e      	add	r6, r1
  4009a6:	f04f 0a01 	mov.w	sl, #1
			if (cumul >= dx) {
				cumul -= dx;
				y += yinc;
			}

			ili93xx_draw_pixel(x, y);
  4009aa:	f8df b060 	ldr.w	fp, [pc, #96]	; 400a0c <ili93xx_draw_line+0xcc>
	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
			x += xinc;
			cumul += dy;
  4009ae:	44a0      	add	r8, r4

			if (cumul >= dx) {
  4009b0:	4545      	cmp	r5, r8
  4009b2:	dc03      	bgt.n	4009bc <ili93xx_draw_line+0x7c>
				cumul -= dx;
  4009b4:	ebc5 0808 	rsb	r8, r5, r8
				y += yinc;
  4009b8:	9b01      	ldr	r3, [sp, #4]
  4009ba:	441f      	add	r7, r3
			}

			ili93xx_draw_pixel(x, y);
  4009bc:	4639      	mov	r1, r7
  4009be:	4630      	mov	r0, r6
  4009c0:	47d8      	blx	fp
	ili93xx_draw_pixel(x, y);

	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
  4009c2:	f10a 0a01 	add.w	sl, sl, #1
  4009c6:	444e      	add	r6, r9
  4009c8:	4555      	cmp	r5, sl
  4009ca:	daf0      	bge.n	4009ae <ili93xx_draw_line+0x6e>
  4009cc:	e018      	b.n	400a00 <ili93xx_draw_line+0xc0>
			}

			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;
  4009ce:	1067      	asrs	r7, r4, #1

		for (i = 1; i <= dy; i++) {
  4009d0:	2c00      	cmp	r4, #0
  4009d2:	dd15      	ble.n	400a00 <ili93xx_draw_line+0xc0>
  4009d4:	9b01      	ldr	r3, [sp, #4]
  4009d6:	469b      	mov	fp, r3
  4009d8:	4443      	add	r3, r8
  4009da:	461e      	mov	r6, r3
  4009dc:	f04f 0801 	mov.w	r8, #1
			if (cumul >= dy) {
				cumul -= dy;
				x += xinc;
			}

			ili93xx_draw_pixel(x, y);
  4009e0:	f8df a028 	ldr.w	sl, [pc, #40]	; 400a0c <ili93xx_draw_line+0xcc>
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
			y += yinc;
			cumul += dx;
  4009e4:	442f      	add	r7, r5

			if (cumul >= dy) {
  4009e6:	42bc      	cmp	r4, r7
  4009e8:	dc02      	bgt.n	4009f0 <ili93xx_draw_line+0xb0>
				cumul -= dy;
  4009ea:	1b3f      	subs	r7, r7, r4
				x += xinc;
  4009ec:	9b00      	ldr	r3, [sp, #0]
  4009ee:	4499      	add	r9, r3
			}

			ili93xx_draw_pixel(x, y);
  4009f0:	4631      	mov	r1, r6
  4009f2:	4648      	mov	r0, r9
  4009f4:	47d0      	blx	sl
			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
  4009f6:	f108 0801 	add.w	r8, r8, #1
  4009fa:	445e      	add	r6, fp
  4009fc:	4544      	cmp	r4, r8
  4009fe:	daf1      	bge.n	4009e4 <ili93xx_draw_line+0xa4>
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
	} else {
		ili93xx_draw_line_bresenham(ul_x1, ul_y1, ul_x2, ul_y2);
	}
}
  400a00:	b003      	add	sp, #12
  400a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400a06:	bf00      	nop
  400a08:	0040087d 	.word	0x0040087d
  400a0c:	00400801 	.word	0x00400801

00400a10 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400a14:	b085      	sub	sp, #20
  400a16:	9003      	str	r0, [sp, #12]
  400a18:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400a1a:	7813      	ldrb	r3, [r2, #0]
  400a1c:	2b00      	cmp	r3, #0
  400a1e:	d045      	beq.n	400aac <ili93xx_draw_string+0x9c>
  400a20:	468a      	mov	sl, r1
  400a22:	9001      	str	r0, [sp, #4]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400a24:	f8df 8090 	ldr.w	r8, [pc, #144]	; 400ab8 <ili93xx_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400a28:	2b0a      	cmp	r3, #10
  400a2a:	d104      	bne.n	400a36 <ili93xx_draw_string+0x26>
			ul_y += gfont.height + 2;
  400a2c:	f10a 0a10 	add.w	sl, sl, #16
			ul_x = xorg;
  400a30:	9b03      	ldr	r3, [sp, #12]
  400a32:	9301      	str	r3, [sp, #4]
  400a34:	e034      	b.n	400aa0 <ili93xx_draw_string+0x90>
  400a36:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400a3a:	4e1e      	ldr	r6, [pc, #120]	; (400ab4 <ili93xx_draw_string+0xa4>)
  400a3c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400a40:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400a44:	9f01      	ldr	r7, [sp, #4]
  400a46:	463b      	mov	r3, r7
  400a48:	330a      	adds	r3, #10
  400a4a:	9300      	str	r3, [sp, #0]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400a4c:	f10a 0907 	add.w	r9, sl, #7

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400a50:	2407      	movs	r4, #7
  400a52:	46b3      	mov	fp, r6
  400a54:	465d      	mov	r5, fp
		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400a56:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400a5a:	4123      	asrs	r3, r4
  400a5c:	f013 0f01 	tst.w	r3, #1
  400a60:	d003      	beq.n	400a6a <ili93xx_draw_string+0x5a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400a62:	ebc4 0109 	rsb	r1, r4, r9
  400a66:	4638      	mov	r0, r7
  400a68:	47c0      	blx	r8
  400a6a:	3c01      	subs	r4, #1

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  400a6c:	f1b4 3fff 	cmp.w	r4, #4294967295
  400a70:	d1f0      	bne.n	400a54 <ili93xx_draw_string+0x44>
  400a72:	2407      	movs	r4, #7
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400a74:	f10a 0b0f 	add.w	fp, sl, #15
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400a78:	782b      	ldrb	r3, [r5, #0]
  400a7a:	4123      	asrs	r3, r4
  400a7c:	f013 0f01 	tst.w	r3, #1
  400a80:	d003      	beq.n	400a8a <ili93xx_draw_string+0x7a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400a82:	ebc4 010b 	rsb	r1, r4, fp
  400a86:	4638      	mov	r0, r7
  400a88:	47c0      	blx	r8
  400a8a:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400a8c:	2c01      	cmp	r4, #1
  400a8e:	d1f3      	bne.n	400a78 <ili93xx_draw_string+0x68>
  400a90:	3602      	adds	r6, #2
  400a92:	3701      	adds	r7, #1
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400a94:	9b00      	ldr	r3, [sp, #0]
  400a96:	42bb      	cmp	r3, r7
  400a98:	d1da      	bne.n	400a50 <ili93xx_draw_string+0x40>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400a9a:	9b01      	ldr	r3, [sp, #4]
  400a9c:	330c      	adds	r3, #12
  400a9e:	9301      	str	r3, [sp, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400aa0:	9a02      	ldr	r2, [sp, #8]
  400aa2:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400aa6:	9202      	str	r2, [sp, #8]
  400aa8:	2b00      	cmp	r3, #0
  400aaa:	d1bd      	bne.n	400a28 <ili93xx_draw_string+0x18>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  400aac:	b005      	add	sp, #20
  400aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400ab2:	bf00      	nop
  400ab4:	0040708c 	.word	0x0040708c
  400ab8:	00400801 	.word	0x00400801

00400abc <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400abc:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400abe:	2401      	movs	r4, #1
  400ac0:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  400ac2:	2500      	movs	r5, #0
  400ac4:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400ac6:	f240 2402 	movw	r4, #514	; 0x202
  400aca:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400ace:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400ad2:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400ad6:	6844      	ldr	r4, [r0, #4]
  400ad8:	0052      	lsls	r2, r2, #1
  400ada:	fbb1 f1f2 	udiv	r1, r1, r2
  400ade:	1e4a      	subs	r2, r1, #1
  400ae0:	0212      	lsls	r2, r2, #8
  400ae2:	b292      	uxth	r2, r2
  400ae4:	4323      	orrs	r3, r4
  400ae6:	431a      	orrs	r2, r3
  400ae8:	6042      	str	r2, [r0, #4]
	return 0;
}
  400aea:	4628      	mov	r0, r5
  400aec:	bc30      	pop	{r4, r5}
  400aee:	4770      	bx	lr

00400af0 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400af0:	6843      	ldr	r3, [r0, #4]
  400af2:	01d2      	lsls	r2, r2, #7
  400af4:	b2d2      	uxtb	r2, r2
  400af6:	4319      	orrs	r1, r3
  400af8:	4311      	orrs	r1, r2
  400afa:	6041      	str	r1, [r0, #4]
  400afc:	4770      	bx	lr
  400afe:	bf00      	nop

00400b00 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400b00:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400b02:	6844      	ldr	r4, [r0, #4]
  400b04:	0609      	lsls	r1, r1, #24
  400b06:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
  400b0a:	4322      	orrs	r2, r4
  400b0c:	430a      	orrs	r2, r1
  400b0e:	071b      	lsls	r3, r3, #28
  400b10:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  400b14:	4313      	orrs	r3, r2
  400b16:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  400b18:	bc10      	pop	{r4}
  400b1a:	4770      	bx	lr

00400b1c <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400b1c:	2302      	movs	r3, #2
  400b1e:	6003      	str	r3, [r0, #0]
  400b20:	4770      	bx	lr
  400b22:	bf00      	nop

00400b24 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400b24:	2301      	movs	r3, #1
  400b26:	fa03 f101 	lsl.w	r1, r3, r1
  400b2a:	6101      	str	r1, [r0, #16]
  400b2c:	4770      	bx	lr
  400b2e:	bf00      	nop

00400b30 <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
  400b30:	6a00      	ldr	r0, [r0, #32]
}
  400b32:	4770      	bx	lr

00400b34 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400b34:	6241      	str	r1, [r0, #36]	; 0x24
  400b36:	4770      	bx	lr

00400b38 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400b38:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400b3a:	4770      	bx	lr

00400b3c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  400b3c:	b4f0      	push	{r4, r5, r6, r7}
  400b3e:	b08c      	sub	sp, #48	; 0x30
  400b40:	4607      	mov	r7, r0
  400b42:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  400b44:	ac01      	add	r4, sp, #4
  400b46:	4d11      	ldr	r5, [pc, #68]	; (400b8c <pwm_clocks_generate+0x50>)
  400b48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400b4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400b4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400b4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400b50:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  400b54:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  400b58:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  400b5a:	2000      	movs	r0, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  400b5c:	f852 3b04 	ldr.w	r3, [r2], #4
  400b60:	fbb6 f3f3 	udiv	r3, r6, r3
  400b64:	fbb3 f3f7 	udiv	r3, r3, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  400b68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  400b6c:	d905      	bls.n	400b7a <pwm_clocks_generate+0x3e>
			break;
		}
		ul_pre++;
  400b6e:	3001      	adds	r0, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  400b70:	280b      	cmp	r0, #11
  400b72:	d1f3      	bne.n	400b5c <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
  400b74:	f64f 70ff 	movw	r0, #65535	; 0xffff
  400b78:	e005      	b.n	400b86 <pwm_clocks_generate+0x4a>
		}
		ul_pre++;
	} while (ul_pre < PWM_CLOCK_PRE_MAX);

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  400b7a:	280a      	cmp	r0, #10
		return ul_div | (ul_pre << 8);
  400b7c:	bf94      	ite	ls
  400b7e:	ea43 2000 	orrls.w	r0, r3, r0, lsl #8
	} else {
		return PWM_INVALID_ARGUMENT;
  400b82:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}
}
  400b86:	b00c      	add	sp, #48	; 0x30
  400b88:	bcf0      	pop	{r4, r5, r6, r7}
  400b8a:	4770      	bx	lr
  400b8c:	0040780c 	.word	0x0040780c

00400b90 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  400b90:	b570      	push	{r4, r5, r6, lr}
  400b92:	4606      	mov	r6, r0
  400b94:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  400b96:	6808      	ldr	r0, [r1, #0]
  400b98:	b140      	cbz	r0, 400bac <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  400b9a:	6889      	ldr	r1, [r1, #8]
  400b9c:	4b0e      	ldr	r3, [pc, #56]	; (400bd8 <pwm_init+0x48>)
  400b9e:	4798      	blx	r3
  400ba0:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
  400ba2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  400ba6:	4298      	cmp	r0, r3
  400ba8:	d101      	bne.n	400bae <pwm_init+0x1e>
  400baa:	e00e      	b.n	400bca <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
  400bac:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  400bae:	6860      	ldr	r0, [r4, #4]
  400bb0:	b140      	cbz	r0, 400bc4 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  400bb2:	68a1      	ldr	r1, [r4, #8]
  400bb4:	4b08      	ldr	r3, [pc, #32]	; (400bd8 <pwm_init+0x48>)
  400bb6:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
  400bb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
  400bbc:	4298      	cmp	r0, r3
  400bbe:	d007      	beq.n	400bd0 <pwm_init+0x40>
			return result;
		}

		clock |= (result << 16);
  400bc0:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  400bc4:	6035      	str	r5, [r6, #0]
#endif
	return 0;
  400bc6:	2000      	movs	r0, #0
  400bc8:	bd70      	pop	{r4, r5, r6, pc}

	/* Clock A */
	if (clock_config->ul_clka != 0) {
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  400bca:	f64f 70ff 	movw	r0, #65535	; 0xffff
  400bce:	bd70      	pop	{r4, r5, r6, pc}
	/* Clock B */
	if (clock_config->ul_clkb != 0) {
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);

		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  400bd0:	f64f 70ff 	movw	r0, #65535	; 0xffff
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
}
  400bd4:	bd70      	pop	{r4, r5, r6, pc}
  400bd6:	bf00      	nop
  400bd8:	00400b3d 	.word	0x00400b3d

00400bdc <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  400bdc:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  400bde:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  400be0:	684a      	ldr	r2, [r1, #4]
  400be2:	f002 020f 	and.w	r2, r2, #15
  400be6:	8a8c      	ldrh	r4, [r1, #20]
  400be8:	4322      	orrs	r2, r4
  400bea:	890c      	ldrh	r4, [r1, #8]
  400bec:	4322      	orrs	r2, r4
  400bee:	7a8c      	ldrb	r4, [r1, #10]
  400bf0:	ea42 2244 	orr.w	r2, r2, r4, lsl #9
  400bf4:	7d8c      	ldrb	r4, [r1, #22]
  400bf6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  400bfa:	7dcc      	ldrb	r4, [r1, #23]
  400bfc:	ea42 4244 	orr.w	r2, r2, r4, lsl #17
  400c00:	7e0c      	ldrb	r4, [r1, #24]
  400c02:	ea42 4284 	orr.w	r2, r2, r4, lsl #18
  400c06:	eb00 1443 	add.w	r4, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  400c0a:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  400c0e:	68ca      	ldr	r2, [r1, #12]
  400c10:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  400c14:	690a      	ldr	r2, [r1, #16]
  400c16:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  400c1a:	7d8a      	ldrb	r2, [r1, #22]
  400c1c:	b13a      	cbz	r2, 400c2e <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  400c1e:	8b8c      	ldrh	r4, [r1, #28]
  400c20:	8b4a      	ldrh	r2, [r1, #26]
  400c22:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  400c26:	eb00 1443 	add.w	r4, r0, r3, lsl #5
  400c2a:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  400c2e:	6c84      	ldr	r4, [r0, #72]	; 0x48
  400c30:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  400c34:	409a      	lsls	r2, r3
  400c36:	43d2      	mvns	r2, r2
  400c38:	ea04 0502 	and.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  400c3c:	7fcc      	ldrb	r4, [r1, #31]
  400c3e:	fa04 f603 	lsl.w	r6, r4, r3
  400c42:	7f8c      	ldrb	r4, [r1, #30]
  400c44:	409c      	lsls	r4, r3
  400c46:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  400c4a:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  400c4c:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  400c4e:	6c44      	ldr	r4, [r0, #68]	; 0x44
  400c50:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  400c52:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
  400c56:	fa04 f503 	lsl.w	r5, r4, r3
  400c5a:	f891 4020 	ldrb.w	r4, [r1, #32]
  400c5e:	409c      	lsls	r4, r3
  400c60:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  400c64:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  400c66:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  400c68:	2201      	movs	r2, #1
  400c6a:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
  400c6c:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
  400c70:	b11c      	cbz	r4, 400c7a <pwm_channel_init+0x9e>
		p_pwm->PWM_SCM |= channel;
  400c72:	6a04      	ldr	r4, [r0, #32]
  400c74:	4314      	orrs	r4, r2
  400c76:	6204      	str	r4, [r0, #32]
  400c78:	e003      	b.n	400c82 <pwm_channel_init+0xa6>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  400c7a:	6a04      	ldr	r4, [r0, #32]
  400c7c:	ea24 0402 	bic.w	r4, r4, r2
  400c80:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  400c82:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
  400c86:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
  400c88:	6e84      	ldr	r4, [r0, #104]	; 0x68
  400c8a:	bf0c      	ite	eq
  400c8c:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
  400c8e:	4394      	bicne	r4, r2
  400c90:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  400c92:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
  400c96:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
  400c98:	6e84      	ldr	r4, [r0, #104]	; 0x68
  400c9a:	bf0c      	ite	eq
  400c9c:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
  400ca0:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
  400ca4:	6682      	str	r2, [r0, #104]	; 0x68
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  400ca6:	00db      	lsls	r3, r3, #3
	fault_enable_reg = p_pwm->PWM_FPE;
  400ca8:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
	fault_enable_reg &= ~(0xFF << ch_num);
  400caa:	22ff      	movs	r2, #255	; 0xff
  400cac:	409a      	lsls	r2, r3
  400cae:	ea24 0202 	bic.w	r2, r4, r2
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  400cb2:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
  400cb6:	fa01 f303 	lsl.w	r3, r1, r3
  400cba:	4313      	orrs	r3, r2
	p_pwm->PWM_FPE = fault_enable_reg;
  400cbc:	66c3      	str	r3, [r0, #108]	; 0x6c
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
  400cbe:	2000      	movs	r0, #0
  400cc0:	bc70      	pop	{r4, r5, r6}
  400cc2:	4770      	bx	lr

00400cc4 <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  400cc4:	690b      	ldr	r3, [r1, #16]
  400cc6:	4293      	cmp	r3, r2
  400cc8:	d307      	bcc.n	400cda <pwm_channel_update_duty+0x16>
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;
  400cca:	680b      	ldr	r3, [r1, #0]
		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
  400ccc:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
  400cce:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  400cd2:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
  400cd6:	2000      	movs	r0, #0
  400cd8:	4770      	bx	lr
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
  400cda:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  400cde:	4770      	bx	lr

00400ce0 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  400ce0:	2301      	movs	r3, #1
  400ce2:	fa03 f101 	lsl.w	r1, r3, r1
  400ce6:	6081      	str	r1, [r0, #8]
  400ce8:	4770      	bx	lr
  400cea:	bf00      	nop

00400cec <pwm_channel_get_interrupt_status>:
uint32_t pwm_channel_get_interrupt_status(Pwm *p_pwm)
{
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	return p_pwm->PWM_ISR;
#else
	return p_pwm->PWM_ISR1;
  400cec:	69c0      	ldr	r0, [r0, #28]
#endif
}
  400cee:	4770      	bx	lr

00400cf0 <pwm_channel_enable_interrupt>:
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_IER = (1 << ul_event);
	/* avoid Cppcheck Warning */
	UNUSED(ul_fault);
#else
	p_pwm->PWM_IER1 = (1 << ul_event) | (1 << (ul_fault + 16));
  400cf0:	3210      	adds	r2, #16
  400cf2:	2301      	movs	r3, #1
  400cf4:	fa03 f202 	lsl.w	r2, r3, r2
  400cf8:	fa03 f101 	lsl.w	r1, r3, r1
  400cfc:	4311      	orrs	r1, r2
  400cfe:	6101      	str	r1, [r0, #16]
  400d00:	4770      	bx	lr
  400d02:	bf00      	nop

00400d04 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400d04:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400d06:	0189      	lsls	r1, r1, #6
  400d08:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400d0a:	2402      	movs	r4, #2
  400d0c:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400d0e:	f04f 31ff 	mov.w	r1, #4294967295
  400d12:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400d14:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400d16:	605a      	str	r2, [r3, #4]
}
  400d18:	bc10      	pop	{r4}
  400d1a:	4770      	bx	lr

00400d1c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400d1c:	0189      	lsls	r1, r1, #6
  400d1e:	2305      	movs	r3, #5
  400d20:	5043      	str	r3, [r0, r1]
  400d22:	4770      	bx	lr

00400d24 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400d24:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400d28:	61ca      	str	r2, [r1, #28]
  400d2a:	4770      	bx	lr

00400d2c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400d2c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400d30:	624a      	str	r2, [r1, #36]	; 0x24
  400d32:	4770      	bx	lr

00400d34 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400d34:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400d38:	6a08      	ldr	r0, [r1, #32]
}
  400d3a:	4770      	bx	lr

00400d3c <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400d3c:	b4f0      	push	{r4, r5, r6, r7}
  400d3e:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400d40:	2402      	movs	r4, #2
  400d42:	9401      	str	r4, [sp, #4]
  400d44:	2408      	movs	r4, #8
  400d46:	9402      	str	r4, [sp, #8]
  400d48:	2420      	movs	r4, #32
  400d4a:	9403      	str	r4, [sp, #12]
  400d4c:	2480      	movs	r4, #128	; 0x80
  400d4e:	9404      	str	r4, [sp, #16]
  400d50:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400d52:	0be4      	lsrs	r4, r4, #15
  400d54:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400d56:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400d5a:	d81c      	bhi.n	400d96 <tc_find_mck_divisor+0x5a>
  400d5c:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400d5e:	42a0      	cmp	r0, r4
  400d60:	d21f      	bcs.n	400da2 <tc_find_mck_divisor+0x66>
  400d62:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400d64:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400d66:	f856 4f04 	ldr.w	r4, [r6, #4]!
  400d6a:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400d6e:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
  400d70:	4284      	cmp	r4, r0
  400d72:	d312      	bcc.n	400d9a <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
  400d74:	4287      	cmp	r7, r0
  400d76:	d915      	bls.n	400da4 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400d78:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400d7a:	2d05      	cmp	r5, #5
  400d7c:	d1f3      	bne.n	400d66 <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400d7e:	2000      	movs	r0, #0
  400d80:	e013      	b.n	400daa <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  400d82:	a906      	add	r1, sp, #24
  400d84:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400d88:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400d8c:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  400d8e:	b133      	cbz	r3, 400d9e <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
  400d90:	601d      	str	r5, [r3, #0]
	}

	return 1;
  400d92:	2001      	movs	r0, #1
  400d94:	e009      	b.n	400daa <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  400d96:	2000      	movs	r0, #0
  400d98:	e007      	b.n	400daa <tc_find_mck_divisor+0x6e>
  400d9a:	2000      	movs	r0, #0
  400d9c:	e005      	b.n	400daa <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  400d9e:	2001      	movs	r0, #1
  400da0:	e003      	b.n	400daa <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400da2:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  400da4:	2a00      	cmp	r2, #0
  400da6:	d1ec      	bne.n	400d82 <tc_find_mck_divisor+0x46>
  400da8:	e7f1      	b.n	400d8e <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400daa:	b006      	add	sp, #24
  400dac:	bcf0      	pop	{r4, r5, r6, r7}
  400dae:	4770      	bx	lr

00400db0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400db0:	6943      	ldr	r3, [r0, #20]
  400db2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400db6:	bf1d      	ittte	ne
  400db8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400dbc:	61c1      	strne	r1, [r0, #28]
	return 0;
  400dbe:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400dc0:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400dc2:	4770      	bx	lr

00400dc4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400dc4:	6943      	ldr	r3, [r0, #20]
  400dc6:	f013 0f01 	tst.w	r3, #1
  400dca:	d005      	beq.n	400dd8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400dcc:	6983      	ldr	r3, [r0, #24]
  400dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400dd2:	600b      	str	r3, [r1, #0]

	return 0;
  400dd4:	2000      	movs	r0, #0
  400dd6:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400dd8:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  400dda:	4770      	bx	lr

00400ddc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400ddc:	3801      	subs	r0, #1
  400dde:	2802      	cmp	r0, #2
  400de0:	d815      	bhi.n	400e0e <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400de2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400de6:	460e      	mov	r6, r1
  400de8:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400dea:	b19a      	cbz	r2, 400e14 <_write+0x38>
  400dec:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400dee:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400e28 <_write+0x4c>
  400df2:	4f0c      	ldr	r7, [pc, #48]	; (400e24 <_write+0x48>)
  400df4:	f8d8 0000 	ldr.w	r0, [r8]
  400df8:	f815 1b01 	ldrb.w	r1, [r5], #1
  400dfc:	683b      	ldr	r3, [r7, #0]
  400dfe:	4798      	blx	r3
  400e00:	2800      	cmp	r0, #0
  400e02:	db0a      	blt.n	400e1a <_write+0x3e>
  400e04:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400e06:	3c01      	subs	r4, #1
  400e08:	d1f4      	bne.n	400df4 <_write+0x18>
  400e0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400e0e:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400e12:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400e14:	2000      	movs	r0, #0
  400e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400e1a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400e1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e22:	bf00      	nop
  400e24:	20000d30 	.word	0x20000d30
  400e28:	20000d34 	.word	0x20000d34

00400e2c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400e2c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400e2e:	23ac      	movs	r3, #172	; 0xac
  400e30:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400e32:	680b      	ldr	r3, [r1, #0]
  400e34:	684a      	ldr	r2, [r1, #4]
  400e36:	fbb3 f3f2 	udiv	r3, r3, r2
  400e3a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400e3c:	1e5c      	subs	r4, r3, #1
  400e3e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400e42:	4294      	cmp	r4, r2
  400e44:	d80a      	bhi.n	400e5c <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400e46:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400e48:	688b      	ldr	r3, [r1, #8]
  400e4a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400e4c:	f240 2302 	movw	r3, #514	; 0x202
  400e50:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400e54:	2350      	movs	r3, #80	; 0x50
  400e56:	6003      	str	r3, [r0, #0]

	return 0;
  400e58:	2000      	movs	r0, #0
  400e5a:	e000      	b.n	400e5e <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400e5c:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400e5e:	bc10      	pop	{r4}
  400e60:	4770      	bx	lr
  400e62:	bf00      	nop

00400e64 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400e64:	6943      	ldr	r3, [r0, #20]
  400e66:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400e6a:	bf1a      	itte	ne
  400e6c:	61c1      	strne	r1, [r0, #28]
	return 0;
  400e6e:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400e70:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400e72:	4770      	bx	lr

00400e74 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400e74:	6943      	ldr	r3, [r0, #20]
  400e76:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400e7a:	bf1d      	ittte	ne
  400e7c:	6983      	ldrne	r3, [r0, #24]
  400e7e:	700b      	strbne	r3, [r1, #0]
	return 0;
  400e80:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400e82:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400e84:	4770      	bx	lr
  400e86:	bf00      	nop

00400e88 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400e88:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400e8a:	480e      	ldr	r0, [pc, #56]	; (400ec4 <sysclk_init+0x3c>)
  400e8c:	4b0e      	ldr	r3, [pc, #56]	; (400ec8 <sysclk_init+0x40>)
  400e8e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400e90:	213e      	movs	r1, #62	; 0x3e
  400e92:	2000      	movs	r0, #0
  400e94:	4b0d      	ldr	r3, [pc, #52]	; (400ecc <sysclk_init+0x44>)
  400e96:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400e98:	4c0d      	ldr	r4, [pc, #52]	; (400ed0 <sysclk_init+0x48>)
  400e9a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400e9c:	2800      	cmp	r0, #0
  400e9e:	d0fc      	beq.n	400e9a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400ea0:	4b0c      	ldr	r3, [pc, #48]	; (400ed4 <sysclk_init+0x4c>)
  400ea2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400ea4:	4a0c      	ldr	r2, [pc, #48]	; (400ed8 <sysclk_init+0x50>)
  400ea6:	4b0d      	ldr	r3, [pc, #52]	; (400edc <sysclk_init+0x54>)
  400ea8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400eaa:	4c0d      	ldr	r4, [pc, #52]	; (400ee0 <sysclk_init+0x58>)
  400eac:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400eae:	2800      	cmp	r0, #0
  400eb0:	d0fc      	beq.n	400eac <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400eb2:	2010      	movs	r0, #16
  400eb4:	4b0b      	ldr	r3, [pc, #44]	; (400ee4 <sysclk_init+0x5c>)
  400eb6:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400eb8:	4b0b      	ldr	r3, [pc, #44]	; (400ee8 <sysclk_init+0x60>)
  400eba:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400ebc:	4801      	ldr	r0, [pc, #4]	; (400ec4 <sysclk_init+0x3c>)
  400ebe:	4b02      	ldr	r3, [pc, #8]	; (400ec8 <sysclk_init+0x40>)
  400ec0:	4798      	blx	r3
  400ec2:	bd10      	pop	{r4, pc}
  400ec4:	07270e00 	.word	0x07270e00
  400ec8:	004017a9 	.word	0x004017a9
  400ecc:	00401509 	.word	0x00401509
  400ed0:	0040155d 	.word	0x0040155d
  400ed4:	0040156d 	.word	0x0040156d
  400ed8:	20133f01 	.word	0x20133f01
  400edc:	400e0400 	.word	0x400e0400
  400ee0:	0040157d 	.word	0x0040157d
  400ee4:	004014a1 	.word	0x004014a1
  400ee8:	00401695 	.word	0x00401695

00400eec <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400eec:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400eee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400ef2:	4b46      	ldr	r3, [pc, #280]	; (40100c <board_init+0x120>)
  400ef4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400ef6:	200b      	movs	r0, #11
  400ef8:	4c45      	ldr	r4, [pc, #276]	; (401010 <board_init+0x124>)
  400efa:	47a0      	blx	r4
  400efc:	200c      	movs	r0, #12
  400efe:	47a0      	blx	r4
  400f00:	200d      	movs	r0, #13
  400f02:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400f04:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400f08:	2013      	movs	r0, #19
  400f0a:	4c42      	ldr	r4, [pc, #264]	; (401014 <board_init+0x128>)
  400f0c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400f0e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400f12:	2014      	movs	r0, #20
  400f14:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400f16:	4940      	ldr	r1, [pc, #256]	; (401018 <board_init+0x12c>)
  400f18:	2023      	movs	r0, #35	; 0x23
  400f1a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400f1c:	493f      	ldr	r1, [pc, #252]	; (40101c <board_init+0x130>)
  400f1e:	204c      	movs	r0, #76	; 0x4c
  400f20:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400f22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400f26:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400f2a:	483d      	ldr	r0, [pc, #244]	; (401020 <board_init+0x134>)
  400f2c:	4b3d      	ldr	r3, [pc, #244]	; (401024 <board_init+0x138>)
  400f2e:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400f30:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f34:	2000      	movs	r0, #0
  400f36:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400f38:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f3c:	2008      	movs	r0, #8
  400f3e:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400f40:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f44:	2052      	movs	r0, #82	; 0x52
  400f46:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400f48:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f4c:	200c      	movs	r0, #12
  400f4e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400f50:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f54:	200d      	movs	r0, #13
  400f56:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400f58:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f5c:	200e      	movs	r0, #14
  400f5e:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400f60:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f64:	200b      	movs	r0, #11
  400f66:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400f68:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f6c:	2015      	movs	r0, #21
  400f6e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400f70:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f74:	2016      	movs	r0, #22
  400f76:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400f78:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400f7c:	2017      	movs	r0, #23
  400f7e:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400f80:	2017      	movs	r0, #23
  400f82:	4b29      	ldr	r3, [pc, #164]	; (401028 <board_init+0x13c>)
  400f84:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400f86:	4d29      	ldr	r5, [pc, #164]	; (40102c <board_init+0x140>)
  400f88:	4629      	mov	r1, r5
  400f8a:	2040      	movs	r0, #64	; 0x40
  400f8c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400f8e:	4629      	mov	r1, r5
  400f90:	2041      	movs	r0, #65	; 0x41
  400f92:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400f94:	4629      	mov	r1, r5
  400f96:	2042      	movs	r0, #66	; 0x42
  400f98:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400f9a:	4629      	mov	r1, r5
  400f9c:	2043      	movs	r0, #67	; 0x43
  400f9e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400fa0:	4629      	mov	r1, r5
  400fa2:	2044      	movs	r0, #68	; 0x44
  400fa4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400fa6:	4629      	mov	r1, r5
  400fa8:	2045      	movs	r0, #69	; 0x45
  400faa:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400fac:	4629      	mov	r1, r5
  400fae:	2046      	movs	r0, #70	; 0x46
  400fb0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400fb2:	4629      	mov	r1, r5
  400fb4:	2047      	movs	r0, #71	; 0x47
  400fb6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400fb8:	4629      	mov	r1, r5
  400fba:	204b      	movs	r0, #75	; 0x4b
  400fbc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400fbe:	4629      	mov	r1, r5
  400fc0:	2048      	movs	r0, #72	; 0x48
  400fc2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400fc4:	4629      	mov	r1, r5
  400fc6:	204f      	movs	r0, #79	; 0x4f
  400fc8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400fca:	4629      	mov	r1, r5
  400fcc:	2053      	movs	r0, #83	; 0x53
  400fce:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400fd0:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400fd4:	204d      	movs	r0, #77	; 0x4d
  400fd6:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400fd8:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400fdc:	4629      	mov	r1, r5
  400fde:	2010      	movs	r0, #16
  400fe0:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400fe2:	4629      	mov	r1, r5
  400fe4:	2011      	movs	r0, #17
  400fe6:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400fe8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400fec:	200c      	movs	r0, #12
  400fee:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400ff0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ff4:	200d      	movs	r0, #13
  400ff6:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400ff8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ffc:	200e      	movs	r0, #14
  400ffe:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  401000:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401004:	200b      	movs	r0, #11
  401006:	47a0      	blx	r4
  401008:	bd38      	pop	{r3, r4, r5, pc}
  40100a:	bf00      	nop
  40100c:	400e1450 	.word	0x400e1450
  401010:	0040158d 	.word	0x0040158d
  401014:	00401191 	.word	0x00401191
  401018:	28000079 	.word	0x28000079
  40101c:	28000059 	.word	0x28000059
  401020:	400e0e00 	.word	0x400e0e00
  401024:	004012b5 	.word	0x004012b5
  401028:	00401175 	.word	0x00401175
  40102c:	08000001 	.word	0x08000001

00401030 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401030:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  401034:	0052      	lsls	r2, r2, #1
  401036:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40103a:	fbb3 f2f2 	udiv	r2, r3, r2
  40103e:	3a01      	subs	r2, #1
  401040:	f3c2 020d 	ubfx	r2, r2, #0, #14
  401044:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  401048:	4770      	bx	lr
  40104a:	bf00      	nop

0040104c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40104c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40104e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401052:	d02f      	beq.n	4010b4 <pio_set_peripheral+0x68>
  401054:	d807      	bhi.n	401066 <pio_set_peripheral+0x1a>
  401056:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40105a:	d014      	beq.n	401086 <pio_set_peripheral+0x3a>
  40105c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401060:	d01e      	beq.n	4010a0 <pio_set_peripheral+0x54>
  401062:	b939      	cbnz	r1, 401074 <pio_set_peripheral+0x28>
  401064:	4770      	bx	lr
  401066:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40106a:	d036      	beq.n	4010da <pio_set_peripheral+0x8e>
  40106c:	d804      	bhi.n	401078 <pio_set_peripheral+0x2c>
  40106e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401072:	d029      	beq.n	4010c8 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401074:	6042      	str	r2, [r0, #4]
  401076:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401078:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40107c:	d02d      	beq.n	4010da <pio_set_peripheral+0x8e>
  40107e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401082:	d02a      	beq.n	4010da <pio_set_peripheral+0x8e>
  401084:	e7f6      	b.n	401074 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401086:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401088:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40108a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40108c:	43d3      	mvns	r3, r2
  40108e:	4021      	ands	r1, r4
  401090:	4019      	ands	r1, r3
  401092:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401094:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401096:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401098:	4021      	ands	r1, r4
  40109a:	400b      	ands	r3, r1
  40109c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40109e:	e01a      	b.n	4010d6 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4010a0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4010a2:	4313      	orrs	r3, r2
  4010a4:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4010a6:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4010a8:	6f43      	ldr	r3, [r0, #116]	; 0x74
  4010aa:	400b      	ands	r3, r1
  4010ac:	ea23 0302 	bic.w	r3, r3, r2
  4010b0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4010b2:	e7df      	b.n	401074 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4010b4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4010b6:	6f03      	ldr	r3, [r0, #112]	; 0x70
  4010b8:	400b      	ands	r3, r1
  4010ba:	ea23 0302 	bic.w	r3, r3, r2
  4010be:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4010c0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4010c2:	4313      	orrs	r3, r2
  4010c4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4010c6:	e7d5      	b.n	401074 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4010c8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4010ca:	4313      	orrs	r3, r2
  4010cc:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4010ce:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4010d0:	4313      	orrs	r3, r2
  4010d2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4010d4:	e7ce      	b.n	401074 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4010d6:	6042      	str	r2, [r0, #4]
}
  4010d8:	bc10      	pop	{r4}
  4010da:	4770      	bx	lr

004010dc <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4010dc:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4010de:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4010e2:	bf14      	ite	ne
  4010e4:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4010e6:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4010e8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4010ec:	bf14      	ite	ne
  4010ee:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4010f0:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4010f2:	f012 0f02 	tst.w	r2, #2
  4010f6:	d002      	beq.n	4010fe <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  4010f8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4010fc:	e004      	b.n	401108 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4010fe:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  401102:	bf18      	it	ne
  401104:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401108:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40110a:	6001      	str	r1, [r0, #0]
  40110c:	4770      	bx	lr
  40110e:	bf00      	nop

00401110 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401110:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401112:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401114:	9c01      	ldr	r4, [sp, #4]
  401116:	b10c      	cbz	r4, 40111c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  401118:	6641      	str	r1, [r0, #100]	; 0x64
  40111a:	e000      	b.n	40111e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40111c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40111e:	b10b      	cbz	r3, 401124 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  401120:	6501      	str	r1, [r0, #80]	; 0x50
  401122:	e000      	b.n	401126 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401124:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401126:	b10a      	cbz	r2, 40112c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  401128:	6301      	str	r1, [r0, #48]	; 0x30
  40112a:	e000      	b.n	40112e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40112c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40112e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401130:	6001      	str	r1, [r0, #0]
}
  401132:	bc10      	pop	{r4}
  401134:	4770      	bx	lr
  401136:	bf00      	nop

00401138 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401138:	f012 0f10 	tst.w	r2, #16
  40113c:	d010      	beq.n	401160 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40113e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401142:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401146:	bf14      	ite	ne
  401148:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40114c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401150:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401154:	bf14      	ite	ne
  401156:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40115a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  40115e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  401160:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  401164:	4770      	bx	lr
  401166:	bf00      	nop

00401168 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
  401168:	6401      	str	r1, [r0, #64]	; 0x40
  40116a:	4770      	bx	lr

0040116c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40116c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40116e:	4770      	bx	lr

00401170 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401170:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401172:	4770      	bx	lr

00401174 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401174:	0943      	lsrs	r3, r0, #5
  401176:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40117a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40117e:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401180:	f000 001f 	and.w	r0, r0, #31
  401184:	2201      	movs	r2, #1
  401186:	fa02 f000 	lsl.w	r0, r2, r0
  40118a:	6358      	str	r0, [r3, #52]	; 0x34
  40118c:	4770      	bx	lr
  40118e:	bf00      	nop

00401190 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401190:	b570      	push	{r4, r5, r6, lr}
  401192:	b082      	sub	sp, #8
  401194:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401196:	0943      	lsrs	r3, r0, #5
  401198:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40119c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4011a0:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4011a2:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4011a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4011aa:	d047      	beq.n	40123c <pio_configure_pin+0xac>
  4011ac:	d809      	bhi.n	4011c2 <pio_configure_pin+0x32>
  4011ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4011b2:	d021      	beq.n	4011f8 <pio_configure_pin+0x68>
  4011b4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4011b8:	d02f      	beq.n	40121a <pio_configure_pin+0x8a>
  4011ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4011be:	d16f      	bne.n	4012a0 <pio_configure_pin+0x110>
  4011c0:	e009      	b.n	4011d6 <pio_configure_pin+0x46>
  4011c2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4011c6:	d055      	beq.n	401274 <pio_configure_pin+0xe4>
  4011c8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4011cc:	d052      	beq.n	401274 <pio_configure_pin+0xe4>
  4011ce:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4011d2:	d044      	beq.n	40125e <pio_configure_pin+0xce>
  4011d4:	e064      	b.n	4012a0 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4011d6:	f000 001f 	and.w	r0, r0, #31
  4011da:	2601      	movs	r6, #1
  4011dc:	4086      	lsls	r6, r0
  4011de:	4632      	mov	r2, r6
  4011e0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4011e4:	4620      	mov	r0, r4
  4011e6:	4b30      	ldr	r3, [pc, #192]	; (4012a8 <pio_configure_pin+0x118>)
  4011e8:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011ea:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4011ee:	bf14      	ite	ne
  4011f0:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4011f2:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4011f4:	2001      	movs	r0, #1
  4011f6:	e054      	b.n	4012a2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4011f8:	f000 001f 	and.w	r0, r0, #31
  4011fc:	2601      	movs	r6, #1
  4011fe:	4086      	lsls	r6, r0
  401200:	4632      	mov	r2, r6
  401202:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401206:	4620      	mov	r0, r4
  401208:	4b27      	ldr	r3, [pc, #156]	; (4012a8 <pio_configure_pin+0x118>)
  40120a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40120c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401210:	bf14      	ite	ne
  401212:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401214:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401216:	2001      	movs	r0, #1
  401218:	e043      	b.n	4012a2 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40121a:	f000 001f 	and.w	r0, r0, #31
  40121e:	2601      	movs	r6, #1
  401220:	4086      	lsls	r6, r0
  401222:	4632      	mov	r2, r6
  401224:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401228:	4620      	mov	r0, r4
  40122a:	4b1f      	ldr	r3, [pc, #124]	; (4012a8 <pio_configure_pin+0x118>)
  40122c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40122e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401232:	bf14      	ite	ne
  401234:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401236:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401238:	2001      	movs	r0, #1
  40123a:	e032      	b.n	4012a2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40123c:	f000 001f 	and.w	r0, r0, #31
  401240:	2601      	movs	r6, #1
  401242:	4086      	lsls	r6, r0
  401244:	4632      	mov	r2, r6
  401246:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40124a:	4620      	mov	r0, r4
  40124c:	4b16      	ldr	r3, [pc, #88]	; (4012a8 <pio_configure_pin+0x118>)
  40124e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401250:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401254:	bf14      	ite	ne
  401256:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401258:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40125a:	2001      	movs	r0, #1
  40125c:	e021      	b.n	4012a2 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40125e:	f000 011f 	and.w	r1, r0, #31
  401262:	2601      	movs	r6, #1
  401264:	462a      	mov	r2, r5
  401266:	fa06 f101 	lsl.w	r1, r6, r1
  40126a:	4620      	mov	r0, r4
  40126c:	4b0f      	ldr	r3, [pc, #60]	; (4012ac <pio_configure_pin+0x11c>)
  40126e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401270:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  401272:	e016      	b.n	4012a2 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401274:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  401278:	f000 011f 	and.w	r1, r0, #31
  40127c:	2601      	movs	r6, #1
  40127e:	ea05 0306 	and.w	r3, r5, r6
  401282:	9300      	str	r3, [sp, #0]
  401284:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401288:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40128c:	bf14      	ite	ne
  40128e:	2200      	movne	r2, #0
  401290:	2201      	moveq	r2, #1
  401292:	fa06 f101 	lsl.w	r1, r6, r1
  401296:	4620      	mov	r0, r4
  401298:	4c05      	ldr	r4, [pc, #20]	; (4012b0 <pio_configure_pin+0x120>)
  40129a:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40129c:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40129e:	e000      	b.n	4012a2 <pio_configure_pin+0x112>

	default:
		return 0;
  4012a0:	2000      	movs	r0, #0
	}

	return 1;
}
  4012a2:	b002      	add	sp, #8
  4012a4:	bd70      	pop	{r4, r5, r6, pc}
  4012a6:	bf00      	nop
  4012a8:	0040104d 	.word	0x0040104d
  4012ac:	004010dd 	.word	0x004010dd
  4012b0:	00401111 	.word	0x00401111

004012b4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4012b4:	b570      	push	{r4, r5, r6, lr}
  4012b6:	b082      	sub	sp, #8
  4012b8:	4605      	mov	r5, r0
  4012ba:	460e      	mov	r6, r1
  4012bc:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4012be:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4012c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4012c6:	d038      	beq.n	40133a <pio_configure_pin_group+0x86>
  4012c8:	d809      	bhi.n	4012de <pio_configure_pin_group+0x2a>
  4012ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4012ce:	d01c      	beq.n	40130a <pio_configure_pin_group+0x56>
  4012d0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4012d4:	d025      	beq.n	401322 <pio_configure_pin_group+0x6e>
  4012d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4012da:	d150      	bne.n	40137e <pio_configure_pin_group+0xca>
  4012dc:	e009      	b.n	4012f2 <pio_configure_pin_group+0x3e>
  4012de:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4012e2:	d03a      	beq.n	40135a <pio_configure_pin_group+0xa6>
  4012e4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4012e8:	d037      	beq.n	40135a <pio_configure_pin_group+0xa6>
  4012ea:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4012ee:	d030      	beq.n	401352 <pio_configure_pin_group+0x9e>
  4012f0:	e045      	b.n	40137e <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4012f2:	460a      	mov	r2, r1
  4012f4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012f8:	4b22      	ldr	r3, [pc, #136]	; (401384 <pio_configure_pin_group+0xd0>)
  4012fa:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4012fc:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401300:	bf14      	ite	ne
  401302:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401304:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401306:	2001      	movs	r0, #1
  401308:	e03a      	b.n	401380 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40130a:	460a      	mov	r2, r1
  40130c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401310:	4b1c      	ldr	r3, [pc, #112]	; (401384 <pio_configure_pin_group+0xd0>)
  401312:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401314:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401318:	bf14      	ite	ne
  40131a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40131c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40131e:	2001      	movs	r0, #1
  401320:	e02e      	b.n	401380 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401322:	460a      	mov	r2, r1
  401324:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401328:	4b16      	ldr	r3, [pc, #88]	; (401384 <pio_configure_pin_group+0xd0>)
  40132a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40132c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401330:	bf14      	ite	ne
  401332:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401334:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401336:	2001      	movs	r0, #1
  401338:	e022      	b.n	401380 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40133a:	460a      	mov	r2, r1
  40133c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401340:	4b10      	ldr	r3, [pc, #64]	; (401384 <pio_configure_pin_group+0xd0>)
  401342:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401344:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401348:	bf14      	ite	ne
  40134a:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40134c:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40134e:	2001      	movs	r0, #1
  401350:	e016      	b.n	401380 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401352:	4b0d      	ldr	r3, [pc, #52]	; (401388 <pio_configure_pin_group+0xd4>)
  401354:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401356:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  401358:	e012      	b.n	401380 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40135a:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
  40135e:	f004 0301 	and.w	r3, r4, #1
  401362:	9300      	str	r3, [sp, #0]
  401364:	f3c4 0380 	ubfx	r3, r4, #2, #1
  401368:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40136c:	bf14      	ite	ne
  40136e:	2200      	movne	r2, #0
  401370:	2201      	moveq	r2, #1
  401372:	4631      	mov	r1, r6
  401374:	4628      	mov	r0, r5
  401376:	4c05      	ldr	r4, [pc, #20]	; (40138c <pio_configure_pin_group+0xd8>)
  401378:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40137a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40137c:	e000      	b.n	401380 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  40137e:	2000      	movs	r0, #0
	}

	return 1;
}
  401380:	b002      	add	sp, #8
  401382:	bd70      	pop	{r4, r5, r6, pc}
  401384:	0040104d 	.word	0x0040104d
  401388:	004010dd 	.word	0x004010dd
  40138c:	00401111 	.word	0x00401111

00401390 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401394:	4681      	mov	r9, r0
  401396:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401398:	4b12      	ldr	r3, [pc, #72]	; (4013e4 <pio_handler_process+0x54>)
  40139a:	4798      	blx	r3
  40139c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40139e:	4648      	mov	r0, r9
  4013a0:	4b11      	ldr	r3, [pc, #68]	; (4013e8 <pio_handler_process+0x58>)
  4013a2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4013a4:	4005      	ands	r5, r0
  4013a6:	d013      	beq.n	4013d0 <pio_handler_process+0x40>
  4013a8:	4c10      	ldr	r4, [pc, #64]	; (4013ec <pio_handler_process+0x5c>)
  4013aa:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4013ae:	6823      	ldr	r3, [r4, #0]
  4013b0:	4543      	cmp	r3, r8
  4013b2:	d108      	bne.n	4013c6 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4013b4:	6861      	ldr	r1, [r4, #4]
  4013b6:	4229      	tst	r1, r5
  4013b8:	d005      	beq.n	4013c6 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4013ba:	68e3      	ldr	r3, [r4, #12]
  4013bc:	4640      	mov	r0, r8
  4013be:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4013c0:	6863      	ldr	r3, [r4, #4]
  4013c2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4013c6:	42b4      	cmp	r4, r6
  4013c8:	d002      	beq.n	4013d0 <pio_handler_process+0x40>
  4013ca:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4013cc:	2d00      	cmp	r5, #0
  4013ce:	d1ee      	bne.n	4013ae <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4013d0:	4b07      	ldr	r3, [pc, #28]	; (4013f0 <pio_handler_process+0x60>)
  4013d2:	681b      	ldr	r3, [r3, #0]
  4013d4:	b123      	cbz	r3, 4013e0 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4013d6:	4b07      	ldr	r3, [pc, #28]	; (4013f4 <pio_handler_process+0x64>)
  4013d8:	681b      	ldr	r3, [r3, #0]
  4013da:	b10b      	cbz	r3, 4013e0 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4013dc:	4648      	mov	r0, r9
  4013de:	4798      	blx	r3
  4013e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4013e4:	0040116d 	.word	0x0040116d
  4013e8:	00401171 	.word	0x00401171
  4013ec:	20000c84 	.word	0x20000c84
  4013f0:	20000d38 	.word	0x20000d38
  4013f4:	20000c80 	.word	0x20000c80

004013f8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4013f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4013fa:	4c17      	ldr	r4, [pc, #92]	; (401458 <pio_handler_set+0x60>)
  4013fc:	6826      	ldr	r6, [r4, #0]
  4013fe:	2e06      	cmp	r6, #6
  401400:	d828      	bhi.n	401454 <pio_handler_set+0x5c>
  401402:	f04f 0c00 	mov.w	ip, #0
  401406:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401408:	4f14      	ldr	r7, [pc, #80]	; (40145c <pio_handler_set+0x64>)
	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
  40140a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40140c:	0125      	lsls	r5, r4, #4
  40140e:	597d      	ldr	r5, [r7, r5]
  401410:	428d      	cmp	r5, r1
  401412:	d104      	bne.n	40141e <pio_handler_set+0x26>
  401414:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  401418:	686d      	ldr	r5, [r5, #4]
  40141a:	4295      	cmp	r5, r2
  40141c:	d004      	beq.n	401428 <pio_handler_set+0x30>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40141e:	3401      	adds	r4, #1
  401420:	b2e4      	uxtb	r4, r4
  401422:	46a4      	mov	ip, r4
  401424:	42a6      	cmp	r6, r4
  401426:	d2f0      	bcs.n	40140a <pio_handler_set+0x12>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  401428:	4d0c      	ldr	r5, [pc, #48]	; (40145c <pio_handler_set+0x64>)
  40142a:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  40142e:	eb05 040e 	add.w	r4, r5, lr
  401432:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  401436:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  401438:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  40143a:	9906      	ldr	r1, [sp, #24]
  40143c:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  40143e:	3601      	adds	r6, #1
  401440:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  401442:	bf04      	itt	eq
  401444:	4904      	ldreq	r1, [pc, #16]	; (401458 <pio_handler_set+0x60>)
  401446:	600e      	streq	r6, [r1, #0]
  401448:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40144a:	461a      	mov	r2, r3
  40144c:	4b04      	ldr	r3, [pc, #16]	; (401460 <pio_handler_set+0x68>)
  40144e:	4798      	blx	r3

	return 0;
  401450:	2000      	movs	r0, #0
  401452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  401454:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  401456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401458:	20000c7c 	.word	0x20000c7c
  40145c:	20000c84 	.word	0x20000c84
  401460:	00401139 	.word	0x00401139

00401464 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401464:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401466:	210b      	movs	r1, #11
  401468:	4801      	ldr	r0, [pc, #4]	; (401470 <PIOA_Handler+0xc>)
  40146a:	4b02      	ldr	r3, [pc, #8]	; (401474 <PIOA_Handler+0x10>)
  40146c:	4798      	blx	r3
  40146e:	bd08      	pop	{r3, pc}
  401470:	400e0e00 	.word	0x400e0e00
  401474:	00401391 	.word	0x00401391

00401478 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401478:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40147a:	210c      	movs	r1, #12
  40147c:	4801      	ldr	r0, [pc, #4]	; (401484 <PIOB_Handler+0xc>)
  40147e:	4b02      	ldr	r3, [pc, #8]	; (401488 <PIOB_Handler+0x10>)
  401480:	4798      	blx	r3
  401482:	bd08      	pop	{r3, pc}
  401484:	400e1000 	.word	0x400e1000
  401488:	00401391 	.word	0x00401391

0040148c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40148c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40148e:	210d      	movs	r1, #13
  401490:	4801      	ldr	r0, [pc, #4]	; (401498 <PIOC_Handler+0xc>)
  401492:	4b02      	ldr	r3, [pc, #8]	; (40149c <PIOC_Handler+0x10>)
  401494:	4798      	blx	r3
  401496:	bd08      	pop	{r3, pc}
  401498:	400e1200 	.word	0x400e1200
  40149c:	00401391 	.word	0x00401391

004014a0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4014a0:	4a18      	ldr	r2, [pc, #96]	; (401504 <pmc_switch_mck_to_pllack+0x64>)
  4014a2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4014a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4014a8:	4318      	orrs	r0, r3
  4014aa:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014ac:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4014ae:	f013 0f08 	tst.w	r3, #8
  4014b2:	d003      	beq.n	4014bc <pmc_switch_mck_to_pllack+0x1c>
  4014b4:	e009      	b.n	4014ca <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4014b6:	3b01      	subs	r3, #1
  4014b8:	d103      	bne.n	4014c2 <pmc_switch_mck_to_pllack+0x22>
  4014ba:	e01e      	b.n	4014fa <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4014c0:	4910      	ldr	r1, [pc, #64]	; (401504 <pmc_switch_mck_to_pllack+0x64>)
  4014c2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4014c4:	f012 0f08 	tst.w	r2, #8
  4014c8:	d0f5      	beq.n	4014b6 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4014ca:	4a0e      	ldr	r2, [pc, #56]	; (401504 <pmc_switch_mck_to_pllack+0x64>)
  4014cc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4014ce:	f023 0303 	bic.w	r3, r3, #3
  4014d2:	f043 0302 	orr.w	r3, r3, #2
  4014d6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014d8:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4014da:	f010 0008 	ands.w	r0, r0, #8
  4014de:	d004      	beq.n	4014ea <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4014e0:	2000      	movs	r0, #0
  4014e2:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4014e4:	3b01      	subs	r3, #1
  4014e6:	d103      	bne.n	4014f0 <pmc_switch_mck_to_pllack+0x50>
  4014e8:	e009      	b.n	4014fe <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4014ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4014ee:	4905      	ldr	r1, [pc, #20]	; (401504 <pmc_switch_mck_to_pllack+0x64>)
  4014f0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4014f2:	f012 0f08 	tst.w	r2, #8
  4014f6:	d0f5      	beq.n	4014e4 <pmc_switch_mck_to_pllack+0x44>
  4014f8:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4014fa:	2001      	movs	r0, #1
  4014fc:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4014fe:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401500:	4770      	bx	lr
  401502:	bf00      	nop
  401504:	400e0400 	.word	0x400e0400

00401508 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401508:	b138      	cbz	r0, 40151a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40150a:	4911      	ldr	r1, [pc, #68]	; (401550 <pmc_switch_mainck_to_xtal+0x48>)
  40150c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40150e:	4a11      	ldr	r2, [pc, #68]	; (401554 <pmc_switch_mainck_to_xtal+0x4c>)
  401510:	401a      	ands	r2, r3
  401512:	4b11      	ldr	r3, [pc, #68]	; (401558 <pmc_switch_mainck_to_xtal+0x50>)
  401514:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401516:	620b      	str	r3, [r1, #32]
  401518:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40151a:	480d      	ldr	r0, [pc, #52]	; (401550 <pmc_switch_mainck_to_xtal+0x48>)
  40151c:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40151e:	0209      	lsls	r1, r1, #8
  401520:	b289      	uxth	r1, r1
  401522:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
  401526:	f023 0303 	bic.w	r3, r3, #3
  40152a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40152e:	f043 0301 	orr.w	r3, r3, #1
  401532:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401534:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401536:	4602      	mov	r2, r0
  401538:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40153a:	f013 0f01 	tst.w	r3, #1
  40153e:	d0fb      	beq.n	401538 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401540:	4a03      	ldr	r2, [pc, #12]	; (401550 <pmc_switch_mainck_to_xtal+0x48>)
  401542:	6a13      	ldr	r3, [r2, #32]
  401544:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401548:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40154c:	6213      	str	r3, [r2, #32]
  40154e:	4770      	bx	lr
  401550:	400e0400 	.word	0x400e0400
  401554:	fec8fffc 	.word	0xfec8fffc
  401558:	01370002 	.word	0x01370002

0040155c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40155c:	4b02      	ldr	r3, [pc, #8]	; (401568 <pmc_osc_is_ready_mainck+0xc>)
  40155e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401560:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401564:	4770      	bx	lr
  401566:	bf00      	nop
  401568:	400e0400 	.word	0x400e0400

0040156c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40156c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401570:	4b01      	ldr	r3, [pc, #4]	; (401578 <pmc_disable_pllack+0xc>)
  401572:	629a      	str	r2, [r3, #40]	; 0x28
  401574:	4770      	bx	lr
  401576:	bf00      	nop
  401578:	400e0400 	.word	0x400e0400

0040157c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40157c:	4b02      	ldr	r3, [pc, #8]	; (401588 <pmc_is_locked_pllack+0xc>)
  40157e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401580:	f000 0002 	and.w	r0, r0, #2
  401584:	4770      	bx	lr
  401586:	bf00      	nop
  401588:	400e0400 	.word	0x400e0400

0040158c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40158c:	2822      	cmp	r0, #34	; 0x22
  40158e:	d81e      	bhi.n	4015ce <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401590:	281f      	cmp	r0, #31
  401592:	d80c      	bhi.n	4015ae <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401594:	4b11      	ldr	r3, [pc, #68]	; (4015dc <pmc_enable_periph_clk+0x50>)
  401596:	699a      	ldr	r2, [r3, #24]
  401598:	2301      	movs	r3, #1
  40159a:	4083      	lsls	r3, r0
  40159c:	4393      	bics	r3, r2
  40159e:	d018      	beq.n	4015d2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4015a0:	2301      	movs	r3, #1
  4015a2:	fa03 f000 	lsl.w	r0, r3, r0
  4015a6:	4b0d      	ldr	r3, [pc, #52]	; (4015dc <pmc_enable_periph_clk+0x50>)
  4015a8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4015aa:	2000      	movs	r0, #0
  4015ac:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4015ae:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4015b0:	4b0a      	ldr	r3, [pc, #40]	; (4015dc <pmc_enable_periph_clk+0x50>)
  4015b2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4015b6:	2301      	movs	r3, #1
  4015b8:	4083      	lsls	r3, r0
  4015ba:	4393      	bics	r3, r2
  4015bc:	d00b      	beq.n	4015d6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4015be:	2301      	movs	r3, #1
  4015c0:	fa03 f000 	lsl.w	r0, r3, r0
  4015c4:	4b05      	ldr	r3, [pc, #20]	; (4015dc <pmc_enable_periph_clk+0x50>)
  4015c6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  4015ca:	2000      	movs	r0, #0
  4015cc:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4015ce:	2001      	movs	r0, #1
  4015d0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4015d2:	2000      	movs	r0, #0
  4015d4:	4770      	bx	lr
  4015d6:	2000      	movs	r0, #0
}
  4015d8:	4770      	bx	lr
  4015da:	bf00      	nop
  4015dc:	400e0400 	.word	0x400e0400

004015e0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4015e0:	e7fe      	b.n	4015e0 <Dummy_Handler>
  4015e2:	bf00      	nop

004015e4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4015e4:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  4015e6:	4b20      	ldr	r3, [pc, #128]	; (401668 <Reset_Handler+0x84>)
  4015e8:	4a20      	ldr	r2, [pc, #128]	; (40166c <Reset_Handler+0x88>)
  4015ea:	429a      	cmp	r2, r3
  4015ec:	d912      	bls.n	401614 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  4015ee:	4b20      	ldr	r3, [pc, #128]	; (401670 <Reset_Handler+0x8c>)
  4015f0:	4a1d      	ldr	r2, [pc, #116]	; (401668 <Reset_Handler+0x84>)
  4015f2:	429a      	cmp	r2, r3
  4015f4:	d21e      	bcs.n	401634 <Reset_Handler+0x50>
  4015f6:	4611      	mov	r1, r2
  4015f8:	3b01      	subs	r3, #1
  4015fa:	1a9b      	subs	r3, r3, r2
  4015fc:	f023 0303 	bic.w	r3, r3, #3
  401600:	3304      	adds	r3, #4
  401602:	4a1a      	ldr	r2, [pc, #104]	; (40166c <Reset_Handler+0x88>)
  401604:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  401606:	f852 0b04 	ldr.w	r0, [r2], #4
  40160a:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  40160e:	429a      	cmp	r2, r3
  401610:	d1f9      	bne.n	401606 <Reset_Handler+0x22>
  401612:	e00f      	b.n	401634 <Reset_Handler+0x50>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  401614:	4b14      	ldr	r3, [pc, #80]	; (401668 <Reset_Handler+0x84>)
  401616:	4a15      	ldr	r2, [pc, #84]	; (40166c <Reset_Handler+0x88>)
  401618:	429a      	cmp	r2, r3
  40161a:	d20b      	bcs.n	401634 <Reset_Handler+0x50>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40161c:	4b14      	ldr	r3, [pc, #80]	; (401670 <Reset_Handler+0x8c>)
  40161e:	4a12      	ldr	r2, [pc, #72]	; (401668 <Reset_Handler+0x84>)
  401620:	1a9a      	subs	r2, r3, r2
  401622:	4814      	ldr	r0, [pc, #80]	; (401674 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401624:	1811      	adds	r1, r2, r0
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401626:	b12a      	cbz	r2, 401634 <Reset_Handler+0x50>
			*pDest-- = *pSrc--;
  401628:	f851 2904 	ldr.w	r2, [r1], #-4
  40162c:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401630:	4281      	cmp	r1, r0
  401632:	d1f9      	bne.n	401628 <Reset_Handler+0x44>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401634:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401636:	4b10      	ldr	r3, [pc, #64]	; (401678 <Reset_Handler+0x94>)
  401638:	4a10      	ldr	r2, [pc, #64]	; (40167c <Reset_Handler+0x98>)
  40163a:	429a      	cmp	r2, r3
  40163c:	d20b      	bcs.n	401656 <Reset_Handler+0x72>
  40163e:	1d13      	adds	r3, r2, #4
  401640:	4a0f      	ldr	r2, [pc, #60]	; (401680 <Reset_Handler+0x9c>)
  401642:	1ad2      	subs	r2, r2, r3
  401644:	f022 0203 	bic.w	r2, r2, #3
  401648:	441a      	add	r2, r3
  40164a:	3b04      	subs	r3, #4
		*pDest++ = 0;
  40164c:	2100      	movs	r1, #0
  40164e:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401652:	429a      	cmp	r2, r3
  401654:	d1fb      	bne.n	40164e <Reset_Handler+0x6a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  401656:	4b0b      	ldr	r3, [pc, #44]	; (401684 <Reset_Handler+0xa0>)
  401658:	4a0b      	ldr	r2, [pc, #44]	; (401688 <Reset_Handler+0xa4>)
  40165a:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  40165c:	4b0b      	ldr	r3, [pc, #44]	; (40168c <Reset_Handler+0xa8>)
  40165e:	4798      	blx	r3

	/* Branch to main function */
	main();
  401660:	4b0b      	ldr	r3, [pc, #44]	; (401690 <Reset_Handler+0xac>)
  401662:	4798      	blx	r3
  401664:	e7fe      	b.n	401664 <Reset_Handler+0x80>
  401666:	bf00      	nop
  401668:	20000000 	.word	0x20000000
  40166c:	004079f8 	.word	0x004079f8
  401670:	2000089c 	.word	0x2000089c
  401674:	004079f4 	.word	0x004079f4
  401678:	20000d50 	.word	0x20000d50
  40167c:	2000089c 	.word	0x2000089c
  401680:	20000d53 	.word	0x20000d53
  401684:	e000ed00 	.word	0xe000ed00
  401688:	00400000 	.word	0x00400000
  40168c:	00401e95 	.word	0x00401e95
  401690:	00401d55 	.word	0x00401d55

00401694 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401694:	4b3d      	ldr	r3, [pc, #244]	; (40178c <SystemCoreClockUpdate+0xf8>)
  401696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401698:	f003 0303 	and.w	r3, r3, #3
  40169c:	2b03      	cmp	r3, #3
  40169e:	d85d      	bhi.n	40175c <SystemCoreClockUpdate+0xc8>
  4016a0:	e8df f003 	tbb	[pc, r3]
  4016a4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4016a8:	4b39      	ldr	r3, [pc, #228]	; (401790 <SystemCoreClockUpdate+0xfc>)
  4016aa:	695b      	ldr	r3, [r3, #20]
  4016ac:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4016b0:	bf14      	ite	ne
  4016b2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4016b6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4016ba:	4b36      	ldr	r3, [pc, #216]	; (401794 <SystemCoreClockUpdate+0x100>)
  4016bc:	601a      	str	r2, [r3, #0]
  4016be:	e04d      	b.n	40175c <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4016c0:	4b32      	ldr	r3, [pc, #200]	; (40178c <SystemCoreClockUpdate+0xf8>)
  4016c2:	6a1b      	ldr	r3, [r3, #32]
  4016c4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4016c8:	d003      	beq.n	4016d2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4016ca:	4a33      	ldr	r2, [pc, #204]	; (401798 <SystemCoreClockUpdate+0x104>)
  4016cc:	4b31      	ldr	r3, [pc, #196]	; (401794 <SystemCoreClockUpdate+0x100>)
  4016ce:	601a      	str	r2, [r3, #0]
  4016d0:	e044      	b.n	40175c <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4016d2:	4a32      	ldr	r2, [pc, #200]	; (40179c <SystemCoreClockUpdate+0x108>)
  4016d4:	4b2f      	ldr	r3, [pc, #188]	; (401794 <SystemCoreClockUpdate+0x100>)
  4016d6:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4016d8:	4b2c      	ldr	r3, [pc, #176]	; (40178c <SystemCoreClockUpdate+0xf8>)
  4016da:	6a1b      	ldr	r3, [r3, #32]
  4016dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016e0:	2b10      	cmp	r3, #16
  4016e2:	d002      	beq.n	4016ea <SystemCoreClockUpdate+0x56>
  4016e4:	2b20      	cmp	r3, #32
  4016e6:	d004      	beq.n	4016f2 <SystemCoreClockUpdate+0x5e>
  4016e8:	e038      	b.n	40175c <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4016ea:	4a2d      	ldr	r2, [pc, #180]	; (4017a0 <SystemCoreClockUpdate+0x10c>)
  4016ec:	4b29      	ldr	r3, [pc, #164]	; (401794 <SystemCoreClockUpdate+0x100>)
  4016ee:	601a      	str	r2, [r3, #0]
			break;
  4016f0:	e034      	b.n	40175c <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4016f2:	4a29      	ldr	r2, [pc, #164]	; (401798 <SystemCoreClockUpdate+0x104>)
  4016f4:	4b27      	ldr	r3, [pc, #156]	; (401794 <SystemCoreClockUpdate+0x100>)
  4016f6:	601a      	str	r2, [r3, #0]
			break;
  4016f8:	e030      	b.n	40175c <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4016fa:	4b24      	ldr	r3, [pc, #144]	; (40178c <SystemCoreClockUpdate+0xf8>)
  4016fc:	6a1b      	ldr	r3, [r3, #32]
  4016fe:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401702:	d003      	beq.n	40170c <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401704:	4a24      	ldr	r2, [pc, #144]	; (401798 <SystemCoreClockUpdate+0x104>)
  401706:	4b23      	ldr	r3, [pc, #140]	; (401794 <SystemCoreClockUpdate+0x100>)
  401708:	601a      	str	r2, [r3, #0]
  40170a:	e012      	b.n	401732 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40170c:	4a23      	ldr	r2, [pc, #140]	; (40179c <SystemCoreClockUpdate+0x108>)
  40170e:	4b21      	ldr	r3, [pc, #132]	; (401794 <SystemCoreClockUpdate+0x100>)
  401710:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401712:	4b1e      	ldr	r3, [pc, #120]	; (40178c <SystemCoreClockUpdate+0xf8>)
  401714:	6a1b      	ldr	r3, [r3, #32]
  401716:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40171a:	2b10      	cmp	r3, #16
  40171c:	d002      	beq.n	401724 <SystemCoreClockUpdate+0x90>
  40171e:	2b20      	cmp	r3, #32
  401720:	d004      	beq.n	40172c <SystemCoreClockUpdate+0x98>
  401722:	e006      	b.n	401732 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401724:	4a1e      	ldr	r2, [pc, #120]	; (4017a0 <SystemCoreClockUpdate+0x10c>)
  401726:	4b1b      	ldr	r3, [pc, #108]	; (401794 <SystemCoreClockUpdate+0x100>)
  401728:	601a      	str	r2, [r3, #0]
					break;
  40172a:	e002      	b.n	401732 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40172c:	4a1a      	ldr	r2, [pc, #104]	; (401798 <SystemCoreClockUpdate+0x104>)
  40172e:	4b19      	ldr	r3, [pc, #100]	; (401794 <SystemCoreClockUpdate+0x100>)
  401730:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401732:	4b16      	ldr	r3, [pc, #88]	; (40178c <SystemCoreClockUpdate+0xf8>)
  401734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401736:	f003 0303 	and.w	r3, r3, #3
  40173a:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40173c:	4a13      	ldr	r2, [pc, #76]	; (40178c <SystemCoreClockUpdate+0xf8>)
  40173e:	bf07      	ittee	eq
  401740:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401742:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401744:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401746:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401748:	4812      	ldr	r0, [pc, #72]	; (401794 <SystemCoreClockUpdate+0x100>)
  40174a:	f3c3 410a 	ubfx	r1, r3, #16, #11
  40174e:	6803      	ldr	r3, [r0, #0]
  401750:	fb01 3303 	mla	r3, r1, r3, r3
  401754:	b2d2      	uxtb	r2, r2
  401756:	fbb3 f3f2 	udiv	r3, r3, r2
  40175a:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40175c:	4b0b      	ldr	r3, [pc, #44]	; (40178c <SystemCoreClockUpdate+0xf8>)
  40175e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401760:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401764:	2b70      	cmp	r3, #112	; 0x70
  401766:	d107      	bne.n	401778 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  401768:	4a0a      	ldr	r2, [pc, #40]	; (401794 <SystemCoreClockUpdate+0x100>)
  40176a:	6813      	ldr	r3, [r2, #0]
  40176c:	490d      	ldr	r1, [pc, #52]	; (4017a4 <SystemCoreClockUpdate+0x110>)
  40176e:	fba1 1303 	umull	r1, r3, r1, r3
  401772:	085b      	lsrs	r3, r3, #1
  401774:	6013      	str	r3, [r2, #0]
  401776:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401778:	4b04      	ldr	r3, [pc, #16]	; (40178c <SystemCoreClockUpdate+0xf8>)
  40177a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  40177c:	4905      	ldr	r1, [pc, #20]	; (401794 <SystemCoreClockUpdate+0x100>)
  40177e:	f3c3 1202 	ubfx	r2, r3, #4, #3
  401782:	680b      	ldr	r3, [r1, #0]
  401784:	40d3      	lsrs	r3, r2
  401786:	600b      	str	r3, [r1, #0]
  401788:	4770      	bx	lr
  40178a:	bf00      	nop
  40178c:	400e0400 	.word	0x400e0400
  401790:	400e1410 	.word	0x400e1410
  401794:	20000014 	.word	0x20000014
  401798:	00b71b00 	.word	0x00b71b00
  40179c:	003d0900 	.word	0x003d0900
  4017a0:	007a1200 	.word	0x007a1200
  4017a4:	aaaaaaab 	.word	0xaaaaaaab

004017a8 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4017a8:	4b1a      	ldr	r3, [pc, #104]	; (401814 <system_init_flash+0x6c>)
  4017aa:	4298      	cmp	r0, r3
  4017ac:	d807      	bhi.n	4017be <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4017ae:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4017b2:	4a19      	ldr	r2, [pc, #100]	; (401818 <system_init_flash+0x70>)
  4017b4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4017b6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4017ba:	6013      	str	r3, [r2, #0]
  4017bc:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4017be:	4b17      	ldr	r3, [pc, #92]	; (40181c <system_init_flash+0x74>)
  4017c0:	4298      	cmp	r0, r3
  4017c2:	d806      	bhi.n	4017d2 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4017c4:	4b16      	ldr	r3, [pc, #88]	; (401820 <system_init_flash+0x78>)
  4017c6:	4a14      	ldr	r2, [pc, #80]	; (401818 <system_init_flash+0x70>)
  4017c8:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4017ca:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4017ce:	6013      	str	r3, [r2, #0]
  4017d0:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4017d2:	4b14      	ldr	r3, [pc, #80]	; (401824 <system_init_flash+0x7c>)
  4017d4:	4298      	cmp	r0, r3
  4017d6:	d806      	bhi.n	4017e6 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4017d8:	4b13      	ldr	r3, [pc, #76]	; (401828 <system_init_flash+0x80>)
  4017da:	4a0f      	ldr	r2, [pc, #60]	; (401818 <system_init_flash+0x70>)
  4017dc:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4017de:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4017e2:	6013      	str	r3, [r2, #0]
  4017e4:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4017e6:	4b11      	ldr	r3, [pc, #68]	; (40182c <system_init_flash+0x84>)
  4017e8:	4298      	cmp	r0, r3
  4017ea:	d806      	bhi.n	4017fa <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4017ec:	4b10      	ldr	r3, [pc, #64]	; (401830 <system_init_flash+0x88>)
  4017ee:	4a0a      	ldr	r2, [pc, #40]	; (401818 <system_init_flash+0x70>)
  4017f0:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4017f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4017f6:	6013      	str	r3, [r2, #0]
  4017f8:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4017fa:	4b0e      	ldr	r3, [pc, #56]	; (401834 <system_init_flash+0x8c>)
  4017fc:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4017fe:	bf94      	ite	ls
  401800:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401804:	4b0c      	ldrhi	r3, [pc, #48]	; (401838 <system_init_flash+0x90>)
  401806:	4a04      	ldr	r2, [pc, #16]	; (401818 <system_init_flash+0x70>)
  401808:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40180a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40180e:	6013      	str	r3, [r2, #0]
  401810:	4770      	bx	lr
  401812:	bf00      	nop
  401814:	01312cff 	.word	0x01312cff
  401818:	400e0a00 	.word	0x400e0a00
  40181c:	026259ff 	.word	0x026259ff
  401820:	04000100 	.word	0x04000100
  401824:	039386ff 	.word	0x039386ff
  401828:	04000200 	.word	0x04000200
  40182c:	04c4b3ff 	.word	0x04c4b3ff
  401830:	04000300 	.word	0x04000300
  401834:	05f5e0ff 	.word	0x05f5e0ff
  401838:	04000500 	.word	0x04000500

0040183c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40183c:	4b09      	ldr	r3, [pc, #36]	; (401864 <_sbrk+0x28>)
  40183e:	681b      	ldr	r3, [r3, #0]
  401840:	b913      	cbnz	r3, 401848 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401842:	4a09      	ldr	r2, [pc, #36]	; (401868 <_sbrk+0x2c>)
  401844:	4b07      	ldr	r3, [pc, #28]	; (401864 <_sbrk+0x28>)
  401846:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401848:	4b06      	ldr	r3, [pc, #24]	; (401864 <_sbrk+0x28>)
  40184a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40184c:	181a      	adds	r2, r3, r0
  40184e:	4907      	ldr	r1, [pc, #28]	; (40186c <_sbrk+0x30>)
  401850:	4291      	cmp	r1, r2
  401852:	db04      	blt.n	40185e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401854:	4610      	mov	r0, r2
  401856:	4a03      	ldr	r2, [pc, #12]	; (401864 <_sbrk+0x28>)
  401858:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40185a:	4618      	mov	r0, r3
  40185c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40185e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401862:	4770      	bx	lr
  401864:	20000cf4 	.word	0x20000cf4
  401868:	20003d50 	.word	0x20003d50
  40186c:	20027ffc 	.word	0x20027ffc

00401870 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401870:	f04f 30ff 	mov.w	r0, #4294967295
  401874:	4770      	bx	lr
  401876:	bf00      	nop

00401878 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401878:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40187c:	604b      	str	r3, [r1, #4]

	return 0;
}
  40187e:	2000      	movs	r0, #0
  401880:	4770      	bx	lr
  401882:	bf00      	nop

00401884 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401884:	2000      	movs	r0, #0
  401886:	4770      	bx	lr

00401888 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401888:	b5f0      	push	{r4, r5, r6, r7, lr}
  40188a:	b083      	sub	sp, #12
  40188c:	4605      	mov	r5, r0
  40188e:	460c      	mov	r4, r1
	uint32_t val = 0;
  401890:	2300      	movs	r3, #0
  401892:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401894:	4b18      	ldr	r3, [pc, #96]	; (4018f8 <usart_serial_getchar+0x70>)
  401896:	4298      	cmp	r0, r3
  401898:	d107      	bne.n	4018aa <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  40189a:	461f      	mov	r7, r3
  40189c:	4e17      	ldr	r6, [pc, #92]	; (4018fc <usart_serial_getchar+0x74>)
  40189e:	4621      	mov	r1, r4
  4018a0:	4638      	mov	r0, r7
  4018a2:	47b0      	blx	r6
  4018a4:	2800      	cmp	r0, #0
  4018a6:	d1fa      	bne.n	40189e <usart_serial_getchar+0x16>
  4018a8:	e017      	b.n	4018da <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4018aa:	4b15      	ldr	r3, [pc, #84]	; (401900 <usart_serial_getchar+0x78>)
  4018ac:	4298      	cmp	r0, r3
  4018ae:	d107      	bne.n	4018c0 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  4018b0:	461e      	mov	r6, r3
  4018b2:	4d12      	ldr	r5, [pc, #72]	; (4018fc <usart_serial_getchar+0x74>)
  4018b4:	4621      	mov	r1, r4
  4018b6:	4630      	mov	r0, r6
  4018b8:	47a8      	blx	r5
  4018ba:	2800      	cmp	r0, #0
  4018bc:	d1fa      	bne.n	4018b4 <usart_serial_getchar+0x2c>
  4018be:	e018      	b.n	4018f2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4018c0:	4b10      	ldr	r3, [pc, #64]	; (401904 <usart_serial_getchar+0x7c>)
  4018c2:	4298      	cmp	r0, r3
  4018c4:	d109      	bne.n	4018da <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  4018c6:	461e      	mov	r6, r3
  4018c8:	4d0f      	ldr	r5, [pc, #60]	; (401908 <usart_serial_getchar+0x80>)
  4018ca:	a901      	add	r1, sp, #4
  4018cc:	4630      	mov	r0, r6
  4018ce:	47a8      	blx	r5
  4018d0:	2800      	cmp	r0, #0
  4018d2:	d1fa      	bne.n	4018ca <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  4018d4:	9b01      	ldr	r3, [sp, #4]
  4018d6:	7023      	strb	r3, [r4, #0]
  4018d8:	e00b      	b.n	4018f2 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4018da:	4b0c      	ldr	r3, [pc, #48]	; (40190c <usart_serial_getchar+0x84>)
  4018dc:	429d      	cmp	r5, r3
  4018de:	d108      	bne.n	4018f2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  4018e0:	461e      	mov	r6, r3
  4018e2:	4d09      	ldr	r5, [pc, #36]	; (401908 <usart_serial_getchar+0x80>)
  4018e4:	a901      	add	r1, sp, #4
  4018e6:	4630      	mov	r0, r6
  4018e8:	47a8      	blx	r5
  4018ea:	2800      	cmp	r0, #0
  4018ec:	d1fa      	bne.n	4018e4 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  4018ee:	9b01      	ldr	r3, [sp, #4]
  4018f0:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4018f2:	b003      	add	sp, #12
  4018f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4018f6:	bf00      	nop
  4018f8:	400e0600 	.word	0x400e0600
  4018fc:	00400e75 	.word	0x00400e75
  401900:	400e0800 	.word	0x400e0800
  401904:	40024000 	.word	0x40024000
  401908:	00400dc5 	.word	0x00400dc5
  40190c:	40028000 	.word	0x40028000

00401910 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401910:	b570      	push	{r4, r5, r6, lr}
  401912:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401914:	4b18      	ldr	r3, [pc, #96]	; (401978 <usart_serial_putchar+0x68>)
  401916:	4298      	cmp	r0, r3
  401918:	d108      	bne.n	40192c <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  40191a:	461e      	mov	r6, r3
  40191c:	4d17      	ldr	r5, [pc, #92]	; (40197c <usart_serial_putchar+0x6c>)
  40191e:	4621      	mov	r1, r4
  401920:	4630      	mov	r0, r6
  401922:	47a8      	blx	r5
  401924:	2800      	cmp	r0, #0
  401926:	d1fa      	bne.n	40191e <usart_serial_putchar+0xe>
		return 1;
  401928:	2001      	movs	r0, #1
  40192a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40192c:	4b14      	ldr	r3, [pc, #80]	; (401980 <usart_serial_putchar+0x70>)
  40192e:	4298      	cmp	r0, r3
  401930:	d108      	bne.n	401944 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  401932:	461e      	mov	r6, r3
  401934:	4d11      	ldr	r5, [pc, #68]	; (40197c <usart_serial_putchar+0x6c>)
  401936:	4621      	mov	r1, r4
  401938:	4630      	mov	r0, r6
  40193a:	47a8      	blx	r5
  40193c:	2800      	cmp	r0, #0
  40193e:	d1fa      	bne.n	401936 <usart_serial_putchar+0x26>
		return 1;
  401940:	2001      	movs	r0, #1
  401942:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401944:	4b0f      	ldr	r3, [pc, #60]	; (401984 <usart_serial_putchar+0x74>)
  401946:	4298      	cmp	r0, r3
  401948:	d108      	bne.n	40195c <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  40194a:	461e      	mov	r6, r3
  40194c:	4d0e      	ldr	r5, [pc, #56]	; (401988 <usart_serial_putchar+0x78>)
  40194e:	4621      	mov	r1, r4
  401950:	4630      	mov	r0, r6
  401952:	47a8      	blx	r5
  401954:	2800      	cmp	r0, #0
  401956:	d1fa      	bne.n	40194e <usart_serial_putchar+0x3e>
		return 1;
  401958:	2001      	movs	r0, #1
  40195a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40195c:	4b0b      	ldr	r3, [pc, #44]	; (40198c <usart_serial_putchar+0x7c>)
  40195e:	4298      	cmp	r0, r3
  401960:	d108      	bne.n	401974 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  401962:	461e      	mov	r6, r3
  401964:	4d08      	ldr	r5, [pc, #32]	; (401988 <usart_serial_putchar+0x78>)
  401966:	4621      	mov	r1, r4
  401968:	4630      	mov	r0, r6
  40196a:	47a8      	blx	r5
  40196c:	2800      	cmp	r0, #0
  40196e:	d1fa      	bne.n	401966 <usart_serial_putchar+0x56>
		return 1;
  401970:	2001      	movs	r0, #1
  401972:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401974:	2000      	movs	r0, #0
}
  401976:	bd70      	pop	{r4, r5, r6, pc}
  401978:	400e0600 	.word	0x400e0600
  40197c:	00400e65 	.word	0x00400e65
  401980:	400e0800 	.word	0x400e0800
  401984:	40024000 	.word	0x40024000
  401988:	00400db1 	.word	0x00400db1
  40198c:	40028000 	.word	0x40028000

00401990 <push_button_handle>:

/************************************************************************/
/* HANDLERS                                                            */
/************************************************************************/
static void push_button_handle(uint32_t id, uint32_t mask)
{
  401990:	b538      	push	{r3, r4, r5, lr}
  401992:	4c06      	ldr	r4, [pc, #24]	; (4019ac <push_button_handle+0x1c>)
  401994:	f44f 1580 	mov.w	r5, #1048576	; 0x100000
  401998:	6365      	str	r5, [r4, #52]	; 0x34
	ioport_set_pin_level(LED_VERDE, 0);
	delay_ms(500);
  40199a:	4805      	ldr	r0, [pc, #20]	; (4019b0 <push_button_handle+0x20>)
  40199c:	4b05      	ldr	r3, [pc, #20]	; (4019b4 <push_button_handle+0x24>)
  40199e:	4798      	blx	r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4019a0:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(LED_VERDE, 1);
	adc_start(ADC);
  4019a2:	4805      	ldr	r0, [pc, #20]	; (4019b8 <push_button_handle+0x28>)
  4019a4:	4b05      	ldr	r3, [pc, #20]	; (4019bc <push_button_handle+0x2c>)
  4019a6:	4798      	blx	r3
  4019a8:	bd38      	pop	{r3, r4, r5, pc}
  4019aa:	bf00      	nop
  4019ac:	400e0e00 	.word	0x400e0e00
  4019b0:	00416513 	.word	0x00416513
  4019b4:	20000001 	.word	0x20000001
  4019b8:	40038000 	.word	0x40038000
  4019bc:	00400b1d 	.word	0x00400b1d

004019c0 <ADC_Handler>:

/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
  4019c0:	b570      	push	{r4, r5, r6, lr}
  4019c2:	b08e      	sub	sp, #56	; 0x38
	uint16_t result;

	if ((adc_get_status(ADC) & ADC_ISR_DRDY) == ADC_ISR_DRDY)
  4019c4:	4814      	ldr	r0, [pc, #80]	; (401a18 <ADC_Handler+0x58>)
  4019c6:	4b15      	ldr	r3, [pc, #84]	; (401a1c <ADC_Handler+0x5c>)
  4019c8:	4798      	blx	r3
  4019ca:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
  4019ce:	d021      	beq.n	401a14 <ADC_Handler+0x54>
	{
		// Recupera o ltimo valor da converso
		result = adc_get_latest_value(ADC);
  4019d0:	4811      	ldr	r0, [pc, #68]	; (401a18 <ADC_Handler+0x58>)
  4019d2:	4b13      	ldr	r3, [pc, #76]	; (401a20 <ADC_Handler+0x60>)
  4019d4:	4798      	blx	r3
  4019d6:	b284      	uxth	r4, r0
		
		char buffer[10];
		sprintf (buffer, "%d", result);
  4019d8:	4622      	mov	r2, r4
  4019da:	4912      	ldr	r1, [pc, #72]	; (401a24 <ADC_Handler+0x64>)
  4019dc:	a801      	add	r0, sp, #4
  4019de:	4b12      	ldr	r3, [pc, #72]	; (401a28 <ADC_Handler+0x68>)
  4019e0:	4798      	blx	r3
		
		// Desenha retngulo
		ili93xx_set_foreground_color(COLOR_WHITE);
  4019e2:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4019e6:	4d11      	ldr	r5, [pc, #68]	; (401a2c <ADC_Handler+0x6c>)
  4019e8:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(135, 85, 240, 120);
  4019ea:	2378      	movs	r3, #120	; 0x78
  4019ec:	22f0      	movs	r2, #240	; 0xf0
  4019ee:	2155      	movs	r1, #85	; 0x55
  4019f0:	2087      	movs	r0, #135	; 0x87
  4019f2:	4e0f      	ldr	r6, [pc, #60]	; (401a30 <ADC_Handler+0x70>)
  4019f4:	47b0      	blx	r6
		
		// Escreve uma String no LCD na posio 140, 180
		ili93xx_set_foreground_color(COLOR_BLACK);
  4019f6:	2000      	movs	r0, #0
  4019f8:	47a8      	blx	r5
		ili93xx_draw_string(140, 90, (uint8_t*) buffer);
  4019fa:	aa01      	add	r2, sp, #4
  4019fc:	215a      	movs	r1, #90	; 0x5a
  4019fe:	208c      	movs	r0, #140	; 0x8c
  401a00:	4b0c      	ldr	r3, [pc, #48]	; (401a34 <ADC_Handler+0x74>)
  401a02:	4798      	blx	r3

		pwm_channel_t pwm_channel_instance;
		pwm_channel_instance.channel = PWM_CHANNEL_0;
  401a04:	a90e      	add	r1, sp, #56	; 0x38
  401a06:	2300      	movs	r3, #0
  401a08:	f841 3d28 	str.w	r3, [r1, #-40]!
		pwm_channel_update_duty(PWM, &pwm_channel_instance, result);
  401a0c:	4622      	mov	r2, r4
  401a0e:	480a      	ldr	r0, [pc, #40]	; (401a38 <ADC_Handler+0x78>)
  401a10:	4b0a      	ldr	r3, [pc, #40]	; (401a3c <ADC_Handler+0x7c>)
  401a12:	4798      	blx	r3

	}
}
  401a14:	b00e      	add	sp, #56	; 0x38
  401a16:	bd70      	pop	{r4, r5, r6, pc}
  401a18:	40038000 	.word	0x40038000
  401a1c:	00400b39 	.word	0x00400b39
  401a20:	00400b31 	.word	0x00400b31
  401a24:	00407844 	.word	0x00407844
  401a28:	004020e1 	.word	0x004020e1
  401a2c:	00400439 	.word	0x00400439
  401a30:	0040087d 	.word	0x0040087d
  401a34:	00400a11 	.word	0x00400a11
  401a38:	40020000 	.word	0x40020000
  401a3c:	00400cc5 	.word	0x00400cc5

00401a40 <inicializacao_UART>:

void inicializacao_UART (){
  401a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401a44:	b084      	sub	sp, #16
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401a46:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 401af8 <inicializacao_UART+0xb8>
  401a4a:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  401a4e:	4c1e      	ldr	r4, [pc, #120]	; (401ac8 <inicializacao_UART+0x88>)
  401a50:	6823      	ldr	r3, [r4, #0]
  401a52:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401a54:	68a3      	ldr	r3, [r4, #8]
  401a56:	9303      	str	r3, [sp, #12]
  401a58:	2008      	movs	r0, #8
  401a5a:	4f1c      	ldr	r7, [pc, #112]	; (401acc <inicializacao_UART+0x8c>)
  401a5c:	47b8      	blx	r7
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401a5e:	4d1c      	ldr	r5, [pc, #112]	; (401ad0 <inicializacao_UART+0x90>)
  401a60:	a901      	add	r1, sp, #4
  401a62:	4628      	mov	r0, r5
  401a64:	4e1b      	ldr	r6, [pc, #108]	; (401ad4 <inicializacao_UART+0x94>)
  401a66:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401a68:	4b1b      	ldr	r3, [pc, #108]	; (401ad8 <inicializacao_UART+0x98>)
  401a6a:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401a6c:	4a1b      	ldr	r2, [pc, #108]	; (401adc <inicializacao_UART+0x9c>)
  401a6e:	4b1c      	ldr	r3, [pc, #112]	; (401ae0 <inicializacao_UART+0xa0>)
  401a70:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401a72:	4a1c      	ldr	r2, [pc, #112]	; (401ae4 <inicializacao_UART+0xa4>)
  401a74:	4b1c      	ldr	r3, [pc, #112]	; (401ae8 <inicializacao_UART+0xa8>)
  401a76:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401a78:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  401a7c:	6823      	ldr	r3, [r4, #0]
  401a7e:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401a80:	68a3      	ldr	r3, [r4, #8]
  401a82:	9303      	str	r3, [sp, #12]
  401a84:	2008      	movs	r0, #8
  401a86:	47b8      	blx	r7
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401a88:	a901      	add	r1, sp, #4
  401a8a:	4628      	mov	r0, r5
  401a8c:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401a8e:	4d17      	ldr	r5, [pc, #92]	; (401aec <inicializacao_UART+0xac>)
  401a90:	682b      	ldr	r3, [r5, #0]
  401a92:	2100      	movs	r1, #0
  401a94:	6898      	ldr	r0, [r3, #8]
  401a96:	4c16      	ldr	r4, [pc, #88]	; (401af0 <inicializacao_UART+0xb0>)
  401a98:	47a0      	blx	r4
	setbuf(stdin, NULL);
  401a9a:	682b      	ldr	r3, [r5, #0]
  401a9c:	2100      	movs	r1, #0
  401a9e:	6858      	ldr	r0, [r3, #4]
  401aa0:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401aa2:	4a14      	ldr	r2, [pc, #80]	; (401af4 <inicializacao_UART+0xb4>)
  401aa4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401aa8:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401aaa:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401aae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  401ab2:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401ab4:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401ab8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  401abc:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401abe:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	stdio_serial_init((Usart *)CONF_UART, &usart_options);

	ioport_set_pin_dir(LED_AZUL, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_VERDE, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_VERMEIO, IOPORT_DIR_OUTPUT);
}
  401ac2:	b004      	add	sp, #16
  401ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ac8:	20000018 	.word	0x20000018
  401acc:	0040158d 	.word	0x0040158d
  401ad0:	400e0600 	.word	0x400e0600
  401ad4:	00400e2d 	.word	0x00400e2d
  401ad8:	20000d34 	.word	0x20000d34
  401adc:	00401911 	.word	0x00401911
  401ae0:	20000d30 	.word	0x20000d30
  401ae4:	00401889 	.word	0x00401889
  401ae8:	20000d2c 	.word	0x20000d2c
  401aec:	20000450 	.word	0x20000450
  401af0:	00401f81 	.word	0x00401f81
  401af4:	400e0e00 	.word	0x400e0e00
  401af8:	07270e00 	.word	0x07270e00

00401afc <configure_lcd>:

/************************************************************************/
/* CONFIGs                                                              */
/************************************************************************/
void configure_lcd()
{
  401afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401b00:	200a      	movs	r0, #10
  401b02:	4b1e      	ldr	r3, [pc, #120]	; (401b7c <configure_lcd+0x80>)
  401b04:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  401b06:	4c1e      	ldr	r4, [pc, #120]	; (401b80 <configure_lcd+0x84>)
  401b08:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401b0c:	2101      	movs	r1, #1
  401b0e:	4620      	mov	r0, r4
  401b10:	4b1c      	ldr	r3, [pc, #112]	; (401b84 <configure_lcd+0x88>)
  401b12:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401b14:	4a1c      	ldr	r2, [pc, #112]	; (401b88 <configure_lcd+0x8c>)
  401b16:	2101      	movs	r1, #1
  401b18:	4620      	mov	r0, r4
  401b1a:	4b1c      	ldr	r3, [pc, #112]	; (401b8c <configure_lcd+0x90>)
  401b1c:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  401b1e:	4a1c      	ldr	r2, [pc, #112]	; (401b90 <configure_lcd+0x94>)
  401b20:	2101      	movs	r1, #1
  401b22:	4620      	mov	r0, r4
  401b24:	4b1b      	ldr	r3, [pc, #108]	; (401b94 <configure_lcd+0x98>)
  401b26:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  401b28:	2203      	movs	r2, #3
  401b2a:	2101      	movs	r1, #1
  401b2c:	4620      	mov	r0, r4
  401b2e:	4b1a      	ldr	r3, [pc, #104]	; (401b98 <configure_lcd+0x9c>)
  401b30:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  401b32:	4d1a      	ldr	r5, [pc, #104]	; (401b9c <configure_lcd+0xa0>)
  401b34:	26f0      	movs	r6, #240	; 0xf0
  401b36:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  401b38:	f44f 77a0 	mov.w	r7, #320	; 0x140
  401b3c:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401b3e:	2400      	movs	r4, #0
  401b40:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  401b42:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401b46:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  401b4a:	4b15      	ldr	r3, [pc, #84]	; (401ba0 <configure_lcd+0xa4>)
  401b4c:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  401b4e:	4628      	mov	r0, r5
  401b50:	4b14      	ldr	r3, [pc, #80]	; (401ba4 <configure_lcd+0xa8>)
  401b52:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401b54:	2008      	movs	r0, #8
  401b56:	4b14      	ldr	r3, [pc, #80]	; (401ba8 <configure_lcd+0xac>)
  401b58:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  401b5a:	4640      	mov	r0, r8
  401b5c:	4b13      	ldr	r3, [pc, #76]	; (401bac <configure_lcd+0xb0>)
  401b5e:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401b60:	463b      	mov	r3, r7
  401b62:	4632      	mov	r2, r6
  401b64:	4621      	mov	r1, r4
  401b66:	4620      	mov	r0, r4
  401b68:	4d11      	ldr	r5, [pc, #68]	; (401bb0 <configure_lcd+0xb4>)
  401b6a:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  401b6c:	4b11      	ldr	r3, [pc, #68]	; (401bb4 <configure_lcd+0xb8>)
  401b6e:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  401b70:	4621      	mov	r1, r4
  401b72:	4620      	mov	r0, r4
  401b74:	4b10      	ldr	r3, [pc, #64]	; (401bb8 <configure_lcd+0xbc>)
  401b76:	4798      	blx	r3
  401b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401b7c:	0040158d 	.word	0x0040158d
  401b80:	400e0000 	.word	0x400e0000
  401b84:	004001e5 	.word	0x004001e5
  401b88:	0a0a0404 	.word	0x0a0a0404
  401b8c:	004001ed 	.word	0x004001ed
  401b90:	0016000a 	.word	0x0016000a
  401b94:	004001f5 	.word	0x004001f5
  401b98:	004001fd 	.word	0x004001fd
  401b9c:	20000d3c 	.word	0x20000d3c
  401ba0:	004001c1 	.word	0x004001c1
  401ba4:	0040051d 	.word	0x0040051d
  401ba8:	00400165 	.word	0x00400165
  401bac:	00400439 	.word	0x00400439
  401bb0:	0040087d 	.word	0x0040087d
  401bb4:	00400405 	.word	0x00400405
  401bb8:	004004f9 	.word	0x004004f9

00401bbc <configure_botao>:
}

void configure_botao(void)
{
  401bbc:	b530      	push	{r4, r5, lr}
  401bbe:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOB);
  401bc0:	200c      	movs	r0, #12
  401bc2:	4b11      	ldr	r3, [pc, #68]	; (401c08 <configure_botao+0x4c>)
  401bc4:	4798      	blx	r3
	
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  401bc6:	4c11      	ldr	r4, [pc, #68]	; (401c0c <configure_botao+0x50>)
  401bc8:	2279      	movs	r2, #121	; 0x79
  401bca:	2108      	movs	r1, #8
  401bcc:	4620      	mov	r0, r4
  401bce:	4b10      	ldr	r3, [pc, #64]	; (401c10 <configure_botao+0x54>)
  401bd0:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  401bd2:	220a      	movs	r2, #10
  401bd4:	2108      	movs	r1, #8
  401bd6:	4620      	mov	r0, r4
  401bd8:	4b0e      	ldr	r3, [pc, #56]	; (401c14 <configure_botao+0x58>)
  401bda:	4798      	blx	r3
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR ,push_button_handle);
  401bdc:	4b0e      	ldr	r3, [pc, #56]	; (401c18 <configure_botao+0x5c>)
  401bde:	9300      	str	r3, [sp, #0]
  401be0:	2379      	movs	r3, #121	; 0x79
  401be2:	2208      	movs	r2, #8
  401be4:	210c      	movs	r1, #12
  401be6:	4620      	mov	r0, r4
  401be8:	4d0c      	ldr	r5, [pc, #48]	; (401c1c <configure_botao+0x60>)
  401bea:	47a8      	blx	r5
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  401bec:	2108      	movs	r1, #8
  401bee:	4620      	mov	r0, r4
  401bf0:	4b0b      	ldr	r3, [pc, #44]	; (401c20 <configure_botao+0x64>)
  401bf2:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401bf4:	4b0b      	ldr	r3, [pc, #44]	; (401c24 <configure_botao+0x68>)
  401bf6:	2250      	movs	r2, #80	; 0x50
  401bf8:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401bfc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401c00:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority( PIN_PUSHBUTTON_1_ID, 5);
	NVIC_EnableIRQ( PIN_PUSHBUTTON_1_ID);
}
  401c02:	b003      	add	sp, #12
  401c04:	bd30      	pop	{r4, r5, pc}
  401c06:	bf00      	nop
  401c08:	0040158d 	.word	0x0040158d
  401c0c:	400e1000 	.word	0x400e1000
  401c10:	004010dd 	.word	0x004010dd
  401c14:	00401031 	.word	0x00401031
  401c18:	00401991 	.word	0x00401991
  401c1c:	004013f9 	.word	0x004013f9
  401c20:	00401169 	.word	0x00401169
  401c24:	e000e100 	.word	0xe000e100

00401c28 <configure_adc>:


void configure_adc(void)
{
  401c28:	b538      	push	{r3, r4, r5, lr}
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  401c2a:	201d      	movs	r0, #29
  401c2c:	4b13      	ldr	r3, [pc, #76]	; (401c7c <configure_adc+0x54>)
  401c2e:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  401c30:	4c13      	ldr	r4, [pc, #76]	; (401c80 <configure_adc+0x58>)
  401c32:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401c36:	4a13      	ldr	r2, [pc, #76]	; (401c84 <configure_adc+0x5c>)
  401c38:	4913      	ldr	r1, [pc, #76]	; (401c88 <configure_adc+0x60>)
  401c3a:	4620      	mov	r0, r4
  401c3c:	4d13      	ldr	r5, [pc, #76]	; (401c8c <configure_adc+0x64>)
  401c3e:	47a8      	blx	r5
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  401c40:	2302      	movs	r3, #2
  401c42:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  401c46:	210f      	movs	r1, #15
  401c48:	4620      	mov	r0, r4
  401c4a:	4d11      	ldr	r5, [pc, #68]	; (401c90 <configure_adc+0x68>)
  401c4c:	47a8      	blx	r5

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  401c4e:	2200      	movs	r2, #0
  401c50:	4611      	mov	r1, r2
  401c52:	4620      	mov	r0, r4
  401c54:	4b0f      	ldr	r3, [pc, #60]	; (401c94 <configure_adc+0x6c>)
  401c56:	4798      	blx	r3

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_CHANNEL);
  401c58:	2105      	movs	r1, #5
  401c5a:	4620      	mov	r0, r4
  401c5c:	4b0e      	ldr	r3, [pc, #56]	; (401c98 <configure_adc+0x70>)
  401c5e:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401c60:	4b0e      	ldr	r3, [pc, #56]	; (401c9c <configure_adc+0x74>)
  401c62:	2250      	movs	r2, #80	; 0x50
  401c64:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401c68:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401c6c:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(ADC_IRQn, 5);
	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);

	/* Enable ADC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_IER_DRDY);
  401c6e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401c72:	4620      	mov	r0, r4
  401c74:	4b0a      	ldr	r3, [pc, #40]	; (401ca0 <configure_adc+0x78>)
  401c76:	4798      	blx	r3
  401c78:	bd38      	pop	{r3, r4, r5, pc}
  401c7a:	bf00      	nop
  401c7c:	0040158d 	.word	0x0040158d
  401c80:	40038000 	.word	0x40038000
  401c84:	0061a800 	.word	0x0061a800
  401c88:	07270e00 	.word	0x07270e00
  401c8c:	00400abd 	.word	0x00400abd
  401c90:	00400b01 	.word	0x00400b01
  401c94:	00400af1 	.word	0x00400af1
  401c98:	00400b25 	.word	0x00400b25
  401c9c:	e000e100 	.word	0xe000e100
  401ca0:	00400b35 	.word	0x00400b35

00401ca4 <TC0_Handler>:
}


// Interrupt service routine
void TC_Handler(void)
{
  401ca4:	b508      	push	{r3, lr}
	tc_get_status(TC,CHANNEL);
  401ca6:	2100      	movs	r1, #0
  401ca8:	4803      	ldr	r0, [pc, #12]	; (401cb8 <TC0_Handler+0x14>)
  401caa:	4b04      	ldr	r3, [pc, #16]	; (401cbc <TC0_Handler+0x18>)
  401cac:	4798      	blx	r3
	adc_start(ADC);
  401cae:	4804      	ldr	r0, [pc, #16]	; (401cc0 <TC0_Handler+0x1c>)
  401cb0:	4b04      	ldr	r3, [pc, #16]	; (401cc4 <TC0_Handler+0x20>)
  401cb2:	4798      	blx	r3
  401cb4:	bd08      	pop	{r3, pc}
  401cb6:	bf00      	nop
  401cb8:	40010000 	.word	0x40010000
  401cbc:	00400d35 	.word	0x00400d35
  401cc0:	40038000 	.word	0x40038000
  401cc4:	00400b1d 	.word	0x00400b1d

00401cc8 <configure_pwm>:
}

void configure_pwm()
{
  401cc8:	b530      	push	{r4, r5, lr}
  401cca:	b08f      	sub	sp, #60	; 0x3c
	pwm_channel_t pwm_channel_instance;
	pmc_enable_periph_clk(ID_PWM);
  401ccc:	201f      	movs	r0, #31
  401cce:	4b12      	ldr	r3, [pc, #72]	; (401d18 <configure_pwm+0x50>)
  401cd0:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL_0);
  401cd2:	4c12      	ldr	r4, [pc, #72]	; (401d1c <configure_pwm+0x54>)
  401cd4:	2100      	movs	r1, #0
  401cd6:	4620      	mov	r0, r4
  401cd8:	4b11      	ldr	r3, [pc, #68]	; (401d20 <configure_pwm+0x58>)
  401cda:	4798      	blx	r3
	pwm_clock_t clock_setting = {
  401cdc:	4a11      	ldr	r2, [pc, #68]	; (401d24 <configure_pwm+0x5c>)
  401cde:	ab01      	add	r3, sp, #4
  401ce0:	ca07      	ldmia	r2, {r0, r1, r2}
  401ce2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		.ul_clka = 1000 * 100,
		.ul_clkb = 0,
		.ul_mck = 48000000
	};
	pwm_init(PWM, &clock_setting);
  401ce6:	4619      	mov	r1, r3
  401ce8:	4620      	mov	r0, r4
  401cea:	4b0f      	ldr	r3, [pc, #60]	; (401d28 <configure_pwm+0x60>)
  401cec:	4798      	blx	r3
	pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;
  401cee:	230b      	movs	r3, #11
  401cf0:	9305      	str	r3, [sp, #20]
	pwm_channel_instance.ul_period = 100;
  401cf2:	2364      	movs	r3, #100	; 0x64
  401cf4:	9308      	str	r3, [sp, #32]
	pwm_channel_instance.ul_duty = 50;
  401cf6:	2332      	movs	r3, #50	; 0x32
  401cf8:	9307      	str	r3, [sp, #28]
	pwm_channel_instance.channel = PWM_CHANNEL_0;
  401cfa:	2500      	movs	r5, #0
  401cfc:	a90e      	add	r1, sp, #56	; 0x38
  401cfe:	f841 5d28 	str.w	r5, [r1, #-40]!
	pwm_channel_init(PWM, &pwm_channel_instance);
  401d02:	4620      	mov	r0, r4
  401d04:	4b09      	ldr	r3, [pc, #36]	; (401d2c <configure_pwm+0x64>)
  401d06:	4798      	blx	r3

	pwm_channel_enable_interrupt(PWM, PWM_CHANNEL_0, 0);
  401d08:	462a      	mov	r2, r5
  401d0a:	4629      	mov	r1, r5
  401d0c:	4620      	mov	r0, r4
  401d0e:	4b08      	ldr	r3, [pc, #32]	; (401d30 <configure_pwm+0x68>)
  401d10:	4798      	blx	r3

}
  401d12:	b00f      	add	sp, #60	; 0x3c
  401d14:	bd30      	pop	{r4, r5, pc}
  401d16:	bf00      	nop
  401d18:	0040158d 	.word	0x0040158d
  401d1c:	40020000 	.word	0x40020000
  401d20:	00400ce1 	.word	0x00400ce1
  401d24:	00407838 	.word	0x00407838
  401d28:	00400b91 	.word	0x00400b91
  401d2c:	00400bdd 	.word	0x00400bdd
  401d30:	00400cf1 	.word	0x00400cf1

00401d34 <PWM_Handler>:

void PWM_Handler(void)
{
  401d34:	b508      	push	{r3, lr}
			ioport_set_pin_level(LED_AZUL, 0);
		}
	}*/
	
	uint32_t ul_status;
	ul_status = pwm_channel_get_interrupt_status(PWM);
  401d36:	4804      	ldr	r0, [pc, #16]	; (401d48 <PWM_Handler+0x14>)
  401d38:	4b04      	ldr	r3, [pc, #16]	; (401d4c <PWM_Handler+0x18>)
  401d3a:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401d3c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401d40:	4b03      	ldr	r3, [pc, #12]	; (401d50 <PWM_Handler+0x1c>)
  401d42:	635a      	str	r2, [r3, #52]	; 0x34
  401d44:	bd08      	pop	{r3, pc}
  401d46:	bf00      	nop
  401d48:	40020000 	.word	0x40020000
  401d4c:	00400ced 	.word	0x00400ced
  401d50:	400e0e00 	.word	0x400e0e00

00401d54 <main>:

/************************************************************************/
/* MAIN                                                                 */
/************************************************************************/
int main(void)
{
  401d54:	b5f0      	push	{r4, r5, r6, r7, lr}
  401d56:	b085      	sub	sp, #20
	sysclk_init();
  401d58:	4b38      	ldr	r3, [pc, #224]	; (401e3c <main+0xe8>)
  401d5a:	4798      	blx	r3
	board_init();
  401d5c:	4b38      	ldr	r3, [pc, #224]	; (401e40 <main+0xec>)
  401d5e:	4798      	blx	r3

	configure_lcd();
  401d60:	4b38      	ldr	r3, [pc, #224]	; (401e44 <main+0xf0>)
  401d62:	4798      	blx	r3
	configure_adc();
  401d64:	4b38      	ldr	r3, [pc, #224]	; (401e48 <main+0xf4>)
  401d66:	4798      	blx	r3
	configure_botao();
  401d68:	4b38      	ldr	r3, [pc, #224]	; (401e4c <main+0xf8>)
  401d6a:	4798      	blx	r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t counts;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	pmc_enable_periph_clk(ID_TC);
  401d6c:	2017      	movs	r0, #23
  401d6e:	4b38      	ldr	r3, [pc, #224]	; (401e50 <main+0xfc>)
  401d70:	4798      	blx	r3
	
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  401d72:	4c38      	ldr	r4, [pc, #224]	; (401e54 <main+0x100>)
  401d74:	9400      	str	r4, [sp, #0]
  401d76:	ab03      	add	r3, sp, #12
  401d78:	aa02      	add	r2, sp, #8
  401d7a:	4621      	mov	r1, r4
  401d7c:	2032      	movs	r0, #50	; 0x32
  401d7e:	4d36      	ldr	r5, [pc, #216]	; (401e58 <main+0x104>)
  401d80:	47a8      	blx	r5
	
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401d82:	4d36      	ldr	r5, [pc, #216]	; (401e5c <main+0x108>)
  401d84:	9a03      	ldr	r2, [sp, #12]
  401d86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401d8a:	2100      	movs	r1, #0
  401d8c:	4628      	mov	r0, r5
  401d8e:	4b34      	ldr	r3, [pc, #208]	; (401e60 <main+0x10c>)
  401d90:	4798      	blx	r3
	
	counts = (ul_sysclk/ul_div)/freq_desejada;
	
	tc_write_rc(TC, CHANNEL, counts);
  401d92:	9a02      	ldr	r2, [sp, #8]
  401d94:	fbb4 f4f2 	udiv	r4, r4, r2
  401d98:	4a32      	ldr	r2, [pc, #200]	; (401e64 <main+0x110>)
  401d9a:	fba2 3204 	umull	r3, r2, r2, r4
  401d9e:	0912      	lsrs	r2, r2, #4
  401da0:	2100      	movs	r1, #0
  401da2:	4628      	mov	r0, r5
  401da4:	4b30      	ldr	r3, [pc, #192]	; (401e68 <main+0x114>)
  401da6:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401da8:	4b30      	ldr	r3, [pc, #192]	; (401e6c <main+0x118>)
  401daa:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401dae:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401db2:	2140      	movs	r1, #64	; 0x40
  401db4:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401db8:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(TC_IRQn);
	NVIC_SetPriority(TC_IRQn, 4);
	NVIC_EnableIRQ(TC_IRQn);
	
	// Enable interrupts for this TC, and start the TC.
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  401dba:	2210      	movs	r2, #16
  401dbc:	2100      	movs	r1, #0
  401dbe:	4628      	mov	r0, r5
  401dc0:	4b2b      	ldr	r3, [pc, #172]	; (401e70 <main+0x11c>)
  401dc2:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  401dc4:	2100      	movs	r1, #0
  401dc6:	4628      	mov	r0, r5
  401dc8:	4b2a      	ldr	r3, [pc, #168]	; (401e74 <main+0x120>)
  401dca:	4798      	blx	r3

	configure_lcd();
	configure_adc();
	configure_botao();
	tc_config(50);
	configure_pwm();
  401dcc:	4b2a      	ldr	r3, [pc, #168]	; (401e78 <main+0x124>)
  401dce:	4798      	blx	r3
	inicializacao_UART();
  401dd0:	4b2a      	ldr	r3, [pc, #168]	; (401e7c <main+0x128>)
  401dd2:	4798      	blx	r3

	int i = 0;
  401dd4:	2400      	movs	r4, #0
	while (1) {

	
		ili93xx_set_foreground_color(COLOR_WHITE);
  401dd6:	4d2a      	ldr	r5, [pc, #168]	; (401e80 <main+0x12c>)
		ili93xx_draw_filled_rectangle(170, 170, 230, 230);
  401dd8:	4e2a      	ldr	r6, [pc, #168]	; (401e84 <main+0x130>)
			case 2:
				ili93xx_draw_line(220, 200, 180, 200);
				i += 1;
				break;
			case 3:
				ili93xx_draw_line(215, 215, 185, 185);
  401dda:	4f2b      	ldr	r7, [pc, #172]	; (401e88 <main+0x134>)

	int i = 0;
	while (1) {

	
		ili93xx_set_foreground_color(COLOR_WHITE);
  401ddc:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401de0:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(170, 170, 230, 230);
  401de2:	23e6      	movs	r3, #230	; 0xe6
  401de4:	461a      	mov	r2, r3
  401de6:	21aa      	movs	r1, #170	; 0xaa
  401de8:	4608      	mov	r0, r1
  401dea:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  401dec:	2000      	movs	r0, #0
  401dee:	47a8      	blx	r5
		switch(i){
  401df0:	2c03      	cmp	r4, #3
  401df2:	d81e      	bhi.n	401e32 <main+0xde>
  401df4:	e8df f004 	tbb	[pc, r4]
  401df8:	17100902 	.word	0x17100902
			case 0:
				ili93xx_draw_line(200, 180, 200, 220);
  401dfc:	23dc      	movs	r3, #220	; 0xdc
  401dfe:	22c8      	movs	r2, #200	; 0xc8
  401e00:	21b4      	movs	r1, #180	; 0xb4
  401e02:	4610      	mov	r0, r2
  401e04:	47b8      	blx	r7
				i += 1;
  401e06:	2401      	movs	r4, #1
				break;
  401e08:	e013      	b.n	401e32 <main+0xde>
			case 1:
				ili93xx_draw_line(215, 185, 185, 215);
  401e0a:	23d7      	movs	r3, #215	; 0xd7
  401e0c:	22b9      	movs	r2, #185	; 0xb9
  401e0e:	4611      	mov	r1, r2
  401e10:	4618      	mov	r0, r3
  401e12:	47b8      	blx	r7
				i += 1;
  401e14:	2402      	movs	r4, #2
				break;
  401e16:	e00c      	b.n	401e32 <main+0xde>
			case 2:
				ili93xx_draw_line(220, 200, 180, 200);
  401e18:	23c8      	movs	r3, #200	; 0xc8
  401e1a:	22b4      	movs	r2, #180	; 0xb4
  401e1c:	4619      	mov	r1, r3
  401e1e:	20dc      	movs	r0, #220	; 0xdc
  401e20:	47b8      	blx	r7
				i += 1;
  401e22:	2403      	movs	r4, #3
				break;
  401e24:	e005      	b.n	401e32 <main+0xde>
			case 3:
				ili93xx_draw_line(215, 215, 185, 185);
  401e26:	23b9      	movs	r3, #185	; 0xb9
  401e28:	461a      	mov	r2, r3
  401e2a:	21d7      	movs	r1, #215	; 0xd7
  401e2c:	4608      	mov	r0, r1
  401e2e:	47b8      	blx	r7
				i = 0;
  401e30:	2400      	movs	r4, #0
				break;
		}
		delay_ms(100);
  401e32:	4816      	ldr	r0, [pc, #88]	; (401e8c <main+0x138>)
  401e34:	4b16      	ldr	r3, [pc, #88]	; (401e90 <main+0x13c>)
  401e36:	4798      	blx	r3
	
	}
  401e38:	e7d0      	b.n	401ddc <main+0x88>
  401e3a:	bf00      	nop
  401e3c:	00400e89 	.word	0x00400e89
  401e40:	00400eed 	.word	0x00400eed
  401e44:	00401afd 	.word	0x00401afd
  401e48:	00401c29 	.word	0x00401c29
  401e4c:	00401bbd 	.word	0x00401bbd
  401e50:	0040158d 	.word	0x0040158d
  401e54:	07270e00 	.word	0x07270e00
  401e58:	00400d3d 	.word	0x00400d3d
  401e5c:	40010000 	.word	0x40010000
  401e60:	00400d05 	.word	0x00400d05
  401e64:	51eb851f 	.word	0x51eb851f
  401e68:	00400d25 	.word	0x00400d25
  401e6c:	e000e100 	.word	0xe000e100
  401e70:	00400d2d 	.word	0x00400d2d
  401e74:	00400d1d 	.word	0x00400d1d
  401e78:	00401cc9 	.word	0x00401cc9
  401e7c:	00401a41 	.word	0x00401a41
  401e80:	00400439 	.word	0x00400439
  401e84:	0040087d 	.word	0x0040087d
  401e88:	00400941 	.word	0x00400941
  401e8c:	000d1437 	.word	0x000d1437
  401e90:	20000001 	.word	0x20000001

00401e94 <__libc_init_array>:
  401e94:	b570      	push	{r4, r5, r6, lr}
  401e96:	4e0f      	ldr	r6, [pc, #60]	; (401ed4 <__libc_init_array+0x40>)
  401e98:	4d0f      	ldr	r5, [pc, #60]	; (401ed8 <__libc_init_array+0x44>)
  401e9a:	1b76      	subs	r6, r6, r5
  401e9c:	10b6      	asrs	r6, r6, #2
  401e9e:	bf18      	it	ne
  401ea0:	2400      	movne	r4, #0
  401ea2:	d005      	beq.n	401eb0 <__libc_init_array+0x1c>
  401ea4:	3401      	adds	r4, #1
  401ea6:	f855 3b04 	ldr.w	r3, [r5], #4
  401eaa:	4798      	blx	r3
  401eac:	42a6      	cmp	r6, r4
  401eae:	d1f9      	bne.n	401ea4 <__libc_init_array+0x10>
  401eb0:	4e0a      	ldr	r6, [pc, #40]	; (401edc <__libc_init_array+0x48>)
  401eb2:	4d0b      	ldr	r5, [pc, #44]	; (401ee0 <__libc_init_array+0x4c>)
  401eb4:	1b76      	subs	r6, r6, r5
  401eb6:	f005 fd89 	bl	4079cc <_init>
  401eba:	10b6      	asrs	r6, r6, #2
  401ebc:	bf18      	it	ne
  401ebe:	2400      	movne	r4, #0
  401ec0:	d006      	beq.n	401ed0 <__libc_init_array+0x3c>
  401ec2:	3401      	adds	r4, #1
  401ec4:	f855 3b04 	ldr.w	r3, [r5], #4
  401ec8:	4798      	blx	r3
  401eca:	42a6      	cmp	r6, r4
  401ecc:	d1f9      	bne.n	401ec2 <__libc_init_array+0x2e>
  401ece:	bd70      	pop	{r4, r5, r6, pc}
  401ed0:	bd70      	pop	{r4, r5, r6, pc}
  401ed2:	bf00      	nop
  401ed4:	004079d8 	.word	0x004079d8
  401ed8:	004079d8 	.word	0x004079d8
  401edc:	004079e0 	.word	0x004079e0
  401ee0:	004079d8 	.word	0x004079d8

00401ee4 <memset>:
  401ee4:	b470      	push	{r4, r5, r6}
  401ee6:	0784      	lsls	r4, r0, #30
  401ee8:	d046      	beq.n	401f78 <memset+0x94>
  401eea:	1e54      	subs	r4, r2, #1
  401eec:	2a00      	cmp	r2, #0
  401eee:	d041      	beq.n	401f74 <memset+0x90>
  401ef0:	b2cd      	uxtb	r5, r1
  401ef2:	4603      	mov	r3, r0
  401ef4:	e002      	b.n	401efc <memset+0x18>
  401ef6:	1e62      	subs	r2, r4, #1
  401ef8:	b3e4      	cbz	r4, 401f74 <memset+0x90>
  401efa:	4614      	mov	r4, r2
  401efc:	f803 5b01 	strb.w	r5, [r3], #1
  401f00:	079a      	lsls	r2, r3, #30
  401f02:	d1f8      	bne.n	401ef6 <memset+0x12>
  401f04:	2c03      	cmp	r4, #3
  401f06:	d92e      	bls.n	401f66 <memset+0x82>
  401f08:	b2cd      	uxtb	r5, r1
  401f0a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401f0e:	2c0f      	cmp	r4, #15
  401f10:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401f14:	d919      	bls.n	401f4a <memset+0x66>
  401f16:	f103 0210 	add.w	r2, r3, #16
  401f1a:	4626      	mov	r6, r4
  401f1c:	3e10      	subs	r6, #16
  401f1e:	2e0f      	cmp	r6, #15
  401f20:	f842 5c10 	str.w	r5, [r2, #-16]
  401f24:	f842 5c0c 	str.w	r5, [r2, #-12]
  401f28:	f842 5c08 	str.w	r5, [r2, #-8]
  401f2c:	f842 5c04 	str.w	r5, [r2, #-4]
  401f30:	f102 0210 	add.w	r2, r2, #16
  401f34:	d8f2      	bhi.n	401f1c <memset+0x38>
  401f36:	f1a4 0210 	sub.w	r2, r4, #16
  401f3a:	f022 020f 	bic.w	r2, r2, #15
  401f3e:	f004 040f 	and.w	r4, r4, #15
  401f42:	3210      	adds	r2, #16
  401f44:	2c03      	cmp	r4, #3
  401f46:	4413      	add	r3, r2
  401f48:	d90d      	bls.n	401f66 <memset+0x82>
  401f4a:	461e      	mov	r6, r3
  401f4c:	4622      	mov	r2, r4
  401f4e:	3a04      	subs	r2, #4
  401f50:	2a03      	cmp	r2, #3
  401f52:	f846 5b04 	str.w	r5, [r6], #4
  401f56:	d8fa      	bhi.n	401f4e <memset+0x6a>
  401f58:	1f22      	subs	r2, r4, #4
  401f5a:	f022 0203 	bic.w	r2, r2, #3
  401f5e:	3204      	adds	r2, #4
  401f60:	4413      	add	r3, r2
  401f62:	f004 0403 	and.w	r4, r4, #3
  401f66:	b12c      	cbz	r4, 401f74 <memset+0x90>
  401f68:	b2c9      	uxtb	r1, r1
  401f6a:	441c      	add	r4, r3
  401f6c:	f803 1b01 	strb.w	r1, [r3], #1
  401f70:	42a3      	cmp	r3, r4
  401f72:	d1fb      	bne.n	401f6c <memset+0x88>
  401f74:	bc70      	pop	{r4, r5, r6}
  401f76:	4770      	bx	lr
  401f78:	4614      	mov	r4, r2
  401f7a:	4603      	mov	r3, r0
  401f7c:	e7c2      	b.n	401f04 <memset+0x20>
  401f7e:	bf00      	nop

00401f80 <setbuf>:
  401f80:	2900      	cmp	r1, #0
  401f82:	bf0c      	ite	eq
  401f84:	2202      	moveq	r2, #2
  401f86:	2200      	movne	r2, #0
  401f88:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401f8c:	f000 b800 	b.w	401f90 <setvbuf>

00401f90 <setvbuf>:
  401f90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401f94:	4c51      	ldr	r4, [pc, #324]	; (4020dc <setvbuf+0x14c>)
  401f96:	6825      	ldr	r5, [r4, #0]
  401f98:	b083      	sub	sp, #12
  401f9a:	4604      	mov	r4, r0
  401f9c:	460f      	mov	r7, r1
  401f9e:	4690      	mov	r8, r2
  401fa0:	461e      	mov	r6, r3
  401fa2:	b115      	cbz	r5, 401faa <setvbuf+0x1a>
  401fa4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401fa6:	2b00      	cmp	r3, #0
  401fa8:	d079      	beq.n	40209e <setvbuf+0x10e>
  401faa:	f1b8 0f02 	cmp.w	r8, #2
  401fae:	d004      	beq.n	401fba <setvbuf+0x2a>
  401fb0:	f1b8 0f01 	cmp.w	r8, #1
  401fb4:	d87f      	bhi.n	4020b6 <setvbuf+0x126>
  401fb6:	2e00      	cmp	r6, #0
  401fb8:	db7d      	blt.n	4020b6 <setvbuf+0x126>
  401fba:	4621      	mov	r1, r4
  401fbc:	4628      	mov	r0, r5
  401fbe:	f002 fcef 	bl	4049a0 <_fflush_r>
  401fc2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401fc4:	b141      	cbz	r1, 401fd8 <setvbuf+0x48>
  401fc6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401fca:	4299      	cmp	r1, r3
  401fcc:	d002      	beq.n	401fd4 <setvbuf+0x44>
  401fce:	4628      	mov	r0, r5
  401fd0:	f002 fde6 	bl	404ba0 <_free_r>
  401fd4:	2300      	movs	r3, #0
  401fd6:	6323      	str	r3, [r4, #48]	; 0x30
  401fd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401fdc:	2200      	movs	r2, #0
  401fde:	61a2      	str	r2, [r4, #24]
  401fe0:	6062      	str	r2, [r4, #4]
  401fe2:	061a      	lsls	r2, r3, #24
  401fe4:	d454      	bmi.n	402090 <setvbuf+0x100>
  401fe6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401fea:	f023 0303 	bic.w	r3, r3, #3
  401fee:	f1b8 0f02 	cmp.w	r8, #2
  401ff2:	81a3      	strh	r3, [r4, #12]
  401ff4:	d039      	beq.n	40206a <setvbuf+0xda>
  401ff6:	ab01      	add	r3, sp, #4
  401ff8:	466a      	mov	r2, sp
  401ffa:	4621      	mov	r1, r4
  401ffc:	4628      	mov	r0, r5
  401ffe:	f002 fee5 	bl	404dcc <__swhatbuf_r>
  402002:	89a3      	ldrh	r3, [r4, #12]
  402004:	4318      	orrs	r0, r3
  402006:	81a0      	strh	r0, [r4, #12]
  402008:	b326      	cbz	r6, 402054 <setvbuf+0xc4>
  40200a:	b327      	cbz	r7, 402056 <setvbuf+0xc6>
  40200c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40200e:	2b00      	cmp	r3, #0
  402010:	d04d      	beq.n	4020ae <setvbuf+0x11e>
  402012:	9b00      	ldr	r3, [sp, #0]
  402014:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  402018:	6027      	str	r7, [r4, #0]
  40201a:	429e      	cmp	r6, r3
  40201c:	bf1c      	itt	ne
  40201e:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  402022:	81a0      	strhne	r0, [r4, #12]
  402024:	f1b8 0f01 	cmp.w	r8, #1
  402028:	bf08      	it	eq
  40202a:	f040 0001 	orreq.w	r0, r0, #1
  40202e:	b283      	uxth	r3, r0
  402030:	bf08      	it	eq
  402032:	81a0      	strheq	r0, [r4, #12]
  402034:	f003 0008 	and.w	r0, r3, #8
  402038:	b280      	uxth	r0, r0
  40203a:	6127      	str	r7, [r4, #16]
  40203c:	6166      	str	r6, [r4, #20]
  40203e:	b318      	cbz	r0, 402088 <setvbuf+0xf8>
  402040:	f013 0001 	ands.w	r0, r3, #1
  402044:	d02f      	beq.n	4020a6 <setvbuf+0x116>
  402046:	2000      	movs	r0, #0
  402048:	4276      	negs	r6, r6
  40204a:	61a6      	str	r6, [r4, #24]
  40204c:	60a0      	str	r0, [r4, #8]
  40204e:	b003      	add	sp, #12
  402050:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402054:	9e00      	ldr	r6, [sp, #0]
  402056:	4630      	mov	r0, r6
  402058:	f002 fee8 	bl	404e2c <malloc>
  40205c:	4607      	mov	r7, r0
  40205e:	b368      	cbz	r0, 4020bc <setvbuf+0x12c>
  402060:	89a3      	ldrh	r3, [r4, #12]
  402062:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402066:	81a3      	strh	r3, [r4, #12]
  402068:	e7d0      	b.n	40200c <setvbuf+0x7c>
  40206a:	2000      	movs	r0, #0
  40206c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402070:	f043 0302 	orr.w	r3, r3, #2
  402074:	2500      	movs	r5, #0
  402076:	2101      	movs	r1, #1
  402078:	81a3      	strh	r3, [r4, #12]
  40207a:	60a5      	str	r5, [r4, #8]
  40207c:	6022      	str	r2, [r4, #0]
  40207e:	6122      	str	r2, [r4, #16]
  402080:	6161      	str	r1, [r4, #20]
  402082:	b003      	add	sp, #12
  402084:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402088:	60a0      	str	r0, [r4, #8]
  40208a:	b003      	add	sp, #12
  40208c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402090:	6921      	ldr	r1, [r4, #16]
  402092:	4628      	mov	r0, r5
  402094:	f002 fd84 	bl	404ba0 <_free_r>
  402098:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40209c:	e7a3      	b.n	401fe6 <setvbuf+0x56>
  40209e:	4628      	mov	r0, r5
  4020a0:	f002 fd12 	bl	404ac8 <__sinit>
  4020a4:	e781      	b.n	401faa <setvbuf+0x1a>
  4020a6:	60a6      	str	r6, [r4, #8]
  4020a8:	b003      	add	sp, #12
  4020aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4020ae:	4628      	mov	r0, r5
  4020b0:	f002 fd0a 	bl	404ac8 <__sinit>
  4020b4:	e7ad      	b.n	402012 <setvbuf+0x82>
  4020b6:	f04f 30ff 	mov.w	r0, #4294967295
  4020ba:	e7e2      	b.n	402082 <setvbuf+0xf2>
  4020bc:	f8dd 9000 	ldr.w	r9, [sp]
  4020c0:	45b1      	cmp	r9, r6
  4020c2:	d006      	beq.n	4020d2 <setvbuf+0x142>
  4020c4:	4648      	mov	r0, r9
  4020c6:	f002 feb1 	bl	404e2c <malloc>
  4020ca:	4607      	mov	r7, r0
  4020cc:	b108      	cbz	r0, 4020d2 <setvbuf+0x142>
  4020ce:	464e      	mov	r6, r9
  4020d0:	e7c6      	b.n	402060 <setvbuf+0xd0>
  4020d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4020d6:	f04f 30ff 	mov.w	r0, #4294967295
  4020da:	e7c7      	b.n	40206c <setvbuf+0xdc>
  4020dc:	20000450 	.word	0x20000450

004020e0 <sprintf>:
  4020e0:	b40e      	push	{r1, r2, r3}
  4020e2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4020e4:	b09c      	sub	sp, #112	; 0x70
  4020e6:	ab21      	add	r3, sp, #132	; 0x84
  4020e8:	490f      	ldr	r1, [pc, #60]	; (402128 <sprintf+0x48>)
  4020ea:	f853 2b04 	ldr.w	r2, [r3], #4
  4020ee:	9301      	str	r3, [sp, #4]
  4020f0:	4605      	mov	r5, r0
  4020f2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4020f6:	6808      	ldr	r0, [r1, #0]
  4020f8:	9502      	str	r5, [sp, #8]
  4020fa:	f44f 7702 	mov.w	r7, #520	; 0x208
  4020fe:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402102:	a902      	add	r1, sp, #8
  402104:	9506      	str	r5, [sp, #24]
  402106:	f8ad 7014 	strh.w	r7, [sp, #20]
  40210a:	9404      	str	r4, [sp, #16]
  40210c:	9407      	str	r4, [sp, #28]
  40210e:	f8ad 6016 	strh.w	r6, [sp, #22]
  402112:	f000 f883 	bl	40221c <_svfprintf_r>
  402116:	9b02      	ldr	r3, [sp, #8]
  402118:	2200      	movs	r2, #0
  40211a:	701a      	strb	r2, [r3, #0]
  40211c:	b01c      	add	sp, #112	; 0x70
  40211e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402122:	b003      	add	sp, #12
  402124:	4770      	bx	lr
  402126:	bf00      	nop
  402128:	20000450 	.word	0x20000450
	...

00402140 <strlen>:
  402140:	f890 f000 	pld	[r0]
  402144:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402148:	f020 0107 	bic.w	r1, r0, #7
  40214c:	f06f 0c00 	mvn.w	ip, #0
  402150:	f010 0407 	ands.w	r4, r0, #7
  402154:	f891 f020 	pld	[r1, #32]
  402158:	f040 8049 	bne.w	4021ee <strlen+0xae>
  40215c:	f04f 0400 	mov.w	r4, #0
  402160:	f06f 0007 	mvn.w	r0, #7
  402164:	e9d1 2300 	ldrd	r2, r3, [r1]
  402168:	f891 f040 	pld	[r1, #64]	; 0x40
  40216c:	f100 0008 	add.w	r0, r0, #8
  402170:	fa82 f24c 	uadd8	r2, r2, ip
  402174:	faa4 f28c 	sel	r2, r4, ip
  402178:	fa83 f34c 	uadd8	r3, r3, ip
  40217c:	faa2 f38c 	sel	r3, r2, ip
  402180:	bb4b      	cbnz	r3, 4021d6 <strlen+0x96>
  402182:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402186:	fa82 f24c 	uadd8	r2, r2, ip
  40218a:	f100 0008 	add.w	r0, r0, #8
  40218e:	faa4 f28c 	sel	r2, r4, ip
  402192:	fa83 f34c 	uadd8	r3, r3, ip
  402196:	faa2 f38c 	sel	r3, r2, ip
  40219a:	b9e3      	cbnz	r3, 4021d6 <strlen+0x96>
  40219c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4021a0:	fa82 f24c 	uadd8	r2, r2, ip
  4021a4:	f100 0008 	add.w	r0, r0, #8
  4021a8:	faa4 f28c 	sel	r2, r4, ip
  4021ac:	fa83 f34c 	uadd8	r3, r3, ip
  4021b0:	faa2 f38c 	sel	r3, r2, ip
  4021b4:	b97b      	cbnz	r3, 4021d6 <strlen+0x96>
  4021b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4021ba:	f101 0120 	add.w	r1, r1, #32
  4021be:	fa82 f24c 	uadd8	r2, r2, ip
  4021c2:	f100 0008 	add.w	r0, r0, #8
  4021c6:	faa4 f28c 	sel	r2, r4, ip
  4021ca:	fa83 f34c 	uadd8	r3, r3, ip
  4021ce:	faa2 f38c 	sel	r3, r2, ip
  4021d2:	2b00      	cmp	r3, #0
  4021d4:	d0c6      	beq.n	402164 <strlen+0x24>
  4021d6:	2a00      	cmp	r2, #0
  4021d8:	bf04      	itt	eq
  4021da:	3004      	addeq	r0, #4
  4021dc:	461a      	moveq	r2, r3
  4021de:	ba12      	rev	r2, r2
  4021e0:	fab2 f282 	clz	r2, r2
  4021e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4021e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4021ec:	4770      	bx	lr
  4021ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4021f2:	f004 0503 	and.w	r5, r4, #3
  4021f6:	f1c4 0000 	rsb	r0, r4, #0
  4021fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4021fe:	f014 0f04 	tst.w	r4, #4
  402202:	f891 f040 	pld	[r1, #64]	; 0x40
  402206:	fa0c f505 	lsl.w	r5, ip, r5
  40220a:	ea62 0205 	orn	r2, r2, r5
  40220e:	bf1c      	itt	ne
  402210:	ea63 0305 	ornne	r3, r3, r5
  402214:	4662      	movne	r2, ip
  402216:	f04f 0400 	mov.w	r4, #0
  40221a:	e7a9      	b.n	402170 <strlen+0x30>

0040221c <_svfprintf_r>:
  40221c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402220:	b0c1      	sub	sp, #260	; 0x104
  402222:	460c      	mov	r4, r1
  402224:	9109      	str	r1, [sp, #36]	; 0x24
  402226:	4615      	mov	r5, r2
  402228:	930e      	str	r3, [sp, #56]	; 0x38
  40222a:	900a      	str	r0, [sp, #40]	; 0x28
  40222c:	f002 fdca 	bl	404dc4 <_localeconv_r>
  402230:	6803      	ldr	r3, [r0, #0]
  402232:	9317      	str	r3, [sp, #92]	; 0x5c
  402234:	4618      	mov	r0, r3
  402236:	f7ff ff83 	bl	402140 <strlen>
  40223a:	89a3      	ldrh	r3, [r4, #12]
  40223c:	9016      	str	r0, [sp, #88]	; 0x58
  40223e:	061e      	lsls	r6, r3, #24
  402240:	d503      	bpl.n	40224a <_svfprintf_r+0x2e>
  402242:	6923      	ldr	r3, [r4, #16]
  402244:	2b00      	cmp	r3, #0
  402246:	f001 8119 	beq.w	40347c <_svfprintf_r+0x1260>
  40224a:	2300      	movs	r3, #0
  40224c:	461a      	mov	r2, r3
  40224e:	9312      	str	r3, [sp, #72]	; 0x48
  402250:	9325      	str	r3, [sp, #148]	; 0x94
  402252:	9324      	str	r3, [sp, #144]	; 0x90
  402254:	9319      	str	r3, [sp, #100]	; 0x64
  402256:	930b      	str	r3, [sp, #44]	; 0x2c
  402258:	f8df a464 	ldr.w	sl, [pc, #1124]	; 4026c0 <_svfprintf_r+0x4a4>
  40225c:	9214      	str	r2, [sp, #80]	; 0x50
  40225e:	ab30      	add	r3, sp, #192	; 0xc0
  402260:	9323      	str	r3, [sp, #140]	; 0x8c
  402262:	4699      	mov	r9, r3
  402264:	9215      	str	r2, [sp, #84]	; 0x54
  402266:	46a8      	mov	r8, r5
  402268:	f898 3000 	ldrb.w	r3, [r8]
  40226c:	4644      	mov	r4, r8
  40226e:	b1eb      	cbz	r3, 4022ac <_svfprintf_r+0x90>
  402270:	2b25      	cmp	r3, #37	; 0x25
  402272:	d102      	bne.n	40227a <_svfprintf_r+0x5e>
  402274:	e01a      	b.n	4022ac <_svfprintf_r+0x90>
  402276:	2b25      	cmp	r3, #37	; 0x25
  402278:	d003      	beq.n	402282 <_svfprintf_r+0x66>
  40227a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40227e:	2b00      	cmp	r3, #0
  402280:	d1f9      	bne.n	402276 <_svfprintf_r+0x5a>
  402282:	ebc8 0504 	rsb	r5, r8, r4
  402286:	b18d      	cbz	r5, 4022ac <_svfprintf_r+0x90>
  402288:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40228a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40228c:	f8c9 8000 	str.w	r8, [r9]
  402290:	3301      	adds	r3, #1
  402292:	442a      	add	r2, r5
  402294:	2b07      	cmp	r3, #7
  402296:	f8c9 5004 	str.w	r5, [r9, #4]
  40229a:	9225      	str	r2, [sp, #148]	; 0x94
  40229c:	9324      	str	r3, [sp, #144]	; 0x90
  40229e:	f300 80a6 	bgt.w	4023ee <_svfprintf_r+0x1d2>
  4022a2:	f109 0908 	add.w	r9, r9, #8
  4022a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4022a8:	442b      	add	r3, r5
  4022aa:	930b      	str	r3, [sp, #44]	; 0x2c
  4022ac:	7823      	ldrb	r3, [r4, #0]
  4022ae:	2b00      	cmp	r3, #0
  4022b0:	f000 80a6 	beq.w	402400 <_svfprintf_r+0x1e4>
  4022b4:	2300      	movs	r3, #0
  4022b6:	461a      	mov	r2, r3
  4022b8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4022bc:	4619      	mov	r1, r3
  4022be:	930c      	str	r3, [sp, #48]	; 0x30
  4022c0:	9307      	str	r3, [sp, #28]
  4022c2:	f04f 3bff 	mov.w	fp, #4294967295
  4022c6:	7863      	ldrb	r3, [r4, #1]
  4022c8:	f104 0801 	add.w	r8, r4, #1
  4022cc:	465d      	mov	r5, fp
  4022ce:	f108 0801 	add.w	r8, r8, #1
  4022d2:	f1a3 0020 	sub.w	r0, r3, #32
  4022d6:	2858      	cmp	r0, #88	; 0x58
  4022d8:	f200 8425 	bhi.w	402b26 <_svfprintf_r+0x90a>
  4022dc:	e8df f010 	tbh	[pc, r0, lsl #1]
  4022e0:	04230388 	.word	0x04230388
  4022e4:	03900423 	.word	0x03900423
  4022e8:	04230423 	.word	0x04230423
  4022ec:	04230423 	.word	0x04230423
  4022f0:	04230423 	.word	0x04230423
  4022f4:	03a50397 	.word	0x03a50397
  4022f8:	005d0423 	.word	0x005d0423
  4022fc:	042300e2 	.word	0x042300e2
  402300:	010500fe 	.word	0x010500fe
  402304:	01050105 	.word	0x01050105
  402308:	01050105 	.word	0x01050105
  40230c:	01050105 	.word	0x01050105
  402310:	01050105 	.word	0x01050105
  402314:	04230423 	.word	0x04230423
  402318:	04230423 	.word	0x04230423
  40231c:	04230423 	.word	0x04230423
  402320:	04230423 	.word	0x04230423
  402324:	04230423 	.word	0x04230423
  402328:	02810115 	.word	0x02810115
  40232c:	02810423 	.word	0x02810423
  402330:	04230423 	.word	0x04230423
  402334:	04230423 	.word	0x04230423
  402338:	042302c6 	.word	0x042302c6
  40233c:	02cd0423 	.word	0x02cd0423
  402340:	04230423 	.word	0x04230423
  402344:	04230423 	.word	0x04230423
  402348:	02f70423 	.word	0x02f70423
  40234c:	04230423 	.word	0x04230423
  402350:	04230325 	.word	0x04230325
  402354:	04230423 	.word	0x04230423
  402358:	04230423 	.word	0x04230423
  40235c:	04230423 	.word	0x04230423
  402360:	04230423 	.word	0x04230423
  402364:	03660423 	.word	0x03660423
  402368:	02810379 	.word	0x02810379
  40236c:	02810281 	.word	0x02810281
  402370:	03790381 	.word	0x03790381
  402374:	04230423 	.word	0x04230423
  402378:	042303d1 	.word	0x042303d1
  40237c:	00a303db 	.word	0x00a303db
  402380:	03ee0064 	.word	0x03ee0064
  402384:	03f50423 	.word	0x03f50423
  402388:	03aa0423 	.word	0x03aa0423
  40238c:	04230423 	.word	0x04230423
  402390:	03bc      	.short	0x03bc
  402392:	980c      	ldr	r0, [sp, #48]	; 0x30
  402394:	930e      	str	r3, [sp, #56]	; 0x38
  402396:	4240      	negs	r0, r0
  402398:	900c      	str	r0, [sp, #48]	; 0x30
  40239a:	9b07      	ldr	r3, [sp, #28]
  40239c:	f043 0304 	orr.w	r3, r3, #4
  4023a0:	9307      	str	r3, [sp, #28]
  4023a2:	f898 3000 	ldrb.w	r3, [r8]
  4023a6:	e792      	b.n	4022ce <_svfprintf_r+0xb2>
  4023a8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4023aa:	46ab      	mov	fp, r5
  4023ac:	2100      	movs	r1, #0
  4023ae:	6804      	ldr	r4, [r0, #0]
  4023b0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4023b4:	1d07      	adds	r7, r0, #4
  4023b6:	9807      	ldr	r0, [sp, #28]
  4023b8:	2330      	movs	r3, #48	; 0x30
  4023ba:	2278      	movs	r2, #120	; 0x78
  4023bc:	458b      	cmp	fp, r1
  4023be:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4023c2:	f04f 0500 	mov.w	r5, #0
  4023c6:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  4023ca:	f040 0302 	orr.w	r3, r0, #2
  4023ce:	f2c0 83c7 	blt.w	402b60 <_svfprintf_r+0x944>
  4023d2:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  4023d6:	f043 0302 	orr.w	r3, r3, #2
  4023da:	9307      	str	r3, [sp, #28]
  4023dc:	ea54 0305 	orrs.w	r3, r4, r5
  4023e0:	970e      	str	r7, [sp, #56]	; 0x38
  4023e2:	f000 8393 	beq.w	402b0c <_svfprintf_r+0x8f0>
  4023e6:	460f      	mov	r7, r1
  4023e8:	9211      	str	r2, [sp, #68]	; 0x44
  4023ea:	48b3      	ldr	r0, [pc, #716]	; (4026b8 <_svfprintf_r+0x49c>)
  4023ec:	e2ce      	b.n	40298c <_svfprintf_r+0x770>
  4023ee:	aa23      	add	r2, sp, #140	; 0x8c
  4023f0:	9909      	ldr	r1, [sp, #36]	; 0x24
  4023f2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4023f4:	f003 fe82 	bl	4060fc <__ssprint_r>
  4023f8:	b948      	cbnz	r0, 40240e <_svfprintf_r+0x1f2>
  4023fa:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4023fe:	e752      	b.n	4022a6 <_svfprintf_r+0x8a>
  402400:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402402:	b123      	cbz	r3, 40240e <_svfprintf_r+0x1f2>
  402404:	980a      	ldr	r0, [sp, #40]	; 0x28
  402406:	9909      	ldr	r1, [sp, #36]	; 0x24
  402408:	aa23      	add	r2, sp, #140	; 0x8c
  40240a:	f003 fe77 	bl	4060fc <__ssprint_r>
  40240e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402410:	899b      	ldrh	r3, [r3, #12]
  402412:	f013 0f40 	tst.w	r3, #64	; 0x40
  402416:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402418:	bf18      	it	ne
  40241a:	f04f 33ff 	movne.w	r3, #4294967295
  40241e:	4618      	mov	r0, r3
  402420:	b041      	add	sp, #260	; 0x104
  402422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402426:	9311      	str	r3, [sp, #68]	; 0x44
  402428:	46ab      	mov	fp, r5
  40242a:	2a00      	cmp	r2, #0
  40242c:	f041 8223 	bne.w	403876 <_svfprintf_r+0x165a>
  402430:	9a07      	ldr	r2, [sp, #28]
  402432:	f012 0320 	ands.w	r3, r2, #32
  402436:	f000 822e 	beq.w	402896 <_svfprintf_r+0x67a>
  40243a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40243c:	3707      	adds	r7, #7
  40243e:	f027 0307 	bic.w	r3, r7, #7
  402442:	2700      	movs	r7, #0
  402444:	f103 0108 	add.w	r1, r3, #8
  402448:	45bb      	cmp	fp, r7
  40244a:	910e      	str	r1, [sp, #56]	; 0x38
  40244c:	e9d3 4500 	ldrd	r4, r5, [r3]
  402450:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402454:	f2c0 8752 	blt.w	4032fc <_svfprintf_r+0x10e0>
  402458:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40245c:	9307      	str	r3, [sp, #28]
  40245e:	ea54 0305 	orrs.w	r3, r4, r5
  402462:	f000 8375 	beq.w	402b50 <_svfprintf_r+0x934>
  402466:	ae30      	add	r6, sp, #192	; 0xc0
  402468:	08e2      	lsrs	r2, r4, #3
  40246a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40246e:	08e9      	lsrs	r1, r5, #3
  402470:	f004 0307 	and.w	r3, r4, #7
  402474:	460d      	mov	r5, r1
  402476:	4614      	mov	r4, r2
  402478:	3330      	adds	r3, #48	; 0x30
  40247a:	ea54 0205 	orrs.w	r2, r4, r5
  40247e:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402482:	d1f1      	bne.n	402468 <_svfprintf_r+0x24c>
  402484:	9a07      	ldr	r2, [sp, #28]
  402486:	07d1      	lsls	r1, r2, #31
  402488:	f140 8084 	bpl.w	402594 <_svfprintf_r+0x378>
  40248c:	2b30      	cmp	r3, #48	; 0x30
  40248e:	f000 8081 	beq.w	402594 <_svfprintf_r+0x378>
  402492:	2230      	movs	r2, #48	; 0x30
  402494:	1e73      	subs	r3, r6, #1
  402496:	f806 2c01 	strb.w	r2, [r6, #-1]
  40249a:	aa30      	add	r2, sp, #192	; 0xc0
  40249c:	1ad2      	subs	r2, r2, r3
  40249e:	920d      	str	r2, [sp, #52]	; 0x34
  4024a0:	461e      	mov	r6, r3
  4024a2:	e07a      	b.n	40259a <_svfprintf_r+0x37e>
  4024a4:	f898 3000 	ldrb.w	r3, [r8]
  4024a8:	2b2a      	cmp	r3, #42	; 0x2a
  4024aa:	f108 0401 	add.w	r4, r8, #1
  4024ae:	f001 81b1 	beq.w	403814 <_svfprintf_r+0x15f8>
  4024b2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4024b6:	2809      	cmp	r0, #9
  4024b8:	bf98      	it	ls
  4024ba:	2500      	movls	r5, #0
  4024bc:	f201 8164 	bhi.w	403788 <_svfprintf_r+0x156c>
  4024c0:	f814 3b01 	ldrb.w	r3, [r4], #1
  4024c4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4024c8:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  4024cc:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4024d0:	2809      	cmp	r0, #9
  4024d2:	d9f5      	bls.n	4024c0 <_svfprintf_r+0x2a4>
  4024d4:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  4024d8:	46a0      	mov	r8, r4
  4024da:	e6fa      	b.n	4022d2 <_svfprintf_r+0xb6>
  4024dc:	9b07      	ldr	r3, [sp, #28]
  4024de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4024e2:	9307      	str	r3, [sp, #28]
  4024e4:	f898 3000 	ldrb.w	r3, [r8]
  4024e8:	e6f1      	b.n	4022ce <_svfprintf_r+0xb2>
  4024ea:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4024ee:	2300      	movs	r3, #0
  4024f0:	461c      	mov	r4, r3
  4024f2:	f818 3b01 	ldrb.w	r3, [r8], #1
  4024f6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4024fa:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4024fe:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402502:	2809      	cmp	r0, #9
  402504:	d9f5      	bls.n	4024f2 <_svfprintf_r+0x2d6>
  402506:	940c      	str	r4, [sp, #48]	; 0x30
  402508:	e6e3      	b.n	4022d2 <_svfprintf_r+0xb6>
  40250a:	9311      	str	r3, [sp, #68]	; 0x44
  40250c:	46ab      	mov	fp, r5
  40250e:	2a00      	cmp	r2, #0
  402510:	f041 81c9 	bne.w	4038a6 <_svfprintf_r+0x168a>
  402514:	9b07      	ldr	r3, [sp, #28]
  402516:	f043 0310 	orr.w	r3, r3, #16
  40251a:	9307      	str	r3, [sp, #28]
  40251c:	9b07      	ldr	r3, [sp, #28]
  40251e:	0698      	lsls	r0, r3, #26
  402520:	f140 8530 	bpl.w	402f84 <_svfprintf_r+0xd68>
  402524:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402526:	3707      	adds	r7, #7
  402528:	f027 0707 	bic.w	r7, r7, #7
  40252c:	e9d7 2300 	ldrd	r2, r3, [r7]
  402530:	f107 0108 	add.w	r1, r7, #8
  402534:	910e      	str	r1, [sp, #56]	; 0x38
  402536:	4614      	mov	r4, r2
  402538:	461d      	mov	r5, r3
  40253a:	2a00      	cmp	r2, #0
  40253c:	f173 0300 	sbcs.w	r3, r3, #0
  402540:	f2c0 855b 	blt.w	402ffa <_svfprintf_r+0xdde>
  402544:	f1bb 0f00 	cmp.w	fp, #0
  402548:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40254c:	f2c0 8538 	blt.w	402fc0 <_svfprintf_r+0xda4>
  402550:	9b07      	ldr	r3, [sp, #28]
  402552:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402556:	9307      	str	r3, [sp, #28]
  402558:	ea54 0305 	orrs.w	r3, r4, r5
  40255c:	f000 81db 	beq.w	402916 <_svfprintf_r+0x6fa>
  402560:	2d00      	cmp	r5, #0
  402562:	bf08      	it	eq
  402564:	2c0a      	cmpeq	r4, #10
  402566:	f0c0 81db 	bcc.w	402920 <_svfprintf_r+0x704>
  40256a:	ae30      	add	r6, sp, #192	; 0xc0
  40256c:	4620      	mov	r0, r4
  40256e:	4629      	mov	r1, r5
  402570:	220a      	movs	r2, #10
  402572:	2300      	movs	r3, #0
  402574:	f004 fbfe 	bl	406d74 <__aeabi_uldivmod>
  402578:	3230      	adds	r2, #48	; 0x30
  40257a:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40257e:	4620      	mov	r0, r4
  402580:	4629      	mov	r1, r5
  402582:	2300      	movs	r3, #0
  402584:	220a      	movs	r2, #10
  402586:	f004 fbf5 	bl	406d74 <__aeabi_uldivmod>
  40258a:	4604      	mov	r4, r0
  40258c:	460d      	mov	r5, r1
  40258e:	ea54 0305 	orrs.w	r3, r4, r5
  402592:	d1eb      	bne.n	40256c <_svfprintf_r+0x350>
  402594:	ab30      	add	r3, sp, #192	; 0xc0
  402596:	1b9b      	subs	r3, r3, r6
  402598:	930d      	str	r3, [sp, #52]	; 0x34
  40259a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40259c:	455b      	cmp	r3, fp
  40259e:	bfb8      	it	lt
  4025a0:	465b      	movlt	r3, fp
  4025a2:	9308      	str	r3, [sp, #32]
  4025a4:	2300      	movs	r3, #0
  4025a6:	9313      	str	r3, [sp, #76]	; 0x4c
  4025a8:	b117      	cbz	r7, 4025b0 <_svfprintf_r+0x394>
  4025aa:	9b08      	ldr	r3, [sp, #32]
  4025ac:	3301      	adds	r3, #1
  4025ae:	9308      	str	r3, [sp, #32]
  4025b0:	9b07      	ldr	r3, [sp, #28]
  4025b2:	f013 0302 	ands.w	r3, r3, #2
  4025b6:	930f      	str	r3, [sp, #60]	; 0x3c
  4025b8:	d002      	beq.n	4025c0 <_svfprintf_r+0x3a4>
  4025ba:	9b08      	ldr	r3, [sp, #32]
  4025bc:	3302      	adds	r3, #2
  4025be:	9308      	str	r3, [sp, #32]
  4025c0:	9b07      	ldr	r3, [sp, #28]
  4025c2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4025c6:	9310      	str	r3, [sp, #64]	; 0x40
  4025c8:	f040 82d7 	bne.w	402b7a <_svfprintf_r+0x95e>
  4025cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4025ce:	9a08      	ldr	r2, [sp, #32]
  4025d0:	1a9d      	subs	r5, r3, r2
  4025d2:	2d00      	cmp	r5, #0
  4025d4:	f340 82d1 	ble.w	402b7a <_svfprintf_r+0x95e>
  4025d8:	2d10      	cmp	r5, #16
  4025da:	9925      	ldr	r1, [sp, #148]	; 0x94
  4025dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4025de:	4f37      	ldr	r7, [pc, #220]	; (4026bc <_svfprintf_r+0x4a0>)
  4025e0:	dd27      	ble.n	402632 <_svfprintf_r+0x416>
  4025e2:	9618      	str	r6, [sp, #96]	; 0x60
  4025e4:	4648      	mov	r0, r9
  4025e6:	2410      	movs	r4, #16
  4025e8:	46b9      	mov	r9, r7
  4025ea:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4025ec:	462f      	mov	r7, r5
  4025ee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4025f0:	e004      	b.n	4025fc <_svfprintf_r+0x3e0>
  4025f2:	3f10      	subs	r7, #16
  4025f4:	2f10      	cmp	r7, #16
  4025f6:	f100 0008 	add.w	r0, r0, #8
  4025fa:	dd16      	ble.n	40262a <_svfprintf_r+0x40e>
  4025fc:	3201      	adds	r2, #1
  4025fe:	4b2f      	ldr	r3, [pc, #188]	; (4026bc <_svfprintf_r+0x4a0>)
  402600:	9224      	str	r2, [sp, #144]	; 0x90
  402602:	3110      	adds	r1, #16
  402604:	2a07      	cmp	r2, #7
  402606:	9125      	str	r1, [sp, #148]	; 0x94
  402608:	e880 0018 	stmia.w	r0, {r3, r4}
  40260c:	ddf1      	ble.n	4025f2 <_svfprintf_r+0x3d6>
  40260e:	aa23      	add	r2, sp, #140	; 0x8c
  402610:	4631      	mov	r1, r6
  402612:	4628      	mov	r0, r5
  402614:	f003 fd72 	bl	4060fc <__ssprint_r>
  402618:	2800      	cmp	r0, #0
  40261a:	f47f aef8 	bne.w	40240e <_svfprintf_r+0x1f2>
  40261e:	3f10      	subs	r7, #16
  402620:	2f10      	cmp	r7, #16
  402622:	9925      	ldr	r1, [sp, #148]	; 0x94
  402624:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402626:	a830      	add	r0, sp, #192	; 0xc0
  402628:	dce8      	bgt.n	4025fc <_svfprintf_r+0x3e0>
  40262a:	9e18      	ldr	r6, [sp, #96]	; 0x60
  40262c:	463d      	mov	r5, r7
  40262e:	464f      	mov	r7, r9
  402630:	4681      	mov	r9, r0
  402632:	3201      	adds	r2, #1
  402634:	186c      	adds	r4, r5, r1
  402636:	2a07      	cmp	r2, #7
  402638:	9425      	str	r4, [sp, #148]	; 0x94
  40263a:	9224      	str	r2, [sp, #144]	; 0x90
  40263c:	f8c9 7000 	str.w	r7, [r9]
  402640:	f8c9 5004 	str.w	r5, [r9, #4]
  402644:	f300 8428 	bgt.w	402e98 <_svfprintf_r+0xc7c>
  402648:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40264c:	f109 0908 	add.w	r9, r9, #8
  402650:	b177      	cbz	r7, 402670 <_svfprintf_r+0x454>
  402652:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402654:	3301      	adds	r3, #1
  402656:	3401      	adds	r4, #1
  402658:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  40265c:	2201      	movs	r2, #1
  40265e:	2b07      	cmp	r3, #7
  402660:	9425      	str	r4, [sp, #148]	; 0x94
  402662:	9324      	str	r3, [sp, #144]	; 0x90
  402664:	e889 0006 	stmia.w	r9, {r1, r2}
  402668:	f300 83a0 	bgt.w	402dac <_svfprintf_r+0xb90>
  40266c:	f109 0908 	add.w	r9, r9, #8
  402670:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402672:	b16b      	cbz	r3, 402690 <_svfprintf_r+0x474>
  402674:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402676:	3301      	adds	r3, #1
  402678:	3402      	adds	r4, #2
  40267a:	a91c      	add	r1, sp, #112	; 0x70
  40267c:	2202      	movs	r2, #2
  40267e:	2b07      	cmp	r3, #7
  402680:	9425      	str	r4, [sp, #148]	; 0x94
  402682:	9324      	str	r3, [sp, #144]	; 0x90
  402684:	e889 0006 	stmia.w	r9, {r1, r2}
  402688:	f300 839c 	bgt.w	402dc4 <_svfprintf_r+0xba8>
  40268c:	f109 0908 	add.w	r9, r9, #8
  402690:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402692:	2b80      	cmp	r3, #128	; 0x80
  402694:	f000 82d5 	beq.w	402c42 <_svfprintf_r+0xa26>
  402698:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40269a:	ebc3 070b 	rsb	r7, r3, fp
  40269e:	2f00      	cmp	r7, #0
  4026a0:	dd39      	ble.n	402716 <_svfprintf_r+0x4fa>
  4026a2:	4a07      	ldr	r2, [pc, #28]	; (4026c0 <_svfprintf_r+0x4a4>)
  4026a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4026a6:	920f      	str	r2, [sp, #60]	; 0x3c
  4026a8:	2f10      	cmp	r7, #16
  4026aa:	dd28      	ble.n	4026fe <_svfprintf_r+0x4e2>
  4026ac:	4622      	mov	r2, r4
  4026ae:	f04f 0b10 	mov.w	fp, #16
  4026b2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4026b4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4026b6:	e00a      	b.n	4026ce <_svfprintf_r+0x4b2>
  4026b8:	00407884 	.word	0x00407884
  4026bc:	004078a4 	.word	0x004078a4
  4026c0:	00407850 	.word	0x00407850
  4026c4:	3f10      	subs	r7, #16
  4026c6:	2f10      	cmp	r7, #16
  4026c8:	f109 0908 	add.w	r9, r9, #8
  4026cc:	dd16      	ble.n	4026fc <_svfprintf_r+0x4e0>
  4026ce:	3301      	adds	r3, #1
  4026d0:	3210      	adds	r2, #16
  4026d2:	2b07      	cmp	r3, #7
  4026d4:	9225      	str	r2, [sp, #148]	; 0x94
  4026d6:	9324      	str	r3, [sp, #144]	; 0x90
  4026d8:	e889 0c00 	stmia.w	r9, {sl, fp}
  4026dc:	ddf2      	ble.n	4026c4 <_svfprintf_r+0x4a8>
  4026de:	aa23      	add	r2, sp, #140	; 0x8c
  4026e0:	4621      	mov	r1, r4
  4026e2:	4628      	mov	r0, r5
  4026e4:	f003 fd0a 	bl	4060fc <__ssprint_r>
  4026e8:	2800      	cmp	r0, #0
  4026ea:	f47f ae90 	bne.w	40240e <_svfprintf_r+0x1f2>
  4026ee:	3f10      	subs	r7, #16
  4026f0:	2f10      	cmp	r7, #16
  4026f2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4026f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4026f6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4026fa:	dce8      	bgt.n	4026ce <_svfprintf_r+0x4b2>
  4026fc:	4614      	mov	r4, r2
  4026fe:	3301      	adds	r3, #1
  402700:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402702:	9324      	str	r3, [sp, #144]	; 0x90
  402704:	443c      	add	r4, r7
  402706:	2b07      	cmp	r3, #7
  402708:	9425      	str	r4, [sp, #148]	; 0x94
  40270a:	e889 0084 	stmia.w	r9, {r2, r7}
  40270e:	f300 8341 	bgt.w	402d94 <_svfprintf_r+0xb78>
  402712:	f109 0908 	add.w	r9, r9, #8
  402716:	9b07      	ldr	r3, [sp, #28]
  402718:	05da      	lsls	r2, r3, #23
  40271a:	f100 8230 	bmi.w	402b7e <_svfprintf_r+0x962>
  40271e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402720:	990d      	ldr	r1, [sp, #52]	; 0x34
  402722:	f8c9 6000 	str.w	r6, [r9]
  402726:	3301      	adds	r3, #1
  402728:	440c      	add	r4, r1
  40272a:	2b07      	cmp	r3, #7
  40272c:	9425      	str	r4, [sp, #148]	; 0x94
  40272e:	f8c9 1004 	str.w	r1, [r9, #4]
  402732:	9324      	str	r3, [sp, #144]	; 0x90
  402734:	f300 8318 	bgt.w	402d68 <_svfprintf_r+0xb4c>
  402738:	f109 0908 	add.w	r9, r9, #8
  40273c:	9b07      	ldr	r3, [sp, #28]
  40273e:	0759      	lsls	r1, r3, #29
  402740:	d53f      	bpl.n	4027c2 <_svfprintf_r+0x5a6>
  402742:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402744:	9a08      	ldr	r2, [sp, #32]
  402746:	1a9d      	subs	r5, r3, r2
  402748:	2d00      	cmp	r5, #0
  40274a:	dd3a      	ble.n	4027c2 <_svfprintf_r+0x5a6>
  40274c:	2d10      	cmp	r5, #16
  40274e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402750:	4fbc      	ldr	r7, [pc, #752]	; (402a44 <_svfprintf_r+0x828>)
  402752:	dd23      	ble.n	40279c <_svfprintf_r+0x580>
  402754:	4622      	mov	r2, r4
  402756:	2610      	movs	r6, #16
  402758:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40275c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40275e:	e004      	b.n	40276a <_svfprintf_r+0x54e>
  402760:	3d10      	subs	r5, #16
  402762:	2d10      	cmp	r5, #16
  402764:	f109 0908 	add.w	r9, r9, #8
  402768:	dd17      	ble.n	40279a <_svfprintf_r+0x57e>
  40276a:	3301      	adds	r3, #1
  40276c:	49b5      	ldr	r1, [pc, #724]	; (402a44 <_svfprintf_r+0x828>)
  40276e:	9324      	str	r3, [sp, #144]	; 0x90
  402770:	3210      	adds	r2, #16
  402772:	2b07      	cmp	r3, #7
  402774:	9225      	str	r2, [sp, #148]	; 0x94
  402776:	e889 0042 	stmia.w	r9, {r1, r6}
  40277a:	ddf1      	ble.n	402760 <_svfprintf_r+0x544>
  40277c:	aa23      	add	r2, sp, #140	; 0x8c
  40277e:	4621      	mov	r1, r4
  402780:	4658      	mov	r0, fp
  402782:	f003 fcbb 	bl	4060fc <__ssprint_r>
  402786:	2800      	cmp	r0, #0
  402788:	f47f ae41 	bne.w	40240e <_svfprintf_r+0x1f2>
  40278c:	3d10      	subs	r5, #16
  40278e:	2d10      	cmp	r5, #16
  402790:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402792:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402794:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402798:	dce7      	bgt.n	40276a <_svfprintf_r+0x54e>
  40279a:	4614      	mov	r4, r2
  40279c:	3301      	adds	r3, #1
  40279e:	442c      	add	r4, r5
  4027a0:	2b07      	cmp	r3, #7
  4027a2:	9425      	str	r4, [sp, #148]	; 0x94
  4027a4:	9324      	str	r3, [sp, #144]	; 0x90
  4027a6:	f8c9 7000 	str.w	r7, [r9]
  4027aa:	f8c9 5004 	str.w	r5, [r9, #4]
  4027ae:	dd08      	ble.n	4027c2 <_svfprintf_r+0x5a6>
  4027b0:	aa23      	add	r2, sp, #140	; 0x8c
  4027b2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4027b4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4027b6:	f003 fca1 	bl	4060fc <__ssprint_r>
  4027ba:	2800      	cmp	r0, #0
  4027bc:	f47f ae27 	bne.w	40240e <_svfprintf_r+0x1f2>
  4027c0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4027c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4027c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4027c6:	9908      	ldr	r1, [sp, #32]
  4027c8:	428a      	cmp	r2, r1
  4027ca:	bfac      	ite	ge
  4027cc:	189b      	addge	r3, r3, r2
  4027ce:	185b      	addlt	r3, r3, r1
  4027d0:	930b      	str	r3, [sp, #44]	; 0x2c
  4027d2:	2c00      	cmp	r4, #0
  4027d4:	f040 82d4 	bne.w	402d80 <_svfprintf_r+0xb64>
  4027d8:	2300      	movs	r3, #0
  4027da:	9324      	str	r3, [sp, #144]	; 0x90
  4027dc:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4027e0:	e542      	b.n	402268 <_svfprintf_r+0x4c>
  4027e2:	9311      	str	r3, [sp, #68]	; 0x44
  4027e4:	46ab      	mov	fp, r5
  4027e6:	2a00      	cmp	r2, #0
  4027e8:	f041 8059 	bne.w	40389e <_svfprintf_r+0x1682>
  4027ec:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4027ee:	3707      	adds	r7, #7
  4027f0:	f027 0307 	bic.w	r3, r7, #7
  4027f4:	f103 0208 	add.w	r2, r3, #8
  4027f8:	920e      	str	r2, [sp, #56]	; 0x38
  4027fa:	681a      	ldr	r2, [r3, #0]
  4027fc:	9214      	str	r2, [sp, #80]	; 0x50
  4027fe:	685b      	ldr	r3, [r3, #4]
  402800:	9315      	str	r3, [sp, #84]	; 0x54
  402802:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402804:	9d14      	ldr	r5, [sp, #80]	; 0x50
  402806:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40280a:	4628      	mov	r0, r5
  40280c:	4621      	mov	r1, r4
  40280e:	f04f 32ff 	mov.w	r2, #4294967295
  402812:	4b8d      	ldr	r3, [pc, #564]	; (402a48 <_svfprintf_r+0x82c>)
  402814:	f004 fa70 	bl	406cf8 <__aeabi_dcmpun>
  402818:	2800      	cmp	r0, #0
  40281a:	f040 84c1 	bne.w	4031a0 <_svfprintf_r+0xf84>
  40281e:	4628      	mov	r0, r5
  402820:	4621      	mov	r1, r4
  402822:	f04f 32ff 	mov.w	r2, #4294967295
  402826:	4b88      	ldr	r3, [pc, #544]	; (402a48 <_svfprintf_r+0x82c>)
  402828:	f004 fa48 	bl	406cbc <__aeabi_dcmple>
  40282c:	2800      	cmp	r0, #0
  40282e:	f040 84b7 	bne.w	4031a0 <_svfprintf_r+0xf84>
  402832:	9814      	ldr	r0, [sp, #80]	; 0x50
  402834:	9915      	ldr	r1, [sp, #84]	; 0x54
  402836:	2200      	movs	r2, #0
  402838:	2300      	movs	r3, #0
  40283a:	f004 fa35 	bl	406ca8 <__aeabi_dcmplt>
  40283e:	2800      	cmp	r0, #0
  402840:	f040 874b 	bne.w	4036da <_svfprintf_r+0x14be>
  402844:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402848:	4e80      	ldr	r6, [pc, #512]	; (402a4c <_svfprintf_r+0x830>)
  40284a:	4b81      	ldr	r3, [pc, #516]	; (402a50 <_svfprintf_r+0x834>)
  40284c:	9907      	ldr	r1, [sp, #28]
  40284e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  402852:	9107      	str	r1, [sp, #28]
  402854:	9911      	ldr	r1, [sp, #68]	; 0x44
  402856:	2203      	movs	r2, #3
  402858:	f04f 0b00 	mov.w	fp, #0
  40285c:	9208      	str	r2, [sp, #32]
  40285e:	2947      	cmp	r1, #71	; 0x47
  402860:	bfd8      	it	le
  402862:	461e      	movle	r6, r3
  402864:	920d      	str	r2, [sp, #52]	; 0x34
  402866:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40286a:	e69d      	b.n	4025a8 <_svfprintf_r+0x38c>
  40286c:	9b07      	ldr	r3, [sp, #28]
  40286e:	f043 0308 	orr.w	r3, r3, #8
  402872:	9307      	str	r3, [sp, #28]
  402874:	f898 3000 	ldrb.w	r3, [r8]
  402878:	e529      	b.n	4022ce <_svfprintf_r+0xb2>
  40287a:	9311      	str	r3, [sp, #68]	; 0x44
  40287c:	46ab      	mov	fp, r5
  40287e:	2a00      	cmp	r2, #0
  402880:	f041 8009 	bne.w	403896 <_svfprintf_r+0x167a>
  402884:	9b07      	ldr	r3, [sp, #28]
  402886:	f043 0310 	orr.w	r3, r3, #16
  40288a:	9307      	str	r3, [sp, #28]
  40288c:	9a07      	ldr	r2, [sp, #28]
  40288e:	f012 0320 	ands.w	r3, r2, #32
  402892:	f47f add2 	bne.w	40243a <_svfprintf_r+0x21e>
  402896:	9907      	ldr	r1, [sp, #28]
  402898:	f011 0210 	ands.w	r2, r1, #16
  40289c:	f000 8507 	beq.w	4032ae <_svfprintf_r+0x1092>
  4028a0:	980e      	ldr	r0, [sp, #56]	; 0x38
  4028a2:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4028a6:	f1bb 0f00 	cmp.w	fp, #0
  4028aa:	6804      	ldr	r4, [r0, #0]
  4028ac:	f100 0704 	add.w	r7, r0, #4
  4028b0:	f04f 0500 	mov.w	r5, #0
  4028b4:	f2c0 8521 	blt.w	4032fa <_svfprintf_r+0x10de>
  4028b8:	460a      	mov	r2, r1
  4028ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4028be:	9207      	str	r2, [sp, #28]
  4028c0:	ea54 0205 	orrs.w	r2, r4, r5
  4028c4:	970e      	str	r7, [sp, #56]	; 0x38
  4028c6:	f000 8143 	beq.w	402b50 <_svfprintf_r+0x934>
  4028ca:	461f      	mov	r7, r3
  4028cc:	e5cb      	b.n	402466 <_svfprintf_r+0x24a>
  4028ce:	9311      	str	r3, [sp, #68]	; 0x44
  4028d0:	46ab      	mov	fp, r5
  4028d2:	2a00      	cmp	r2, #0
  4028d4:	f040 87d7 	bne.w	403886 <_svfprintf_r+0x166a>
  4028d8:	9b07      	ldr	r3, [sp, #28]
  4028da:	f043 0310 	orr.w	r3, r3, #16
  4028de:	9307      	str	r3, [sp, #28]
  4028e0:	9a07      	ldr	r2, [sp, #28]
  4028e2:	f012 0320 	ands.w	r3, r2, #32
  4028e6:	f000 8332 	beq.w	402f4e <_svfprintf_r+0xd32>
  4028ea:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4028ec:	3707      	adds	r7, #7
  4028ee:	f027 0307 	bic.w	r3, r7, #7
  4028f2:	2700      	movs	r7, #0
  4028f4:	f103 0108 	add.w	r1, r3, #8
  4028f8:	45bb      	cmp	fp, r7
  4028fa:	910e      	str	r1, [sp, #56]	; 0x38
  4028fc:	e9d3 4500 	ldrd	r4, r5, [r3]
  402900:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402904:	f2c0 835c 	blt.w	402fc0 <_svfprintf_r+0xda4>
  402908:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40290c:	9307      	str	r3, [sp, #28]
  40290e:	ea54 0305 	orrs.w	r3, r4, r5
  402912:	f47f ae25 	bne.w	402560 <_svfprintf_r+0x344>
  402916:	f1bb 0f00 	cmp.w	fp, #0
  40291a:	f000 80fe 	beq.w	402b1a <_svfprintf_r+0x8fe>
  40291e:	2400      	movs	r4, #0
  402920:	ae40      	add	r6, sp, #256	; 0x100
  402922:	3430      	adds	r4, #48	; 0x30
  402924:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402928:	e634      	b.n	402594 <_svfprintf_r+0x378>
  40292a:	9311      	str	r3, [sp, #68]	; 0x44
  40292c:	46ab      	mov	fp, r5
  40292e:	2a00      	cmp	r2, #0
  402930:	f040 87a5 	bne.w	40387e <_svfprintf_r+0x1662>
  402934:	9b07      	ldr	r3, [sp, #28]
  402936:	4847      	ldr	r0, [pc, #284]	; (402a54 <_svfprintf_r+0x838>)
  402938:	069d      	lsls	r5, r3, #26
  40293a:	f140 8097 	bpl.w	402a6c <_svfprintf_r+0x850>
  40293e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  402940:	3707      	adds	r7, #7
  402942:	f027 0307 	bic.w	r3, r7, #7
  402946:	e9d3 4500 	ldrd	r4, r5, [r3]
  40294a:	f103 0208 	add.w	r2, r3, #8
  40294e:	920e      	str	r2, [sp, #56]	; 0x38
  402950:	9a07      	ldr	r2, [sp, #28]
  402952:	f012 0701 	ands.w	r7, r2, #1
  402956:	f000 8241 	beq.w	402ddc <_svfprintf_r+0xbc0>
  40295a:	ea54 0305 	orrs.w	r3, r4, r5
  40295e:	f000 84f5 	beq.w	40334c <_svfprintf_r+0x1130>
  402962:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402966:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40296a:	2700      	movs	r7, #0
  40296c:	9a07      	ldr	r2, [sp, #28]
  40296e:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402972:	2330      	movs	r3, #48	; 0x30
  402974:	45bb      	cmp	fp, r7
  402976:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40297a:	f042 0302 	orr.w	r3, r2, #2
  40297e:	f2c0 86a9 	blt.w	4036d4 <_svfprintf_r+0x14b8>
  402982:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402986:	f043 0302 	orr.w	r3, r3, #2
  40298a:	9307      	str	r3, [sp, #28]
  40298c:	ae30      	add	r6, sp, #192	; 0xc0
  40298e:	0923      	lsrs	r3, r4, #4
  402990:	f004 010f 	and.w	r1, r4, #15
  402994:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402998:	092a      	lsrs	r2, r5, #4
  40299a:	461c      	mov	r4, r3
  40299c:	4615      	mov	r5, r2
  40299e:	5c43      	ldrb	r3, [r0, r1]
  4029a0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4029a4:	ea54 0305 	orrs.w	r3, r4, r5
  4029a8:	d1f1      	bne.n	40298e <_svfprintf_r+0x772>
  4029aa:	e5f3      	b.n	402594 <_svfprintf_r+0x378>
  4029ac:	990e      	ldr	r1, [sp, #56]	; 0x38
  4029ae:	9311      	str	r3, [sp, #68]	; 0x44
  4029b0:	680a      	ldr	r2, [r1, #0]
  4029b2:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4029b6:	2300      	movs	r3, #0
  4029b8:	460a      	mov	r2, r1
  4029ba:	461f      	mov	r7, r3
  4029bc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4029c0:	3204      	adds	r2, #4
  4029c2:	2301      	movs	r3, #1
  4029c4:	9308      	str	r3, [sp, #32]
  4029c6:	46bb      	mov	fp, r7
  4029c8:	9713      	str	r7, [sp, #76]	; 0x4c
  4029ca:	920e      	str	r2, [sp, #56]	; 0x38
  4029cc:	930d      	str	r3, [sp, #52]	; 0x34
  4029ce:	ae26      	add	r6, sp, #152	; 0x98
  4029d0:	e5ee      	b.n	4025b0 <_svfprintf_r+0x394>
  4029d2:	9311      	str	r3, [sp, #68]	; 0x44
  4029d4:	46ab      	mov	fp, r5
  4029d6:	2a00      	cmp	r2, #0
  4029d8:	f43f ada0 	beq.w	40251c <_svfprintf_r+0x300>
  4029dc:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4029e0:	e59c      	b.n	40251c <_svfprintf_r+0x300>
  4029e2:	9b07      	ldr	r3, [sp, #28]
  4029e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4029e8:	9307      	str	r3, [sp, #28]
  4029ea:	f898 3000 	ldrb.w	r3, [r8]
  4029ee:	e46e      	b.n	4022ce <_svfprintf_r+0xb2>
  4029f0:	f898 3000 	ldrb.w	r3, [r8]
  4029f4:	2900      	cmp	r1, #0
  4029f6:	f47f ac6a 	bne.w	4022ce <_svfprintf_r+0xb2>
  4029fa:	2201      	movs	r2, #1
  4029fc:	2120      	movs	r1, #32
  4029fe:	e466      	b.n	4022ce <_svfprintf_r+0xb2>
  402a00:	9b07      	ldr	r3, [sp, #28]
  402a02:	f043 0301 	orr.w	r3, r3, #1
  402a06:	9307      	str	r3, [sp, #28]
  402a08:	f898 3000 	ldrb.w	r3, [r8]
  402a0c:	e45f      	b.n	4022ce <_svfprintf_r+0xb2>
  402a0e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402a10:	6823      	ldr	r3, [r4, #0]
  402a12:	930c      	str	r3, [sp, #48]	; 0x30
  402a14:	4618      	mov	r0, r3
  402a16:	2800      	cmp	r0, #0
  402a18:	4623      	mov	r3, r4
  402a1a:	f103 0304 	add.w	r3, r3, #4
  402a1e:	f6ff acb8 	blt.w	402392 <_svfprintf_r+0x176>
  402a22:	930e      	str	r3, [sp, #56]	; 0x38
  402a24:	f898 3000 	ldrb.w	r3, [r8]
  402a28:	e451      	b.n	4022ce <_svfprintf_r+0xb2>
  402a2a:	f898 3000 	ldrb.w	r3, [r8]
  402a2e:	2201      	movs	r2, #1
  402a30:	212b      	movs	r1, #43	; 0x2b
  402a32:	e44c      	b.n	4022ce <_svfprintf_r+0xb2>
  402a34:	9311      	str	r3, [sp, #68]	; 0x44
  402a36:	46ab      	mov	fp, r5
  402a38:	2a00      	cmp	r2, #0
  402a3a:	f43f af51 	beq.w	4028e0 <_svfprintf_r+0x6c4>
  402a3e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  402a42:	e74d      	b.n	4028e0 <_svfprintf_r+0x6c4>
  402a44:	004078a4 	.word	0x004078a4
  402a48:	7fefffff 	.word	0x7fefffff
  402a4c:	00407864 	.word	0x00407864
  402a50:	00407860 	.word	0x00407860
  402a54:	00407870 	.word	0x00407870
  402a58:	9311      	str	r3, [sp, #68]	; 0x44
  402a5a:	46ab      	mov	fp, r5
  402a5c:	2a00      	cmp	r2, #0
  402a5e:	f040 8703 	bne.w	403868 <_svfprintf_r+0x164c>
  402a62:	9b07      	ldr	r3, [sp, #28]
  402a64:	4899      	ldr	r0, [pc, #612]	; (402ccc <_svfprintf_r+0xab0>)
  402a66:	069d      	lsls	r5, r3, #26
  402a68:	f53f af69 	bmi.w	40293e <_svfprintf_r+0x722>
  402a6c:	9b07      	ldr	r3, [sp, #28]
  402a6e:	06dc      	lsls	r4, r3, #27
  402a70:	f140 845e 	bpl.w	403330 <_svfprintf_r+0x1114>
  402a74:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402a76:	4613      	mov	r3, r2
  402a78:	3304      	adds	r3, #4
  402a7a:	6814      	ldr	r4, [r2, #0]
  402a7c:	930e      	str	r3, [sp, #56]	; 0x38
  402a7e:	2500      	movs	r5, #0
  402a80:	e766      	b.n	402950 <_svfprintf_r+0x734>
  402a82:	f898 3000 	ldrb.w	r3, [r8]
  402a86:	2b6c      	cmp	r3, #108	; 0x6c
  402a88:	f000 84e1 	beq.w	40344e <_svfprintf_r+0x1232>
  402a8c:	9807      	ldr	r0, [sp, #28]
  402a8e:	f040 0010 	orr.w	r0, r0, #16
  402a92:	9007      	str	r0, [sp, #28]
  402a94:	e41b      	b.n	4022ce <_svfprintf_r+0xb2>
  402a96:	2a00      	cmp	r2, #0
  402a98:	f040 86db 	bne.w	403852 <_svfprintf_r+0x1636>
  402a9c:	9b07      	ldr	r3, [sp, #28]
  402a9e:	069b      	lsls	r3, r3, #26
  402aa0:	f140 842f 	bpl.w	403302 <_svfprintf_r+0x10e6>
  402aa4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402aa6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402aa8:	6813      	ldr	r3, [r2, #0]
  402aaa:	17cd      	asrs	r5, r1, #31
  402aac:	4608      	mov	r0, r1
  402aae:	3204      	adds	r2, #4
  402ab0:	4629      	mov	r1, r5
  402ab2:	920e      	str	r2, [sp, #56]	; 0x38
  402ab4:	e9c3 0100 	strd	r0, r1, [r3]
  402ab8:	f7ff bbd6 	b.w	402268 <_svfprintf_r+0x4c>
  402abc:	9b07      	ldr	r3, [sp, #28]
  402abe:	f043 0320 	orr.w	r3, r3, #32
  402ac2:	9307      	str	r3, [sp, #28]
  402ac4:	f898 3000 	ldrb.w	r3, [r8]
  402ac8:	e401      	b.n	4022ce <_svfprintf_r+0xb2>
  402aca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402acc:	9311      	str	r3, [sp, #68]	; 0x44
  402ace:	6816      	ldr	r6, [r2, #0]
  402ad0:	2400      	movs	r4, #0
  402ad2:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  402ad6:	1d17      	adds	r7, r2, #4
  402ad8:	2e00      	cmp	r6, #0
  402ada:	f000 85bd 	beq.w	403658 <_svfprintf_r+0x143c>
  402ade:	2d00      	cmp	r5, #0
  402ae0:	f2c0 850f 	blt.w	403502 <_svfprintf_r+0x12e6>
  402ae4:	462a      	mov	r2, r5
  402ae6:	4621      	mov	r1, r4
  402ae8:	4630      	mov	r0, r6
  402aea:	f002 fc61 	bl	4053b0 <memchr>
  402aee:	2800      	cmp	r0, #0
  402af0:	f000 8604 	beq.w	4036fc <_svfprintf_r+0x14e0>
  402af4:	1b83      	subs	r3, r0, r6
  402af6:	930d      	str	r3, [sp, #52]	; 0x34
  402af8:	46a3      	mov	fp, r4
  402afa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402afe:	970e      	str	r7, [sp, #56]	; 0x38
  402b00:	9308      	str	r3, [sp, #32]
  402b02:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  402b06:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402b0a:	e54d      	b.n	4025a8 <_svfprintf_r+0x38c>
  402b0c:	486f      	ldr	r0, [pc, #444]	; (402ccc <_svfprintf_r+0xab0>)
  402b0e:	9211      	str	r2, [sp, #68]	; 0x44
  402b10:	f1bb 0f00 	cmp.w	fp, #0
  402b14:	f040 8173 	bne.w	402dfe <_svfprintf_r+0xbe2>
  402b18:	465f      	mov	r7, fp
  402b1a:	f04f 0b00 	mov.w	fp, #0
  402b1e:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  402b22:	ae30      	add	r6, sp, #192	; 0xc0
  402b24:	e539      	b.n	40259a <_svfprintf_r+0x37e>
  402b26:	9311      	str	r3, [sp, #68]	; 0x44
  402b28:	2a00      	cmp	r2, #0
  402b2a:	f040 86b0 	bne.w	40388e <_svfprintf_r+0x1672>
  402b2e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402b30:	2a00      	cmp	r2, #0
  402b32:	f43f ac65 	beq.w	402400 <_svfprintf_r+0x1e4>
  402b36:	2300      	movs	r3, #0
  402b38:	2101      	movs	r1, #1
  402b3a:	461f      	mov	r7, r3
  402b3c:	9108      	str	r1, [sp, #32]
  402b3e:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  402b42:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402b46:	469b      	mov	fp, r3
  402b48:	9313      	str	r3, [sp, #76]	; 0x4c
  402b4a:	910d      	str	r1, [sp, #52]	; 0x34
  402b4c:	ae26      	add	r6, sp, #152	; 0x98
  402b4e:	e52f      	b.n	4025b0 <_svfprintf_r+0x394>
  402b50:	f1bb 0f00 	cmp.w	fp, #0
  402b54:	f000 85dd 	beq.w	403712 <_svfprintf_r+0x14f6>
  402b58:	2700      	movs	r7, #0
  402b5a:	2400      	movs	r4, #0
  402b5c:	2500      	movs	r5, #0
  402b5e:	e482      	b.n	402466 <_svfprintf_r+0x24a>
  402b60:	485a      	ldr	r0, [pc, #360]	; (402ccc <_svfprintf_r+0xab0>)
  402b62:	9307      	str	r3, [sp, #28]
  402b64:	9211      	str	r2, [sp, #68]	; 0x44
  402b66:	ea54 0305 	orrs.w	r3, r4, r5
  402b6a:	970e      	str	r7, [sp, #56]	; 0x38
  402b6c:	f04f 0700 	mov.w	r7, #0
  402b70:	f47f af0c 	bne.w	40298c <_svfprintf_r+0x770>
  402b74:	2400      	movs	r4, #0
  402b76:	2500      	movs	r5, #0
  402b78:	e708      	b.n	40298c <_svfprintf_r+0x770>
  402b7a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402b7c:	e568      	b.n	402650 <_svfprintf_r+0x434>
  402b7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b80:	2b65      	cmp	r3, #101	; 0x65
  402b82:	f340 80a9 	ble.w	402cd8 <_svfprintf_r+0xabc>
  402b86:	9814      	ldr	r0, [sp, #80]	; 0x50
  402b88:	9915      	ldr	r1, [sp, #84]	; 0x54
  402b8a:	2200      	movs	r2, #0
  402b8c:	2300      	movs	r3, #0
  402b8e:	f004 f881 	bl	406c94 <__aeabi_dcmpeq>
  402b92:	2800      	cmp	r0, #0
  402b94:	f000 8135 	beq.w	402e02 <_svfprintf_r+0xbe6>
  402b98:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402b9a:	4a4d      	ldr	r2, [pc, #308]	; (402cd0 <_svfprintf_r+0xab4>)
  402b9c:	f8c9 2000 	str.w	r2, [r9]
  402ba0:	3301      	adds	r3, #1
  402ba2:	3401      	adds	r4, #1
  402ba4:	2201      	movs	r2, #1
  402ba6:	2b07      	cmp	r3, #7
  402ba8:	9425      	str	r4, [sp, #148]	; 0x94
  402baa:	9324      	str	r3, [sp, #144]	; 0x90
  402bac:	f8c9 2004 	str.w	r2, [r9, #4]
  402bb0:	f300 83e6 	bgt.w	403380 <_svfprintf_r+0x1164>
  402bb4:	f109 0908 	add.w	r9, r9, #8
  402bb8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402bba:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402bbc:	4293      	cmp	r3, r2
  402bbe:	db03      	blt.n	402bc8 <_svfprintf_r+0x9ac>
  402bc0:	9b07      	ldr	r3, [sp, #28]
  402bc2:	07db      	lsls	r3, r3, #31
  402bc4:	f57f adba 	bpl.w	40273c <_svfprintf_r+0x520>
  402bc8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402bca:	9916      	ldr	r1, [sp, #88]	; 0x58
  402bcc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402bce:	f8c9 2000 	str.w	r2, [r9]
  402bd2:	3301      	adds	r3, #1
  402bd4:	440c      	add	r4, r1
  402bd6:	2b07      	cmp	r3, #7
  402bd8:	9425      	str	r4, [sp, #148]	; 0x94
  402bda:	f8c9 1004 	str.w	r1, [r9, #4]
  402bde:	9324      	str	r3, [sp, #144]	; 0x90
  402be0:	f300 843f 	bgt.w	403462 <_svfprintf_r+0x1246>
  402be4:	f109 0908 	add.w	r9, r9, #8
  402be8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402bea:	1e5d      	subs	r5, r3, #1
  402bec:	2d00      	cmp	r5, #0
  402bee:	f77f ada5 	ble.w	40273c <_svfprintf_r+0x520>
  402bf2:	4a38      	ldr	r2, [pc, #224]	; (402cd4 <_svfprintf_r+0xab8>)
  402bf4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402bf6:	920f      	str	r2, [sp, #60]	; 0x3c
  402bf8:	2d10      	cmp	r5, #16
  402bfa:	f340 81e6 	ble.w	402fca <_svfprintf_r+0xdae>
  402bfe:	2610      	movs	r6, #16
  402c00:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402c02:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402c06:	e005      	b.n	402c14 <_svfprintf_r+0x9f8>
  402c08:	f109 0908 	add.w	r9, r9, #8
  402c0c:	3d10      	subs	r5, #16
  402c0e:	2d10      	cmp	r5, #16
  402c10:	f340 81db 	ble.w	402fca <_svfprintf_r+0xdae>
  402c14:	3301      	adds	r3, #1
  402c16:	3410      	adds	r4, #16
  402c18:	2b07      	cmp	r3, #7
  402c1a:	9425      	str	r4, [sp, #148]	; 0x94
  402c1c:	9324      	str	r3, [sp, #144]	; 0x90
  402c1e:	f8c9 a000 	str.w	sl, [r9]
  402c22:	f8c9 6004 	str.w	r6, [r9, #4]
  402c26:	ddef      	ble.n	402c08 <_svfprintf_r+0x9ec>
  402c28:	aa23      	add	r2, sp, #140	; 0x8c
  402c2a:	4659      	mov	r1, fp
  402c2c:	4638      	mov	r0, r7
  402c2e:	f003 fa65 	bl	4060fc <__ssprint_r>
  402c32:	2800      	cmp	r0, #0
  402c34:	f47f abeb 	bne.w	40240e <_svfprintf_r+0x1f2>
  402c38:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402c3a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402c3c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402c40:	e7e4      	b.n	402c0c <_svfprintf_r+0x9f0>
  402c42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402c44:	9a08      	ldr	r2, [sp, #32]
  402c46:	1a9f      	subs	r7, r3, r2
  402c48:	2f00      	cmp	r7, #0
  402c4a:	f77f ad25 	ble.w	402698 <_svfprintf_r+0x47c>
  402c4e:	4a21      	ldr	r2, [pc, #132]	; (402cd4 <_svfprintf_r+0xab8>)
  402c50:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402c52:	920f      	str	r2, [sp, #60]	; 0x3c
  402c54:	2f10      	cmp	r7, #16
  402c56:	dd2b      	ble.n	402cb0 <_svfprintf_r+0xa94>
  402c58:	464a      	mov	r2, r9
  402c5a:	4621      	mov	r1, r4
  402c5c:	46b9      	mov	r9, r7
  402c5e:	2510      	movs	r5, #16
  402c60:	4637      	mov	r7, r6
  402c62:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402c64:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402c66:	e006      	b.n	402c76 <_svfprintf_r+0xa5a>
  402c68:	f1a9 0910 	sub.w	r9, r9, #16
  402c6c:	f1b9 0f10 	cmp.w	r9, #16
  402c70:	f102 0208 	add.w	r2, r2, #8
  402c74:	dd18      	ble.n	402ca8 <_svfprintf_r+0xa8c>
  402c76:	3301      	adds	r3, #1
  402c78:	3110      	adds	r1, #16
  402c7a:	2b07      	cmp	r3, #7
  402c7c:	9125      	str	r1, [sp, #148]	; 0x94
  402c7e:	9324      	str	r3, [sp, #144]	; 0x90
  402c80:	f8c2 a000 	str.w	sl, [r2]
  402c84:	6055      	str	r5, [r2, #4]
  402c86:	ddef      	ble.n	402c68 <_svfprintf_r+0xa4c>
  402c88:	aa23      	add	r2, sp, #140	; 0x8c
  402c8a:	4631      	mov	r1, r6
  402c8c:	4620      	mov	r0, r4
  402c8e:	f003 fa35 	bl	4060fc <__ssprint_r>
  402c92:	2800      	cmp	r0, #0
  402c94:	f47f abbb 	bne.w	40240e <_svfprintf_r+0x1f2>
  402c98:	f1a9 0910 	sub.w	r9, r9, #16
  402c9c:	f1b9 0f10 	cmp.w	r9, #16
  402ca0:	9925      	ldr	r1, [sp, #148]	; 0x94
  402ca2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ca4:	aa30      	add	r2, sp, #192	; 0xc0
  402ca6:	dce6      	bgt.n	402c76 <_svfprintf_r+0xa5a>
  402ca8:	463e      	mov	r6, r7
  402caa:	460c      	mov	r4, r1
  402cac:	464f      	mov	r7, r9
  402cae:	4691      	mov	r9, r2
  402cb0:	3301      	adds	r3, #1
  402cb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402cb4:	9324      	str	r3, [sp, #144]	; 0x90
  402cb6:	443c      	add	r4, r7
  402cb8:	2b07      	cmp	r3, #7
  402cba:	9425      	str	r4, [sp, #148]	; 0x94
  402cbc:	e889 0084 	stmia.w	r9, {r2, r7}
  402cc0:	f300 8245 	bgt.w	40314e <_svfprintf_r+0xf32>
  402cc4:	f109 0908 	add.w	r9, r9, #8
  402cc8:	e4e6      	b.n	402698 <_svfprintf_r+0x47c>
  402cca:	bf00      	nop
  402ccc:	00407884 	.word	0x00407884
  402cd0:	004078a0 	.word	0x004078a0
  402cd4:	00407850 	.word	0x00407850
  402cd8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402cda:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402cdc:	2b01      	cmp	r3, #1
  402cde:	f340 8208 	ble.w	4030f2 <_svfprintf_r+0xed6>
  402ce2:	3501      	adds	r5, #1
  402ce4:	3401      	adds	r4, #1
  402ce6:	2301      	movs	r3, #1
  402ce8:	2d07      	cmp	r5, #7
  402cea:	9425      	str	r4, [sp, #148]	; 0x94
  402cec:	9524      	str	r5, [sp, #144]	; 0x90
  402cee:	f8c9 6000 	str.w	r6, [r9]
  402cf2:	f8c9 3004 	str.w	r3, [r9, #4]
  402cf6:	f300 820d 	bgt.w	403114 <_svfprintf_r+0xef8>
  402cfa:	f109 0908 	add.w	r9, r9, #8
  402cfe:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402d00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402d02:	f8c9 3000 	str.w	r3, [r9]
  402d06:	3501      	adds	r5, #1
  402d08:	4414      	add	r4, r2
  402d0a:	2d07      	cmp	r5, #7
  402d0c:	9425      	str	r4, [sp, #148]	; 0x94
  402d0e:	9524      	str	r5, [sp, #144]	; 0x90
  402d10:	f8c9 2004 	str.w	r2, [r9, #4]
  402d14:	f300 820e 	bgt.w	403134 <_svfprintf_r+0xf18>
  402d18:	f109 0908 	add.w	r9, r9, #8
  402d1c:	2300      	movs	r3, #0
  402d1e:	9814      	ldr	r0, [sp, #80]	; 0x50
  402d20:	9915      	ldr	r1, [sp, #84]	; 0x54
  402d22:	2200      	movs	r2, #0
  402d24:	f003 ffb6 	bl	406c94 <__aeabi_dcmpeq>
  402d28:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402d2a:	2800      	cmp	r0, #0
  402d2c:	f040 80c3 	bne.w	402eb6 <_svfprintf_r+0xc9a>
  402d30:	3b01      	subs	r3, #1
  402d32:	3501      	adds	r5, #1
  402d34:	3601      	adds	r6, #1
  402d36:	441c      	add	r4, r3
  402d38:	2d07      	cmp	r5, #7
  402d3a:	9524      	str	r5, [sp, #144]	; 0x90
  402d3c:	9425      	str	r4, [sp, #148]	; 0x94
  402d3e:	f8c9 6000 	str.w	r6, [r9]
  402d42:	f8c9 3004 	str.w	r3, [r9, #4]
  402d46:	f300 80f5 	bgt.w	402f34 <_svfprintf_r+0xd18>
  402d4a:	f109 0908 	add.w	r9, r9, #8
  402d4e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402d50:	f8c9 2004 	str.w	r2, [r9, #4]
  402d54:	3501      	adds	r5, #1
  402d56:	4414      	add	r4, r2
  402d58:	ab1f      	add	r3, sp, #124	; 0x7c
  402d5a:	2d07      	cmp	r5, #7
  402d5c:	9425      	str	r4, [sp, #148]	; 0x94
  402d5e:	9524      	str	r5, [sp, #144]	; 0x90
  402d60:	f8c9 3000 	str.w	r3, [r9]
  402d64:	f77f ace8 	ble.w	402738 <_svfprintf_r+0x51c>
  402d68:	aa23      	add	r2, sp, #140	; 0x8c
  402d6a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402d6c:	980a      	ldr	r0, [sp, #40]	; 0x28
  402d6e:	f003 f9c5 	bl	4060fc <__ssprint_r>
  402d72:	2800      	cmp	r0, #0
  402d74:	f47f ab4b 	bne.w	40240e <_svfprintf_r+0x1f2>
  402d78:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402d7a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402d7e:	e4dd      	b.n	40273c <_svfprintf_r+0x520>
  402d80:	aa23      	add	r2, sp, #140	; 0x8c
  402d82:	9909      	ldr	r1, [sp, #36]	; 0x24
  402d84:	980a      	ldr	r0, [sp, #40]	; 0x28
  402d86:	f003 f9b9 	bl	4060fc <__ssprint_r>
  402d8a:	2800      	cmp	r0, #0
  402d8c:	f43f ad24 	beq.w	4027d8 <_svfprintf_r+0x5bc>
  402d90:	f7ff bb3d 	b.w	40240e <_svfprintf_r+0x1f2>
  402d94:	aa23      	add	r2, sp, #140	; 0x8c
  402d96:	9909      	ldr	r1, [sp, #36]	; 0x24
  402d98:	980a      	ldr	r0, [sp, #40]	; 0x28
  402d9a:	f003 f9af 	bl	4060fc <__ssprint_r>
  402d9e:	2800      	cmp	r0, #0
  402da0:	f47f ab35 	bne.w	40240e <_svfprintf_r+0x1f2>
  402da4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402da6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402daa:	e4b4      	b.n	402716 <_svfprintf_r+0x4fa>
  402dac:	aa23      	add	r2, sp, #140	; 0x8c
  402dae:	9909      	ldr	r1, [sp, #36]	; 0x24
  402db0:	980a      	ldr	r0, [sp, #40]	; 0x28
  402db2:	f003 f9a3 	bl	4060fc <__ssprint_r>
  402db6:	2800      	cmp	r0, #0
  402db8:	f47f ab29 	bne.w	40240e <_svfprintf_r+0x1f2>
  402dbc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402dbe:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402dc2:	e455      	b.n	402670 <_svfprintf_r+0x454>
  402dc4:	aa23      	add	r2, sp, #140	; 0x8c
  402dc6:	9909      	ldr	r1, [sp, #36]	; 0x24
  402dc8:	980a      	ldr	r0, [sp, #40]	; 0x28
  402dca:	f003 f997 	bl	4060fc <__ssprint_r>
  402dce:	2800      	cmp	r0, #0
  402dd0:	f47f ab1d 	bne.w	40240e <_svfprintf_r+0x1f2>
  402dd4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402dd6:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402dda:	e459      	b.n	402690 <_svfprintf_r+0x474>
  402ddc:	f1bb 0f00 	cmp.w	fp, #0
  402de0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  402de4:	f2c0 82d8 	blt.w	403398 <_svfprintf_r+0x117c>
  402de8:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  402dec:	9307      	str	r3, [sp, #28]
  402dee:	ea54 0305 	orrs.w	r3, r4, r5
  402df2:	f47f adcb 	bne.w	40298c <_svfprintf_r+0x770>
  402df6:	f1bb 0f00 	cmp.w	fp, #0
  402dfa:	f43f ae8d 	beq.w	402b18 <_svfprintf_r+0x8fc>
  402dfe:	2700      	movs	r7, #0
  402e00:	e6b8      	b.n	402b74 <_svfprintf_r+0x958>
  402e02:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402e04:	2d00      	cmp	r5, #0
  402e06:	f340 82ca 	ble.w	40339e <_svfprintf_r+0x1182>
  402e0a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402e0e:	4293      	cmp	r3, r2
  402e10:	bfa8      	it	ge
  402e12:	4613      	movge	r3, r2
  402e14:	2b00      	cmp	r3, #0
  402e16:	461d      	mov	r5, r3
  402e18:	dd0d      	ble.n	402e36 <_svfprintf_r+0xc1a>
  402e1a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e1c:	f8c9 6000 	str.w	r6, [r9]
  402e20:	3301      	adds	r3, #1
  402e22:	442c      	add	r4, r5
  402e24:	2b07      	cmp	r3, #7
  402e26:	9425      	str	r4, [sp, #148]	; 0x94
  402e28:	f8c9 5004 	str.w	r5, [r9, #4]
  402e2c:	9324      	str	r3, [sp, #144]	; 0x90
  402e2e:	f300 839c 	bgt.w	40356a <_svfprintf_r+0x134e>
  402e32:	f109 0908 	add.w	r9, r9, #8
  402e36:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e38:	2d00      	cmp	r5, #0
  402e3a:	bfa8      	it	ge
  402e3c:	1b5b      	subge	r3, r3, r5
  402e3e:	2b00      	cmp	r3, #0
  402e40:	461d      	mov	r5, r3
  402e42:	f340 80f6 	ble.w	403032 <_svfprintf_r+0xe16>
  402e46:	4aba      	ldr	r2, [pc, #744]	; (403130 <_svfprintf_r+0xf14>)
  402e48:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e4a:	920f      	str	r2, [sp, #60]	; 0x3c
  402e4c:	2d10      	cmp	r5, #16
  402e4e:	f340 828a 	ble.w	403366 <_svfprintf_r+0x114a>
  402e52:	4622      	mov	r2, r4
  402e54:	2710      	movs	r7, #16
  402e56:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402e5a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402e5c:	e005      	b.n	402e6a <_svfprintf_r+0xc4e>
  402e5e:	f109 0908 	add.w	r9, r9, #8
  402e62:	3d10      	subs	r5, #16
  402e64:	2d10      	cmp	r5, #16
  402e66:	f340 827d 	ble.w	403364 <_svfprintf_r+0x1148>
  402e6a:	3301      	adds	r3, #1
  402e6c:	3210      	adds	r2, #16
  402e6e:	2b07      	cmp	r3, #7
  402e70:	9225      	str	r2, [sp, #148]	; 0x94
  402e72:	9324      	str	r3, [sp, #144]	; 0x90
  402e74:	f8c9 a000 	str.w	sl, [r9]
  402e78:	f8c9 7004 	str.w	r7, [r9, #4]
  402e7c:	ddef      	ble.n	402e5e <_svfprintf_r+0xc42>
  402e7e:	aa23      	add	r2, sp, #140	; 0x8c
  402e80:	4621      	mov	r1, r4
  402e82:	4658      	mov	r0, fp
  402e84:	f003 f93a 	bl	4060fc <__ssprint_r>
  402e88:	2800      	cmp	r0, #0
  402e8a:	f47f aac0 	bne.w	40240e <_svfprintf_r+0x1f2>
  402e8e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402e90:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e92:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402e96:	e7e4      	b.n	402e62 <_svfprintf_r+0xc46>
  402e98:	aa23      	add	r2, sp, #140	; 0x8c
  402e9a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e9c:	980a      	ldr	r0, [sp, #40]	; 0x28
  402e9e:	f003 f92d 	bl	4060fc <__ssprint_r>
  402ea2:	2800      	cmp	r0, #0
  402ea4:	f47f aab3 	bne.w	40240e <_svfprintf_r+0x1f2>
  402ea8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  402eac:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402eae:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402eb2:	f7ff bbcd 	b.w	402650 <_svfprintf_r+0x434>
  402eb6:	1e5e      	subs	r6, r3, #1
  402eb8:	2e00      	cmp	r6, #0
  402eba:	f77f af48 	ble.w	402d4e <_svfprintf_r+0xb32>
  402ebe:	4b9c      	ldr	r3, [pc, #624]	; (403130 <_svfprintf_r+0xf14>)
  402ec0:	930f      	str	r3, [sp, #60]	; 0x3c
  402ec2:	2e10      	cmp	r6, #16
  402ec4:	dd2c      	ble.n	402f20 <_svfprintf_r+0xd04>
  402ec6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  402eca:	2710      	movs	r7, #16
  402ecc:	46b0      	mov	r8, r6
  402ece:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402ed2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402ed4:	e006      	b.n	402ee4 <_svfprintf_r+0xcc8>
  402ed6:	f1a8 0810 	sub.w	r8, r8, #16
  402eda:	f1b8 0f10 	cmp.w	r8, #16
  402ede:	f109 0908 	add.w	r9, r9, #8
  402ee2:	dd1a      	ble.n	402f1a <_svfprintf_r+0xcfe>
  402ee4:	3501      	adds	r5, #1
  402ee6:	3410      	adds	r4, #16
  402ee8:	2d07      	cmp	r5, #7
  402eea:	9425      	str	r4, [sp, #148]	; 0x94
  402eec:	9524      	str	r5, [sp, #144]	; 0x90
  402eee:	f8c9 a000 	str.w	sl, [r9]
  402ef2:	f8c9 7004 	str.w	r7, [r9, #4]
  402ef6:	ddee      	ble.n	402ed6 <_svfprintf_r+0xcba>
  402ef8:	aa23      	add	r2, sp, #140	; 0x8c
  402efa:	4631      	mov	r1, r6
  402efc:	4658      	mov	r0, fp
  402efe:	f003 f8fd 	bl	4060fc <__ssprint_r>
  402f02:	2800      	cmp	r0, #0
  402f04:	f47f aa83 	bne.w	40240e <_svfprintf_r+0x1f2>
  402f08:	f1a8 0810 	sub.w	r8, r8, #16
  402f0c:	f1b8 0f10 	cmp.w	r8, #16
  402f10:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402f12:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402f14:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402f18:	dce4      	bgt.n	402ee4 <_svfprintf_r+0xcc8>
  402f1a:	4646      	mov	r6, r8
  402f1c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  402f20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402f22:	3501      	adds	r5, #1
  402f24:	4434      	add	r4, r6
  402f26:	2d07      	cmp	r5, #7
  402f28:	9425      	str	r4, [sp, #148]	; 0x94
  402f2a:	9524      	str	r5, [sp, #144]	; 0x90
  402f2c:	e889 0048 	stmia.w	r9, {r3, r6}
  402f30:	f77f af0b 	ble.w	402d4a <_svfprintf_r+0xb2e>
  402f34:	aa23      	add	r2, sp, #140	; 0x8c
  402f36:	9909      	ldr	r1, [sp, #36]	; 0x24
  402f38:	980a      	ldr	r0, [sp, #40]	; 0x28
  402f3a:	f003 f8df 	bl	4060fc <__ssprint_r>
  402f3e:	2800      	cmp	r0, #0
  402f40:	f47f aa65 	bne.w	40240e <_svfprintf_r+0x1f2>
  402f44:	9c25      	ldr	r4, [sp, #148]	; 0x94
  402f46:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402f48:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  402f4c:	e6ff      	b.n	402d4e <_svfprintf_r+0xb32>
  402f4e:	9907      	ldr	r1, [sp, #28]
  402f50:	f011 0210 	ands.w	r2, r1, #16
  402f54:	f000 8108 	beq.w	403168 <_svfprintf_r+0xf4c>
  402f58:	980e      	ldr	r0, [sp, #56]	; 0x38
  402f5a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402f5e:	f1bb 0f00 	cmp.w	fp, #0
  402f62:	6804      	ldr	r4, [r0, #0]
  402f64:	f100 0704 	add.w	r7, r0, #4
  402f68:	f04f 0500 	mov.w	r5, #0
  402f6c:	db26      	blt.n	402fbc <_svfprintf_r+0xda0>
  402f6e:	460a      	mov	r2, r1
  402f70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  402f74:	9207      	str	r2, [sp, #28]
  402f76:	ea54 0205 	orrs.w	r2, r4, r5
  402f7a:	970e      	str	r7, [sp, #56]	; 0x38
  402f7c:	461f      	mov	r7, r3
  402f7e:	f47f aaef 	bne.w	402560 <_svfprintf_r+0x344>
  402f82:	e4c8      	b.n	402916 <_svfprintf_r+0x6fa>
  402f84:	9b07      	ldr	r3, [sp, #28]
  402f86:	06d9      	lsls	r1, r3, #27
  402f88:	d42a      	bmi.n	402fe0 <_svfprintf_r+0xdc4>
  402f8a:	9b07      	ldr	r3, [sp, #28]
  402f8c:	065a      	lsls	r2, r3, #25
  402f8e:	d527      	bpl.n	402fe0 <_svfprintf_r+0xdc4>
  402f90:	990e      	ldr	r1, [sp, #56]	; 0x38
  402f92:	f9b1 4000 	ldrsh.w	r4, [r1]
  402f96:	3104      	adds	r1, #4
  402f98:	17e5      	asrs	r5, r4, #31
  402f9a:	4622      	mov	r2, r4
  402f9c:	462b      	mov	r3, r5
  402f9e:	910e      	str	r1, [sp, #56]	; 0x38
  402fa0:	f7ff bacb 	b.w	40253a <_svfprintf_r+0x31e>
  402fa4:	990e      	ldr	r1, [sp, #56]	; 0x38
  402fa6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402faa:	f1bb 0f00 	cmp.w	fp, #0
  402fae:	680c      	ldr	r4, [r1, #0]
  402fb0:	f101 0704 	add.w	r7, r1, #4
  402fb4:	f04f 0500 	mov.w	r5, #0
  402fb8:	f280 8247 	bge.w	40344a <_svfprintf_r+0x122e>
  402fbc:	970e      	str	r7, [sp, #56]	; 0x38
  402fbe:	461f      	mov	r7, r3
  402fc0:	ea54 0305 	orrs.w	r3, r4, r5
  402fc4:	f47f aacc 	bne.w	402560 <_svfprintf_r+0x344>
  402fc8:	e4aa      	b.n	402920 <_svfprintf_r+0x704>
  402fca:	3301      	adds	r3, #1
  402fcc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402fce:	9324      	str	r3, [sp, #144]	; 0x90
  402fd0:	442c      	add	r4, r5
  402fd2:	2b07      	cmp	r3, #7
  402fd4:	9425      	str	r4, [sp, #148]	; 0x94
  402fd6:	e889 0024 	stmia.w	r9, {r2, r5}
  402fda:	f77f abad 	ble.w	402738 <_svfprintf_r+0x51c>
  402fde:	e6c3      	b.n	402d68 <_svfprintf_r+0xb4c>
  402fe0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402fe2:	6814      	ldr	r4, [r2, #0]
  402fe4:	4613      	mov	r3, r2
  402fe6:	3304      	adds	r3, #4
  402fe8:	17e5      	asrs	r5, r4, #31
  402fea:	4622      	mov	r2, r4
  402fec:	930e      	str	r3, [sp, #56]	; 0x38
  402fee:	2a00      	cmp	r2, #0
  402ff0:	462b      	mov	r3, r5
  402ff2:	f173 0300 	sbcs.w	r3, r3, #0
  402ff6:	f6bf aaa5 	bge.w	402544 <_svfprintf_r+0x328>
  402ffa:	4264      	negs	r4, r4
  402ffc:	f04f 072d 	mov.w	r7, #45	; 0x2d
  403000:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403004:	f1bb 0f00 	cmp.w	fp, #0
  403008:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  40300c:	f6ff aaa8 	blt.w	402560 <_svfprintf_r+0x344>
  403010:	9b07      	ldr	r3, [sp, #28]
  403012:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403016:	9307      	str	r3, [sp, #28]
  403018:	f7ff baa2 	b.w	402560 <_svfprintf_r+0x344>
  40301c:	aa23      	add	r2, sp, #140	; 0x8c
  40301e:	9909      	ldr	r1, [sp, #36]	; 0x24
  403020:	980a      	ldr	r0, [sp, #40]	; 0x28
  403022:	f003 f86b 	bl	4060fc <__ssprint_r>
  403026:	2800      	cmp	r0, #0
  403028:	f47f a9f1 	bne.w	40240e <_svfprintf_r+0x1f2>
  40302c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40302e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403032:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403034:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403036:	4432      	add	r2, r6
  403038:	4617      	mov	r7, r2
  40303a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40303c:	4293      	cmp	r3, r2
  40303e:	db47      	blt.n	4030d0 <_svfprintf_r+0xeb4>
  403040:	9a07      	ldr	r2, [sp, #28]
  403042:	07d5      	lsls	r5, r2, #31
  403044:	d444      	bmi.n	4030d0 <_svfprintf_r+0xeb4>
  403046:	9912      	ldr	r1, [sp, #72]	; 0x48
  403048:	440e      	add	r6, r1
  40304a:	1bf5      	subs	r5, r6, r7
  40304c:	1acb      	subs	r3, r1, r3
  40304e:	429d      	cmp	r5, r3
  403050:	bfa8      	it	ge
  403052:	461d      	movge	r5, r3
  403054:	2d00      	cmp	r5, #0
  403056:	462e      	mov	r6, r5
  403058:	dd0d      	ble.n	403076 <_svfprintf_r+0xe5a>
  40305a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40305c:	f8c9 7000 	str.w	r7, [r9]
  403060:	3201      	adds	r2, #1
  403062:	442c      	add	r4, r5
  403064:	2a07      	cmp	r2, #7
  403066:	9425      	str	r4, [sp, #148]	; 0x94
  403068:	f8c9 5004 	str.w	r5, [r9, #4]
  40306c:	9224      	str	r2, [sp, #144]	; 0x90
  40306e:	f300 830b 	bgt.w	403688 <_svfprintf_r+0x146c>
  403072:	f109 0908 	add.w	r9, r9, #8
  403076:	2e00      	cmp	r6, #0
  403078:	bfac      	ite	ge
  40307a:	1b9d      	subge	r5, r3, r6
  40307c:	461d      	movlt	r5, r3
  40307e:	2d00      	cmp	r5, #0
  403080:	f77f ab5c 	ble.w	40273c <_svfprintf_r+0x520>
  403084:	4a2a      	ldr	r2, [pc, #168]	; (403130 <_svfprintf_r+0xf14>)
  403086:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403088:	920f      	str	r2, [sp, #60]	; 0x3c
  40308a:	2d10      	cmp	r5, #16
  40308c:	dd9d      	ble.n	402fca <_svfprintf_r+0xdae>
  40308e:	2610      	movs	r6, #16
  403090:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403092:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  403096:	e004      	b.n	4030a2 <_svfprintf_r+0xe86>
  403098:	f109 0908 	add.w	r9, r9, #8
  40309c:	3d10      	subs	r5, #16
  40309e:	2d10      	cmp	r5, #16
  4030a0:	dd93      	ble.n	402fca <_svfprintf_r+0xdae>
  4030a2:	3301      	adds	r3, #1
  4030a4:	3410      	adds	r4, #16
  4030a6:	2b07      	cmp	r3, #7
  4030a8:	9425      	str	r4, [sp, #148]	; 0x94
  4030aa:	9324      	str	r3, [sp, #144]	; 0x90
  4030ac:	f8c9 a000 	str.w	sl, [r9]
  4030b0:	f8c9 6004 	str.w	r6, [r9, #4]
  4030b4:	ddf0      	ble.n	403098 <_svfprintf_r+0xe7c>
  4030b6:	aa23      	add	r2, sp, #140	; 0x8c
  4030b8:	4659      	mov	r1, fp
  4030ba:	4638      	mov	r0, r7
  4030bc:	f003 f81e 	bl	4060fc <__ssprint_r>
  4030c0:	2800      	cmp	r0, #0
  4030c2:	f47f a9a4 	bne.w	40240e <_svfprintf_r+0x1f2>
  4030c6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4030c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4030ca:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4030ce:	e7e5      	b.n	40309c <_svfprintf_r+0xe80>
  4030d0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4030d2:	9816      	ldr	r0, [sp, #88]	; 0x58
  4030d4:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4030d6:	f8c9 1000 	str.w	r1, [r9]
  4030da:	3201      	adds	r2, #1
  4030dc:	4404      	add	r4, r0
  4030de:	2a07      	cmp	r2, #7
  4030e0:	9425      	str	r4, [sp, #148]	; 0x94
  4030e2:	f8c9 0004 	str.w	r0, [r9, #4]
  4030e6:	9224      	str	r2, [sp, #144]	; 0x90
  4030e8:	f300 82a9 	bgt.w	40363e <_svfprintf_r+0x1422>
  4030ec:	f109 0908 	add.w	r9, r9, #8
  4030f0:	e7a9      	b.n	403046 <_svfprintf_r+0xe2a>
  4030f2:	9b07      	ldr	r3, [sp, #28]
  4030f4:	07d8      	lsls	r0, r3, #31
  4030f6:	f53f adf4 	bmi.w	402ce2 <_svfprintf_r+0xac6>
  4030fa:	3501      	adds	r5, #1
  4030fc:	3401      	adds	r4, #1
  4030fe:	2301      	movs	r3, #1
  403100:	2d07      	cmp	r5, #7
  403102:	9425      	str	r4, [sp, #148]	; 0x94
  403104:	9524      	str	r5, [sp, #144]	; 0x90
  403106:	f8c9 6000 	str.w	r6, [r9]
  40310a:	f8c9 3004 	str.w	r3, [r9, #4]
  40310e:	f77f ae1c 	ble.w	402d4a <_svfprintf_r+0xb2e>
  403112:	e70f      	b.n	402f34 <_svfprintf_r+0xd18>
  403114:	aa23      	add	r2, sp, #140	; 0x8c
  403116:	9909      	ldr	r1, [sp, #36]	; 0x24
  403118:	980a      	ldr	r0, [sp, #40]	; 0x28
  40311a:	f002 ffef 	bl	4060fc <__ssprint_r>
  40311e:	2800      	cmp	r0, #0
  403120:	f47f a975 	bne.w	40240e <_svfprintf_r+0x1f2>
  403124:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403126:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403128:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40312c:	e5e7      	b.n	402cfe <_svfprintf_r+0xae2>
  40312e:	bf00      	nop
  403130:	00407850 	.word	0x00407850
  403134:	aa23      	add	r2, sp, #140	; 0x8c
  403136:	9909      	ldr	r1, [sp, #36]	; 0x24
  403138:	980a      	ldr	r0, [sp, #40]	; 0x28
  40313a:	f002 ffdf 	bl	4060fc <__ssprint_r>
  40313e:	2800      	cmp	r0, #0
  403140:	f47f a965 	bne.w	40240e <_svfprintf_r+0x1f2>
  403144:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403146:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403148:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40314c:	e5e6      	b.n	402d1c <_svfprintf_r+0xb00>
  40314e:	aa23      	add	r2, sp, #140	; 0x8c
  403150:	9909      	ldr	r1, [sp, #36]	; 0x24
  403152:	980a      	ldr	r0, [sp, #40]	; 0x28
  403154:	f002 ffd2 	bl	4060fc <__ssprint_r>
  403158:	2800      	cmp	r0, #0
  40315a:	f47f a958 	bne.w	40240e <_svfprintf_r+0x1f2>
  40315e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403160:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403164:	f7ff ba98 	b.w	402698 <_svfprintf_r+0x47c>
  403168:	9907      	ldr	r1, [sp, #28]
  40316a:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  40316e:	f43f af19 	beq.w	402fa4 <_svfprintf_r+0xd88>
  403172:	980e      	ldr	r0, [sp, #56]	; 0x38
  403174:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403178:	f1bb 0f00 	cmp.w	fp, #0
  40317c:	8804      	ldrh	r4, [r0, #0]
  40317e:	f100 0704 	add.w	r7, r0, #4
  403182:	f04f 0500 	mov.w	r5, #0
  403186:	f2c0 81b9 	blt.w	4034fc <_svfprintf_r+0x12e0>
  40318a:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  40318e:	9307      	str	r3, [sp, #28]
  403190:	ea54 0305 	orrs.w	r3, r4, r5
  403194:	970e      	str	r7, [sp, #56]	; 0x38
  403196:	4617      	mov	r7, r2
  403198:	f47f a9e2 	bne.w	402560 <_svfprintf_r+0x344>
  40319c:	f7ff bbbb 	b.w	402916 <_svfprintf_r+0x6fa>
  4031a0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4031a2:	4622      	mov	r2, r4
  4031a4:	4620      	mov	r0, r4
  4031a6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4031a8:	4623      	mov	r3, r4
  4031aa:	4621      	mov	r1, r4
  4031ac:	f003 fda4 	bl	406cf8 <__aeabi_dcmpun>
  4031b0:	2800      	cmp	r0, #0
  4031b2:	f040 8317 	bne.w	4037e4 <_svfprintf_r+0x15c8>
  4031b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031b8:	f1bb 3fff 	cmp.w	fp, #4294967295
  4031bc:	f023 0320 	bic.w	r3, r3, #32
  4031c0:	930d      	str	r3, [sp, #52]	; 0x34
  4031c2:	f000 8270 	beq.w	4036a6 <_svfprintf_r+0x148a>
  4031c6:	2b47      	cmp	r3, #71	; 0x47
  4031c8:	f000 8192 	beq.w	4034f0 <_svfprintf_r+0x12d4>
  4031cc:	9b07      	ldr	r3, [sp, #28]
  4031ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4031d2:	9310      	str	r3, [sp, #64]	; 0x40
  4031d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4031d6:	1e1f      	subs	r7, r3, #0
  4031d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4031da:	9308      	str	r3, [sp, #32]
  4031dc:	bfbb      	ittet	lt
  4031de:	463b      	movlt	r3, r7
  4031e0:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4031e4:	2300      	movge	r3, #0
  4031e6:	232d      	movlt	r3, #45	; 0x2d
  4031e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4031ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031ec:	2b66      	cmp	r3, #102	; 0x66
  4031ee:	f000 825d 	beq.w	4036ac <_svfprintf_r+0x1490>
  4031f2:	2b46      	cmp	r3, #70	; 0x46
  4031f4:	f000 8151 	beq.w	40349a <_svfprintf_r+0x127e>
  4031f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4031fa:	9a08      	ldr	r2, [sp, #32]
  4031fc:	2b45      	cmp	r3, #69	; 0x45
  4031fe:	a821      	add	r0, sp, #132	; 0x84
  403200:	a91e      	add	r1, sp, #120	; 0x78
  403202:	bf0c      	ite	eq
  403204:	f10b 0501 	addeq.w	r5, fp, #1
  403208:	465d      	movne	r5, fp
  40320a:	9004      	str	r0, [sp, #16]
  40320c:	9103      	str	r1, [sp, #12]
  40320e:	a81d      	add	r0, sp, #116	; 0x74
  403210:	2102      	movs	r1, #2
  403212:	463b      	mov	r3, r7
  403214:	9002      	str	r0, [sp, #8]
  403216:	9501      	str	r5, [sp, #4]
  403218:	9100      	str	r1, [sp, #0]
  40321a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40321c:	f000 fbf0 	bl	403a00 <_dtoa_r>
  403220:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403222:	2b67      	cmp	r3, #103	; 0x67
  403224:	4606      	mov	r6, r0
  403226:	f040 8290 	bne.w	40374a <_svfprintf_r+0x152e>
  40322a:	9b07      	ldr	r3, [sp, #28]
  40322c:	07da      	lsls	r2, r3, #31
  40322e:	f140 82af 	bpl.w	403790 <_svfprintf_r+0x1574>
  403232:	1974      	adds	r4, r6, r5
  403234:	9808      	ldr	r0, [sp, #32]
  403236:	4639      	mov	r1, r7
  403238:	2200      	movs	r2, #0
  40323a:	2300      	movs	r3, #0
  40323c:	f003 fd2a 	bl	406c94 <__aeabi_dcmpeq>
  403240:	2800      	cmp	r0, #0
  403242:	f040 8190 	bne.w	403566 <_svfprintf_r+0x134a>
  403246:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403248:	429c      	cmp	r4, r3
  40324a:	d906      	bls.n	40325a <_svfprintf_r+0x103e>
  40324c:	2130      	movs	r1, #48	; 0x30
  40324e:	1c5a      	adds	r2, r3, #1
  403250:	9221      	str	r2, [sp, #132]	; 0x84
  403252:	7019      	strb	r1, [r3, #0]
  403254:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403256:	429c      	cmp	r4, r3
  403258:	d8f9      	bhi.n	40324e <_svfprintf_r+0x1032>
  40325a:	1b9b      	subs	r3, r3, r6
  40325c:	9312      	str	r3, [sp, #72]	; 0x48
  40325e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403260:	2b47      	cmp	r3, #71	; 0x47
  403262:	f000 8179 	beq.w	403558 <_svfprintf_r+0x133c>
  403266:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403268:	2b65      	cmp	r3, #101	; 0x65
  40326a:	f340 827d 	ble.w	403768 <_svfprintf_r+0x154c>
  40326e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403270:	2b66      	cmp	r3, #102	; 0x66
  403272:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403274:	9313      	str	r3, [sp, #76]	; 0x4c
  403276:	f000 825b 	beq.w	403730 <_svfprintf_r+0x1514>
  40327a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40327c:	9912      	ldr	r1, [sp, #72]	; 0x48
  40327e:	428a      	cmp	r2, r1
  403280:	f2c0 8230 	blt.w	4036e4 <_svfprintf_r+0x14c8>
  403284:	9b07      	ldr	r3, [sp, #28]
  403286:	07d9      	lsls	r1, r3, #31
  403288:	f100 8284 	bmi.w	403794 <_svfprintf_r+0x1578>
  40328c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403290:	920d      	str	r2, [sp, #52]	; 0x34
  403292:	2267      	movs	r2, #103	; 0x67
  403294:	9211      	str	r2, [sp, #68]	; 0x44
  403296:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403298:	2a00      	cmp	r2, #0
  40329a:	f040 8153 	bne.w	403544 <_svfprintf_r+0x1328>
  40329e:	9308      	str	r3, [sp, #32]
  4032a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4032a2:	9307      	str	r3, [sp, #28]
  4032a4:	4693      	mov	fp, r2
  4032a6:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4032aa:	f7ff b97d 	b.w	4025a8 <_svfprintf_r+0x38c>
  4032ae:	9907      	ldr	r1, [sp, #28]
  4032b0:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  4032b4:	d015      	beq.n	4032e2 <_svfprintf_r+0x10c6>
  4032b6:	980e      	ldr	r0, [sp, #56]	; 0x38
  4032b8:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4032bc:	f1bb 0f00 	cmp.w	fp, #0
  4032c0:	8804      	ldrh	r4, [r0, #0]
  4032c2:	f100 0704 	add.w	r7, r0, #4
  4032c6:	f04f 0500 	mov.w	r5, #0
  4032ca:	db16      	blt.n	4032fa <_svfprintf_r+0x10de>
  4032cc:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  4032d0:	9307      	str	r3, [sp, #28]
  4032d2:	ea54 0305 	orrs.w	r3, r4, r5
  4032d6:	970e      	str	r7, [sp, #56]	; 0x38
  4032d8:	f43f ac3a 	beq.w	402b50 <_svfprintf_r+0x934>
  4032dc:	4617      	mov	r7, r2
  4032de:	f7ff b8c2 	b.w	402466 <_svfprintf_r+0x24a>
  4032e2:	990e      	ldr	r1, [sp, #56]	; 0x38
  4032e4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4032e8:	f1bb 0f00 	cmp.w	fp, #0
  4032ec:	680c      	ldr	r4, [r1, #0]
  4032ee:	f101 0704 	add.w	r7, r1, #4
  4032f2:	f04f 0500 	mov.w	r5, #0
  4032f6:	f280 80a5 	bge.w	403444 <_svfprintf_r+0x1228>
  4032fa:	970e      	str	r7, [sp, #56]	; 0x38
  4032fc:	2700      	movs	r7, #0
  4032fe:	f7ff b8b2 	b.w	402466 <_svfprintf_r+0x24a>
  403302:	9b07      	ldr	r3, [sp, #28]
  403304:	06df      	lsls	r7, r3, #27
  403306:	d40b      	bmi.n	403320 <_svfprintf_r+0x1104>
  403308:	9b07      	ldr	r3, [sp, #28]
  40330a:	065e      	lsls	r6, r3, #25
  40330c:	d508      	bpl.n	403320 <_svfprintf_r+0x1104>
  40330e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403310:	6813      	ldr	r3, [r2, #0]
  403312:	3204      	adds	r2, #4
  403314:	920e      	str	r2, [sp, #56]	; 0x38
  403316:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40331a:	801a      	strh	r2, [r3, #0]
  40331c:	f7fe bfa4 	b.w	402268 <_svfprintf_r+0x4c>
  403320:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403322:	6813      	ldr	r3, [r2, #0]
  403324:	3204      	adds	r2, #4
  403326:	920e      	str	r2, [sp, #56]	; 0x38
  403328:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40332a:	601a      	str	r2, [r3, #0]
  40332c:	f7fe bf9c 	b.w	402268 <_svfprintf_r+0x4c>
  403330:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403332:	9b07      	ldr	r3, [sp, #28]
  403334:	f013 0f40 	tst.w	r3, #64	; 0x40
  403338:	4613      	mov	r3, r2
  40333a:	f103 0304 	add.w	r3, r3, #4
  40333e:	bf0c      	ite	eq
  403340:	6814      	ldreq	r4, [r2, #0]
  403342:	8814      	ldrhne	r4, [r2, #0]
  403344:	930e      	str	r3, [sp, #56]	; 0x38
  403346:	2500      	movs	r5, #0
  403348:	f7ff bb02 	b.w	402950 <_svfprintf_r+0x734>
  40334c:	2700      	movs	r7, #0
  40334e:	45bb      	cmp	fp, r7
  403350:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403354:	f6ff ac0e 	blt.w	402b74 <_svfprintf_r+0x958>
  403358:	9b07      	ldr	r3, [sp, #28]
  40335a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40335e:	9307      	str	r3, [sp, #28]
  403360:	f7ff bbd6 	b.w	402b10 <_svfprintf_r+0x8f4>
  403364:	4614      	mov	r4, r2
  403366:	3301      	adds	r3, #1
  403368:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40336a:	9324      	str	r3, [sp, #144]	; 0x90
  40336c:	442c      	add	r4, r5
  40336e:	2b07      	cmp	r3, #7
  403370:	9425      	str	r4, [sp, #148]	; 0x94
  403372:	e889 0024 	stmia.w	r9, {r2, r5}
  403376:	f73f ae51 	bgt.w	40301c <_svfprintf_r+0xe00>
  40337a:	f109 0908 	add.w	r9, r9, #8
  40337e:	e658      	b.n	403032 <_svfprintf_r+0xe16>
  403380:	aa23      	add	r2, sp, #140	; 0x8c
  403382:	9909      	ldr	r1, [sp, #36]	; 0x24
  403384:	980a      	ldr	r0, [sp, #40]	; 0x28
  403386:	f002 feb9 	bl	4060fc <__ssprint_r>
  40338a:	2800      	cmp	r0, #0
  40338c:	f47f a83f 	bne.w	40240e <_svfprintf_r+0x1f2>
  403390:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403392:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403396:	e40f      	b.n	402bb8 <_svfprintf_r+0x99c>
  403398:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40339a:	f7ff bbe4 	b.w	402b66 <_svfprintf_r+0x94a>
  40339e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4033a0:	4ab5      	ldr	r2, [pc, #724]	; (403678 <_svfprintf_r+0x145c>)
  4033a2:	f8c9 2000 	str.w	r2, [r9]
  4033a6:	3301      	adds	r3, #1
  4033a8:	3401      	adds	r4, #1
  4033aa:	2201      	movs	r2, #1
  4033ac:	2b07      	cmp	r3, #7
  4033ae:	9425      	str	r4, [sp, #148]	; 0x94
  4033b0:	9324      	str	r3, [sp, #144]	; 0x90
  4033b2:	f8c9 2004 	str.w	r2, [r9, #4]
  4033b6:	f300 808e 	bgt.w	4034d6 <_svfprintf_r+0x12ba>
  4033ba:	f109 0908 	add.w	r9, r9, #8
  4033be:	b92d      	cbnz	r5, 4033cc <_svfprintf_r+0x11b0>
  4033c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4033c2:	b91b      	cbnz	r3, 4033cc <_svfprintf_r+0x11b0>
  4033c4:	9b07      	ldr	r3, [sp, #28]
  4033c6:	07df      	lsls	r7, r3, #31
  4033c8:	f57f a9b8 	bpl.w	40273c <_svfprintf_r+0x520>
  4033cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4033ce:	9916      	ldr	r1, [sp, #88]	; 0x58
  4033d0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4033d2:	f8c9 2000 	str.w	r2, [r9]
  4033d6:	3301      	adds	r3, #1
  4033d8:	440c      	add	r4, r1
  4033da:	2b07      	cmp	r3, #7
  4033dc:	9425      	str	r4, [sp, #148]	; 0x94
  4033de:	f8c9 1004 	str.w	r1, [r9, #4]
  4033e2:	9324      	str	r3, [sp, #144]	; 0x90
  4033e4:	f300 81c2 	bgt.w	40376c <_svfprintf_r+0x1550>
  4033e8:	f109 0908 	add.w	r9, r9, #8
  4033ec:	426d      	negs	r5, r5
  4033ee:	2d00      	cmp	r5, #0
  4033f0:	f340 809b 	ble.w	40352a <_svfprintf_r+0x130e>
  4033f4:	4aa1      	ldr	r2, [pc, #644]	; (40367c <_svfprintf_r+0x1460>)
  4033f6:	920f      	str	r2, [sp, #60]	; 0x3c
  4033f8:	2d10      	cmp	r5, #16
  4033fa:	f340 80c3 	ble.w	403584 <_svfprintf_r+0x1368>
  4033fe:	4622      	mov	r2, r4
  403400:	2710      	movs	r7, #16
  403402:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403406:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403408:	e005      	b.n	403416 <_svfprintf_r+0x11fa>
  40340a:	f109 0908 	add.w	r9, r9, #8
  40340e:	3d10      	subs	r5, #16
  403410:	2d10      	cmp	r5, #16
  403412:	f340 80b6 	ble.w	403582 <_svfprintf_r+0x1366>
  403416:	3301      	adds	r3, #1
  403418:	3210      	adds	r2, #16
  40341a:	2b07      	cmp	r3, #7
  40341c:	9225      	str	r2, [sp, #148]	; 0x94
  40341e:	9324      	str	r3, [sp, #144]	; 0x90
  403420:	f8c9 a000 	str.w	sl, [r9]
  403424:	f8c9 7004 	str.w	r7, [r9, #4]
  403428:	ddef      	ble.n	40340a <_svfprintf_r+0x11ee>
  40342a:	aa23      	add	r2, sp, #140	; 0x8c
  40342c:	4621      	mov	r1, r4
  40342e:	4658      	mov	r0, fp
  403430:	f002 fe64 	bl	4060fc <__ssprint_r>
  403434:	2800      	cmp	r0, #0
  403436:	f47e afea 	bne.w	40240e <_svfprintf_r+0x1f2>
  40343a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40343c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40343e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403442:	e7e4      	b.n	40340e <_svfprintf_r+0x11f2>
  403444:	9a07      	ldr	r2, [sp, #28]
  403446:	f7ff ba38 	b.w	4028ba <_svfprintf_r+0x69e>
  40344a:	9a07      	ldr	r2, [sp, #28]
  40344c:	e590      	b.n	402f70 <_svfprintf_r+0xd54>
  40344e:	9b07      	ldr	r3, [sp, #28]
  403450:	f043 0320 	orr.w	r3, r3, #32
  403454:	9307      	str	r3, [sp, #28]
  403456:	f108 0801 	add.w	r8, r8, #1
  40345a:	f898 3000 	ldrb.w	r3, [r8]
  40345e:	f7fe bf36 	b.w	4022ce <_svfprintf_r+0xb2>
  403462:	aa23      	add	r2, sp, #140	; 0x8c
  403464:	9909      	ldr	r1, [sp, #36]	; 0x24
  403466:	980a      	ldr	r0, [sp, #40]	; 0x28
  403468:	f002 fe48 	bl	4060fc <__ssprint_r>
  40346c:	2800      	cmp	r0, #0
  40346e:	f47e afce 	bne.w	40240e <_svfprintf_r+0x1f2>
  403472:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403474:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403478:	f7ff bbb6 	b.w	402be8 <_svfprintf_r+0x9cc>
  40347c:	2140      	movs	r1, #64	; 0x40
  40347e:	980a      	ldr	r0, [sp, #40]	; 0x28
  403480:	f001 fcdc 	bl	404e3c <_malloc_r>
  403484:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403486:	6010      	str	r0, [r2, #0]
  403488:	6110      	str	r0, [r2, #16]
  40348a:	2800      	cmp	r0, #0
  40348c:	f000 81e5 	beq.w	40385a <_svfprintf_r+0x163e>
  403490:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403492:	2340      	movs	r3, #64	; 0x40
  403494:	6153      	str	r3, [r2, #20]
  403496:	f7fe bed8 	b.w	40224a <_svfprintf_r+0x2e>
  40349a:	a821      	add	r0, sp, #132	; 0x84
  40349c:	a91e      	add	r1, sp, #120	; 0x78
  40349e:	9004      	str	r0, [sp, #16]
  4034a0:	9103      	str	r1, [sp, #12]
  4034a2:	a81d      	add	r0, sp, #116	; 0x74
  4034a4:	2103      	movs	r1, #3
  4034a6:	9002      	str	r0, [sp, #8]
  4034a8:	9a08      	ldr	r2, [sp, #32]
  4034aa:	f8cd b004 	str.w	fp, [sp, #4]
  4034ae:	463b      	mov	r3, r7
  4034b0:	9100      	str	r1, [sp, #0]
  4034b2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4034b4:	f000 faa4 	bl	403a00 <_dtoa_r>
  4034b8:	465d      	mov	r5, fp
  4034ba:	4606      	mov	r6, r0
  4034bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4034be:	2b46      	cmp	r3, #70	; 0x46
  4034c0:	eb06 0405 	add.w	r4, r6, r5
  4034c4:	f47f aeb6 	bne.w	403234 <_svfprintf_r+0x1018>
  4034c8:	7833      	ldrb	r3, [r6, #0]
  4034ca:	2b30      	cmp	r3, #48	; 0x30
  4034cc:	f000 817c 	beq.w	4037c8 <_svfprintf_r+0x15ac>
  4034d0:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4034d2:	442c      	add	r4, r5
  4034d4:	e6ae      	b.n	403234 <_svfprintf_r+0x1018>
  4034d6:	aa23      	add	r2, sp, #140	; 0x8c
  4034d8:	9909      	ldr	r1, [sp, #36]	; 0x24
  4034da:	980a      	ldr	r0, [sp, #40]	; 0x28
  4034dc:	f002 fe0e 	bl	4060fc <__ssprint_r>
  4034e0:	2800      	cmp	r0, #0
  4034e2:	f47e af94 	bne.w	40240e <_svfprintf_r+0x1f2>
  4034e6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4034e8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4034ea:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4034ee:	e766      	b.n	4033be <_svfprintf_r+0x11a2>
  4034f0:	f1bb 0f00 	cmp.w	fp, #0
  4034f4:	bf08      	it	eq
  4034f6:	f04f 0b01 	moveq.w	fp, #1
  4034fa:	e667      	b.n	4031cc <_svfprintf_r+0xfb0>
  4034fc:	970e      	str	r7, [sp, #56]	; 0x38
  4034fe:	4617      	mov	r7, r2
  403500:	e55e      	b.n	402fc0 <_svfprintf_r+0xda4>
  403502:	4630      	mov	r0, r6
  403504:	f7fe fe1c 	bl	402140 <strlen>
  403508:	46a3      	mov	fp, r4
  40350a:	4603      	mov	r3, r0
  40350c:	900d      	str	r0, [sp, #52]	; 0x34
  40350e:	f7ff baf4 	b.w	402afa <_svfprintf_r+0x8de>
  403512:	aa23      	add	r2, sp, #140	; 0x8c
  403514:	9909      	ldr	r1, [sp, #36]	; 0x24
  403516:	980a      	ldr	r0, [sp, #40]	; 0x28
  403518:	f002 fdf0 	bl	4060fc <__ssprint_r>
  40351c:	2800      	cmp	r0, #0
  40351e:	f47e af76 	bne.w	40240e <_svfprintf_r+0x1f2>
  403522:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403524:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403526:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40352a:	9912      	ldr	r1, [sp, #72]	; 0x48
  40352c:	f8c9 6000 	str.w	r6, [r9]
  403530:	3301      	adds	r3, #1
  403532:	440c      	add	r4, r1
  403534:	2b07      	cmp	r3, #7
  403536:	9425      	str	r4, [sp, #148]	; 0x94
  403538:	9324      	str	r3, [sp, #144]	; 0x90
  40353a:	f8c9 1004 	str.w	r1, [r9, #4]
  40353e:	f77f a8fb 	ble.w	402738 <_svfprintf_r+0x51c>
  403542:	e411      	b.n	402d68 <_svfprintf_r+0xb4c>
  403544:	272d      	movs	r7, #45	; 0x2d
  403546:	9308      	str	r3, [sp, #32]
  403548:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40354a:	9307      	str	r3, [sp, #28]
  40354c:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  403550:	f04f 0b00 	mov.w	fp, #0
  403554:	f7ff b829 	b.w	4025aa <_svfprintf_r+0x38e>
  403558:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40355a:	1cdd      	adds	r5, r3, #3
  40355c:	db1e      	blt.n	40359c <_svfprintf_r+0x1380>
  40355e:	459b      	cmp	fp, r3
  403560:	db1c      	blt.n	40359c <_svfprintf_r+0x1380>
  403562:	9313      	str	r3, [sp, #76]	; 0x4c
  403564:	e689      	b.n	40327a <_svfprintf_r+0x105e>
  403566:	4623      	mov	r3, r4
  403568:	e677      	b.n	40325a <_svfprintf_r+0x103e>
  40356a:	aa23      	add	r2, sp, #140	; 0x8c
  40356c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40356e:	980a      	ldr	r0, [sp, #40]	; 0x28
  403570:	f002 fdc4 	bl	4060fc <__ssprint_r>
  403574:	2800      	cmp	r0, #0
  403576:	f47e af4a 	bne.w	40240e <_svfprintf_r+0x1f2>
  40357a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40357c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403580:	e459      	b.n	402e36 <_svfprintf_r+0xc1a>
  403582:	4614      	mov	r4, r2
  403584:	3301      	adds	r3, #1
  403586:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403588:	9324      	str	r3, [sp, #144]	; 0x90
  40358a:	442c      	add	r4, r5
  40358c:	2b07      	cmp	r3, #7
  40358e:	9425      	str	r4, [sp, #148]	; 0x94
  403590:	e889 0024 	stmia.w	r9, {r2, r5}
  403594:	dcbd      	bgt.n	403512 <_svfprintf_r+0x12f6>
  403596:	f109 0908 	add.w	r9, r9, #8
  40359a:	e7c6      	b.n	40352a <_svfprintf_r+0x130e>
  40359c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40359e:	3a02      	subs	r2, #2
  4035a0:	9211      	str	r2, [sp, #68]	; 0x44
  4035a2:	3b01      	subs	r3, #1
  4035a4:	2b00      	cmp	r3, #0
  4035a6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4035aa:	931d      	str	r3, [sp, #116]	; 0x74
  4035ac:	bfb8      	it	lt
  4035ae:	425b      	neglt	r3, r3
  4035b0:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  4035b4:	bfb4      	ite	lt
  4035b6:	222d      	movlt	r2, #45	; 0x2d
  4035b8:	222b      	movge	r2, #43	; 0x2b
  4035ba:	2b09      	cmp	r3, #9
  4035bc:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  4035c0:	f340 80f1 	ble.w	4037a6 <_svfprintf_r+0x158a>
  4035c4:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  4035c8:	4604      	mov	r4, r0
  4035ca:	4a2d      	ldr	r2, [pc, #180]	; (403680 <_svfprintf_r+0x1464>)
  4035cc:	fb82 2103 	smull	r2, r1, r2, r3
  4035d0:	17da      	asrs	r2, r3, #31
  4035d2:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  4035d6:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  4035da:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  4035de:	f103 0130 	add.w	r1, r3, #48	; 0x30
  4035e2:	2a09      	cmp	r2, #9
  4035e4:	4613      	mov	r3, r2
  4035e6:	f804 1d01 	strb.w	r1, [r4, #-1]!
  4035ea:	dcee      	bgt.n	4035ca <_svfprintf_r+0x13ae>
  4035ec:	4621      	mov	r1, r4
  4035ee:	3330      	adds	r3, #48	; 0x30
  4035f0:	b2da      	uxtb	r2, r3
  4035f2:	f801 2d01 	strb.w	r2, [r1, #-1]!
  4035f6:	4288      	cmp	r0, r1
  4035f8:	f240 813a 	bls.w	403870 <_svfprintf_r+0x1654>
  4035fc:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  403600:	4623      	mov	r3, r4
  403602:	e001      	b.n	403608 <_svfprintf_r+0x13ec>
  403604:	f813 2b01 	ldrb.w	r2, [r3], #1
  403608:	f801 2b01 	strb.w	r2, [r1], #1
  40360c:	4298      	cmp	r0, r3
  40360e:	d1f9      	bne.n	403604 <_svfprintf_r+0x13e8>
  403610:	1c43      	adds	r3, r0, #1
  403612:	1b1b      	subs	r3, r3, r4
  403614:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  403618:	4413      	add	r3, r2
  40361a:	aa1f      	add	r2, sp, #124	; 0x7c
  40361c:	1a9b      	subs	r3, r3, r2
  40361e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403620:	9319      	str	r3, [sp, #100]	; 0x64
  403622:	2a01      	cmp	r2, #1
  403624:	4413      	add	r3, r2
  403626:	930d      	str	r3, [sp, #52]	; 0x34
  403628:	f340 80ea 	ble.w	403800 <_svfprintf_r+0x15e4>
  40362c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40362e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403630:	4413      	add	r3, r2
  403632:	2200      	movs	r2, #0
  403634:	930d      	str	r3, [sp, #52]	; 0x34
  403636:	9213      	str	r2, [sp, #76]	; 0x4c
  403638:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40363c:	e62b      	b.n	403296 <_svfprintf_r+0x107a>
  40363e:	aa23      	add	r2, sp, #140	; 0x8c
  403640:	9909      	ldr	r1, [sp, #36]	; 0x24
  403642:	980a      	ldr	r0, [sp, #40]	; 0x28
  403644:	f002 fd5a 	bl	4060fc <__ssprint_r>
  403648:	2800      	cmp	r0, #0
  40364a:	f47e aee0 	bne.w	40240e <_svfprintf_r+0x1f2>
  40364e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403650:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403652:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403656:	e4f6      	b.n	403046 <_svfprintf_r+0xe2a>
  403658:	2d06      	cmp	r5, #6
  40365a:	462b      	mov	r3, r5
  40365c:	bf28      	it	cs
  40365e:	2306      	movcs	r3, #6
  403660:	930d      	str	r3, [sp, #52]	; 0x34
  403662:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403666:	46b3      	mov	fp, r6
  403668:	970e      	str	r7, [sp, #56]	; 0x38
  40366a:	9613      	str	r6, [sp, #76]	; 0x4c
  40366c:	4637      	mov	r7, r6
  40366e:	9308      	str	r3, [sp, #32]
  403670:	4e04      	ldr	r6, [pc, #16]	; (403684 <_svfprintf_r+0x1468>)
  403672:	f7fe bf99 	b.w	4025a8 <_svfprintf_r+0x38c>
  403676:	bf00      	nop
  403678:	004078a0 	.word	0x004078a0
  40367c:	00407850 	.word	0x00407850
  403680:	66666667 	.word	0x66666667
  403684:	00407898 	.word	0x00407898
  403688:	aa23      	add	r2, sp, #140	; 0x8c
  40368a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40368c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40368e:	f002 fd35 	bl	4060fc <__ssprint_r>
  403692:	2800      	cmp	r0, #0
  403694:	f47e aebb 	bne.w	40240e <_svfprintf_r+0x1f2>
  403698:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40369a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40369c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40369e:	1ad3      	subs	r3, r2, r3
  4036a0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4036a4:	e4e7      	b.n	403076 <_svfprintf_r+0xe5a>
  4036a6:	f04f 0b06 	mov.w	fp, #6
  4036aa:	e58f      	b.n	4031cc <_svfprintf_r+0xfb0>
  4036ac:	a821      	add	r0, sp, #132	; 0x84
  4036ae:	a91e      	add	r1, sp, #120	; 0x78
  4036b0:	9004      	str	r0, [sp, #16]
  4036b2:	9103      	str	r1, [sp, #12]
  4036b4:	a81d      	add	r0, sp, #116	; 0x74
  4036b6:	2103      	movs	r1, #3
  4036b8:	9002      	str	r0, [sp, #8]
  4036ba:	9a08      	ldr	r2, [sp, #32]
  4036bc:	f8cd b004 	str.w	fp, [sp, #4]
  4036c0:	463b      	mov	r3, r7
  4036c2:	9100      	str	r1, [sp, #0]
  4036c4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4036c6:	f000 f99b 	bl	403a00 <_dtoa_r>
  4036ca:	465d      	mov	r5, fp
  4036cc:	4606      	mov	r6, r0
  4036ce:	eb00 040b 	add.w	r4, r0, fp
  4036d2:	e6f9      	b.n	4034c8 <_svfprintf_r+0x12ac>
  4036d4:	9307      	str	r3, [sp, #28]
  4036d6:	f7ff b959 	b.w	40298c <_svfprintf_r+0x770>
  4036da:	272d      	movs	r7, #45	; 0x2d
  4036dc:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4036e0:	f7ff b8b2 	b.w	402848 <_svfprintf_r+0x62c>
  4036e4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4036e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4036e8:	4413      	add	r3, r2
  4036ea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4036ec:	930d      	str	r3, [sp, #52]	; 0x34
  4036ee:	2a00      	cmp	r2, #0
  4036f0:	dd7e      	ble.n	4037f0 <_svfprintf_r+0x15d4>
  4036f2:	2267      	movs	r2, #103	; 0x67
  4036f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4036f8:	9211      	str	r2, [sp, #68]	; 0x44
  4036fa:	e5cc      	b.n	403296 <_svfprintf_r+0x107a>
  4036fc:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  403700:	970e      	str	r7, [sp, #56]	; 0x38
  403702:	9308      	str	r3, [sp, #32]
  403704:	950d      	str	r5, [sp, #52]	; 0x34
  403706:	4683      	mov	fp, r0
  403708:	9013      	str	r0, [sp, #76]	; 0x4c
  40370a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40370e:	f7fe bf4b 	b.w	4025a8 <_svfprintf_r+0x38c>
  403712:	9b07      	ldr	r3, [sp, #28]
  403714:	07db      	lsls	r3, r3, #31
  403716:	465f      	mov	r7, fp
  403718:	d505      	bpl.n	403726 <_svfprintf_r+0x150a>
  40371a:	ae40      	add	r6, sp, #256	; 0x100
  40371c:	2330      	movs	r3, #48	; 0x30
  40371e:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403722:	f7fe bf37 	b.w	402594 <_svfprintf_r+0x378>
  403726:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40372a:	ae30      	add	r6, sp, #192	; 0xc0
  40372c:	f7fe bf35 	b.w	40259a <_svfprintf_r+0x37e>
  403730:	2b00      	cmp	r3, #0
  403732:	dd7d      	ble.n	403830 <_svfprintf_r+0x1614>
  403734:	f1bb 0f00 	cmp.w	fp, #0
  403738:	d13d      	bne.n	4037b6 <_svfprintf_r+0x159a>
  40373a:	9a07      	ldr	r2, [sp, #28]
  40373c:	07d4      	lsls	r4, r2, #31
  40373e:	d43a      	bmi.n	4037b6 <_svfprintf_r+0x159a>
  403740:	461a      	mov	r2, r3
  403742:	920d      	str	r2, [sp, #52]	; 0x34
  403744:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403748:	e5a5      	b.n	403296 <_svfprintf_r+0x107a>
  40374a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40374c:	2b47      	cmp	r3, #71	; 0x47
  40374e:	f47f ad70 	bne.w	403232 <_svfprintf_r+0x1016>
  403752:	9b07      	ldr	r3, [sp, #28]
  403754:	07db      	lsls	r3, r3, #31
  403756:	f53f aeb1 	bmi.w	4034bc <_svfprintf_r+0x12a0>
  40375a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40375c:	1b9b      	subs	r3, r3, r6
  40375e:	9312      	str	r3, [sp, #72]	; 0x48
  403760:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403762:	2b47      	cmp	r3, #71	; 0x47
  403764:	f43f aef8 	beq.w	403558 <_svfprintf_r+0x133c>
  403768:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40376a:	e71a      	b.n	4035a2 <_svfprintf_r+0x1386>
  40376c:	aa23      	add	r2, sp, #140	; 0x8c
  40376e:	9909      	ldr	r1, [sp, #36]	; 0x24
  403770:	980a      	ldr	r0, [sp, #40]	; 0x28
  403772:	f002 fcc3 	bl	4060fc <__ssprint_r>
  403776:	2800      	cmp	r0, #0
  403778:	f47e ae49 	bne.w	40240e <_svfprintf_r+0x1f2>
  40377c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40377e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403780:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403782:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  403786:	e631      	b.n	4033ec <_svfprintf_r+0x11d0>
  403788:	46a0      	mov	r8, r4
  40378a:	2500      	movs	r5, #0
  40378c:	f7fe bda1 	b.w	4022d2 <_svfprintf_r+0xb6>
  403790:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403792:	e562      	b.n	40325a <_svfprintf_r+0x103e>
  403794:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403796:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403798:	4413      	add	r3, r2
  40379a:	2267      	movs	r2, #103	; 0x67
  40379c:	930d      	str	r3, [sp, #52]	; 0x34
  40379e:	9211      	str	r2, [sp, #68]	; 0x44
  4037a0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4037a4:	e577      	b.n	403296 <_svfprintf_r+0x107a>
  4037a6:	3330      	adds	r3, #48	; 0x30
  4037a8:	2230      	movs	r2, #48	; 0x30
  4037aa:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4037ae:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4037b2:	ab20      	add	r3, sp, #128	; 0x80
  4037b4:	e731      	b.n	40361a <_svfprintf_r+0x13fe>
  4037b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4037b8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4037ba:	189d      	adds	r5, r3, r2
  4037bc:	eb05 030b 	add.w	r3, r5, fp
  4037c0:	930d      	str	r3, [sp, #52]	; 0x34
  4037c2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4037c6:	e566      	b.n	403296 <_svfprintf_r+0x107a>
  4037c8:	9808      	ldr	r0, [sp, #32]
  4037ca:	4639      	mov	r1, r7
  4037cc:	2200      	movs	r2, #0
  4037ce:	2300      	movs	r3, #0
  4037d0:	f003 fa60 	bl	406c94 <__aeabi_dcmpeq>
  4037d4:	2800      	cmp	r0, #0
  4037d6:	f47f ae7b 	bne.w	4034d0 <_svfprintf_r+0x12b4>
  4037da:	f1c5 0501 	rsb	r5, r5, #1
  4037de:	951d      	str	r5, [sp, #116]	; 0x74
  4037e0:	442c      	add	r4, r5
  4037e2:	e527      	b.n	403234 <_svfprintf_r+0x1018>
  4037e4:	4e32      	ldr	r6, [pc, #200]	; (4038b0 <_svfprintf_r+0x1694>)
  4037e6:	4b33      	ldr	r3, [pc, #204]	; (4038b4 <_svfprintf_r+0x1698>)
  4037e8:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4037ec:	f7ff b82e 	b.w	40284c <_svfprintf_r+0x630>
  4037f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4037f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4037f4:	f1c3 0301 	rsb	r3, r3, #1
  4037f8:	441a      	add	r2, r3
  4037fa:	4613      	mov	r3, r2
  4037fc:	920d      	str	r2, [sp, #52]	; 0x34
  4037fe:	e778      	b.n	4036f2 <_svfprintf_r+0x14d6>
  403800:	9b07      	ldr	r3, [sp, #28]
  403802:	f013 0301 	ands.w	r3, r3, #1
  403806:	f47f af11 	bne.w	40362c <_svfprintf_r+0x1410>
  40380a:	9313      	str	r3, [sp, #76]	; 0x4c
  40380c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40380e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403812:	e540      	b.n	403296 <_svfprintf_r+0x107a>
  403814:	980e      	ldr	r0, [sp, #56]	; 0x38
  403816:	f898 3001 	ldrb.w	r3, [r8, #1]
  40381a:	6805      	ldr	r5, [r0, #0]
  40381c:	3004      	adds	r0, #4
  40381e:	2d00      	cmp	r5, #0
  403820:	900e      	str	r0, [sp, #56]	; 0x38
  403822:	46a0      	mov	r8, r4
  403824:	f6be ad53 	bge.w	4022ce <_svfprintf_r+0xb2>
  403828:	f04f 35ff 	mov.w	r5, #4294967295
  40382c:	f7fe bd4f 	b.w	4022ce <_svfprintf_r+0xb2>
  403830:	f1bb 0f00 	cmp.w	fp, #0
  403834:	d102      	bne.n	40383c <_svfprintf_r+0x1620>
  403836:	9b07      	ldr	r3, [sp, #28]
  403838:	07d8      	lsls	r0, r3, #31
  40383a:	d507      	bpl.n	40384c <_svfprintf_r+0x1630>
  40383c:	9b16      	ldr	r3, [sp, #88]	; 0x58
  40383e:	1c5d      	adds	r5, r3, #1
  403840:	eb05 030b 	add.w	r3, r5, fp
  403844:	930d      	str	r3, [sp, #52]	; 0x34
  403846:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40384a:	e524      	b.n	403296 <_svfprintf_r+0x107a>
  40384c:	2301      	movs	r3, #1
  40384e:	930d      	str	r3, [sp, #52]	; 0x34
  403850:	e521      	b.n	403296 <_svfprintf_r+0x107a>
  403852:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403856:	f7ff b921 	b.w	402a9c <_svfprintf_r+0x880>
  40385a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40385c:	230c      	movs	r3, #12
  40385e:	6013      	str	r3, [r2, #0]
  403860:	f04f 30ff 	mov.w	r0, #4294967295
  403864:	f7fe bddc 	b.w	402420 <_svfprintf_r+0x204>
  403868:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40386c:	f7ff b8f9 	b.w	402a62 <_svfprintf_r+0x846>
  403870:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  403874:	e6d1      	b.n	40361a <_svfprintf_r+0x13fe>
  403876:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40387a:	f7fe bdd9 	b.w	402430 <_svfprintf_r+0x214>
  40387e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403882:	f7ff b857 	b.w	402934 <_svfprintf_r+0x718>
  403886:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40388a:	f7ff b825 	b.w	4028d8 <_svfprintf_r+0x6bc>
  40388e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  403892:	f7ff b94c 	b.w	402b2e <_svfprintf_r+0x912>
  403896:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40389a:	f7fe bff3 	b.w	402884 <_svfprintf_r+0x668>
  40389e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4038a2:	f7fe bfa3 	b.w	4027ec <_svfprintf_r+0x5d0>
  4038a6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4038aa:	f7fe be33 	b.w	402514 <_svfprintf_r+0x2f8>
  4038ae:	bf00      	nop
  4038b0:	0040786c 	.word	0x0040786c
  4038b4:	00407868 	.word	0x00407868

004038b8 <register_fini>:
  4038b8:	4b02      	ldr	r3, [pc, #8]	; (4038c4 <register_fini+0xc>)
  4038ba:	b113      	cbz	r3, 4038c2 <register_fini+0xa>
  4038bc:	4802      	ldr	r0, [pc, #8]	; (4038c8 <register_fini+0x10>)
  4038be:	f000 b805 	b.w	4038cc <atexit>
  4038c2:	4770      	bx	lr
  4038c4:	00000000 	.word	0x00000000
  4038c8:	00404add 	.word	0x00404add

004038cc <atexit>:
  4038cc:	2300      	movs	r3, #0
  4038ce:	4601      	mov	r1, r0
  4038d0:	461a      	mov	r2, r3
  4038d2:	4618      	mov	r0, r3
  4038d4:	f002 bca8 	b.w	406228 <__register_exitproc>

004038d8 <quorem>:
  4038d8:	6902      	ldr	r2, [r0, #16]
  4038da:	690b      	ldr	r3, [r1, #16]
  4038dc:	4293      	cmp	r3, r2
  4038de:	f300 808d 	bgt.w	4039fc <quorem+0x124>
  4038e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4038e6:	f103 38ff 	add.w	r8, r3, #4294967295
  4038ea:	f101 0714 	add.w	r7, r1, #20
  4038ee:	f100 0b14 	add.w	fp, r0, #20
  4038f2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4038f6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4038fa:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4038fe:	b083      	sub	sp, #12
  403900:	3201      	adds	r2, #1
  403902:	fbb3 f9f2 	udiv	r9, r3, r2
  403906:	eb0b 0304 	add.w	r3, fp, r4
  40390a:	9400      	str	r4, [sp, #0]
  40390c:	eb07 0a04 	add.w	sl, r7, r4
  403910:	9301      	str	r3, [sp, #4]
  403912:	f1b9 0f00 	cmp.w	r9, #0
  403916:	d039      	beq.n	40398c <quorem+0xb4>
  403918:	2500      	movs	r5, #0
  40391a:	46bc      	mov	ip, r7
  40391c:	46de      	mov	lr, fp
  40391e:	462b      	mov	r3, r5
  403920:	f85c 6b04 	ldr.w	r6, [ip], #4
  403924:	f8de 2000 	ldr.w	r2, [lr]
  403928:	b2b4      	uxth	r4, r6
  40392a:	fb09 5504 	mla	r5, r9, r4, r5
  40392e:	0c36      	lsrs	r6, r6, #16
  403930:	0c2c      	lsrs	r4, r5, #16
  403932:	fb09 4406 	mla	r4, r9, r6, r4
  403936:	b2ad      	uxth	r5, r5
  403938:	1b5b      	subs	r3, r3, r5
  40393a:	b2a6      	uxth	r6, r4
  40393c:	fa13 f382 	uxtah	r3, r3, r2
  403940:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  403944:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403948:	b29b      	uxth	r3, r3
  40394a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40394e:	45e2      	cmp	sl, ip
  403950:	f84e 3b04 	str.w	r3, [lr], #4
  403954:	ea4f 4514 	mov.w	r5, r4, lsr #16
  403958:	ea4f 4326 	mov.w	r3, r6, asr #16
  40395c:	d2e0      	bcs.n	403920 <quorem+0x48>
  40395e:	9b00      	ldr	r3, [sp, #0]
  403960:	f85b 3003 	ldr.w	r3, [fp, r3]
  403964:	b993      	cbnz	r3, 40398c <quorem+0xb4>
  403966:	9c01      	ldr	r4, [sp, #4]
  403968:	1f23      	subs	r3, r4, #4
  40396a:	459b      	cmp	fp, r3
  40396c:	d20c      	bcs.n	403988 <quorem+0xb0>
  40396e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403972:	b94b      	cbnz	r3, 403988 <quorem+0xb0>
  403974:	f1a4 0308 	sub.w	r3, r4, #8
  403978:	e002      	b.n	403980 <quorem+0xa8>
  40397a:	681a      	ldr	r2, [r3, #0]
  40397c:	3b04      	subs	r3, #4
  40397e:	b91a      	cbnz	r2, 403988 <quorem+0xb0>
  403980:	459b      	cmp	fp, r3
  403982:	f108 38ff 	add.w	r8, r8, #4294967295
  403986:	d3f8      	bcc.n	40397a <quorem+0xa2>
  403988:	f8c0 8010 	str.w	r8, [r0, #16]
  40398c:	4604      	mov	r4, r0
  40398e:	f002 f869 	bl	405a64 <__mcmp>
  403992:	2800      	cmp	r0, #0
  403994:	db2e      	blt.n	4039f4 <quorem+0x11c>
  403996:	f109 0901 	add.w	r9, r9, #1
  40399a:	465d      	mov	r5, fp
  40399c:	2300      	movs	r3, #0
  40399e:	f857 1b04 	ldr.w	r1, [r7], #4
  4039a2:	6828      	ldr	r0, [r5, #0]
  4039a4:	b28a      	uxth	r2, r1
  4039a6:	1a9a      	subs	r2, r3, r2
  4039a8:	0c09      	lsrs	r1, r1, #16
  4039aa:	fa12 f280 	uxtah	r2, r2, r0
  4039ae:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4039b2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4039b6:	b291      	uxth	r1, r2
  4039b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4039bc:	45ba      	cmp	sl, r7
  4039be:	f845 1b04 	str.w	r1, [r5], #4
  4039c2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4039c6:	d2ea      	bcs.n	40399e <quorem+0xc6>
  4039c8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4039cc:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4039d0:	b982      	cbnz	r2, 4039f4 <quorem+0x11c>
  4039d2:	1f1a      	subs	r2, r3, #4
  4039d4:	4593      	cmp	fp, r2
  4039d6:	d20b      	bcs.n	4039f0 <quorem+0x118>
  4039d8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4039dc:	b942      	cbnz	r2, 4039f0 <quorem+0x118>
  4039de:	3b08      	subs	r3, #8
  4039e0:	e002      	b.n	4039e8 <quorem+0x110>
  4039e2:	681a      	ldr	r2, [r3, #0]
  4039e4:	3b04      	subs	r3, #4
  4039e6:	b91a      	cbnz	r2, 4039f0 <quorem+0x118>
  4039e8:	459b      	cmp	fp, r3
  4039ea:	f108 38ff 	add.w	r8, r8, #4294967295
  4039ee:	d3f8      	bcc.n	4039e2 <quorem+0x10a>
  4039f0:	f8c4 8010 	str.w	r8, [r4, #16]
  4039f4:	4648      	mov	r0, r9
  4039f6:	b003      	add	sp, #12
  4039f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039fc:	2000      	movs	r0, #0
  4039fe:	4770      	bx	lr

00403a00 <_dtoa_r>:
  403a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a04:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403a06:	b097      	sub	sp, #92	; 0x5c
  403a08:	4681      	mov	r9, r0
  403a0a:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  403a0c:	4692      	mov	sl, r2
  403a0e:	469b      	mov	fp, r3
  403a10:	b149      	cbz	r1, 403a26 <_dtoa_r+0x26>
  403a12:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403a14:	604a      	str	r2, [r1, #4]
  403a16:	2301      	movs	r3, #1
  403a18:	4093      	lsls	r3, r2
  403a1a:	608b      	str	r3, [r1, #8]
  403a1c:	f001 fe40 	bl	4056a0 <_Bfree>
  403a20:	2300      	movs	r3, #0
  403a22:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  403a26:	f1bb 0f00 	cmp.w	fp, #0
  403a2a:	46d8      	mov	r8, fp
  403a2c:	db33      	blt.n	403a96 <_dtoa_r+0x96>
  403a2e:	2300      	movs	r3, #0
  403a30:	6023      	str	r3, [r4, #0]
  403a32:	4ba5      	ldr	r3, [pc, #660]	; (403cc8 <_dtoa_r+0x2c8>)
  403a34:	461a      	mov	r2, r3
  403a36:	ea08 0303 	and.w	r3, r8, r3
  403a3a:	4293      	cmp	r3, r2
  403a3c:	d014      	beq.n	403a68 <_dtoa_r+0x68>
  403a3e:	4650      	mov	r0, sl
  403a40:	4659      	mov	r1, fp
  403a42:	2200      	movs	r2, #0
  403a44:	2300      	movs	r3, #0
  403a46:	f003 f925 	bl	406c94 <__aeabi_dcmpeq>
  403a4a:	4605      	mov	r5, r0
  403a4c:	b348      	cbz	r0, 403aa2 <_dtoa_r+0xa2>
  403a4e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403a50:	2301      	movs	r3, #1
  403a52:	6013      	str	r3, [r2, #0]
  403a54:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a56:	2b00      	cmp	r3, #0
  403a58:	f000 80c5 	beq.w	403be6 <_dtoa_r+0x1e6>
  403a5c:	489b      	ldr	r0, [pc, #620]	; (403ccc <_dtoa_r+0x2cc>)
  403a5e:	6018      	str	r0, [r3, #0]
  403a60:	3801      	subs	r0, #1
  403a62:	b017      	add	sp, #92	; 0x5c
  403a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a68:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403a6a:	f242 730f 	movw	r3, #9999	; 0x270f
  403a6e:	6013      	str	r3, [r2, #0]
  403a70:	f1ba 0f00 	cmp.w	sl, #0
  403a74:	f000 80a2 	beq.w	403bbc <_dtoa_r+0x1bc>
  403a78:	4895      	ldr	r0, [pc, #596]	; (403cd0 <_dtoa_r+0x2d0>)
  403a7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a7c:	2b00      	cmp	r3, #0
  403a7e:	d0f0      	beq.n	403a62 <_dtoa_r+0x62>
  403a80:	78c3      	ldrb	r3, [r0, #3]
  403a82:	2b00      	cmp	r3, #0
  403a84:	f000 80b1 	beq.w	403bea <_dtoa_r+0x1ea>
  403a88:	f100 0308 	add.w	r3, r0, #8
  403a8c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403a8e:	6013      	str	r3, [r2, #0]
  403a90:	b017      	add	sp, #92	; 0x5c
  403a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a96:	2301      	movs	r3, #1
  403a98:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  403a9c:	6023      	str	r3, [r4, #0]
  403a9e:	46c3      	mov	fp, r8
  403aa0:	e7c7      	b.n	403a32 <_dtoa_r+0x32>
  403aa2:	aa14      	add	r2, sp, #80	; 0x50
  403aa4:	ab15      	add	r3, sp, #84	; 0x54
  403aa6:	9201      	str	r2, [sp, #4]
  403aa8:	9300      	str	r3, [sp, #0]
  403aaa:	4652      	mov	r2, sl
  403aac:	465b      	mov	r3, fp
  403aae:	4648      	mov	r0, r9
  403ab0:	f002 f882 	bl	405bb8 <__d2b>
  403ab4:	ea5f 5418 	movs.w	r4, r8, lsr #20
  403ab8:	9008      	str	r0, [sp, #32]
  403aba:	f040 8088 	bne.w	403bce <_dtoa_r+0x1ce>
  403abe:	9d14      	ldr	r5, [sp, #80]	; 0x50
  403ac0:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403ac2:	442c      	add	r4, r5
  403ac4:	f204 4332 	addw	r3, r4, #1074	; 0x432
  403ac8:	2b20      	cmp	r3, #32
  403aca:	f340 8291 	ble.w	403ff0 <_dtoa_r+0x5f0>
  403ace:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403ad2:	f204 4012 	addw	r0, r4, #1042	; 0x412
  403ad6:	fa08 f803 	lsl.w	r8, r8, r3
  403ada:	fa2a f000 	lsr.w	r0, sl, r0
  403ade:	ea40 0008 	orr.w	r0, r0, r8
  403ae2:	f002 fdf9 	bl	4066d8 <__aeabi_ui2d>
  403ae6:	2301      	movs	r3, #1
  403ae8:	3c01      	subs	r4, #1
  403aea:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403aee:	9310      	str	r3, [sp, #64]	; 0x40
  403af0:	2200      	movs	r2, #0
  403af2:	4b78      	ldr	r3, [pc, #480]	; (403cd4 <_dtoa_r+0x2d4>)
  403af4:	f002 fcb2 	bl	40645c <__aeabi_dsub>
  403af8:	a36d      	add	r3, pc, #436	; (adr r3, 403cb0 <_dtoa_r+0x2b0>)
  403afa:	e9d3 2300 	ldrd	r2, r3, [r3]
  403afe:	f002 fe61 	bl	4067c4 <__aeabi_dmul>
  403b02:	a36d      	add	r3, pc, #436	; (adr r3, 403cb8 <_dtoa_r+0x2b8>)
  403b04:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b08:	f002 fcaa 	bl	406460 <__adddf3>
  403b0c:	4606      	mov	r6, r0
  403b0e:	4620      	mov	r0, r4
  403b10:	460f      	mov	r7, r1
  403b12:	f002 fdf1 	bl	4066f8 <__aeabi_i2d>
  403b16:	a36a      	add	r3, pc, #424	; (adr r3, 403cc0 <_dtoa_r+0x2c0>)
  403b18:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b1c:	f002 fe52 	bl	4067c4 <__aeabi_dmul>
  403b20:	4602      	mov	r2, r0
  403b22:	460b      	mov	r3, r1
  403b24:	4630      	mov	r0, r6
  403b26:	4639      	mov	r1, r7
  403b28:	f002 fc9a 	bl	406460 <__adddf3>
  403b2c:	4606      	mov	r6, r0
  403b2e:	460f      	mov	r7, r1
  403b30:	f003 f8f8 	bl	406d24 <__aeabi_d2iz>
  403b34:	2200      	movs	r2, #0
  403b36:	9004      	str	r0, [sp, #16]
  403b38:	2300      	movs	r3, #0
  403b3a:	4630      	mov	r0, r6
  403b3c:	4639      	mov	r1, r7
  403b3e:	f003 f8b3 	bl	406ca8 <__aeabi_dcmplt>
  403b42:	2800      	cmp	r0, #0
  403b44:	f040 8230 	bne.w	403fa8 <_dtoa_r+0x5a8>
  403b48:	9e04      	ldr	r6, [sp, #16]
  403b4a:	2e16      	cmp	r6, #22
  403b4c:	f200 8229 	bhi.w	403fa2 <_dtoa_r+0x5a2>
  403b50:	4b61      	ldr	r3, [pc, #388]	; (403cd8 <_dtoa_r+0x2d8>)
  403b52:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  403b56:	e9d3 0100 	ldrd	r0, r1, [r3]
  403b5a:	4652      	mov	r2, sl
  403b5c:	465b      	mov	r3, fp
  403b5e:	f003 f8c1 	bl	406ce4 <__aeabi_dcmpgt>
  403b62:	2800      	cmp	r0, #0
  403b64:	f000 8249 	beq.w	403ffa <_dtoa_r+0x5fa>
  403b68:	1e73      	subs	r3, r6, #1
  403b6a:	9304      	str	r3, [sp, #16]
  403b6c:	2300      	movs	r3, #0
  403b6e:	930c      	str	r3, [sp, #48]	; 0x30
  403b70:	1b2c      	subs	r4, r5, r4
  403b72:	1e63      	subs	r3, r4, #1
  403b74:	9302      	str	r3, [sp, #8]
  403b76:	f100 8232 	bmi.w	403fde <_dtoa_r+0x5de>
  403b7a:	2300      	movs	r3, #0
  403b7c:	9305      	str	r3, [sp, #20]
  403b7e:	9b04      	ldr	r3, [sp, #16]
  403b80:	2b00      	cmp	r3, #0
  403b82:	f2c0 8223 	blt.w	403fcc <_dtoa_r+0x5cc>
  403b86:	9a02      	ldr	r2, [sp, #8]
  403b88:	930b      	str	r3, [sp, #44]	; 0x2c
  403b8a:	4611      	mov	r1, r2
  403b8c:	4419      	add	r1, r3
  403b8e:	2300      	movs	r3, #0
  403b90:	9102      	str	r1, [sp, #8]
  403b92:	930a      	str	r3, [sp, #40]	; 0x28
  403b94:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403b96:	2b09      	cmp	r3, #9
  403b98:	d829      	bhi.n	403bee <_dtoa_r+0x1ee>
  403b9a:	2b05      	cmp	r3, #5
  403b9c:	f340 8658 	ble.w	404850 <_dtoa_r+0xe50>
  403ba0:	3b04      	subs	r3, #4
  403ba2:	9320      	str	r3, [sp, #128]	; 0x80
  403ba4:	2500      	movs	r5, #0
  403ba6:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403ba8:	3b02      	subs	r3, #2
  403baa:	2b03      	cmp	r3, #3
  403bac:	f200 8635 	bhi.w	40481a <_dtoa_r+0xe1a>
  403bb0:	e8df f013 	tbh	[pc, r3, lsl #1]
  403bb4:	0228032c 	.word	0x0228032c
  403bb8:	04590337 	.word	0x04590337
  403bbc:	4b44      	ldr	r3, [pc, #272]	; (403cd0 <_dtoa_r+0x2d0>)
  403bbe:	4a47      	ldr	r2, [pc, #284]	; (403cdc <_dtoa_r+0x2dc>)
  403bc0:	f3c8 0013 	ubfx	r0, r8, #0, #20
  403bc4:	2800      	cmp	r0, #0
  403bc6:	bf14      	ite	ne
  403bc8:	4618      	movne	r0, r3
  403bca:	4610      	moveq	r0, r2
  403bcc:	e755      	b.n	403a7a <_dtoa_r+0x7a>
  403bce:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403bd2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  403bd6:	9510      	str	r5, [sp, #64]	; 0x40
  403bd8:	4650      	mov	r0, sl
  403bda:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  403bde:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403be2:	9d14      	ldr	r5, [sp, #80]	; 0x50
  403be4:	e784      	b.n	403af0 <_dtoa_r+0xf0>
  403be6:	483e      	ldr	r0, [pc, #248]	; (403ce0 <_dtoa_r+0x2e0>)
  403be8:	e73b      	b.n	403a62 <_dtoa_r+0x62>
  403bea:	1cc3      	adds	r3, r0, #3
  403bec:	e74e      	b.n	403a8c <_dtoa_r+0x8c>
  403bee:	2100      	movs	r1, #0
  403bf0:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  403bf4:	4648      	mov	r0, r9
  403bf6:	9120      	str	r1, [sp, #128]	; 0x80
  403bf8:	f001 fd2c 	bl	405654 <_Balloc>
  403bfc:	f04f 33ff 	mov.w	r3, #4294967295
  403c00:	9306      	str	r3, [sp, #24]
  403c02:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403c04:	930d      	str	r3, [sp, #52]	; 0x34
  403c06:	2301      	movs	r3, #1
  403c08:	9007      	str	r0, [sp, #28]
  403c0a:	9221      	str	r2, [sp, #132]	; 0x84
  403c0c:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  403c10:	9309      	str	r3, [sp, #36]	; 0x24
  403c12:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403c14:	2b00      	cmp	r3, #0
  403c16:	f2c0 80d1 	blt.w	403dbc <_dtoa_r+0x3bc>
  403c1a:	9a04      	ldr	r2, [sp, #16]
  403c1c:	2a0e      	cmp	r2, #14
  403c1e:	f300 80cd 	bgt.w	403dbc <_dtoa_r+0x3bc>
  403c22:	4b2d      	ldr	r3, [pc, #180]	; (403cd8 <_dtoa_r+0x2d8>)
  403c24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403c28:	e9d3 3400 	ldrd	r3, r4, [r3]
  403c2c:	e9cd 3402 	strd	r3, r4, [sp, #8]
  403c30:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403c32:	2b00      	cmp	r3, #0
  403c34:	f2c0 8300 	blt.w	404238 <_dtoa_r+0x838>
  403c38:	4656      	mov	r6, sl
  403c3a:	465f      	mov	r7, fp
  403c3c:	4650      	mov	r0, sl
  403c3e:	4659      	mov	r1, fp
  403c40:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  403c44:	4652      	mov	r2, sl
  403c46:	465b      	mov	r3, fp
  403c48:	f002 fee6 	bl	406a18 <__aeabi_ddiv>
  403c4c:	f003 f86a 	bl	406d24 <__aeabi_d2iz>
  403c50:	4604      	mov	r4, r0
  403c52:	f002 fd51 	bl	4066f8 <__aeabi_i2d>
  403c56:	4652      	mov	r2, sl
  403c58:	465b      	mov	r3, fp
  403c5a:	f002 fdb3 	bl	4067c4 <__aeabi_dmul>
  403c5e:	460b      	mov	r3, r1
  403c60:	4602      	mov	r2, r0
  403c62:	4639      	mov	r1, r7
  403c64:	4630      	mov	r0, r6
  403c66:	f002 fbf9 	bl	40645c <__aeabi_dsub>
  403c6a:	9d07      	ldr	r5, [sp, #28]
  403c6c:	f104 0330 	add.w	r3, r4, #48	; 0x30
  403c70:	702b      	strb	r3, [r5, #0]
  403c72:	9b06      	ldr	r3, [sp, #24]
  403c74:	2b01      	cmp	r3, #1
  403c76:	4606      	mov	r6, r0
  403c78:	460f      	mov	r7, r1
  403c7a:	f105 0501 	add.w	r5, r5, #1
  403c7e:	d062      	beq.n	403d46 <_dtoa_r+0x346>
  403c80:	2200      	movs	r2, #0
  403c82:	4b18      	ldr	r3, [pc, #96]	; (403ce4 <_dtoa_r+0x2e4>)
  403c84:	f002 fd9e 	bl	4067c4 <__aeabi_dmul>
  403c88:	2200      	movs	r2, #0
  403c8a:	2300      	movs	r3, #0
  403c8c:	4606      	mov	r6, r0
  403c8e:	460f      	mov	r7, r1
  403c90:	f003 f800 	bl	406c94 <__aeabi_dcmpeq>
  403c94:	2800      	cmp	r0, #0
  403c96:	d17e      	bne.n	403d96 <_dtoa_r+0x396>
  403c98:	f8cd 9014 	str.w	r9, [sp, #20]
  403c9c:	f8dd a018 	ldr.w	sl, [sp, #24]
  403ca0:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403ca4:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  403ca8:	e029      	b.n	403cfe <_dtoa_r+0x2fe>
  403caa:	bf00      	nop
  403cac:	f3af 8000 	nop.w
  403cb0:	636f4361 	.word	0x636f4361
  403cb4:	3fd287a7 	.word	0x3fd287a7
  403cb8:	8b60c8b3 	.word	0x8b60c8b3
  403cbc:	3fc68a28 	.word	0x3fc68a28
  403cc0:	509f79fb 	.word	0x509f79fb
  403cc4:	3fd34413 	.word	0x3fd34413
  403cc8:	7ff00000 	.word	0x7ff00000
  403ccc:	004078a1 	.word	0x004078a1
  403cd0:	004078c0 	.word	0x004078c0
  403cd4:	3ff80000 	.word	0x3ff80000
  403cd8:	004078d0 	.word	0x004078d0
  403cdc:	004078b4 	.word	0x004078b4
  403ce0:	004078a0 	.word	0x004078a0
  403ce4:	40240000 	.word	0x40240000
  403ce8:	f002 fd6c 	bl	4067c4 <__aeabi_dmul>
  403cec:	2200      	movs	r2, #0
  403cee:	2300      	movs	r3, #0
  403cf0:	4606      	mov	r6, r0
  403cf2:	460f      	mov	r7, r1
  403cf4:	f002 ffce 	bl	406c94 <__aeabi_dcmpeq>
  403cf8:	2800      	cmp	r0, #0
  403cfa:	f040 83b7 	bne.w	40446c <_dtoa_r+0xa6c>
  403cfe:	4642      	mov	r2, r8
  403d00:	464b      	mov	r3, r9
  403d02:	4630      	mov	r0, r6
  403d04:	4639      	mov	r1, r7
  403d06:	f002 fe87 	bl	406a18 <__aeabi_ddiv>
  403d0a:	f003 f80b 	bl	406d24 <__aeabi_d2iz>
  403d0e:	4604      	mov	r4, r0
  403d10:	f002 fcf2 	bl	4066f8 <__aeabi_i2d>
  403d14:	4642      	mov	r2, r8
  403d16:	464b      	mov	r3, r9
  403d18:	f002 fd54 	bl	4067c4 <__aeabi_dmul>
  403d1c:	4602      	mov	r2, r0
  403d1e:	460b      	mov	r3, r1
  403d20:	4630      	mov	r0, r6
  403d22:	4639      	mov	r1, r7
  403d24:	f002 fb9a 	bl	40645c <__aeabi_dsub>
  403d28:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403d2c:	f805 eb01 	strb.w	lr, [r5], #1
  403d30:	ebcb 0e05 	rsb	lr, fp, r5
  403d34:	45d6      	cmp	lr, sl
  403d36:	4606      	mov	r6, r0
  403d38:	460f      	mov	r7, r1
  403d3a:	f04f 0200 	mov.w	r2, #0
  403d3e:	4bb0      	ldr	r3, [pc, #704]	; (404000 <_dtoa_r+0x600>)
  403d40:	d1d2      	bne.n	403ce8 <_dtoa_r+0x2e8>
  403d42:	f8dd 9014 	ldr.w	r9, [sp, #20]
  403d46:	4632      	mov	r2, r6
  403d48:	463b      	mov	r3, r7
  403d4a:	4630      	mov	r0, r6
  403d4c:	4639      	mov	r1, r7
  403d4e:	f002 fb87 	bl	406460 <__adddf3>
  403d52:	4606      	mov	r6, r0
  403d54:	460f      	mov	r7, r1
  403d56:	4602      	mov	r2, r0
  403d58:	460b      	mov	r3, r1
  403d5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403d5e:	f002 ffa3 	bl	406ca8 <__aeabi_dcmplt>
  403d62:	b940      	cbnz	r0, 403d76 <_dtoa_r+0x376>
  403d64:	4632      	mov	r2, r6
  403d66:	463b      	mov	r3, r7
  403d68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403d6c:	f002 ff92 	bl	406c94 <__aeabi_dcmpeq>
  403d70:	b188      	cbz	r0, 403d96 <_dtoa_r+0x396>
  403d72:	07e3      	lsls	r3, r4, #31
  403d74:	d50f      	bpl.n	403d96 <_dtoa_r+0x396>
  403d76:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  403d7a:	9a07      	ldr	r2, [sp, #28]
  403d7c:	1e6b      	subs	r3, r5, #1
  403d7e:	e004      	b.n	403d8a <_dtoa_r+0x38a>
  403d80:	429a      	cmp	r2, r3
  403d82:	f000 842c 	beq.w	4045de <_dtoa_r+0xbde>
  403d86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403d8a:	2c39      	cmp	r4, #57	; 0x39
  403d8c:	f103 0501 	add.w	r5, r3, #1
  403d90:	d0f6      	beq.n	403d80 <_dtoa_r+0x380>
  403d92:	3401      	adds	r4, #1
  403d94:	701c      	strb	r4, [r3, #0]
  403d96:	9908      	ldr	r1, [sp, #32]
  403d98:	4648      	mov	r0, r9
  403d9a:	f001 fc81 	bl	4056a0 <_Bfree>
  403d9e:	2200      	movs	r2, #0
  403da0:	9b04      	ldr	r3, [sp, #16]
  403da2:	702a      	strb	r2, [r5, #0]
  403da4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403da6:	3301      	adds	r3, #1
  403da8:	6013      	str	r3, [r2, #0]
  403daa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403dac:	2b00      	cmp	r3, #0
  403dae:	f000 83a7 	beq.w	404500 <_dtoa_r+0xb00>
  403db2:	9807      	ldr	r0, [sp, #28]
  403db4:	601d      	str	r5, [r3, #0]
  403db6:	b017      	add	sp, #92	; 0x5c
  403db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403dbe:	2a00      	cmp	r2, #0
  403dc0:	f000 8112 	beq.w	403fe8 <_dtoa_r+0x5e8>
  403dc4:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403dc6:	2a01      	cmp	r2, #1
  403dc8:	f340 8258 	ble.w	40427c <_dtoa_r+0x87c>
  403dcc:	9b06      	ldr	r3, [sp, #24]
  403dce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403dd0:	1e5f      	subs	r7, r3, #1
  403dd2:	42ba      	cmp	r2, r7
  403dd4:	f2c0 8397 	blt.w	404506 <_dtoa_r+0xb06>
  403dd8:	1bd7      	subs	r7, r2, r7
  403dda:	9b06      	ldr	r3, [sp, #24]
  403ddc:	2b00      	cmp	r3, #0
  403dde:	f2c0 848a 	blt.w	4046f6 <_dtoa_r+0xcf6>
  403de2:	9d05      	ldr	r5, [sp, #20]
  403de4:	9b06      	ldr	r3, [sp, #24]
  403de6:	9a05      	ldr	r2, [sp, #20]
  403de8:	441a      	add	r2, r3
  403dea:	9205      	str	r2, [sp, #20]
  403dec:	9a02      	ldr	r2, [sp, #8]
  403dee:	2101      	movs	r1, #1
  403df0:	441a      	add	r2, r3
  403df2:	4648      	mov	r0, r9
  403df4:	9202      	str	r2, [sp, #8]
  403df6:	f001 fceb 	bl	4057d0 <__i2b>
  403dfa:	4606      	mov	r6, r0
  403dfc:	b165      	cbz	r5, 403e18 <_dtoa_r+0x418>
  403dfe:	9902      	ldr	r1, [sp, #8]
  403e00:	2900      	cmp	r1, #0
  403e02:	460b      	mov	r3, r1
  403e04:	dd08      	ble.n	403e18 <_dtoa_r+0x418>
  403e06:	42a9      	cmp	r1, r5
  403e08:	9a05      	ldr	r2, [sp, #20]
  403e0a:	bfa8      	it	ge
  403e0c:	462b      	movge	r3, r5
  403e0e:	1ad2      	subs	r2, r2, r3
  403e10:	1aed      	subs	r5, r5, r3
  403e12:	1acb      	subs	r3, r1, r3
  403e14:	9205      	str	r2, [sp, #20]
  403e16:	9302      	str	r3, [sp, #8]
  403e18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e1a:	2b00      	cmp	r3, #0
  403e1c:	f340 82fc 	ble.w	404418 <_dtoa_r+0xa18>
  403e20:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403e22:	2a00      	cmp	r2, #0
  403e24:	f000 8201 	beq.w	40422a <_dtoa_r+0x82a>
  403e28:	2f00      	cmp	r7, #0
  403e2a:	f000 81fe 	beq.w	40422a <_dtoa_r+0x82a>
  403e2e:	4631      	mov	r1, r6
  403e30:	463a      	mov	r2, r7
  403e32:	4648      	mov	r0, r9
  403e34:	f001 fd6e 	bl	405914 <__pow5mult>
  403e38:	f8dd 8020 	ldr.w	r8, [sp, #32]
  403e3c:	4601      	mov	r1, r0
  403e3e:	4642      	mov	r2, r8
  403e40:	4606      	mov	r6, r0
  403e42:	4648      	mov	r0, r9
  403e44:	f001 fcce 	bl	4057e4 <__multiply>
  403e48:	4641      	mov	r1, r8
  403e4a:	4604      	mov	r4, r0
  403e4c:	4648      	mov	r0, r9
  403e4e:	f001 fc27 	bl	4056a0 <_Bfree>
  403e52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e54:	1bdb      	subs	r3, r3, r7
  403e56:	930a      	str	r3, [sp, #40]	; 0x28
  403e58:	f040 81e6 	bne.w	404228 <_dtoa_r+0x828>
  403e5c:	2101      	movs	r1, #1
  403e5e:	4648      	mov	r0, r9
  403e60:	f001 fcb6 	bl	4057d0 <__i2b>
  403e64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e66:	4680      	mov	r8, r0
  403e68:	2b00      	cmp	r3, #0
  403e6a:	f000 8219 	beq.w	4042a0 <_dtoa_r+0x8a0>
  403e6e:	4601      	mov	r1, r0
  403e70:	461a      	mov	r2, r3
  403e72:	4648      	mov	r0, r9
  403e74:	f001 fd4e 	bl	405914 <__pow5mult>
  403e78:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403e7a:	2b01      	cmp	r3, #1
  403e7c:	4680      	mov	r8, r0
  403e7e:	f340 82f8 	ble.w	404472 <_dtoa_r+0xa72>
  403e82:	2700      	movs	r7, #0
  403e84:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403e88:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403e8c:	6918      	ldr	r0, [r3, #16]
  403e8e:	f001 fc51 	bl	405734 <__hi0bits>
  403e92:	f1c0 0020 	rsb	r0, r0, #32
  403e96:	9a02      	ldr	r2, [sp, #8]
  403e98:	4410      	add	r0, r2
  403e9a:	f010 001f 	ands.w	r0, r0, #31
  403e9e:	f000 81f6 	beq.w	40428e <_dtoa_r+0x88e>
  403ea2:	f1c0 0320 	rsb	r3, r0, #32
  403ea6:	2b04      	cmp	r3, #4
  403ea8:	f340 84ca 	ble.w	404840 <_dtoa_r+0xe40>
  403eac:	9b05      	ldr	r3, [sp, #20]
  403eae:	f1c0 001c 	rsb	r0, r0, #28
  403eb2:	4403      	add	r3, r0
  403eb4:	9305      	str	r3, [sp, #20]
  403eb6:	4613      	mov	r3, r2
  403eb8:	4403      	add	r3, r0
  403eba:	4405      	add	r5, r0
  403ebc:	9302      	str	r3, [sp, #8]
  403ebe:	9b05      	ldr	r3, [sp, #20]
  403ec0:	2b00      	cmp	r3, #0
  403ec2:	dd05      	ble.n	403ed0 <_dtoa_r+0x4d0>
  403ec4:	4621      	mov	r1, r4
  403ec6:	461a      	mov	r2, r3
  403ec8:	4648      	mov	r0, r9
  403eca:	f001 fd73 	bl	4059b4 <__lshift>
  403ece:	4604      	mov	r4, r0
  403ed0:	9b02      	ldr	r3, [sp, #8]
  403ed2:	2b00      	cmp	r3, #0
  403ed4:	dd05      	ble.n	403ee2 <_dtoa_r+0x4e2>
  403ed6:	4641      	mov	r1, r8
  403ed8:	461a      	mov	r2, r3
  403eda:	4648      	mov	r0, r9
  403edc:	f001 fd6a 	bl	4059b4 <__lshift>
  403ee0:	4680      	mov	r8, r0
  403ee2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403ee4:	2b00      	cmp	r3, #0
  403ee6:	f040 827c 	bne.w	4043e2 <_dtoa_r+0x9e2>
  403eea:	9b06      	ldr	r3, [sp, #24]
  403eec:	2b00      	cmp	r3, #0
  403eee:	f340 8295 	ble.w	40441c <_dtoa_r+0xa1c>
  403ef2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403ef4:	2b00      	cmp	r3, #0
  403ef6:	f040 81f5 	bne.w	4042e4 <_dtoa_r+0x8e4>
  403efa:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403efe:	9f06      	ldr	r7, [sp, #24]
  403f00:	465d      	mov	r5, fp
  403f02:	e002      	b.n	403f0a <_dtoa_r+0x50a>
  403f04:	f001 fbd6 	bl	4056b4 <__multadd>
  403f08:	4604      	mov	r4, r0
  403f0a:	4641      	mov	r1, r8
  403f0c:	4620      	mov	r0, r4
  403f0e:	f7ff fce3 	bl	4038d8 <quorem>
  403f12:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403f16:	f805 ab01 	strb.w	sl, [r5], #1
  403f1a:	ebcb 0305 	rsb	r3, fp, r5
  403f1e:	42bb      	cmp	r3, r7
  403f20:	f04f 020a 	mov.w	r2, #10
  403f24:	f04f 0300 	mov.w	r3, #0
  403f28:	4621      	mov	r1, r4
  403f2a:	4648      	mov	r0, r9
  403f2c:	dbea      	blt.n	403f04 <_dtoa_r+0x504>
  403f2e:	9b07      	ldr	r3, [sp, #28]
  403f30:	9a06      	ldr	r2, [sp, #24]
  403f32:	2a01      	cmp	r2, #1
  403f34:	bfac      	ite	ge
  403f36:	189b      	addge	r3, r3, r2
  403f38:	3301      	addlt	r3, #1
  403f3a:	461d      	mov	r5, r3
  403f3c:	f04f 0b00 	mov.w	fp, #0
  403f40:	4621      	mov	r1, r4
  403f42:	2201      	movs	r2, #1
  403f44:	4648      	mov	r0, r9
  403f46:	f001 fd35 	bl	4059b4 <__lshift>
  403f4a:	4641      	mov	r1, r8
  403f4c:	9008      	str	r0, [sp, #32]
  403f4e:	f001 fd89 	bl	405a64 <__mcmp>
  403f52:	2800      	cmp	r0, #0
  403f54:	f340 830d 	ble.w	404572 <_dtoa_r+0xb72>
  403f58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403f5c:	9907      	ldr	r1, [sp, #28]
  403f5e:	1e6b      	subs	r3, r5, #1
  403f60:	e004      	b.n	403f6c <_dtoa_r+0x56c>
  403f62:	428b      	cmp	r3, r1
  403f64:	f000 8278 	beq.w	404458 <_dtoa_r+0xa58>
  403f68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403f6c:	2a39      	cmp	r2, #57	; 0x39
  403f6e:	f103 0501 	add.w	r5, r3, #1
  403f72:	d0f6      	beq.n	403f62 <_dtoa_r+0x562>
  403f74:	3201      	adds	r2, #1
  403f76:	701a      	strb	r2, [r3, #0]
  403f78:	4641      	mov	r1, r8
  403f7a:	4648      	mov	r0, r9
  403f7c:	f001 fb90 	bl	4056a0 <_Bfree>
  403f80:	2e00      	cmp	r6, #0
  403f82:	f43f af08 	beq.w	403d96 <_dtoa_r+0x396>
  403f86:	f1bb 0f00 	cmp.w	fp, #0
  403f8a:	d005      	beq.n	403f98 <_dtoa_r+0x598>
  403f8c:	45b3      	cmp	fp, r6
  403f8e:	d003      	beq.n	403f98 <_dtoa_r+0x598>
  403f90:	4659      	mov	r1, fp
  403f92:	4648      	mov	r0, r9
  403f94:	f001 fb84 	bl	4056a0 <_Bfree>
  403f98:	4631      	mov	r1, r6
  403f9a:	4648      	mov	r0, r9
  403f9c:	f001 fb80 	bl	4056a0 <_Bfree>
  403fa0:	e6f9      	b.n	403d96 <_dtoa_r+0x396>
  403fa2:	2301      	movs	r3, #1
  403fa4:	930c      	str	r3, [sp, #48]	; 0x30
  403fa6:	e5e3      	b.n	403b70 <_dtoa_r+0x170>
  403fa8:	f8dd 8010 	ldr.w	r8, [sp, #16]
  403fac:	4640      	mov	r0, r8
  403fae:	f002 fba3 	bl	4066f8 <__aeabi_i2d>
  403fb2:	4602      	mov	r2, r0
  403fb4:	460b      	mov	r3, r1
  403fb6:	4630      	mov	r0, r6
  403fb8:	4639      	mov	r1, r7
  403fba:	f002 fe6b 	bl	406c94 <__aeabi_dcmpeq>
  403fbe:	2800      	cmp	r0, #0
  403fc0:	f47f adc2 	bne.w	403b48 <_dtoa_r+0x148>
  403fc4:	f108 33ff 	add.w	r3, r8, #4294967295
  403fc8:	9304      	str	r3, [sp, #16]
  403fca:	e5bd      	b.n	403b48 <_dtoa_r+0x148>
  403fcc:	9a05      	ldr	r2, [sp, #20]
  403fce:	9b04      	ldr	r3, [sp, #16]
  403fd0:	1ad2      	subs	r2, r2, r3
  403fd2:	425b      	negs	r3, r3
  403fd4:	930a      	str	r3, [sp, #40]	; 0x28
  403fd6:	2300      	movs	r3, #0
  403fd8:	9205      	str	r2, [sp, #20]
  403fda:	930b      	str	r3, [sp, #44]	; 0x2c
  403fdc:	e5da      	b.n	403b94 <_dtoa_r+0x194>
  403fde:	425b      	negs	r3, r3
  403fe0:	9305      	str	r3, [sp, #20]
  403fe2:	2300      	movs	r3, #0
  403fe4:	9302      	str	r3, [sp, #8]
  403fe6:	e5ca      	b.n	403b7e <_dtoa_r+0x17e>
  403fe8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403fea:	9d05      	ldr	r5, [sp, #20]
  403fec:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403fee:	e705      	b.n	403dfc <_dtoa_r+0x3fc>
  403ff0:	f1c3 0820 	rsb	r8, r3, #32
  403ff4:	fa0a f008 	lsl.w	r0, sl, r8
  403ff8:	e573      	b.n	403ae2 <_dtoa_r+0xe2>
  403ffa:	900c      	str	r0, [sp, #48]	; 0x30
  403ffc:	e5b8      	b.n	403b70 <_dtoa_r+0x170>
  403ffe:	bf00      	nop
  404000:	40240000 	.word	0x40240000
  404004:	2300      	movs	r3, #0
  404006:	9309      	str	r3, [sp, #36]	; 0x24
  404008:	9b04      	ldr	r3, [sp, #16]
  40400a:	9a21      	ldr	r2, [sp, #132]	; 0x84
  40400c:	4413      	add	r3, r2
  40400e:	930d      	str	r3, [sp, #52]	; 0x34
  404010:	3301      	adds	r3, #1
  404012:	2b00      	cmp	r3, #0
  404014:	9306      	str	r3, [sp, #24]
  404016:	f340 8283 	ble.w	404520 <_dtoa_r+0xb20>
  40401a:	9c06      	ldr	r4, [sp, #24]
  40401c:	4626      	mov	r6, r4
  40401e:	2100      	movs	r1, #0
  404020:	2e17      	cmp	r6, #23
  404022:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  404026:	d90b      	bls.n	404040 <_dtoa_r+0x640>
  404028:	2201      	movs	r2, #1
  40402a:	2304      	movs	r3, #4
  40402c:	005b      	lsls	r3, r3, #1
  40402e:	f103 0014 	add.w	r0, r3, #20
  404032:	42b0      	cmp	r0, r6
  404034:	4611      	mov	r1, r2
  404036:	f102 0201 	add.w	r2, r2, #1
  40403a:	d9f7      	bls.n	40402c <_dtoa_r+0x62c>
  40403c:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  404040:	4648      	mov	r0, r9
  404042:	f001 fb07 	bl	405654 <_Balloc>
  404046:	2c0e      	cmp	r4, #14
  404048:	9007      	str	r0, [sp, #28]
  40404a:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  40404e:	f63f ade0 	bhi.w	403c12 <_dtoa_r+0x212>
  404052:	2d00      	cmp	r5, #0
  404054:	f43f addd 	beq.w	403c12 <_dtoa_r+0x212>
  404058:	9904      	ldr	r1, [sp, #16]
  40405a:	4657      	mov	r7, sl
  40405c:	46d8      	mov	r8, fp
  40405e:	2900      	cmp	r1, #0
  404060:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  404064:	f340 8292 	ble.w	40458c <_dtoa_r+0xb8c>
  404068:	4b91      	ldr	r3, [pc, #580]	; (4042b0 <_dtoa_r+0x8b0>)
  40406a:	f001 020f 	and.w	r2, r1, #15
  40406e:	110e      	asrs	r6, r1, #4
  404070:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404074:	06f0      	lsls	r0, r6, #27
  404076:	e9d3 4500 	ldrd	r4, r5, [r3]
  40407a:	f140 824c 	bpl.w	404516 <_dtoa_r+0xb16>
  40407e:	4b8d      	ldr	r3, [pc, #564]	; (4042b4 <_dtoa_r+0x8b4>)
  404080:	4650      	mov	r0, sl
  404082:	4659      	mov	r1, fp
  404084:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404088:	f002 fcc6 	bl	406a18 <__aeabi_ddiv>
  40408c:	f006 060f 	and.w	r6, r6, #15
  404090:	4682      	mov	sl, r0
  404092:	468b      	mov	fp, r1
  404094:	f04f 0803 	mov.w	r8, #3
  404098:	b186      	cbz	r6, 4040bc <_dtoa_r+0x6bc>
  40409a:	4f86      	ldr	r7, [pc, #536]	; (4042b4 <_dtoa_r+0x8b4>)
  40409c:	07f1      	lsls	r1, r6, #31
  40409e:	d509      	bpl.n	4040b4 <_dtoa_r+0x6b4>
  4040a0:	4620      	mov	r0, r4
  4040a2:	4629      	mov	r1, r5
  4040a4:	e9d7 2300 	ldrd	r2, r3, [r7]
  4040a8:	f002 fb8c 	bl	4067c4 <__aeabi_dmul>
  4040ac:	f108 0801 	add.w	r8, r8, #1
  4040b0:	4604      	mov	r4, r0
  4040b2:	460d      	mov	r5, r1
  4040b4:	1076      	asrs	r6, r6, #1
  4040b6:	f107 0708 	add.w	r7, r7, #8
  4040ba:	d1ef      	bne.n	40409c <_dtoa_r+0x69c>
  4040bc:	4622      	mov	r2, r4
  4040be:	462b      	mov	r3, r5
  4040c0:	4650      	mov	r0, sl
  4040c2:	4659      	mov	r1, fp
  4040c4:	f002 fca8 	bl	406a18 <__aeabi_ddiv>
  4040c8:	4606      	mov	r6, r0
  4040ca:	460f      	mov	r7, r1
  4040cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4040ce:	b143      	cbz	r3, 4040e2 <_dtoa_r+0x6e2>
  4040d0:	2200      	movs	r2, #0
  4040d2:	4b79      	ldr	r3, [pc, #484]	; (4042b8 <_dtoa_r+0x8b8>)
  4040d4:	4630      	mov	r0, r6
  4040d6:	4639      	mov	r1, r7
  4040d8:	f002 fde6 	bl	406ca8 <__aeabi_dcmplt>
  4040dc:	2800      	cmp	r0, #0
  4040de:	f040 8320 	bne.w	404722 <_dtoa_r+0xd22>
  4040e2:	4640      	mov	r0, r8
  4040e4:	f002 fb08 	bl	4066f8 <__aeabi_i2d>
  4040e8:	4632      	mov	r2, r6
  4040ea:	463b      	mov	r3, r7
  4040ec:	f002 fb6a 	bl	4067c4 <__aeabi_dmul>
  4040f0:	4b72      	ldr	r3, [pc, #456]	; (4042bc <_dtoa_r+0x8bc>)
  4040f2:	2200      	movs	r2, #0
  4040f4:	f002 f9b4 	bl	406460 <__adddf3>
  4040f8:	9b06      	ldr	r3, [sp, #24]
  4040fa:	4604      	mov	r4, r0
  4040fc:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  404100:	2b00      	cmp	r3, #0
  404102:	f000 81df 	beq.w	4044c4 <_dtoa_r+0xac4>
  404106:	9b04      	ldr	r3, [sp, #16]
  404108:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40410c:	9311      	str	r3, [sp, #68]	; 0x44
  40410e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404110:	2b00      	cmp	r3, #0
  404112:	f000 8297 	beq.w	404644 <_dtoa_r+0xc44>
  404116:	4b66      	ldr	r3, [pc, #408]	; (4042b0 <_dtoa_r+0x8b0>)
  404118:	4969      	ldr	r1, [pc, #420]	; (4042c0 <_dtoa_r+0x8c0>)
  40411a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40411e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404122:	2000      	movs	r0, #0
  404124:	f002 fc78 	bl	406a18 <__aeabi_ddiv>
  404128:	4622      	mov	r2, r4
  40412a:	462b      	mov	r3, r5
  40412c:	f002 f996 	bl	40645c <__aeabi_dsub>
  404130:	4682      	mov	sl, r0
  404132:	468b      	mov	fp, r1
  404134:	4630      	mov	r0, r6
  404136:	4639      	mov	r1, r7
  404138:	f002 fdf4 	bl	406d24 <__aeabi_d2iz>
  40413c:	4604      	mov	r4, r0
  40413e:	f002 fadb 	bl	4066f8 <__aeabi_i2d>
  404142:	4602      	mov	r2, r0
  404144:	460b      	mov	r3, r1
  404146:	4630      	mov	r0, r6
  404148:	4639      	mov	r1, r7
  40414a:	f002 f987 	bl	40645c <__aeabi_dsub>
  40414e:	3430      	adds	r4, #48	; 0x30
  404150:	9d07      	ldr	r5, [sp, #28]
  404152:	b2e4      	uxtb	r4, r4
  404154:	4606      	mov	r6, r0
  404156:	460f      	mov	r7, r1
  404158:	702c      	strb	r4, [r5, #0]
  40415a:	4602      	mov	r2, r0
  40415c:	460b      	mov	r3, r1
  40415e:	4650      	mov	r0, sl
  404160:	4659      	mov	r1, fp
  404162:	3501      	adds	r5, #1
  404164:	f002 fdbe 	bl	406ce4 <__aeabi_dcmpgt>
  404168:	2800      	cmp	r0, #0
  40416a:	d14c      	bne.n	404206 <_dtoa_r+0x806>
  40416c:	4632      	mov	r2, r6
  40416e:	463b      	mov	r3, r7
  404170:	2000      	movs	r0, #0
  404172:	4951      	ldr	r1, [pc, #324]	; (4042b8 <_dtoa_r+0x8b8>)
  404174:	f002 f972 	bl	40645c <__aeabi_dsub>
  404178:	4602      	mov	r2, r0
  40417a:	460b      	mov	r3, r1
  40417c:	4650      	mov	r0, sl
  40417e:	4659      	mov	r1, fp
  404180:	f002 fdb0 	bl	406ce4 <__aeabi_dcmpgt>
  404184:	2800      	cmp	r0, #0
  404186:	f040 830d 	bne.w	4047a4 <_dtoa_r+0xda4>
  40418a:	f1b8 0f01 	cmp.w	r8, #1
  40418e:	f340 81b3 	ble.w	4044f8 <_dtoa_r+0xaf8>
  404192:	9b07      	ldr	r3, [sp, #28]
  404194:	4498      	add	r8, r3
  404196:	e00d      	b.n	4041b4 <_dtoa_r+0x7b4>
  404198:	2000      	movs	r0, #0
  40419a:	4947      	ldr	r1, [pc, #284]	; (4042b8 <_dtoa_r+0x8b8>)
  40419c:	f002 f95e 	bl	40645c <__aeabi_dsub>
  4041a0:	4652      	mov	r2, sl
  4041a2:	465b      	mov	r3, fp
  4041a4:	f002 fd80 	bl	406ca8 <__aeabi_dcmplt>
  4041a8:	2800      	cmp	r0, #0
  4041aa:	f040 82fb 	bne.w	4047a4 <_dtoa_r+0xda4>
  4041ae:	4545      	cmp	r5, r8
  4041b0:	f000 81a2 	beq.w	4044f8 <_dtoa_r+0xaf8>
  4041b4:	4650      	mov	r0, sl
  4041b6:	4659      	mov	r1, fp
  4041b8:	2200      	movs	r2, #0
  4041ba:	4b42      	ldr	r3, [pc, #264]	; (4042c4 <_dtoa_r+0x8c4>)
  4041bc:	f002 fb02 	bl	4067c4 <__aeabi_dmul>
  4041c0:	2200      	movs	r2, #0
  4041c2:	4b40      	ldr	r3, [pc, #256]	; (4042c4 <_dtoa_r+0x8c4>)
  4041c4:	4682      	mov	sl, r0
  4041c6:	468b      	mov	fp, r1
  4041c8:	4630      	mov	r0, r6
  4041ca:	4639      	mov	r1, r7
  4041cc:	f002 fafa 	bl	4067c4 <__aeabi_dmul>
  4041d0:	460f      	mov	r7, r1
  4041d2:	4606      	mov	r6, r0
  4041d4:	f002 fda6 	bl	406d24 <__aeabi_d2iz>
  4041d8:	4604      	mov	r4, r0
  4041da:	f002 fa8d 	bl	4066f8 <__aeabi_i2d>
  4041de:	4602      	mov	r2, r0
  4041e0:	460b      	mov	r3, r1
  4041e2:	4630      	mov	r0, r6
  4041e4:	4639      	mov	r1, r7
  4041e6:	f002 f939 	bl	40645c <__aeabi_dsub>
  4041ea:	3430      	adds	r4, #48	; 0x30
  4041ec:	b2e4      	uxtb	r4, r4
  4041ee:	4652      	mov	r2, sl
  4041f0:	465b      	mov	r3, fp
  4041f2:	f805 4b01 	strb.w	r4, [r5], #1
  4041f6:	4606      	mov	r6, r0
  4041f8:	460f      	mov	r7, r1
  4041fa:	f002 fd55 	bl	406ca8 <__aeabi_dcmplt>
  4041fe:	4632      	mov	r2, r6
  404200:	463b      	mov	r3, r7
  404202:	2800      	cmp	r0, #0
  404204:	d0c8      	beq.n	404198 <_dtoa_r+0x798>
  404206:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404208:	9304      	str	r3, [sp, #16]
  40420a:	e5c4      	b.n	403d96 <_dtoa_r+0x396>
  40420c:	2300      	movs	r3, #0
  40420e:	9309      	str	r3, [sp, #36]	; 0x24
  404210:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404212:	2b00      	cmp	r3, #0
  404214:	f340 8189 	ble.w	40452a <_dtoa_r+0xb2a>
  404218:	461e      	mov	r6, r3
  40421a:	461c      	mov	r4, r3
  40421c:	930d      	str	r3, [sp, #52]	; 0x34
  40421e:	9306      	str	r3, [sp, #24]
  404220:	e6fd      	b.n	40401e <_dtoa_r+0x61e>
  404222:	2301      	movs	r3, #1
  404224:	9309      	str	r3, [sp, #36]	; 0x24
  404226:	e7f3      	b.n	404210 <_dtoa_r+0x810>
  404228:	9408      	str	r4, [sp, #32]
  40422a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40422c:	9908      	ldr	r1, [sp, #32]
  40422e:	4648      	mov	r0, r9
  404230:	f001 fb70 	bl	405914 <__pow5mult>
  404234:	4604      	mov	r4, r0
  404236:	e611      	b.n	403e5c <_dtoa_r+0x45c>
  404238:	9b06      	ldr	r3, [sp, #24]
  40423a:	2b00      	cmp	r3, #0
  40423c:	f73f acfc 	bgt.w	403c38 <_dtoa_r+0x238>
  404240:	f040 82da 	bne.w	4047f8 <_dtoa_r+0xdf8>
  404244:	2200      	movs	r2, #0
  404246:	4b20      	ldr	r3, [pc, #128]	; (4042c8 <_dtoa_r+0x8c8>)
  404248:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40424c:	f002 faba 	bl	4067c4 <__aeabi_dmul>
  404250:	4652      	mov	r2, sl
  404252:	465b      	mov	r3, fp
  404254:	f002 fd3c 	bl	406cd0 <__aeabi_dcmpge>
  404258:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40425c:	4646      	mov	r6, r8
  40425e:	2800      	cmp	r0, #0
  404260:	f000 80f2 	beq.w	404448 <_dtoa_r+0xa48>
  404264:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404266:	9d07      	ldr	r5, [sp, #28]
  404268:	43db      	mvns	r3, r3
  40426a:	9304      	str	r3, [sp, #16]
  40426c:	4641      	mov	r1, r8
  40426e:	4648      	mov	r0, r9
  404270:	f001 fa16 	bl	4056a0 <_Bfree>
  404274:	2e00      	cmp	r6, #0
  404276:	f43f ad8e 	beq.w	403d96 <_dtoa_r+0x396>
  40427a:	e68d      	b.n	403f98 <_dtoa_r+0x598>
  40427c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40427e:	2a00      	cmp	r2, #0
  404280:	f000 8241 	beq.w	404706 <_dtoa_r+0xd06>
  404284:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404288:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40428a:	9d05      	ldr	r5, [sp, #20]
  40428c:	e5ab      	b.n	403de6 <_dtoa_r+0x3e6>
  40428e:	201c      	movs	r0, #28
  404290:	9b05      	ldr	r3, [sp, #20]
  404292:	4403      	add	r3, r0
  404294:	9305      	str	r3, [sp, #20]
  404296:	9b02      	ldr	r3, [sp, #8]
  404298:	4403      	add	r3, r0
  40429a:	4405      	add	r5, r0
  40429c:	9302      	str	r3, [sp, #8]
  40429e:	e60e      	b.n	403ebe <_dtoa_r+0x4be>
  4042a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4042a2:	2b01      	cmp	r3, #1
  4042a4:	f340 8282 	ble.w	4047ac <_dtoa_r+0xdac>
  4042a8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  4042aa:	2001      	movs	r0, #1
  4042ac:	e5f3      	b.n	403e96 <_dtoa_r+0x496>
  4042ae:	bf00      	nop
  4042b0:	004078d0 	.word	0x004078d0
  4042b4:	00407998 	.word	0x00407998
  4042b8:	3ff00000 	.word	0x3ff00000
  4042bc:	401c0000 	.word	0x401c0000
  4042c0:	3fe00000 	.word	0x3fe00000
  4042c4:	40240000 	.word	0x40240000
  4042c8:	40140000 	.word	0x40140000
  4042cc:	4631      	mov	r1, r6
  4042ce:	2300      	movs	r3, #0
  4042d0:	220a      	movs	r2, #10
  4042d2:	4648      	mov	r0, r9
  4042d4:	f001 f9ee 	bl	4056b4 <__multadd>
  4042d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4042da:	2b00      	cmp	r3, #0
  4042dc:	4606      	mov	r6, r0
  4042de:	f340 8297 	ble.w	404810 <_dtoa_r+0xe10>
  4042e2:	9306      	str	r3, [sp, #24]
  4042e4:	2d00      	cmp	r5, #0
  4042e6:	dd05      	ble.n	4042f4 <_dtoa_r+0x8f4>
  4042e8:	4631      	mov	r1, r6
  4042ea:	462a      	mov	r2, r5
  4042ec:	4648      	mov	r0, r9
  4042ee:	f001 fb61 	bl	4059b4 <__lshift>
  4042f2:	4606      	mov	r6, r0
  4042f4:	2f00      	cmp	r7, #0
  4042f6:	f040 817c 	bne.w	4045f2 <_dtoa_r+0xbf2>
  4042fa:	9605      	str	r6, [sp, #20]
  4042fc:	9b06      	ldr	r3, [sp, #24]
  4042fe:	9a07      	ldr	r2, [sp, #28]
  404300:	f8dd b014 	ldr.w	fp, [sp, #20]
  404304:	3b01      	subs	r3, #1
  404306:	18d3      	adds	r3, r2, r3
  404308:	9308      	str	r3, [sp, #32]
  40430a:	f00a 0301 	and.w	r3, sl, #1
  40430e:	9309      	str	r3, [sp, #36]	; 0x24
  404310:	4617      	mov	r7, r2
  404312:	46c2      	mov	sl, r8
  404314:	4651      	mov	r1, sl
  404316:	4620      	mov	r0, r4
  404318:	f7ff fade 	bl	4038d8 <quorem>
  40431c:	4631      	mov	r1, r6
  40431e:	4605      	mov	r5, r0
  404320:	4620      	mov	r0, r4
  404322:	f001 fb9f 	bl	405a64 <__mcmp>
  404326:	465a      	mov	r2, fp
  404328:	9002      	str	r0, [sp, #8]
  40432a:	4651      	mov	r1, sl
  40432c:	4648      	mov	r0, r9
  40432e:	f001 fbb9 	bl	405aa4 <__mdiff>
  404332:	68c2      	ldr	r2, [r0, #12]
  404334:	4680      	mov	r8, r0
  404336:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40433a:	2a00      	cmp	r2, #0
  40433c:	d149      	bne.n	4043d2 <_dtoa_r+0x9d2>
  40433e:	4601      	mov	r1, r0
  404340:	4620      	mov	r0, r4
  404342:	9306      	str	r3, [sp, #24]
  404344:	f001 fb8e 	bl	405a64 <__mcmp>
  404348:	4641      	mov	r1, r8
  40434a:	9005      	str	r0, [sp, #20]
  40434c:	4648      	mov	r0, r9
  40434e:	f001 f9a7 	bl	4056a0 <_Bfree>
  404352:	9a05      	ldr	r2, [sp, #20]
  404354:	9b06      	ldr	r3, [sp, #24]
  404356:	b92a      	cbnz	r2, 404364 <_dtoa_r+0x964>
  404358:	9920      	ldr	r1, [sp, #128]	; 0x80
  40435a:	b919      	cbnz	r1, 404364 <_dtoa_r+0x964>
  40435c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40435e:	2900      	cmp	r1, #0
  404360:	f000 8236 	beq.w	4047d0 <_dtoa_r+0xdd0>
  404364:	9902      	ldr	r1, [sp, #8]
  404366:	2900      	cmp	r1, #0
  404368:	f2c0 80e4 	blt.w	404534 <_dtoa_r+0xb34>
  40436c:	d105      	bne.n	40437a <_dtoa_r+0x97a>
  40436e:	9920      	ldr	r1, [sp, #128]	; 0x80
  404370:	b919      	cbnz	r1, 40437a <_dtoa_r+0x97a>
  404372:	9909      	ldr	r1, [sp, #36]	; 0x24
  404374:	2900      	cmp	r1, #0
  404376:	f000 80dd 	beq.w	404534 <_dtoa_r+0xb34>
  40437a:	2a00      	cmp	r2, #0
  40437c:	f300 814d 	bgt.w	40461a <_dtoa_r+0xc1a>
  404380:	9a08      	ldr	r2, [sp, #32]
  404382:	703b      	strb	r3, [r7, #0]
  404384:	f107 0801 	add.w	r8, r7, #1
  404388:	4297      	cmp	r7, r2
  40438a:	4645      	mov	r5, r8
  40438c:	f000 8154 	beq.w	404638 <_dtoa_r+0xc38>
  404390:	4621      	mov	r1, r4
  404392:	2300      	movs	r3, #0
  404394:	220a      	movs	r2, #10
  404396:	4648      	mov	r0, r9
  404398:	f001 f98c 	bl	4056b4 <__multadd>
  40439c:	455e      	cmp	r6, fp
  40439e:	4604      	mov	r4, r0
  4043a0:	4631      	mov	r1, r6
  4043a2:	f04f 0300 	mov.w	r3, #0
  4043a6:	f04f 020a 	mov.w	r2, #10
  4043aa:	4648      	mov	r0, r9
  4043ac:	d00b      	beq.n	4043c6 <_dtoa_r+0x9c6>
  4043ae:	f001 f981 	bl	4056b4 <__multadd>
  4043b2:	4659      	mov	r1, fp
  4043b4:	4606      	mov	r6, r0
  4043b6:	2300      	movs	r3, #0
  4043b8:	220a      	movs	r2, #10
  4043ba:	4648      	mov	r0, r9
  4043bc:	f001 f97a 	bl	4056b4 <__multadd>
  4043c0:	4647      	mov	r7, r8
  4043c2:	4683      	mov	fp, r0
  4043c4:	e7a6      	b.n	404314 <_dtoa_r+0x914>
  4043c6:	f001 f975 	bl	4056b4 <__multadd>
  4043ca:	4647      	mov	r7, r8
  4043cc:	4606      	mov	r6, r0
  4043ce:	4683      	mov	fp, r0
  4043d0:	e7a0      	b.n	404314 <_dtoa_r+0x914>
  4043d2:	4601      	mov	r1, r0
  4043d4:	4648      	mov	r0, r9
  4043d6:	9305      	str	r3, [sp, #20]
  4043d8:	f001 f962 	bl	4056a0 <_Bfree>
  4043dc:	2201      	movs	r2, #1
  4043de:	9b05      	ldr	r3, [sp, #20]
  4043e0:	e7c0      	b.n	404364 <_dtoa_r+0x964>
  4043e2:	4641      	mov	r1, r8
  4043e4:	4620      	mov	r0, r4
  4043e6:	f001 fb3d 	bl	405a64 <__mcmp>
  4043ea:	2800      	cmp	r0, #0
  4043ec:	f6bf ad7d 	bge.w	403eea <_dtoa_r+0x4ea>
  4043f0:	4621      	mov	r1, r4
  4043f2:	9c04      	ldr	r4, [sp, #16]
  4043f4:	2300      	movs	r3, #0
  4043f6:	3c01      	subs	r4, #1
  4043f8:	220a      	movs	r2, #10
  4043fa:	4648      	mov	r0, r9
  4043fc:	9404      	str	r4, [sp, #16]
  4043fe:	f001 f959 	bl	4056b4 <__multadd>
  404402:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404404:	4604      	mov	r4, r0
  404406:	2b00      	cmp	r3, #0
  404408:	f47f af60 	bne.w	4042cc <_dtoa_r+0x8cc>
  40440c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40440e:	2b00      	cmp	r3, #0
  404410:	f340 81f6 	ble.w	404800 <_dtoa_r+0xe00>
  404414:	9306      	str	r3, [sp, #24]
  404416:	e570      	b.n	403efa <_dtoa_r+0x4fa>
  404418:	9c08      	ldr	r4, [sp, #32]
  40441a:	e51f      	b.n	403e5c <_dtoa_r+0x45c>
  40441c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40441e:	2b02      	cmp	r3, #2
  404420:	f77f ad67 	ble.w	403ef2 <_dtoa_r+0x4f2>
  404424:	9b06      	ldr	r3, [sp, #24]
  404426:	2b00      	cmp	r3, #0
  404428:	f040 8179 	bne.w	40471e <_dtoa_r+0xd1e>
  40442c:	4641      	mov	r1, r8
  40442e:	2205      	movs	r2, #5
  404430:	4648      	mov	r0, r9
  404432:	f001 f93f 	bl	4056b4 <__multadd>
  404436:	4601      	mov	r1, r0
  404438:	4680      	mov	r8, r0
  40443a:	4620      	mov	r0, r4
  40443c:	f001 fb12 	bl	405a64 <__mcmp>
  404440:	2800      	cmp	r0, #0
  404442:	9408      	str	r4, [sp, #32]
  404444:	f77f af0e 	ble.w	404264 <_dtoa_r+0x864>
  404448:	9a04      	ldr	r2, [sp, #16]
  40444a:	9907      	ldr	r1, [sp, #28]
  40444c:	2331      	movs	r3, #49	; 0x31
  40444e:	3201      	adds	r2, #1
  404450:	9204      	str	r2, [sp, #16]
  404452:	700b      	strb	r3, [r1, #0]
  404454:	1c4d      	adds	r5, r1, #1
  404456:	e709      	b.n	40426c <_dtoa_r+0x86c>
  404458:	9a04      	ldr	r2, [sp, #16]
  40445a:	3201      	adds	r2, #1
  40445c:	9204      	str	r2, [sp, #16]
  40445e:	9a07      	ldr	r2, [sp, #28]
  404460:	2331      	movs	r3, #49	; 0x31
  404462:	7013      	strb	r3, [r2, #0]
  404464:	e588      	b.n	403f78 <_dtoa_r+0x578>
  404466:	2301      	movs	r3, #1
  404468:	9309      	str	r3, [sp, #36]	; 0x24
  40446a:	e5cd      	b.n	404008 <_dtoa_r+0x608>
  40446c:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404470:	e491      	b.n	403d96 <_dtoa_r+0x396>
  404472:	f1ba 0f00 	cmp.w	sl, #0
  404476:	f47f ad04 	bne.w	403e82 <_dtoa_r+0x482>
  40447a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40447e:	2b00      	cmp	r3, #0
  404480:	f040 813f 	bne.w	404702 <_dtoa_r+0xd02>
  404484:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404488:	0d3f      	lsrs	r7, r7, #20
  40448a:	053f      	lsls	r7, r7, #20
  40448c:	b137      	cbz	r7, 40449c <_dtoa_r+0xa9c>
  40448e:	9b05      	ldr	r3, [sp, #20]
  404490:	3301      	adds	r3, #1
  404492:	9305      	str	r3, [sp, #20]
  404494:	9b02      	ldr	r3, [sp, #8]
  404496:	3301      	adds	r3, #1
  404498:	9302      	str	r3, [sp, #8]
  40449a:	2701      	movs	r7, #1
  40449c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40449e:	2001      	movs	r0, #1
  4044a0:	2b00      	cmp	r3, #0
  4044a2:	f43f acf8 	beq.w	403e96 <_dtoa_r+0x496>
  4044a6:	e4ed      	b.n	403e84 <_dtoa_r+0x484>
  4044a8:	4640      	mov	r0, r8
  4044aa:	f002 f925 	bl	4066f8 <__aeabi_i2d>
  4044ae:	4632      	mov	r2, r6
  4044b0:	463b      	mov	r3, r7
  4044b2:	f002 f987 	bl	4067c4 <__aeabi_dmul>
  4044b6:	2200      	movs	r2, #0
  4044b8:	4bbf      	ldr	r3, [pc, #764]	; (4047b8 <_dtoa_r+0xdb8>)
  4044ba:	f001 ffd1 	bl	406460 <__adddf3>
  4044be:	4604      	mov	r4, r0
  4044c0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4044c4:	4630      	mov	r0, r6
  4044c6:	4639      	mov	r1, r7
  4044c8:	2200      	movs	r2, #0
  4044ca:	4bbc      	ldr	r3, [pc, #752]	; (4047bc <_dtoa_r+0xdbc>)
  4044cc:	f001 ffc6 	bl	40645c <__aeabi_dsub>
  4044d0:	4622      	mov	r2, r4
  4044d2:	462b      	mov	r3, r5
  4044d4:	4606      	mov	r6, r0
  4044d6:	460f      	mov	r7, r1
  4044d8:	f002 fc04 	bl	406ce4 <__aeabi_dcmpgt>
  4044dc:	4680      	mov	r8, r0
  4044de:	2800      	cmp	r0, #0
  4044e0:	f040 8105 	bne.w	4046ee <_dtoa_r+0xcee>
  4044e4:	4622      	mov	r2, r4
  4044e6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  4044ea:	4630      	mov	r0, r6
  4044ec:	4639      	mov	r1, r7
  4044ee:	f002 fbdb 	bl	406ca8 <__aeabi_dcmplt>
  4044f2:	b108      	cbz	r0, 4044f8 <_dtoa_r+0xaf8>
  4044f4:	4646      	mov	r6, r8
  4044f6:	e6b5      	b.n	404264 <_dtoa_r+0x864>
  4044f8:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  4044fc:	f7ff bb89 	b.w	403c12 <_dtoa_r+0x212>
  404500:	9807      	ldr	r0, [sp, #28]
  404502:	f7ff baae 	b.w	403a62 <_dtoa_r+0x62>
  404506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404508:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40450a:	970a      	str	r7, [sp, #40]	; 0x28
  40450c:	1afb      	subs	r3, r7, r3
  40450e:	441a      	add	r2, r3
  404510:	920b      	str	r2, [sp, #44]	; 0x2c
  404512:	2700      	movs	r7, #0
  404514:	e461      	b.n	403dda <_dtoa_r+0x3da>
  404516:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40451a:	f04f 0802 	mov.w	r8, #2
  40451e:	e5bb      	b.n	404098 <_dtoa_r+0x698>
  404520:	461c      	mov	r4, r3
  404522:	2100      	movs	r1, #0
  404524:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  404528:	e58a      	b.n	404040 <_dtoa_r+0x640>
  40452a:	2401      	movs	r4, #1
  40452c:	9421      	str	r4, [sp, #132]	; 0x84
  40452e:	940d      	str	r4, [sp, #52]	; 0x34
  404530:	9406      	str	r4, [sp, #24]
  404532:	e7f6      	b.n	404522 <_dtoa_r+0xb22>
  404534:	2a00      	cmp	r2, #0
  404536:	46d0      	mov	r8, sl
  404538:	f8cd b014 	str.w	fp, [sp, #20]
  40453c:	469a      	mov	sl, r3
  40453e:	dd11      	ble.n	404564 <_dtoa_r+0xb64>
  404540:	4621      	mov	r1, r4
  404542:	2201      	movs	r2, #1
  404544:	4648      	mov	r0, r9
  404546:	f001 fa35 	bl	4059b4 <__lshift>
  40454a:	4641      	mov	r1, r8
  40454c:	4604      	mov	r4, r0
  40454e:	f001 fa89 	bl	405a64 <__mcmp>
  404552:	2800      	cmp	r0, #0
  404554:	f340 8149 	ble.w	4047ea <_dtoa_r+0xdea>
  404558:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40455c:	f000 8106 	beq.w	40476c <_dtoa_r+0xd6c>
  404560:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404564:	46b3      	mov	fp, r6
  404566:	f887 a000 	strb.w	sl, [r7]
  40456a:	1c7d      	adds	r5, r7, #1
  40456c:	9e05      	ldr	r6, [sp, #20]
  40456e:	9408      	str	r4, [sp, #32]
  404570:	e502      	b.n	403f78 <_dtoa_r+0x578>
  404572:	d104      	bne.n	40457e <_dtoa_r+0xb7e>
  404574:	f01a 0f01 	tst.w	sl, #1
  404578:	d001      	beq.n	40457e <_dtoa_r+0xb7e>
  40457a:	e4ed      	b.n	403f58 <_dtoa_r+0x558>
  40457c:	4615      	mov	r5, r2
  40457e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404582:	2b30      	cmp	r3, #48	; 0x30
  404584:	f105 32ff 	add.w	r2, r5, #4294967295
  404588:	d0f8      	beq.n	40457c <_dtoa_r+0xb7c>
  40458a:	e4f5      	b.n	403f78 <_dtoa_r+0x578>
  40458c:	9b04      	ldr	r3, [sp, #16]
  40458e:	425c      	negs	r4, r3
  404590:	2c00      	cmp	r4, #0
  404592:	f000 80bf 	beq.w	404714 <_dtoa_r+0xd14>
  404596:	4b8a      	ldr	r3, [pc, #552]	; (4047c0 <_dtoa_r+0xdc0>)
  404598:	f004 020f 	and.w	r2, r4, #15
  40459c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4045a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4045a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4045a8:	f002 f90c 	bl	4067c4 <__aeabi_dmul>
  4045ac:	1124      	asrs	r4, r4, #4
  4045ae:	4606      	mov	r6, r0
  4045b0:	460f      	mov	r7, r1
  4045b2:	f000 812a 	beq.w	40480a <_dtoa_r+0xe0a>
  4045b6:	4d83      	ldr	r5, [pc, #524]	; (4047c4 <_dtoa_r+0xdc4>)
  4045b8:	f04f 0802 	mov.w	r8, #2
  4045bc:	07e2      	lsls	r2, r4, #31
  4045be:	d509      	bpl.n	4045d4 <_dtoa_r+0xbd4>
  4045c0:	4630      	mov	r0, r6
  4045c2:	4639      	mov	r1, r7
  4045c4:	e9d5 2300 	ldrd	r2, r3, [r5]
  4045c8:	f002 f8fc 	bl	4067c4 <__aeabi_dmul>
  4045cc:	f108 0801 	add.w	r8, r8, #1
  4045d0:	4606      	mov	r6, r0
  4045d2:	460f      	mov	r7, r1
  4045d4:	1064      	asrs	r4, r4, #1
  4045d6:	f105 0508 	add.w	r5, r5, #8
  4045da:	d1ef      	bne.n	4045bc <_dtoa_r+0xbbc>
  4045dc:	e576      	b.n	4040cc <_dtoa_r+0x6cc>
  4045de:	9907      	ldr	r1, [sp, #28]
  4045e0:	2230      	movs	r2, #48	; 0x30
  4045e2:	700a      	strb	r2, [r1, #0]
  4045e4:	9a04      	ldr	r2, [sp, #16]
  4045e6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4045ea:	3201      	adds	r2, #1
  4045ec:	9204      	str	r2, [sp, #16]
  4045ee:	f7ff bbd0 	b.w	403d92 <_dtoa_r+0x392>
  4045f2:	6871      	ldr	r1, [r6, #4]
  4045f4:	4648      	mov	r0, r9
  4045f6:	f001 f82d 	bl	405654 <_Balloc>
  4045fa:	6933      	ldr	r3, [r6, #16]
  4045fc:	1c9a      	adds	r2, r3, #2
  4045fe:	4605      	mov	r5, r0
  404600:	0092      	lsls	r2, r2, #2
  404602:	f106 010c 	add.w	r1, r6, #12
  404606:	300c      	adds	r0, #12
  404608:	f000 ff22 	bl	405450 <memcpy>
  40460c:	4629      	mov	r1, r5
  40460e:	2201      	movs	r2, #1
  404610:	4648      	mov	r0, r9
  404612:	f001 f9cf 	bl	4059b4 <__lshift>
  404616:	9005      	str	r0, [sp, #20]
  404618:	e670      	b.n	4042fc <_dtoa_r+0x8fc>
  40461a:	2b39      	cmp	r3, #57	; 0x39
  40461c:	f8cd b014 	str.w	fp, [sp, #20]
  404620:	46d0      	mov	r8, sl
  404622:	f000 80a3 	beq.w	40476c <_dtoa_r+0xd6c>
  404626:	f103 0a01 	add.w	sl, r3, #1
  40462a:	46b3      	mov	fp, r6
  40462c:	f887 a000 	strb.w	sl, [r7]
  404630:	1c7d      	adds	r5, r7, #1
  404632:	9e05      	ldr	r6, [sp, #20]
  404634:	9408      	str	r4, [sp, #32]
  404636:	e49f      	b.n	403f78 <_dtoa_r+0x578>
  404638:	465a      	mov	r2, fp
  40463a:	46d0      	mov	r8, sl
  40463c:	46b3      	mov	fp, r6
  40463e:	469a      	mov	sl, r3
  404640:	4616      	mov	r6, r2
  404642:	e47d      	b.n	403f40 <_dtoa_r+0x540>
  404644:	495e      	ldr	r1, [pc, #376]	; (4047c0 <_dtoa_r+0xdc0>)
  404646:	f108 3aff 	add.w	sl, r8, #4294967295
  40464a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  40464e:	4622      	mov	r2, r4
  404650:	462b      	mov	r3, r5
  404652:	e9d1 0100 	ldrd	r0, r1, [r1]
  404656:	f002 f8b5 	bl	4067c4 <__aeabi_dmul>
  40465a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40465e:	4639      	mov	r1, r7
  404660:	4630      	mov	r0, r6
  404662:	f002 fb5f 	bl	406d24 <__aeabi_d2iz>
  404666:	4604      	mov	r4, r0
  404668:	f002 f846 	bl	4066f8 <__aeabi_i2d>
  40466c:	4602      	mov	r2, r0
  40466e:	460b      	mov	r3, r1
  404670:	4630      	mov	r0, r6
  404672:	4639      	mov	r1, r7
  404674:	f001 fef2 	bl	40645c <__aeabi_dsub>
  404678:	9a07      	ldr	r2, [sp, #28]
  40467a:	3430      	adds	r4, #48	; 0x30
  40467c:	f1b8 0f01 	cmp.w	r8, #1
  404680:	4606      	mov	r6, r0
  404682:	460f      	mov	r7, r1
  404684:	7014      	strb	r4, [r2, #0]
  404686:	f102 0501 	add.w	r5, r2, #1
  40468a:	d01e      	beq.n	4046ca <_dtoa_r+0xcca>
  40468c:	9b07      	ldr	r3, [sp, #28]
  40468e:	eb03 0b08 	add.w	fp, r3, r8
  404692:	46a8      	mov	r8, r5
  404694:	2200      	movs	r2, #0
  404696:	4b4c      	ldr	r3, [pc, #304]	; (4047c8 <_dtoa_r+0xdc8>)
  404698:	4630      	mov	r0, r6
  40469a:	4639      	mov	r1, r7
  40469c:	f002 f892 	bl	4067c4 <__aeabi_dmul>
  4046a0:	460f      	mov	r7, r1
  4046a2:	4606      	mov	r6, r0
  4046a4:	f002 fb3e 	bl	406d24 <__aeabi_d2iz>
  4046a8:	4604      	mov	r4, r0
  4046aa:	f002 f825 	bl	4066f8 <__aeabi_i2d>
  4046ae:	3430      	adds	r4, #48	; 0x30
  4046b0:	4602      	mov	r2, r0
  4046b2:	460b      	mov	r3, r1
  4046b4:	4630      	mov	r0, r6
  4046b6:	4639      	mov	r1, r7
  4046b8:	f001 fed0 	bl	40645c <__aeabi_dsub>
  4046bc:	f808 4b01 	strb.w	r4, [r8], #1
  4046c0:	45c3      	cmp	fp, r8
  4046c2:	4606      	mov	r6, r0
  4046c4:	460f      	mov	r7, r1
  4046c6:	d1e5      	bne.n	404694 <_dtoa_r+0xc94>
  4046c8:	4455      	add	r5, sl
  4046ca:	2200      	movs	r2, #0
  4046cc:	4b3f      	ldr	r3, [pc, #252]	; (4047cc <_dtoa_r+0xdcc>)
  4046ce:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4046d2:	f001 fec5 	bl	406460 <__adddf3>
  4046d6:	4632      	mov	r2, r6
  4046d8:	463b      	mov	r3, r7
  4046da:	f002 fae5 	bl	406ca8 <__aeabi_dcmplt>
  4046de:	2800      	cmp	r0, #0
  4046e0:	d04c      	beq.n	40477c <_dtoa_r+0xd7c>
  4046e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4046e4:	9304      	str	r3, [sp, #16]
  4046e6:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  4046ea:	f7ff bb46 	b.w	403d7a <_dtoa_r+0x37a>
  4046ee:	f04f 0800 	mov.w	r8, #0
  4046f2:	4646      	mov	r6, r8
  4046f4:	e6a8      	b.n	404448 <_dtoa_r+0xa48>
  4046f6:	9b05      	ldr	r3, [sp, #20]
  4046f8:	9a06      	ldr	r2, [sp, #24]
  4046fa:	1a9d      	subs	r5, r3, r2
  4046fc:	2300      	movs	r3, #0
  4046fe:	f7ff bb72 	b.w	403de6 <_dtoa_r+0x3e6>
  404702:	2700      	movs	r7, #0
  404704:	e6ca      	b.n	40449c <_dtoa_r+0xa9c>
  404706:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404708:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40470a:	9d05      	ldr	r5, [sp, #20]
  40470c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404710:	f7ff bb69 	b.w	403de6 <_dtoa_r+0x3e6>
  404714:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  404718:	f04f 0802 	mov.w	r8, #2
  40471c:	e4d6      	b.n	4040cc <_dtoa_r+0x6cc>
  40471e:	9408      	str	r4, [sp, #32]
  404720:	e5a0      	b.n	404264 <_dtoa_r+0x864>
  404722:	9b06      	ldr	r3, [sp, #24]
  404724:	2b00      	cmp	r3, #0
  404726:	f43f aebf 	beq.w	4044a8 <_dtoa_r+0xaa8>
  40472a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40472c:	2b00      	cmp	r3, #0
  40472e:	f77f aee3 	ble.w	4044f8 <_dtoa_r+0xaf8>
  404732:	2200      	movs	r2, #0
  404734:	4b24      	ldr	r3, [pc, #144]	; (4047c8 <_dtoa_r+0xdc8>)
  404736:	4630      	mov	r0, r6
  404738:	4639      	mov	r1, r7
  40473a:	f002 f843 	bl	4067c4 <__aeabi_dmul>
  40473e:	4606      	mov	r6, r0
  404740:	460f      	mov	r7, r1
  404742:	f108 0001 	add.w	r0, r8, #1
  404746:	f001 ffd7 	bl	4066f8 <__aeabi_i2d>
  40474a:	4632      	mov	r2, r6
  40474c:	463b      	mov	r3, r7
  40474e:	f002 f839 	bl	4067c4 <__aeabi_dmul>
  404752:	2200      	movs	r2, #0
  404754:	4b18      	ldr	r3, [pc, #96]	; (4047b8 <_dtoa_r+0xdb8>)
  404756:	f001 fe83 	bl	406460 <__adddf3>
  40475a:	9a04      	ldr	r2, [sp, #16]
  40475c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404760:	3a01      	subs	r2, #1
  404762:	4604      	mov	r4, r0
  404764:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  404768:	9211      	str	r2, [sp, #68]	; 0x44
  40476a:	e4d0      	b.n	40410e <_dtoa_r+0x70e>
  40476c:	2239      	movs	r2, #57	; 0x39
  40476e:	46b3      	mov	fp, r6
  404770:	9408      	str	r4, [sp, #32]
  404772:	9e05      	ldr	r6, [sp, #20]
  404774:	703a      	strb	r2, [r7, #0]
  404776:	1c7d      	adds	r5, r7, #1
  404778:	f7ff bbf0 	b.w	403f5c <_dtoa_r+0x55c>
  40477c:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  404780:	2000      	movs	r0, #0
  404782:	4912      	ldr	r1, [pc, #72]	; (4047cc <_dtoa_r+0xdcc>)
  404784:	f001 fe6a 	bl	40645c <__aeabi_dsub>
  404788:	4632      	mov	r2, r6
  40478a:	463b      	mov	r3, r7
  40478c:	f002 faaa 	bl	406ce4 <__aeabi_dcmpgt>
  404790:	b908      	cbnz	r0, 404796 <_dtoa_r+0xd96>
  404792:	e6b1      	b.n	4044f8 <_dtoa_r+0xaf8>
  404794:	4615      	mov	r5, r2
  404796:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40479a:	2b30      	cmp	r3, #48	; 0x30
  40479c:	f105 32ff 	add.w	r2, r5, #4294967295
  4047a0:	d0f8      	beq.n	404794 <_dtoa_r+0xd94>
  4047a2:	e530      	b.n	404206 <_dtoa_r+0x806>
  4047a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4047a6:	9304      	str	r3, [sp, #16]
  4047a8:	f7ff bae7 	b.w	403d7a <_dtoa_r+0x37a>
  4047ac:	f1ba 0f00 	cmp.w	sl, #0
  4047b0:	f47f ad7a 	bne.w	4042a8 <_dtoa_r+0x8a8>
  4047b4:	e661      	b.n	40447a <_dtoa_r+0xa7a>
  4047b6:	bf00      	nop
  4047b8:	401c0000 	.word	0x401c0000
  4047bc:	40140000 	.word	0x40140000
  4047c0:	004078d0 	.word	0x004078d0
  4047c4:	00407998 	.word	0x00407998
  4047c8:	40240000 	.word	0x40240000
  4047cc:	3fe00000 	.word	0x3fe00000
  4047d0:	2b39      	cmp	r3, #57	; 0x39
  4047d2:	f8cd b014 	str.w	fp, [sp, #20]
  4047d6:	46d0      	mov	r8, sl
  4047d8:	f8dd b008 	ldr.w	fp, [sp, #8]
  4047dc:	469a      	mov	sl, r3
  4047de:	d0c5      	beq.n	40476c <_dtoa_r+0xd6c>
  4047e0:	f1bb 0f00 	cmp.w	fp, #0
  4047e4:	f73f aebc 	bgt.w	404560 <_dtoa_r+0xb60>
  4047e8:	e6bc      	b.n	404564 <_dtoa_r+0xb64>
  4047ea:	f47f aebb 	bne.w	404564 <_dtoa_r+0xb64>
  4047ee:	f01a 0f01 	tst.w	sl, #1
  4047f2:	f43f aeb7 	beq.w	404564 <_dtoa_r+0xb64>
  4047f6:	e6af      	b.n	404558 <_dtoa_r+0xb58>
  4047f8:	f04f 0800 	mov.w	r8, #0
  4047fc:	4646      	mov	r6, r8
  4047fe:	e531      	b.n	404264 <_dtoa_r+0x864>
  404800:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404802:	2b02      	cmp	r3, #2
  404804:	dc21      	bgt.n	40484a <_dtoa_r+0xe4a>
  404806:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404808:	e604      	b.n	404414 <_dtoa_r+0xa14>
  40480a:	f04f 0802 	mov.w	r8, #2
  40480e:	e45d      	b.n	4040cc <_dtoa_r+0x6cc>
  404810:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404812:	2b02      	cmp	r3, #2
  404814:	dc19      	bgt.n	40484a <_dtoa_r+0xe4a>
  404816:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404818:	e563      	b.n	4042e2 <_dtoa_r+0x8e2>
  40481a:	2400      	movs	r4, #0
  40481c:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  404820:	4621      	mov	r1, r4
  404822:	4648      	mov	r0, r9
  404824:	f000 ff16 	bl	405654 <_Balloc>
  404828:	f04f 33ff 	mov.w	r3, #4294967295
  40482c:	9306      	str	r3, [sp, #24]
  40482e:	930d      	str	r3, [sp, #52]	; 0x34
  404830:	2301      	movs	r3, #1
  404832:	9007      	str	r0, [sp, #28]
  404834:	9421      	str	r4, [sp, #132]	; 0x84
  404836:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  40483a:	9309      	str	r3, [sp, #36]	; 0x24
  40483c:	f7ff b9e9 	b.w	403c12 <_dtoa_r+0x212>
  404840:	f43f ab3d 	beq.w	403ebe <_dtoa_r+0x4be>
  404844:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404848:	e522      	b.n	404290 <_dtoa_r+0x890>
  40484a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40484c:	9306      	str	r3, [sp, #24]
  40484e:	e5e9      	b.n	404424 <_dtoa_r+0xa24>
  404850:	2501      	movs	r5, #1
  404852:	f7ff b9a8 	b.w	403ba6 <_dtoa_r+0x1a6>
  404856:	bf00      	nop

00404858 <__sflush_r>:
  404858:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40485c:	b29a      	uxth	r2, r3
  40485e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404862:	460d      	mov	r5, r1
  404864:	0711      	lsls	r1, r2, #28
  404866:	4680      	mov	r8, r0
  404868:	d43c      	bmi.n	4048e4 <__sflush_r+0x8c>
  40486a:	686a      	ldr	r2, [r5, #4]
  40486c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404870:	2a00      	cmp	r2, #0
  404872:	81ab      	strh	r3, [r5, #12]
  404874:	dd73      	ble.n	40495e <__sflush_r+0x106>
  404876:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404878:	2c00      	cmp	r4, #0
  40487a:	d04b      	beq.n	404914 <__sflush_r+0xbc>
  40487c:	b29b      	uxth	r3, r3
  40487e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  404882:	2100      	movs	r1, #0
  404884:	b292      	uxth	r2, r2
  404886:	f8d8 6000 	ldr.w	r6, [r8]
  40488a:	f8c8 1000 	str.w	r1, [r8]
  40488e:	2a00      	cmp	r2, #0
  404890:	d069      	beq.n	404966 <__sflush_r+0x10e>
  404892:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404894:	075f      	lsls	r7, r3, #29
  404896:	d505      	bpl.n	4048a4 <__sflush_r+0x4c>
  404898:	6869      	ldr	r1, [r5, #4]
  40489a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40489c:	1a52      	subs	r2, r2, r1
  40489e:	b10b      	cbz	r3, 4048a4 <__sflush_r+0x4c>
  4048a0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4048a2:	1ad2      	subs	r2, r2, r3
  4048a4:	2300      	movs	r3, #0
  4048a6:	69e9      	ldr	r1, [r5, #28]
  4048a8:	4640      	mov	r0, r8
  4048aa:	47a0      	blx	r4
  4048ac:	1c44      	adds	r4, r0, #1
  4048ae:	d03c      	beq.n	40492a <__sflush_r+0xd2>
  4048b0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4048b4:	692a      	ldr	r2, [r5, #16]
  4048b6:	602a      	str	r2, [r5, #0]
  4048b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4048bc:	2200      	movs	r2, #0
  4048be:	81ab      	strh	r3, [r5, #12]
  4048c0:	04db      	lsls	r3, r3, #19
  4048c2:	606a      	str	r2, [r5, #4]
  4048c4:	d449      	bmi.n	40495a <__sflush_r+0x102>
  4048c6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4048c8:	f8c8 6000 	str.w	r6, [r8]
  4048cc:	b311      	cbz	r1, 404914 <__sflush_r+0xbc>
  4048ce:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4048d2:	4299      	cmp	r1, r3
  4048d4:	d002      	beq.n	4048dc <__sflush_r+0x84>
  4048d6:	4640      	mov	r0, r8
  4048d8:	f000 f962 	bl	404ba0 <_free_r>
  4048dc:	2000      	movs	r0, #0
  4048de:	6328      	str	r0, [r5, #48]	; 0x30
  4048e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4048e4:	692e      	ldr	r6, [r5, #16]
  4048e6:	b1ae      	cbz	r6, 404914 <__sflush_r+0xbc>
  4048e8:	682c      	ldr	r4, [r5, #0]
  4048ea:	602e      	str	r6, [r5, #0]
  4048ec:	0790      	lsls	r0, r2, #30
  4048ee:	bf0c      	ite	eq
  4048f0:	696b      	ldreq	r3, [r5, #20]
  4048f2:	2300      	movne	r3, #0
  4048f4:	1ba4      	subs	r4, r4, r6
  4048f6:	60ab      	str	r3, [r5, #8]
  4048f8:	e00a      	b.n	404910 <__sflush_r+0xb8>
  4048fa:	4623      	mov	r3, r4
  4048fc:	4632      	mov	r2, r6
  4048fe:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404900:	69e9      	ldr	r1, [r5, #28]
  404902:	4640      	mov	r0, r8
  404904:	47b8      	blx	r7
  404906:	2800      	cmp	r0, #0
  404908:	eba4 0400 	sub.w	r4, r4, r0
  40490c:	4406      	add	r6, r0
  40490e:	dd04      	ble.n	40491a <__sflush_r+0xc2>
  404910:	2c00      	cmp	r4, #0
  404912:	dcf2      	bgt.n	4048fa <__sflush_r+0xa2>
  404914:	2000      	movs	r0, #0
  404916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40491a:	89ab      	ldrh	r3, [r5, #12]
  40491c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404920:	81ab      	strh	r3, [r5, #12]
  404922:	f04f 30ff 	mov.w	r0, #4294967295
  404926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40492a:	f8d8 2000 	ldr.w	r2, [r8]
  40492e:	2a1d      	cmp	r2, #29
  404930:	d8f3      	bhi.n	40491a <__sflush_r+0xc2>
  404932:	4b1a      	ldr	r3, [pc, #104]	; (40499c <__sflush_r+0x144>)
  404934:	40d3      	lsrs	r3, r2
  404936:	f003 0301 	and.w	r3, r3, #1
  40493a:	f083 0401 	eor.w	r4, r3, #1
  40493e:	2b00      	cmp	r3, #0
  404940:	d0eb      	beq.n	40491a <__sflush_r+0xc2>
  404942:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404946:	6929      	ldr	r1, [r5, #16]
  404948:	6029      	str	r1, [r5, #0]
  40494a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40494e:	04d9      	lsls	r1, r3, #19
  404950:	606c      	str	r4, [r5, #4]
  404952:	81ab      	strh	r3, [r5, #12]
  404954:	d5b7      	bpl.n	4048c6 <__sflush_r+0x6e>
  404956:	2a00      	cmp	r2, #0
  404958:	d1b5      	bne.n	4048c6 <__sflush_r+0x6e>
  40495a:	6528      	str	r0, [r5, #80]	; 0x50
  40495c:	e7b3      	b.n	4048c6 <__sflush_r+0x6e>
  40495e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404960:	2a00      	cmp	r2, #0
  404962:	dc88      	bgt.n	404876 <__sflush_r+0x1e>
  404964:	e7d6      	b.n	404914 <__sflush_r+0xbc>
  404966:	2301      	movs	r3, #1
  404968:	69e9      	ldr	r1, [r5, #28]
  40496a:	4640      	mov	r0, r8
  40496c:	47a0      	blx	r4
  40496e:	1c43      	adds	r3, r0, #1
  404970:	4602      	mov	r2, r0
  404972:	d002      	beq.n	40497a <__sflush_r+0x122>
  404974:	89ab      	ldrh	r3, [r5, #12]
  404976:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404978:	e78c      	b.n	404894 <__sflush_r+0x3c>
  40497a:	f8d8 3000 	ldr.w	r3, [r8]
  40497e:	2b00      	cmp	r3, #0
  404980:	d0f8      	beq.n	404974 <__sflush_r+0x11c>
  404982:	2b1d      	cmp	r3, #29
  404984:	d001      	beq.n	40498a <__sflush_r+0x132>
  404986:	2b16      	cmp	r3, #22
  404988:	d102      	bne.n	404990 <__sflush_r+0x138>
  40498a:	f8c8 6000 	str.w	r6, [r8]
  40498e:	e7c1      	b.n	404914 <__sflush_r+0xbc>
  404990:	89ab      	ldrh	r3, [r5, #12]
  404992:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404996:	81ab      	strh	r3, [r5, #12]
  404998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40499c:	20400001 	.word	0x20400001

004049a0 <_fflush_r>:
  4049a0:	b510      	push	{r4, lr}
  4049a2:	4604      	mov	r4, r0
  4049a4:	b082      	sub	sp, #8
  4049a6:	b108      	cbz	r0, 4049ac <_fflush_r+0xc>
  4049a8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4049aa:	b153      	cbz	r3, 4049c2 <_fflush_r+0x22>
  4049ac:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4049b0:	b908      	cbnz	r0, 4049b6 <_fflush_r+0x16>
  4049b2:	b002      	add	sp, #8
  4049b4:	bd10      	pop	{r4, pc}
  4049b6:	4620      	mov	r0, r4
  4049b8:	b002      	add	sp, #8
  4049ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4049be:	f7ff bf4b 	b.w	404858 <__sflush_r>
  4049c2:	9101      	str	r1, [sp, #4]
  4049c4:	f000 f880 	bl	404ac8 <__sinit>
  4049c8:	9901      	ldr	r1, [sp, #4]
  4049ca:	e7ef      	b.n	4049ac <_fflush_r+0xc>

004049cc <_cleanup_r>:
  4049cc:	4901      	ldr	r1, [pc, #4]	; (4049d4 <_cleanup_r+0x8>)
  4049ce:	f000 b9cf 	b.w	404d70 <_fwalk_reent>
  4049d2:	bf00      	nop
  4049d4:	00406351 	.word	0x00406351

004049d8 <__sinit.part.1>:
  4049d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4049dc:	4b35      	ldr	r3, [pc, #212]	; (404ab4 <__sinit.part.1+0xdc>)
  4049de:	6845      	ldr	r5, [r0, #4]
  4049e0:	63c3      	str	r3, [r0, #60]	; 0x3c
  4049e2:	2400      	movs	r4, #0
  4049e4:	4607      	mov	r7, r0
  4049e6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4049ea:	2304      	movs	r3, #4
  4049ec:	2103      	movs	r1, #3
  4049ee:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4049f2:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4049f6:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4049fa:	b083      	sub	sp, #12
  4049fc:	602c      	str	r4, [r5, #0]
  4049fe:	606c      	str	r4, [r5, #4]
  404a00:	60ac      	str	r4, [r5, #8]
  404a02:	666c      	str	r4, [r5, #100]	; 0x64
  404a04:	81ec      	strh	r4, [r5, #14]
  404a06:	612c      	str	r4, [r5, #16]
  404a08:	616c      	str	r4, [r5, #20]
  404a0a:	61ac      	str	r4, [r5, #24]
  404a0c:	81ab      	strh	r3, [r5, #12]
  404a0e:	4621      	mov	r1, r4
  404a10:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404a14:	2208      	movs	r2, #8
  404a16:	f7fd fa65 	bl	401ee4 <memset>
  404a1a:	68be      	ldr	r6, [r7, #8]
  404a1c:	f8df b098 	ldr.w	fp, [pc, #152]	; 404ab8 <__sinit.part.1+0xe0>
  404a20:	f8df a098 	ldr.w	sl, [pc, #152]	; 404abc <__sinit.part.1+0xe4>
  404a24:	f8df 9098 	ldr.w	r9, [pc, #152]	; 404ac0 <__sinit.part.1+0xe8>
  404a28:	f8df 8098 	ldr.w	r8, [pc, #152]	; 404ac4 <__sinit.part.1+0xec>
  404a2c:	f8c5 b020 	str.w	fp, [r5, #32]
  404a30:	2301      	movs	r3, #1
  404a32:	2209      	movs	r2, #9
  404a34:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  404a38:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  404a3c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  404a40:	61ed      	str	r5, [r5, #28]
  404a42:	4621      	mov	r1, r4
  404a44:	81f3      	strh	r3, [r6, #14]
  404a46:	81b2      	strh	r2, [r6, #12]
  404a48:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  404a4c:	6034      	str	r4, [r6, #0]
  404a4e:	6074      	str	r4, [r6, #4]
  404a50:	60b4      	str	r4, [r6, #8]
  404a52:	6674      	str	r4, [r6, #100]	; 0x64
  404a54:	6134      	str	r4, [r6, #16]
  404a56:	6174      	str	r4, [r6, #20]
  404a58:	61b4      	str	r4, [r6, #24]
  404a5a:	2208      	movs	r2, #8
  404a5c:	9301      	str	r3, [sp, #4]
  404a5e:	f7fd fa41 	bl	401ee4 <memset>
  404a62:	68fd      	ldr	r5, [r7, #12]
  404a64:	61f6      	str	r6, [r6, #28]
  404a66:	2012      	movs	r0, #18
  404a68:	2202      	movs	r2, #2
  404a6a:	f8c6 b020 	str.w	fp, [r6, #32]
  404a6e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  404a72:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  404a76:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  404a7a:	4621      	mov	r1, r4
  404a7c:	81a8      	strh	r0, [r5, #12]
  404a7e:	81ea      	strh	r2, [r5, #14]
  404a80:	602c      	str	r4, [r5, #0]
  404a82:	606c      	str	r4, [r5, #4]
  404a84:	60ac      	str	r4, [r5, #8]
  404a86:	666c      	str	r4, [r5, #100]	; 0x64
  404a88:	612c      	str	r4, [r5, #16]
  404a8a:	616c      	str	r4, [r5, #20]
  404a8c:	61ac      	str	r4, [r5, #24]
  404a8e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404a92:	2208      	movs	r2, #8
  404a94:	f7fd fa26 	bl	401ee4 <memset>
  404a98:	9b01      	ldr	r3, [sp, #4]
  404a9a:	61ed      	str	r5, [r5, #28]
  404a9c:	f8c5 b020 	str.w	fp, [r5, #32]
  404aa0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  404aa4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  404aa8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  404aac:	63bb      	str	r3, [r7, #56]	; 0x38
  404aae:	b003      	add	sp, #12
  404ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ab4:	004049cd 	.word	0x004049cd
  404ab8:	00406075 	.word	0x00406075
  404abc:	00406099 	.word	0x00406099
  404ac0:	004060d5 	.word	0x004060d5
  404ac4:	004060f5 	.word	0x004060f5

00404ac8 <__sinit>:
  404ac8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404aca:	b103      	cbz	r3, 404ace <__sinit+0x6>
  404acc:	4770      	bx	lr
  404ace:	f7ff bf83 	b.w	4049d8 <__sinit.part.1>
  404ad2:	bf00      	nop

00404ad4 <__sfp_lock_acquire>:
  404ad4:	4770      	bx	lr
  404ad6:	bf00      	nop

00404ad8 <__sfp_lock_release>:
  404ad8:	4770      	bx	lr
  404ada:	bf00      	nop

00404adc <__libc_fini_array>:
  404adc:	b538      	push	{r3, r4, r5, lr}
  404ade:	4d07      	ldr	r5, [pc, #28]	; (404afc <__libc_fini_array+0x20>)
  404ae0:	4c07      	ldr	r4, [pc, #28]	; (404b00 <__libc_fini_array+0x24>)
  404ae2:	1b2c      	subs	r4, r5, r4
  404ae4:	10a4      	asrs	r4, r4, #2
  404ae6:	d005      	beq.n	404af4 <__libc_fini_array+0x18>
  404ae8:	3c01      	subs	r4, #1
  404aea:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  404aee:	4798      	blx	r3
  404af0:	2c00      	cmp	r4, #0
  404af2:	d1f9      	bne.n	404ae8 <__libc_fini_array+0xc>
  404af4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404af8:	f002 bf72 	b.w	4079e0 <_fini>
  404afc:	004079f0 	.word	0x004079f0
  404b00:	004079ec 	.word	0x004079ec

00404b04 <_malloc_trim_r>:
  404b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404b06:	4f23      	ldr	r7, [pc, #140]	; (404b94 <_malloc_trim_r+0x90>)
  404b08:	460c      	mov	r4, r1
  404b0a:	4606      	mov	r6, r0
  404b0c:	f000 fd9e 	bl	40564c <__malloc_lock>
  404b10:	68bb      	ldr	r3, [r7, #8]
  404b12:	685d      	ldr	r5, [r3, #4]
  404b14:	f025 0503 	bic.w	r5, r5, #3
  404b18:	1b29      	subs	r1, r5, r4
  404b1a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  404b1e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404b22:	f021 010f 	bic.w	r1, r1, #15
  404b26:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404b2a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404b2e:	db07      	blt.n	404b40 <_malloc_trim_r+0x3c>
  404b30:	2100      	movs	r1, #0
  404b32:	4630      	mov	r0, r6
  404b34:	f001 fa8c 	bl	406050 <_sbrk_r>
  404b38:	68bb      	ldr	r3, [r7, #8]
  404b3a:	442b      	add	r3, r5
  404b3c:	4298      	cmp	r0, r3
  404b3e:	d004      	beq.n	404b4a <_malloc_trim_r+0x46>
  404b40:	4630      	mov	r0, r6
  404b42:	f000 fd85 	bl	405650 <__malloc_unlock>
  404b46:	2000      	movs	r0, #0
  404b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b4a:	4261      	negs	r1, r4
  404b4c:	4630      	mov	r0, r6
  404b4e:	f001 fa7f 	bl	406050 <_sbrk_r>
  404b52:	3001      	adds	r0, #1
  404b54:	d00d      	beq.n	404b72 <_malloc_trim_r+0x6e>
  404b56:	4b10      	ldr	r3, [pc, #64]	; (404b98 <_malloc_trim_r+0x94>)
  404b58:	68ba      	ldr	r2, [r7, #8]
  404b5a:	6819      	ldr	r1, [r3, #0]
  404b5c:	1b2d      	subs	r5, r5, r4
  404b5e:	f045 0501 	orr.w	r5, r5, #1
  404b62:	4630      	mov	r0, r6
  404b64:	1b09      	subs	r1, r1, r4
  404b66:	6055      	str	r5, [r2, #4]
  404b68:	6019      	str	r1, [r3, #0]
  404b6a:	f000 fd71 	bl	405650 <__malloc_unlock>
  404b6e:	2001      	movs	r0, #1
  404b70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b72:	2100      	movs	r1, #0
  404b74:	4630      	mov	r0, r6
  404b76:	f001 fa6b 	bl	406050 <_sbrk_r>
  404b7a:	68ba      	ldr	r2, [r7, #8]
  404b7c:	1a83      	subs	r3, r0, r2
  404b7e:	2b0f      	cmp	r3, #15
  404b80:	ddde      	ble.n	404b40 <_malloc_trim_r+0x3c>
  404b82:	4c06      	ldr	r4, [pc, #24]	; (404b9c <_malloc_trim_r+0x98>)
  404b84:	4904      	ldr	r1, [pc, #16]	; (404b98 <_malloc_trim_r+0x94>)
  404b86:	6824      	ldr	r4, [r4, #0]
  404b88:	f043 0301 	orr.w	r3, r3, #1
  404b8c:	1b00      	subs	r0, r0, r4
  404b8e:	6053      	str	r3, [r2, #4]
  404b90:	6008      	str	r0, [r1, #0]
  404b92:	e7d5      	b.n	404b40 <_malloc_trim_r+0x3c>
  404b94:	2000048c 	.word	0x2000048c
  404b98:	20000d04 	.word	0x20000d04
  404b9c:	20000898 	.word	0x20000898

00404ba0 <_free_r>:
  404ba0:	2900      	cmp	r1, #0
  404ba2:	d045      	beq.n	404c30 <_free_r+0x90>
  404ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ba8:	460d      	mov	r5, r1
  404baa:	4680      	mov	r8, r0
  404bac:	f000 fd4e 	bl	40564c <__malloc_lock>
  404bb0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404bb4:	496a      	ldr	r1, [pc, #424]	; (404d60 <_free_r+0x1c0>)
  404bb6:	f027 0301 	bic.w	r3, r7, #1
  404bba:	f1a5 0408 	sub.w	r4, r5, #8
  404bbe:	18e2      	adds	r2, r4, r3
  404bc0:	688e      	ldr	r6, [r1, #8]
  404bc2:	6850      	ldr	r0, [r2, #4]
  404bc4:	42b2      	cmp	r2, r6
  404bc6:	f020 0003 	bic.w	r0, r0, #3
  404bca:	d062      	beq.n	404c92 <_free_r+0xf2>
  404bcc:	07fe      	lsls	r6, r7, #31
  404bce:	6050      	str	r0, [r2, #4]
  404bd0:	d40b      	bmi.n	404bea <_free_r+0x4a>
  404bd2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404bd6:	1be4      	subs	r4, r4, r7
  404bd8:	f101 0e08 	add.w	lr, r1, #8
  404bdc:	68a5      	ldr	r5, [r4, #8]
  404bde:	4575      	cmp	r5, lr
  404be0:	443b      	add	r3, r7
  404be2:	d06f      	beq.n	404cc4 <_free_r+0x124>
  404be4:	68e7      	ldr	r7, [r4, #12]
  404be6:	60ef      	str	r7, [r5, #12]
  404be8:	60bd      	str	r5, [r7, #8]
  404bea:	1815      	adds	r5, r2, r0
  404bec:	686d      	ldr	r5, [r5, #4]
  404bee:	07ed      	lsls	r5, r5, #31
  404bf0:	d542      	bpl.n	404c78 <_free_r+0xd8>
  404bf2:	f043 0201 	orr.w	r2, r3, #1
  404bf6:	6062      	str	r2, [r4, #4]
  404bf8:	50e3      	str	r3, [r4, r3]
  404bfa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404bfe:	d218      	bcs.n	404c32 <_free_r+0x92>
  404c00:	08db      	lsrs	r3, r3, #3
  404c02:	1c5a      	adds	r2, r3, #1
  404c04:	684d      	ldr	r5, [r1, #4]
  404c06:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  404c0a:	60a7      	str	r7, [r4, #8]
  404c0c:	2001      	movs	r0, #1
  404c0e:	109b      	asrs	r3, r3, #2
  404c10:	fa00 f303 	lsl.w	r3, r0, r3
  404c14:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  404c18:	431d      	orrs	r5, r3
  404c1a:	3808      	subs	r0, #8
  404c1c:	60e0      	str	r0, [r4, #12]
  404c1e:	604d      	str	r5, [r1, #4]
  404c20:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  404c24:	60fc      	str	r4, [r7, #12]
  404c26:	4640      	mov	r0, r8
  404c28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404c2c:	f000 bd10 	b.w	405650 <__malloc_unlock>
  404c30:	4770      	bx	lr
  404c32:	0a5a      	lsrs	r2, r3, #9
  404c34:	2a04      	cmp	r2, #4
  404c36:	d853      	bhi.n	404ce0 <_free_r+0x140>
  404c38:	099a      	lsrs	r2, r3, #6
  404c3a:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404c3e:	007f      	lsls	r7, r7, #1
  404c40:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404c44:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  404c48:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  404c4c:	4944      	ldr	r1, [pc, #272]	; (404d60 <_free_r+0x1c0>)
  404c4e:	3808      	subs	r0, #8
  404c50:	4290      	cmp	r0, r2
  404c52:	d04d      	beq.n	404cf0 <_free_r+0x150>
  404c54:	6851      	ldr	r1, [r2, #4]
  404c56:	f021 0103 	bic.w	r1, r1, #3
  404c5a:	428b      	cmp	r3, r1
  404c5c:	d202      	bcs.n	404c64 <_free_r+0xc4>
  404c5e:	6892      	ldr	r2, [r2, #8]
  404c60:	4290      	cmp	r0, r2
  404c62:	d1f7      	bne.n	404c54 <_free_r+0xb4>
  404c64:	68d0      	ldr	r0, [r2, #12]
  404c66:	60e0      	str	r0, [r4, #12]
  404c68:	60a2      	str	r2, [r4, #8]
  404c6a:	6084      	str	r4, [r0, #8]
  404c6c:	60d4      	str	r4, [r2, #12]
  404c6e:	4640      	mov	r0, r8
  404c70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404c74:	f000 bcec 	b.w	405650 <__malloc_unlock>
  404c78:	6895      	ldr	r5, [r2, #8]
  404c7a:	4f3a      	ldr	r7, [pc, #232]	; (404d64 <_free_r+0x1c4>)
  404c7c:	42bd      	cmp	r5, r7
  404c7e:	4403      	add	r3, r0
  404c80:	d03f      	beq.n	404d02 <_free_r+0x162>
  404c82:	68d0      	ldr	r0, [r2, #12]
  404c84:	60e8      	str	r0, [r5, #12]
  404c86:	f043 0201 	orr.w	r2, r3, #1
  404c8a:	6085      	str	r5, [r0, #8]
  404c8c:	6062      	str	r2, [r4, #4]
  404c8e:	50e3      	str	r3, [r4, r3]
  404c90:	e7b3      	b.n	404bfa <_free_r+0x5a>
  404c92:	07ff      	lsls	r7, r7, #31
  404c94:	4403      	add	r3, r0
  404c96:	d407      	bmi.n	404ca8 <_free_r+0x108>
  404c98:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404c9c:	1aa4      	subs	r4, r4, r2
  404c9e:	4413      	add	r3, r2
  404ca0:	68a0      	ldr	r0, [r4, #8]
  404ca2:	68e2      	ldr	r2, [r4, #12]
  404ca4:	60c2      	str	r2, [r0, #12]
  404ca6:	6090      	str	r0, [r2, #8]
  404ca8:	4a2f      	ldr	r2, [pc, #188]	; (404d68 <_free_r+0x1c8>)
  404caa:	6812      	ldr	r2, [r2, #0]
  404cac:	f043 0001 	orr.w	r0, r3, #1
  404cb0:	4293      	cmp	r3, r2
  404cb2:	6060      	str	r0, [r4, #4]
  404cb4:	608c      	str	r4, [r1, #8]
  404cb6:	d3b6      	bcc.n	404c26 <_free_r+0x86>
  404cb8:	4b2c      	ldr	r3, [pc, #176]	; (404d6c <_free_r+0x1cc>)
  404cba:	4640      	mov	r0, r8
  404cbc:	6819      	ldr	r1, [r3, #0]
  404cbe:	f7ff ff21 	bl	404b04 <_malloc_trim_r>
  404cc2:	e7b0      	b.n	404c26 <_free_r+0x86>
  404cc4:	1811      	adds	r1, r2, r0
  404cc6:	6849      	ldr	r1, [r1, #4]
  404cc8:	07c9      	lsls	r1, r1, #31
  404cca:	d444      	bmi.n	404d56 <_free_r+0x1b6>
  404ccc:	6891      	ldr	r1, [r2, #8]
  404cce:	68d2      	ldr	r2, [r2, #12]
  404cd0:	60ca      	str	r2, [r1, #12]
  404cd2:	4403      	add	r3, r0
  404cd4:	f043 0001 	orr.w	r0, r3, #1
  404cd8:	6091      	str	r1, [r2, #8]
  404cda:	6060      	str	r0, [r4, #4]
  404cdc:	50e3      	str	r3, [r4, r3]
  404cde:	e7a2      	b.n	404c26 <_free_r+0x86>
  404ce0:	2a14      	cmp	r2, #20
  404ce2:	d817      	bhi.n	404d14 <_free_r+0x174>
  404ce4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404ce8:	007f      	lsls	r7, r7, #1
  404cea:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404cee:	e7a9      	b.n	404c44 <_free_r+0xa4>
  404cf0:	10aa      	asrs	r2, r5, #2
  404cf2:	684b      	ldr	r3, [r1, #4]
  404cf4:	2501      	movs	r5, #1
  404cf6:	fa05 f202 	lsl.w	r2, r5, r2
  404cfa:	4313      	orrs	r3, r2
  404cfc:	604b      	str	r3, [r1, #4]
  404cfe:	4602      	mov	r2, r0
  404d00:	e7b1      	b.n	404c66 <_free_r+0xc6>
  404d02:	f043 0201 	orr.w	r2, r3, #1
  404d06:	614c      	str	r4, [r1, #20]
  404d08:	610c      	str	r4, [r1, #16]
  404d0a:	60e5      	str	r5, [r4, #12]
  404d0c:	60a5      	str	r5, [r4, #8]
  404d0e:	6062      	str	r2, [r4, #4]
  404d10:	50e3      	str	r3, [r4, r3]
  404d12:	e788      	b.n	404c26 <_free_r+0x86>
  404d14:	2a54      	cmp	r2, #84	; 0x54
  404d16:	d806      	bhi.n	404d26 <_free_r+0x186>
  404d18:	0b1a      	lsrs	r2, r3, #12
  404d1a:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404d1e:	007f      	lsls	r7, r7, #1
  404d20:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404d24:	e78e      	b.n	404c44 <_free_r+0xa4>
  404d26:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404d2a:	d806      	bhi.n	404d3a <_free_r+0x19a>
  404d2c:	0bda      	lsrs	r2, r3, #15
  404d2e:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404d32:	007f      	lsls	r7, r7, #1
  404d34:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404d38:	e784      	b.n	404c44 <_free_r+0xa4>
  404d3a:	f240 5054 	movw	r0, #1364	; 0x554
  404d3e:	4282      	cmp	r2, r0
  404d40:	d806      	bhi.n	404d50 <_free_r+0x1b0>
  404d42:	0c9a      	lsrs	r2, r3, #18
  404d44:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404d48:	007f      	lsls	r7, r7, #1
  404d4a:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404d4e:	e779      	b.n	404c44 <_free_r+0xa4>
  404d50:	27fe      	movs	r7, #254	; 0xfe
  404d52:	257e      	movs	r5, #126	; 0x7e
  404d54:	e776      	b.n	404c44 <_free_r+0xa4>
  404d56:	f043 0201 	orr.w	r2, r3, #1
  404d5a:	6062      	str	r2, [r4, #4]
  404d5c:	50e3      	str	r3, [r4, r3]
  404d5e:	e762      	b.n	404c26 <_free_r+0x86>
  404d60:	2000048c 	.word	0x2000048c
  404d64:	20000494 	.word	0x20000494
  404d68:	20000894 	.word	0x20000894
  404d6c:	20000d00 	.word	0x20000d00

00404d70 <_fwalk_reent>:
  404d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404d74:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404d78:	d01f      	beq.n	404dba <_fwalk_reent+0x4a>
  404d7a:	4688      	mov	r8, r1
  404d7c:	4606      	mov	r6, r0
  404d7e:	f04f 0900 	mov.w	r9, #0
  404d82:	687d      	ldr	r5, [r7, #4]
  404d84:	68bc      	ldr	r4, [r7, #8]
  404d86:	3d01      	subs	r5, #1
  404d88:	d411      	bmi.n	404dae <_fwalk_reent+0x3e>
  404d8a:	89a3      	ldrh	r3, [r4, #12]
  404d8c:	2b01      	cmp	r3, #1
  404d8e:	f105 35ff 	add.w	r5, r5, #4294967295
  404d92:	d908      	bls.n	404da6 <_fwalk_reent+0x36>
  404d94:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404d98:	3301      	adds	r3, #1
  404d9a:	4621      	mov	r1, r4
  404d9c:	4630      	mov	r0, r6
  404d9e:	d002      	beq.n	404da6 <_fwalk_reent+0x36>
  404da0:	47c0      	blx	r8
  404da2:	ea49 0900 	orr.w	r9, r9, r0
  404da6:	1c6b      	adds	r3, r5, #1
  404da8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404dac:	d1ed      	bne.n	404d8a <_fwalk_reent+0x1a>
  404dae:	683f      	ldr	r7, [r7, #0]
  404db0:	2f00      	cmp	r7, #0
  404db2:	d1e6      	bne.n	404d82 <_fwalk_reent+0x12>
  404db4:	4648      	mov	r0, r9
  404db6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404dba:	46b9      	mov	r9, r7
  404dbc:	4648      	mov	r0, r9
  404dbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404dc2:	bf00      	nop

00404dc4 <_localeconv_r>:
  404dc4:	4800      	ldr	r0, [pc, #0]	; (404dc8 <_localeconv_r+0x4>)
  404dc6:	4770      	bx	lr
  404dc8:	20000454 	.word	0x20000454

00404dcc <__swhatbuf_r>:
  404dcc:	b570      	push	{r4, r5, r6, lr}
  404dce:	460d      	mov	r5, r1
  404dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404dd4:	2900      	cmp	r1, #0
  404dd6:	b090      	sub	sp, #64	; 0x40
  404dd8:	4614      	mov	r4, r2
  404dda:	461e      	mov	r6, r3
  404ddc:	db14      	blt.n	404e08 <__swhatbuf_r+0x3c>
  404dde:	aa01      	add	r2, sp, #4
  404de0:	f001 faf8 	bl	4063d4 <_fstat_r>
  404de4:	2800      	cmp	r0, #0
  404de6:	db0f      	blt.n	404e08 <__swhatbuf_r+0x3c>
  404de8:	9a02      	ldr	r2, [sp, #8]
  404dea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404dee:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  404df2:	fab2 f282 	clz	r2, r2
  404df6:	0952      	lsrs	r2, r2, #5
  404df8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404dfc:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404e00:	6032      	str	r2, [r6, #0]
  404e02:	6023      	str	r3, [r4, #0]
  404e04:	b010      	add	sp, #64	; 0x40
  404e06:	bd70      	pop	{r4, r5, r6, pc}
  404e08:	89a8      	ldrh	r0, [r5, #12]
  404e0a:	f000 0080 	and.w	r0, r0, #128	; 0x80
  404e0e:	b282      	uxth	r2, r0
  404e10:	2000      	movs	r0, #0
  404e12:	6030      	str	r0, [r6, #0]
  404e14:	b11a      	cbz	r2, 404e1e <__swhatbuf_r+0x52>
  404e16:	2340      	movs	r3, #64	; 0x40
  404e18:	6023      	str	r3, [r4, #0]
  404e1a:	b010      	add	sp, #64	; 0x40
  404e1c:	bd70      	pop	{r4, r5, r6, pc}
  404e1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404e22:	4610      	mov	r0, r2
  404e24:	6023      	str	r3, [r4, #0]
  404e26:	b010      	add	sp, #64	; 0x40
  404e28:	bd70      	pop	{r4, r5, r6, pc}
  404e2a:	bf00      	nop

00404e2c <malloc>:
  404e2c:	4b02      	ldr	r3, [pc, #8]	; (404e38 <malloc+0xc>)
  404e2e:	4601      	mov	r1, r0
  404e30:	6818      	ldr	r0, [r3, #0]
  404e32:	f000 b803 	b.w	404e3c <_malloc_r>
  404e36:	bf00      	nop
  404e38:	20000450 	.word	0x20000450

00404e3c <_malloc_r>:
  404e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404e40:	f101 050b 	add.w	r5, r1, #11
  404e44:	2d16      	cmp	r5, #22
  404e46:	b083      	sub	sp, #12
  404e48:	4606      	mov	r6, r0
  404e4a:	f240 809f 	bls.w	404f8c <_malloc_r+0x150>
  404e4e:	f035 0507 	bics.w	r5, r5, #7
  404e52:	f100 80bf 	bmi.w	404fd4 <_malloc_r+0x198>
  404e56:	42a9      	cmp	r1, r5
  404e58:	f200 80bc 	bhi.w	404fd4 <_malloc_r+0x198>
  404e5c:	f000 fbf6 	bl	40564c <__malloc_lock>
  404e60:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  404e64:	f0c0 829c 	bcc.w	4053a0 <_malloc_r+0x564>
  404e68:	0a6b      	lsrs	r3, r5, #9
  404e6a:	f000 80ba 	beq.w	404fe2 <_malloc_r+0x1a6>
  404e6e:	2b04      	cmp	r3, #4
  404e70:	f200 8183 	bhi.w	40517a <_malloc_r+0x33e>
  404e74:	09a8      	lsrs	r0, r5, #6
  404e76:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  404e7a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  404e7e:	3038      	adds	r0, #56	; 0x38
  404e80:	4fc4      	ldr	r7, [pc, #784]	; (405194 <_malloc_r+0x358>)
  404e82:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  404e86:	f1a3 0108 	sub.w	r1, r3, #8
  404e8a:	685c      	ldr	r4, [r3, #4]
  404e8c:	42a1      	cmp	r1, r4
  404e8e:	d107      	bne.n	404ea0 <_malloc_r+0x64>
  404e90:	e0ac      	b.n	404fec <_malloc_r+0x1b0>
  404e92:	2a00      	cmp	r2, #0
  404e94:	f280 80ac 	bge.w	404ff0 <_malloc_r+0x1b4>
  404e98:	68e4      	ldr	r4, [r4, #12]
  404e9a:	42a1      	cmp	r1, r4
  404e9c:	f000 80a6 	beq.w	404fec <_malloc_r+0x1b0>
  404ea0:	6863      	ldr	r3, [r4, #4]
  404ea2:	f023 0303 	bic.w	r3, r3, #3
  404ea6:	1b5a      	subs	r2, r3, r5
  404ea8:	2a0f      	cmp	r2, #15
  404eaa:	ddf2      	ble.n	404e92 <_malloc_r+0x56>
  404eac:	49b9      	ldr	r1, [pc, #740]	; (405194 <_malloc_r+0x358>)
  404eae:	693c      	ldr	r4, [r7, #16]
  404eb0:	f101 0e08 	add.w	lr, r1, #8
  404eb4:	4574      	cmp	r4, lr
  404eb6:	f000 81b3 	beq.w	405220 <_malloc_r+0x3e4>
  404eba:	6863      	ldr	r3, [r4, #4]
  404ebc:	f023 0303 	bic.w	r3, r3, #3
  404ec0:	1b5a      	subs	r2, r3, r5
  404ec2:	2a0f      	cmp	r2, #15
  404ec4:	f300 8199 	bgt.w	4051fa <_malloc_r+0x3be>
  404ec8:	2a00      	cmp	r2, #0
  404eca:	f8c1 e014 	str.w	lr, [r1, #20]
  404ece:	f8c1 e010 	str.w	lr, [r1, #16]
  404ed2:	f280 809e 	bge.w	405012 <_malloc_r+0x1d6>
  404ed6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404eda:	f080 8167 	bcs.w	4051ac <_malloc_r+0x370>
  404ede:	08db      	lsrs	r3, r3, #3
  404ee0:	f103 0c01 	add.w	ip, r3, #1
  404ee4:	2201      	movs	r2, #1
  404ee6:	109b      	asrs	r3, r3, #2
  404ee8:	fa02 f303 	lsl.w	r3, r2, r3
  404eec:	684a      	ldr	r2, [r1, #4]
  404eee:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  404ef2:	f8c4 8008 	str.w	r8, [r4, #8]
  404ef6:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  404efa:	431a      	orrs	r2, r3
  404efc:	f1a9 0308 	sub.w	r3, r9, #8
  404f00:	60e3      	str	r3, [r4, #12]
  404f02:	604a      	str	r2, [r1, #4]
  404f04:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  404f08:	f8c8 400c 	str.w	r4, [r8, #12]
  404f0c:	1083      	asrs	r3, r0, #2
  404f0e:	2401      	movs	r4, #1
  404f10:	409c      	lsls	r4, r3
  404f12:	4294      	cmp	r4, r2
  404f14:	f200 808a 	bhi.w	40502c <_malloc_r+0x1f0>
  404f18:	4214      	tst	r4, r2
  404f1a:	d106      	bne.n	404f2a <_malloc_r+0xee>
  404f1c:	f020 0003 	bic.w	r0, r0, #3
  404f20:	0064      	lsls	r4, r4, #1
  404f22:	4214      	tst	r4, r2
  404f24:	f100 0004 	add.w	r0, r0, #4
  404f28:	d0fa      	beq.n	404f20 <_malloc_r+0xe4>
  404f2a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404f2e:	46cc      	mov	ip, r9
  404f30:	4680      	mov	r8, r0
  404f32:	f8dc 100c 	ldr.w	r1, [ip, #12]
  404f36:	458c      	cmp	ip, r1
  404f38:	d107      	bne.n	404f4a <_malloc_r+0x10e>
  404f3a:	e173      	b.n	405224 <_malloc_r+0x3e8>
  404f3c:	2a00      	cmp	r2, #0
  404f3e:	f280 8181 	bge.w	405244 <_malloc_r+0x408>
  404f42:	68c9      	ldr	r1, [r1, #12]
  404f44:	458c      	cmp	ip, r1
  404f46:	f000 816d 	beq.w	405224 <_malloc_r+0x3e8>
  404f4a:	684b      	ldr	r3, [r1, #4]
  404f4c:	f023 0303 	bic.w	r3, r3, #3
  404f50:	1b5a      	subs	r2, r3, r5
  404f52:	2a0f      	cmp	r2, #15
  404f54:	ddf2      	ble.n	404f3c <_malloc_r+0x100>
  404f56:	460c      	mov	r4, r1
  404f58:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  404f5c:	f854 8f08 	ldr.w	r8, [r4, #8]!
  404f60:	194b      	adds	r3, r1, r5
  404f62:	f045 0501 	orr.w	r5, r5, #1
  404f66:	604d      	str	r5, [r1, #4]
  404f68:	f042 0101 	orr.w	r1, r2, #1
  404f6c:	f8c8 c00c 	str.w	ip, [r8, #12]
  404f70:	4630      	mov	r0, r6
  404f72:	f8cc 8008 	str.w	r8, [ip, #8]
  404f76:	617b      	str	r3, [r7, #20]
  404f78:	613b      	str	r3, [r7, #16]
  404f7a:	f8c3 e00c 	str.w	lr, [r3, #12]
  404f7e:	f8c3 e008 	str.w	lr, [r3, #8]
  404f82:	6059      	str	r1, [r3, #4]
  404f84:	509a      	str	r2, [r3, r2]
  404f86:	f000 fb63 	bl	405650 <__malloc_unlock>
  404f8a:	e01f      	b.n	404fcc <_malloc_r+0x190>
  404f8c:	2910      	cmp	r1, #16
  404f8e:	d821      	bhi.n	404fd4 <_malloc_r+0x198>
  404f90:	f000 fb5c 	bl	40564c <__malloc_lock>
  404f94:	2510      	movs	r5, #16
  404f96:	2306      	movs	r3, #6
  404f98:	2002      	movs	r0, #2
  404f9a:	4f7e      	ldr	r7, [pc, #504]	; (405194 <_malloc_r+0x358>)
  404f9c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  404fa0:	f1a3 0208 	sub.w	r2, r3, #8
  404fa4:	685c      	ldr	r4, [r3, #4]
  404fa6:	4294      	cmp	r4, r2
  404fa8:	f000 8145 	beq.w	405236 <_malloc_r+0x3fa>
  404fac:	6863      	ldr	r3, [r4, #4]
  404fae:	68e1      	ldr	r1, [r4, #12]
  404fb0:	68a5      	ldr	r5, [r4, #8]
  404fb2:	f023 0303 	bic.w	r3, r3, #3
  404fb6:	4423      	add	r3, r4
  404fb8:	4630      	mov	r0, r6
  404fba:	685a      	ldr	r2, [r3, #4]
  404fbc:	60e9      	str	r1, [r5, #12]
  404fbe:	f042 0201 	orr.w	r2, r2, #1
  404fc2:	608d      	str	r5, [r1, #8]
  404fc4:	605a      	str	r2, [r3, #4]
  404fc6:	f000 fb43 	bl	405650 <__malloc_unlock>
  404fca:	3408      	adds	r4, #8
  404fcc:	4620      	mov	r0, r4
  404fce:	b003      	add	sp, #12
  404fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404fd4:	2400      	movs	r4, #0
  404fd6:	230c      	movs	r3, #12
  404fd8:	4620      	mov	r0, r4
  404fda:	6033      	str	r3, [r6, #0]
  404fdc:	b003      	add	sp, #12
  404fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404fe2:	2380      	movs	r3, #128	; 0x80
  404fe4:	f04f 0e40 	mov.w	lr, #64	; 0x40
  404fe8:	203f      	movs	r0, #63	; 0x3f
  404fea:	e749      	b.n	404e80 <_malloc_r+0x44>
  404fec:	4670      	mov	r0, lr
  404fee:	e75d      	b.n	404eac <_malloc_r+0x70>
  404ff0:	4423      	add	r3, r4
  404ff2:	68e1      	ldr	r1, [r4, #12]
  404ff4:	685a      	ldr	r2, [r3, #4]
  404ff6:	68a5      	ldr	r5, [r4, #8]
  404ff8:	f042 0201 	orr.w	r2, r2, #1
  404ffc:	60e9      	str	r1, [r5, #12]
  404ffe:	4630      	mov	r0, r6
  405000:	608d      	str	r5, [r1, #8]
  405002:	605a      	str	r2, [r3, #4]
  405004:	f000 fb24 	bl	405650 <__malloc_unlock>
  405008:	3408      	adds	r4, #8
  40500a:	4620      	mov	r0, r4
  40500c:	b003      	add	sp, #12
  40500e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405012:	4423      	add	r3, r4
  405014:	4630      	mov	r0, r6
  405016:	685a      	ldr	r2, [r3, #4]
  405018:	f042 0201 	orr.w	r2, r2, #1
  40501c:	605a      	str	r2, [r3, #4]
  40501e:	f000 fb17 	bl	405650 <__malloc_unlock>
  405022:	3408      	adds	r4, #8
  405024:	4620      	mov	r0, r4
  405026:	b003      	add	sp, #12
  405028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40502c:	68bc      	ldr	r4, [r7, #8]
  40502e:	6863      	ldr	r3, [r4, #4]
  405030:	f023 0803 	bic.w	r8, r3, #3
  405034:	45a8      	cmp	r8, r5
  405036:	d304      	bcc.n	405042 <_malloc_r+0x206>
  405038:	ebc5 0308 	rsb	r3, r5, r8
  40503c:	2b0f      	cmp	r3, #15
  40503e:	f300 808c 	bgt.w	40515a <_malloc_r+0x31e>
  405042:	4b55      	ldr	r3, [pc, #340]	; (405198 <_malloc_r+0x35c>)
  405044:	f8df 9160 	ldr.w	r9, [pc, #352]	; 4051a8 <_malloc_r+0x36c>
  405048:	681a      	ldr	r2, [r3, #0]
  40504a:	f8d9 3000 	ldr.w	r3, [r9]
  40504e:	3301      	adds	r3, #1
  405050:	442a      	add	r2, r5
  405052:	eb04 0a08 	add.w	sl, r4, r8
  405056:	f000 8160 	beq.w	40531a <_malloc_r+0x4de>
  40505a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40505e:	320f      	adds	r2, #15
  405060:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  405064:	f022 020f 	bic.w	r2, r2, #15
  405068:	4611      	mov	r1, r2
  40506a:	4630      	mov	r0, r6
  40506c:	9201      	str	r2, [sp, #4]
  40506e:	f000 ffef 	bl	406050 <_sbrk_r>
  405072:	f1b0 3fff 	cmp.w	r0, #4294967295
  405076:	4683      	mov	fp, r0
  405078:	9a01      	ldr	r2, [sp, #4]
  40507a:	f000 8158 	beq.w	40532e <_malloc_r+0x4f2>
  40507e:	4582      	cmp	sl, r0
  405080:	f200 80fc 	bhi.w	40527c <_malloc_r+0x440>
  405084:	4b45      	ldr	r3, [pc, #276]	; (40519c <_malloc_r+0x360>)
  405086:	6819      	ldr	r1, [r3, #0]
  405088:	45da      	cmp	sl, fp
  40508a:	4411      	add	r1, r2
  40508c:	6019      	str	r1, [r3, #0]
  40508e:	f000 8153 	beq.w	405338 <_malloc_r+0x4fc>
  405092:	f8d9 0000 	ldr.w	r0, [r9]
  405096:	f8df e110 	ldr.w	lr, [pc, #272]	; 4051a8 <_malloc_r+0x36c>
  40509a:	3001      	adds	r0, #1
  40509c:	bf1b      	ittet	ne
  40509e:	ebca 0a0b 	rsbne	sl, sl, fp
  4050a2:	4451      	addne	r1, sl
  4050a4:	f8ce b000 	streq.w	fp, [lr]
  4050a8:	6019      	strne	r1, [r3, #0]
  4050aa:	f01b 0107 	ands.w	r1, fp, #7
  4050ae:	f000 8117 	beq.w	4052e0 <_malloc_r+0x4a4>
  4050b2:	f1c1 0008 	rsb	r0, r1, #8
  4050b6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4050ba:	4483      	add	fp, r0
  4050bc:	3108      	adds	r1, #8
  4050be:	445a      	add	r2, fp
  4050c0:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4050c4:	ebc2 0901 	rsb	r9, r2, r1
  4050c8:	4649      	mov	r1, r9
  4050ca:	4630      	mov	r0, r6
  4050cc:	9301      	str	r3, [sp, #4]
  4050ce:	f000 ffbf 	bl	406050 <_sbrk_r>
  4050d2:	1c43      	adds	r3, r0, #1
  4050d4:	9b01      	ldr	r3, [sp, #4]
  4050d6:	f000 813f 	beq.w	405358 <_malloc_r+0x51c>
  4050da:	ebcb 0200 	rsb	r2, fp, r0
  4050de:	444a      	add	r2, r9
  4050e0:	f042 0201 	orr.w	r2, r2, #1
  4050e4:	6819      	ldr	r1, [r3, #0]
  4050e6:	f8c7 b008 	str.w	fp, [r7, #8]
  4050ea:	4449      	add	r1, r9
  4050ec:	42bc      	cmp	r4, r7
  4050ee:	f8cb 2004 	str.w	r2, [fp, #4]
  4050f2:	6019      	str	r1, [r3, #0]
  4050f4:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40519c <_malloc_r+0x360>
  4050f8:	d016      	beq.n	405128 <_malloc_r+0x2ec>
  4050fa:	f1b8 0f0f 	cmp.w	r8, #15
  4050fe:	f240 80fd 	bls.w	4052fc <_malloc_r+0x4c0>
  405102:	6862      	ldr	r2, [r4, #4]
  405104:	f1a8 030c 	sub.w	r3, r8, #12
  405108:	f023 0307 	bic.w	r3, r3, #7
  40510c:	18e0      	adds	r0, r4, r3
  40510e:	f002 0201 	and.w	r2, r2, #1
  405112:	f04f 0e05 	mov.w	lr, #5
  405116:	431a      	orrs	r2, r3
  405118:	2b0f      	cmp	r3, #15
  40511a:	6062      	str	r2, [r4, #4]
  40511c:	f8c0 e004 	str.w	lr, [r0, #4]
  405120:	f8c0 e008 	str.w	lr, [r0, #8]
  405124:	f200 811c 	bhi.w	405360 <_malloc_r+0x524>
  405128:	4b1d      	ldr	r3, [pc, #116]	; (4051a0 <_malloc_r+0x364>)
  40512a:	68bc      	ldr	r4, [r7, #8]
  40512c:	681a      	ldr	r2, [r3, #0]
  40512e:	4291      	cmp	r1, r2
  405130:	bf88      	it	hi
  405132:	6019      	strhi	r1, [r3, #0]
  405134:	4b1b      	ldr	r3, [pc, #108]	; (4051a4 <_malloc_r+0x368>)
  405136:	681a      	ldr	r2, [r3, #0]
  405138:	4291      	cmp	r1, r2
  40513a:	6862      	ldr	r2, [r4, #4]
  40513c:	bf88      	it	hi
  40513e:	6019      	strhi	r1, [r3, #0]
  405140:	f022 0203 	bic.w	r2, r2, #3
  405144:	4295      	cmp	r5, r2
  405146:	eba2 0305 	sub.w	r3, r2, r5
  40514a:	d801      	bhi.n	405150 <_malloc_r+0x314>
  40514c:	2b0f      	cmp	r3, #15
  40514e:	dc04      	bgt.n	40515a <_malloc_r+0x31e>
  405150:	4630      	mov	r0, r6
  405152:	f000 fa7d 	bl	405650 <__malloc_unlock>
  405156:	2400      	movs	r4, #0
  405158:	e738      	b.n	404fcc <_malloc_r+0x190>
  40515a:	1962      	adds	r2, r4, r5
  40515c:	f043 0301 	orr.w	r3, r3, #1
  405160:	f045 0501 	orr.w	r5, r5, #1
  405164:	6065      	str	r5, [r4, #4]
  405166:	4630      	mov	r0, r6
  405168:	60ba      	str	r2, [r7, #8]
  40516a:	6053      	str	r3, [r2, #4]
  40516c:	f000 fa70 	bl	405650 <__malloc_unlock>
  405170:	3408      	adds	r4, #8
  405172:	4620      	mov	r0, r4
  405174:	b003      	add	sp, #12
  405176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40517a:	2b14      	cmp	r3, #20
  40517c:	d971      	bls.n	405262 <_malloc_r+0x426>
  40517e:	2b54      	cmp	r3, #84	; 0x54
  405180:	f200 80a4 	bhi.w	4052cc <_malloc_r+0x490>
  405184:	0b28      	lsrs	r0, r5, #12
  405186:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  40518a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40518e:	306e      	adds	r0, #110	; 0x6e
  405190:	e676      	b.n	404e80 <_malloc_r+0x44>
  405192:	bf00      	nop
  405194:	2000048c 	.word	0x2000048c
  405198:	20000d00 	.word	0x20000d00
  40519c:	20000d04 	.word	0x20000d04
  4051a0:	20000cfc 	.word	0x20000cfc
  4051a4:	20000cf8 	.word	0x20000cf8
  4051a8:	20000898 	.word	0x20000898
  4051ac:	0a5a      	lsrs	r2, r3, #9
  4051ae:	2a04      	cmp	r2, #4
  4051b0:	d95e      	bls.n	405270 <_malloc_r+0x434>
  4051b2:	2a14      	cmp	r2, #20
  4051b4:	f200 80b3 	bhi.w	40531e <_malloc_r+0x4e2>
  4051b8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4051bc:	0049      	lsls	r1, r1, #1
  4051be:	325b      	adds	r2, #91	; 0x5b
  4051c0:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4051c4:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4051c8:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 4053a8 <_malloc_r+0x56c>
  4051cc:	f1ac 0c08 	sub.w	ip, ip, #8
  4051d0:	458c      	cmp	ip, r1
  4051d2:	f000 8088 	beq.w	4052e6 <_malloc_r+0x4aa>
  4051d6:	684a      	ldr	r2, [r1, #4]
  4051d8:	f022 0203 	bic.w	r2, r2, #3
  4051dc:	4293      	cmp	r3, r2
  4051de:	d202      	bcs.n	4051e6 <_malloc_r+0x3aa>
  4051e0:	6889      	ldr	r1, [r1, #8]
  4051e2:	458c      	cmp	ip, r1
  4051e4:	d1f7      	bne.n	4051d6 <_malloc_r+0x39a>
  4051e6:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4051ea:	687a      	ldr	r2, [r7, #4]
  4051ec:	f8c4 c00c 	str.w	ip, [r4, #12]
  4051f0:	60a1      	str	r1, [r4, #8]
  4051f2:	f8cc 4008 	str.w	r4, [ip, #8]
  4051f6:	60cc      	str	r4, [r1, #12]
  4051f8:	e688      	b.n	404f0c <_malloc_r+0xd0>
  4051fa:	1963      	adds	r3, r4, r5
  4051fc:	f042 0701 	orr.w	r7, r2, #1
  405200:	f045 0501 	orr.w	r5, r5, #1
  405204:	6065      	str	r5, [r4, #4]
  405206:	4630      	mov	r0, r6
  405208:	614b      	str	r3, [r1, #20]
  40520a:	610b      	str	r3, [r1, #16]
  40520c:	f8c3 e00c 	str.w	lr, [r3, #12]
  405210:	f8c3 e008 	str.w	lr, [r3, #8]
  405214:	605f      	str	r7, [r3, #4]
  405216:	509a      	str	r2, [r3, r2]
  405218:	3408      	adds	r4, #8
  40521a:	f000 fa19 	bl	405650 <__malloc_unlock>
  40521e:	e6d5      	b.n	404fcc <_malloc_r+0x190>
  405220:	684a      	ldr	r2, [r1, #4]
  405222:	e673      	b.n	404f0c <_malloc_r+0xd0>
  405224:	f108 0801 	add.w	r8, r8, #1
  405228:	f018 0f03 	tst.w	r8, #3
  40522c:	f10c 0c08 	add.w	ip, ip, #8
  405230:	f47f ae7f 	bne.w	404f32 <_malloc_r+0xf6>
  405234:	e030      	b.n	405298 <_malloc_r+0x45c>
  405236:	68dc      	ldr	r4, [r3, #12]
  405238:	42a3      	cmp	r3, r4
  40523a:	bf08      	it	eq
  40523c:	3002      	addeq	r0, #2
  40523e:	f43f ae35 	beq.w	404eac <_malloc_r+0x70>
  405242:	e6b3      	b.n	404fac <_malloc_r+0x170>
  405244:	440b      	add	r3, r1
  405246:	460c      	mov	r4, r1
  405248:	685a      	ldr	r2, [r3, #4]
  40524a:	68c9      	ldr	r1, [r1, #12]
  40524c:	f854 5f08 	ldr.w	r5, [r4, #8]!
  405250:	f042 0201 	orr.w	r2, r2, #1
  405254:	605a      	str	r2, [r3, #4]
  405256:	4630      	mov	r0, r6
  405258:	60e9      	str	r1, [r5, #12]
  40525a:	608d      	str	r5, [r1, #8]
  40525c:	f000 f9f8 	bl	405650 <__malloc_unlock>
  405260:	e6b4      	b.n	404fcc <_malloc_r+0x190>
  405262:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  405266:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  40526a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40526e:	e607      	b.n	404e80 <_malloc_r+0x44>
  405270:	099a      	lsrs	r2, r3, #6
  405272:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405276:	0049      	lsls	r1, r1, #1
  405278:	3238      	adds	r2, #56	; 0x38
  40527a:	e7a1      	b.n	4051c0 <_malloc_r+0x384>
  40527c:	42bc      	cmp	r4, r7
  40527e:	4b4a      	ldr	r3, [pc, #296]	; (4053a8 <_malloc_r+0x56c>)
  405280:	f43f af00 	beq.w	405084 <_malloc_r+0x248>
  405284:	689c      	ldr	r4, [r3, #8]
  405286:	6862      	ldr	r2, [r4, #4]
  405288:	f022 0203 	bic.w	r2, r2, #3
  40528c:	e75a      	b.n	405144 <_malloc_r+0x308>
  40528e:	f859 3908 	ldr.w	r3, [r9], #-8
  405292:	4599      	cmp	r9, r3
  405294:	f040 8082 	bne.w	40539c <_malloc_r+0x560>
  405298:	f010 0f03 	tst.w	r0, #3
  40529c:	f100 30ff 	add.w	r0, r0, #4294967295
  4052a0:	d1f5      	bne.n	40528e <_malloc_r+0x452>
  4052a2:	687b      	ldr	r3, [r7, #4]
  4052a4:	ea23 0304 	bic.w	r3, r3, r4
  4052a8:	607b      	str	r3, [r7, #4]
  4052aa:	0064      	lsls	r4, r4, #1
  4052ac:	429c      	cmp	r4, r3
  4052ae:	f63f aebd 	bhi.w	40502c <_malloc_r+0x1f0>
  4052b2:	2c00      	cmp	r4, #0
  4052b4:	f43f aeba 	beq.w	40502c <_malloc_r+0x1f0>
  4052b8:	421c      	tst	r4, r3
  4052ba:	4640      	mov	r0, r8
  4052bc:	f47f ae35 	bne.w	404f2a <_malloc_r+0xee>
  4052c0:	0064      	lsls	r4, r4, #1
  4052c2:	421c      	tst	r4, r3
  4052c4:	f100 0004 	add.w	r0, r0, #4
  4052c8:	d0fa      	beq.n	4052c0 <_malloc_r+0x484>
  4052ca:	e62e      	b.n	404f2a <_malloc_r+0xee>
  4052cc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4052d0:	d818      	bhi.n	405304 <_malloc_r+0x4c8>
  4052d2:	0be8      	lsrs	r0, r5, #15
  4052d4:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4052d8:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4052dc:	3077      	adds	r0, #119	; 0x77
  4052de:	e5cf      	b.n	404e80 <_malloc_r+0x44>
  4052e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4052e4:	e6eb      	b.n	4050be <_malloc_r+0x282>
  4052e6:	2101      	movs	r1, #1
  4052e8:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4052ec:	1092      	asrs	r2, r2, #2
  4052ee:	fa01 f202 	lsl.w	r2, r1, r2
  4052f2:	431a      	orrs	r2, r3
  4052f4:	f8c8 2004 	str.w	r2, [r8, #4]
  4052f8:	4661      	mov	r1, ip
  4052fa:	e777      	b.n	4051ec <_malloc_r+0x3b0>
  4052fc:	2301      	movs	r3, #1
  4052fe:	f8cb 3004 	str.w	r3, [fp, #4]
  405302:	e725      	b.n	405150 <_malloc_r+0x314>
  405304:	f240 5254 	movw	r2, #1364	; 0x554
  405308:	4293      	cmp	r3, r2
  40530a:	d820      	bhi.n	40534e <_malloc_r+0x512>
  40530c:	0ca8      	lsrs	r0, r5, #18
  40530e:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  405312:	ea4f 034e 	mov.w	r3, lr, lsl #1
  405316:	307c      	adds	r0, #124	; 0x7c
  405318:	e5b2      	b.n	404e80 <_malloc_r+0x44>
  40531a:	3210      	adds	r2, #16
  40531c:	e6a4      	b.n	405068 <_malloc_r+0x22c>
  40531e:	2a54      	cmp	r2, #84	; 0x54
  405320:	d826      	bhi.n	405370 <_malloc_r+0x534>
  405322:	0b1a      	lsrs	r2, r3, #12
  405324:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  405328:	0049      	lsls	r1, r1, #1
  40532a:	326e      	adds	r2, #110	; 0x6e
  40532c:	e748      	b.n	4051c0 <_malloc_r+0x384>
  40532e:	68bc      	ldr	r4, [r7, #8]
  405330:	6862      	ldr	r2, [r4, #4]
  405332:	f022 0203 	bic.w	r2, r2, #3
  405336:	e705      	b.n	405144 <_malloc_r+0x308>
  405338:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40533c:	2800      	cmp	r0, #0
  40533e:	f47f aea8 	bne.w	405092 <_malloc_r+0x256>
  405342:	4442      	add	r2, r8
  405344:	68bb      	ldr	r3, [r7, #8]
  405346:	f042 0201 	orr.w	r2, r2, #1
  40534a:	605a      	str	r2, [r3, #4]
  40534c:	e6ec      	b.n	405128 <_malloc_r+0x2ec>
  40534e:	23fe      	movs	r3, #254	; 0xfe
  405350:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  405354:	207e      	movs	r0, #126	; 0x7e
  405356:	e593      	b.n	404e80 <_malloc_r+0x44>
  405358:	2201      	movs	r2, #1
  40535a:	f04f 0900 	mov.w	r9, #0
  40535e:	e6c1      	b.n	4050e4 <_malloc_r+0x2a8>
  405360:	f104 0108 	add.w	r1, r4, #8
  405364:	4630      	mov	r0, r6
  405366:	f7ff fc1b 	bl	404ba0 <_free_r>
  40536a:	f8d9 1000 	ldr.w	r1, [r9]
  40536e:	e6db      	b.n	405128 <_malloc_r+0x2ec>
  405370:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405374:	d805      	bhi.n	405382 <_malloc_r+0x546>
  405376:	0bda      	lsrs	r2, r3, #15
  405378:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40537c:	0049      	lsls	r1, r1, #1
  40537e:	3277      	adds	r2, #119	; 0x77
  405380:	e71e      	b.n	4051c0 <_malloc_r+0x384>
  405382:	f240 5154 	movw	r1, #1364	; 0x554
  405386:	428a      	cmp	r2, r1
  405388:	d805      	bhi.n	405396 <_malloc_r+0x55a>
  40538a:	0c9a      	lsrs	r2, r3, #18
  40538c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  405390:	0049      	lsls	r1, r1, #1
  405392:	327c      	adds	r2, #124	; 0x7c
  405394:	e714      	b.n	4051c0 <_malloc_r+0x384>
  405396:	21fe      	movs	r1, #254	; 0xfe
  405398:	227e      	movs	r2, #126	; 0x7e
  40539a:	e711      	b.n	4051c0 <_malloc_r+0x384>
  40539c:	687b      	ldr	r3, [r7, #4]
  40539e:	e784      	b.n	4052aa <_malloc_r+0x46e>
  4053a0:	08e8      	lsrs	r0, r5, #3
  4053a2:	1c43      	adds	r3, r0, #1
  4053a4:	005b      	lsls	r3, r3, #1
  4053a6:	e5f8      	b.n	404f9a <_malloc_r+0x15e>
  4053a8:	2000048c 	.word	0x2000048c
  4053ac:	00000000 	.word	0x00000000

004053b0 <memchr>:
  4053b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4053b4:	2a10      	cmp	r2, #16
  4053b6:	db2b      	blt.n	405410 <memchr+0x60>
  4053b8:	f010 0f07 	tst.w	r0, #7
  4053bc:	d008      	beq.n	4053d0 <memchr+0x20>
  4053be:	f810 3b01 	ldrb.w	r3, [r0], #1
  4053c2:	3a01      	subs	r2, #1
  4053c4:	428b      	cmp	r3, r1
  4053c6:	d02d      	beq.n	405424 <memchr+0x74>
  4053c8:	f010 0f07 	tst.w	r0, #7
  4053cc:	b342      	cbz	r2, 405420 <memchr+0x70>
  4053ce:	d1f6      	bne.n	4053be <memchr+0xe>
  4053d0:	b4f0      	push	{r4, r5, r6, r7}
  4053d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4053d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4053da:	f022 0407 	bic.w	r4, r2, #7
  4053de:	f07f 0700 	mvns.w	r7, #0
  4053e2:	2300      	movs	r3, #0
  4053e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4053e8:	3c08      	subs	r4, #8
  4053ea:	ea85 0501 	eor.w	r5, r5, r1
  4053ee:	ea86 0601 	eor.w	r6, r6, r1
  4053f2:	fa85 f547 	uadd8	r5, r5, r7
  4053f6:	faa3 f587 	sel	r5, r3, r7
  4053fa:	fa86 f647 	uadd8	r6, r6, r7
  4053fe:	faa5 f687 	sel	r6, r5, r7
  405402:	b98e      	cbnz	r6, 405428 <memchr+0x78>
  405404:	d1ee      	bne.n	4053e4 <memchr+0x34>
  405406:	bcf0      	pop	{r4, r5, r6, r7}
  405408:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40540c:	f002 0207 	and.w	r2, r2, #7
  405410:	b132      	cbz	r2, 405420 <memchr+0x70>
  405412:	f810 3b01 	ldrb.w	r3, [r0], #1
  405416:	3a01      	subs	r2, #1
  405418:	ea83 0301 	eor.w	r3, r3, r1
  40541c:	b113      	cbz	r3, 405424 <memchr+0x74>
  40541e:	d1f8      	bne.n	405412 <memchr+0x62>
  405420:	2000      	movs	r0, #0
  405422:	4770      	bx	lr
  405424:	3801      	subs	r0, #1
  405426:	4770      	bx	lr
  405428:	2d00      	cmp	r5, #0
  40542a:	bf06      	itte	eq
  40542c:	4635      	moveq	r5, r6
  40542e:	3803      	subeq	r0, #3
  405430:	3807      	subne	r0, #7
  405432:	f015 0f01 	tst.w	r5, #1
  405436:	d107      	bne.n	405448 <memchr+0x98>
  405438:	3001      	adds	r0, #1
  40543a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40543e:	bf02      	ittt	eq
  405440:	3001      	addeq	r0, #1
  405442:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405446:	3001      	addeq	r0, #1
  405448:	bcf0      	pop	{r4, r5, r6, r7}
  40544a:	3801      	subs	r0, #1
  40544c:	4770      	bx	lr
  40544e:	bf00      	nop

00405450 <memcpy>:
  405450:	4684      	mov	ip, r0
  405452:	ea41 0300 	orr.w	r3, r1, r0
  405456:	f013 0303 	ands.w	r3, r3, #3
  40545a:	d16d      	bne.n	405538 <memcpy+0xe8>
  40545c:	3a40      	subs	r2, #64	; 0x40
  40545e:	d341      	bcc.n	4054e4 <memcpy+0x94>
  405460:	f851 3b04 	ldr.w	r3, [r1], #4
  405464:	f840 3b04 	str.w	r3, [r0], #4
  405468:	f851 3b04 	ldr.w	r3, [r1], #4
  40546c:	f840 3b04 	str.w	r3, [r0], #4
  405470:	f851 3b04 	ldr.w	r3, [r1], #4
  405474:	f840 3b04 	str.w	r3, [r0], #4
  405478:	f851 3b04 	ldr.w	r3, [r1], #4
  40547c:	f840 3b04 	str.w	r3, [r0], #4
  405480:	f851 3b04 	ldr.w	r3, [r1], #4
  405484:	f840 3b04 	str.w	r3, [r0], #4
  405488:	f851 3b04 	ldr.w	r3, [r1], #4
  40548c:	f840 3b04 	str.w	r3, [r0], #4
  405490:	f851 3b04 	ldr.w	r3, [r1], #4
  405494:	f840 3b04 	str.w	r3, [r0], #4
  405498:	f851 3b04 	ldr.w	r3, [r1], #4
  40549c:	f840 3b04 	str.w	r3, [r0], #4
  4054a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4054a4:	f840 3b04 	str.w	r3, [r0], #4
  4054a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4054ac:	f840 3b04 	str.w	r3, [r0], #4
  4054b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4054b4:	f840 3b04 	str.w	r3, [r0], #4
  4054b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4054bc:	f840 3b04 	str.w	r3, [r0], #4
  4054c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4054c4:	f840 3b04 	str.w	r3, [r0], #4
  4054c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4054cc:	f840 3b04 	str.w	r3, [r0], #4
  4054d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4054d4:	f840 3b04 	str.w	r3, [r0], #4
  4054d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4054dc:	f840 3b04 	str.w	r3, [r0], #4
  4054e0:	3a40      	subs	r2, #64	; 0x40
  4054e2:	d2bd      	bcs.n	405460 <memcpy+0x10>
  4054e4:	3230      	adds	r2, #48	; 0x30
  4054e6:	d311      	bcc.n	40550c <memcpy+0xbc>
  4054e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4054ec:	f840 3b04 	str.w	r3, [r0], #4
  4054f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4054f4:	f840 3b04 	str.w	r3, [r0], #4
  4054f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4054fc:	f840 3b04 	str.w	r3, [r0], #4
  405500:	f851 3b04 	ldr.w	r3, [r1], #4
  405504:	f840 3b04 	str.w	r3, [r0], #4
  405508:	3a10      	subs	r2, #16
  40550a:	d2ed      	bcs.n	4054e8 <memcpy+0x98>
  40550c:	320c      	adds	r2, #12
  40550e:	d305      	bcc.n	40551c <memcpy+0xcc>
  405510:	f851 3b04 	ldr.w	r3, [r1], #4
  405514:	f840 3b04 	str.w	r3, [r0], #4
  405518:	3a04      	subs	r2, #4
  40551a:	d2f9      	bcs.n	405510 <memcpy+0xc0>
  40551c:	3204      	adds	r2, #4
  40551e:	d008      	beq.n	405532 <memcpy+0xe2>
  405520:	07d2      	lsls	r2, r2, #31
  405522:	bf1c      	itt	ne
  405524:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405528:	f800 3b01 	strbne.w	r3, [r0], #1
  40552c:	d301      	bcc.n	405532 <memcpy+0xe2>
  40552e:	880b      	ldrh	r3, [r1, #0]
  405530:	8003      	strh	r3, [r0, #0]
  405532:	4660      	mov	r0, ip
  405534:	4770      	bx	lr
  405536:	bf00      	nop
  405538:	2a08      	cmp	r2, #8
  40553a:	d313      	bcc.n	405564 <memcpy+0x114>
  40553c:	078b      	lsls	r3, r1, #30
  40553e:	d08d      	beq.n	40545c <memcpy+0xc>
  405540:	f010 0303 	ands.w	r3, r0, #3
  405544:	d08a      	beq.n	40545c <memcpy+0xc>
  405546:	f1c3 0304 	rsb	r3, r3, #4
  40554a:	1ad2      	subs	r2, r2, r3
  40554c:	07db      	lsls	r3, r3, #31
  40554e:	bf1c      	itt	ne
  405550:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405554:	f800 3b01 	strbne.w	r3, [r0], #1
  405558:	d380      	bcc.n	40545c <memcpy+0xc>
  40555a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40555e:	f820 3b02 	strh.w	r3, [r0], #2
  405562:	e77b      	b.n	40545c <memcpy+0xc>
  405564:	3a04      	subs	r2, #4
  405566:	d3d9      	bcc.n	40551c <memcpy+0xcc>
  405568:	3a01      	subs	r2, #1
  40556a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40556e:	f800 3b01 	strb.w	r3, [r0], #1
  405572:	d2f9      	bcs.n	405568 <memcpy+0x118>
  405574:	780b      	ldrb	r3, [r1, #0]
  405576:	7003      	strb	r3, [r0, #0]
  405578:	784b      	ldrb	r3, [r1, #1]
  40557a:	7043      	strb	r3, [r0, #1]
  40557c:	788b      	ldrb	r3, [r1, #2]
  40557e:	7083      	strb	r3, [r0, #2]
  405580:	4660      	mov	r0, ip
  405582:	4770      	bx	lr

00405584 <memmove>:
  405584:	4288      	cmp	r0, r1
  405586:	b5f0      	push	{r4, r5, r6, r7, lr}
  405588:	d90d      	bls.n	4055a6 <memmove+0x22>
  40558a:	188b      	adds	r3, r1, r2
  40558c:	4298      	cmp	r0, r3
  40558e:	d20a      	bcs.n	4055a6 <memmove+0x22>
  405590:	1881      	adds	r1, r0, r2
  405592:	2a00      	cmp	r2, #0
  405594:	d051      	beq.n	40563a <memmove+0xb6>
  405596:	1a9a      	subs	r2, r3, r2
  405598:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40559c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4055a0:	4293      	cmp	r3, r2
  4055a2:	d1f9      	bne.n	405598 <memmove+0x14>
  4055a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4055a6:	2a0f      	cmp	r2, #15
  4055a8:	d948      	bls.n	40563c <memmove+0xb8>
  4055aa:	ea41 0300 	orr.w	r3, r1, r0
  4055ae:	079b      	lsls	r3, r3, #30
  4055b0:	d146      	bne.n	405640 <memmove+0xbc>
  4055b2:	f100 0410 	add.w	r4, r0, #16
  4055b6:	f101 0310 	add.w	r3, r1, #16
  4055ba:	4615      	mov	r5, r2
  4055bc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4055c0:	f844 6c10 	str.w	r6, [r4, #-16]
  4055c4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4055c8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4055cc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4055d0:	f844 6c08 	str.w	r6, [r4, #-8]
  4055d4:	3d10      	subs	r5, #16
  4055d6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4055da:	f844 6c04 	str.w	r6, [r4, #-4]
  4055de:	2d0f      	cmp	r5, #15
  4055e0:	f103 0310 	add.w	r3, r3, #16
  4055e4:	f104 0410 	add.w	r4, r4, #16
  4055e8:	d8e8      	bhi.n	4055bc <memmove+0x38>
  4055ea:	f1a2 0310 	sub.w	r3, r2, #16
  4055ee:	f023 030f 	bic.w	r3, r3, #15
  4055f2:	f002 0e0f 	and.w	lr, r2, #15
  4055f6:	3310      	adds	r3, #16
  4055f8:	f1be 0f03 	cmp.w	lr, #3
  4055fc:	4419      	add	r1, r3
  4055fe:	4403      	add	r3, r0
  405600:	d921      	bls.n	405646 <memmove+0xc2>
  405602:	1f1e      	subs	r6, r3, #4
  405604:	460d      	mov	r5, r1
  405606:	4674      	mov	r4, lr
  405608:	3c04      	subs	r4, #4
  40560a:	f855 7b04 	ldr.w	r7, [r5], #4
  40560e:	f846 7f04 	str.w	r7, [r6, #4]!
  405612:	2c03      	cmp	r4, #3
  405614:	d8f8      	bhi.n	405608 <memmove+0x84>
  405616:	f1ae 0404 	sub.w	r4, lr, #4
  40561a:	f024 0403 	bic.w	r4, r4, #3
  40561e:	3404      	adds	r4, #4
  405620:	4423      	add	r3, r4
  405622:	4421      	add	r1, r4
  405624:	f002 0203 	and.w	r2, r2, #3
  405628:	b162      	cbz	r2, 405644 <memmove+0xc0>
  40562a:	3b01      	subs	r3, #1
  40562c:	440a      	add	r2, r1
  40562e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405632:	f803 4f01 	strb.w	r4, [r3, #1]!
  405636:	428a      	cmp	r2, r1
  405638:	d1f9      	bne.n	40562e <memmove+0xaa>
  40563a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40563c:	4603      	mov	r3, r0
  40563e:	e7f3      	b.n	405628 <memmove+0xa4>
  405640:	4603      	mov	r3, r0
  405642:	e7f2      	b.n	40562a <memmove+0xa6>
  405644:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405646:	4672      	mov	r2, lr
  405648:	e7ee      	b.n	405628 <memmove+0xa4>
  40564a:	bf00      	nop

0040564c <__malloc_lock>:
  40564c:	4770      	bx	lr
  40564e:	bf00      	nop

00405650 <__malloc_unlock>:
  405650:	4770      	bx	lr
  405652:	bf00      	nop

00405654 <_Balloc>:
  405654:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405656:	b570      	push	{r4, r5, r6, lr}
  405658:	4605      	mov	r5, r0
  40565a:	460c      	mov	r4, r1
  40565c:	b14b      	cbz	r3, 405672 <_Balloc+0x1e>
  40565e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405662:	b180      	cbz	r0, 405686 <_Balloc+0x32>
  405664:	6802      	ldr	r2, [r0, #0]
  405666:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40566a:	2300      	movs	r3, #0
  40566c:	6103      	str	r3, [r0, #16]
  40566e:	60c3      	str	r3, [r0, #12]
  405670:	bd70      	pop	{r4, r5, r6, pc}
  405672:	2221      	movs	r2, #33	; 0x21
  405674:	2104      	movs	r1, #4
  405676:	f000 fe29 	bl	4062cc <_calloc_r>
  40567a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40567c:	4603      	mov	r3, r0
  40567e:	2800      	cmp	r0, #0
  405680:	d1ed      	bne.n	40565e <_Balloc+0xa>
  405682:	2000      	movs	r0, #0
  405684:	bd70      	pop	{r4, r5, r6, pc}
  405686:	2101      	movs	r1, #1
  405688:	fa01 f604 	lsl.w	r6, r1, r4
  40568c:	1d72      	adds	r2, r6, #5
  40568e:	4628      	mov	r0, r5
  405690:	0092      	lsls	r2, r2, #2
  405692:	f000 fe1b 	bl	4062cc <_calloc_r>
  405696:	2800      	cmp	r0, #0
  405698:	d0f3      	beq.n	405682 <_Balloc+0x2e>
  40569a:	6044      	str	r4, [r0, #4]
  40569c:	6086      	str	r6, [r0, #8]
  40569e:	e7e4      	b.n	40566a <_Balloc+0x16>

004056a0 <_Bfree>:
  4056a0:	b131      	cbz	r1, 4056b0 <_Bfree+0x10>
  4056a2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4056a4:	684a      	ldr	r2, [r1, #4]
  4056a6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4056aa:	6008      	str	r0, [r1, #0]
  4056ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4056b0:	4770      	bx	lr
  4056b2:	bf00      	nop

004056b4 <__multadd>:
  4056b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4056b6:	690c      	ldr	r4, [r1, #16]
  4056b8:	b083      	sub	sp, #12
  4056ba:	460d      	mov	r5, r1
  4056bc:	4606      	mov	r6, r0
  4056be:	f101 0e14 	add.w	lr, r1, #20
  4056c2:	2700      	movs	r7, #0
  4056c4:	f8de 0000 	ldr.w	r0, [lr]
  4056c8:	b281      	uxth	r1, r0
  4056ca:	fb02 3101 	mla	r1, r2, r1, r3
  4056ce:	0c0b      	lsrs	r3, r1, #16
  4056d0:	0c00      	lsrs	r0, r0, #16
  4056d2:	fb02 3300 	mla	r3, r2, r0, r3
  4056d6:	b289      	uxth	r1, r1
  4056d8:	3701      	adds	r7, #1
  4056da:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  4056de:	42bc      	cmp	r4, r7
  4056e0:	f84e 1b04 	str.w	r1, [lr], #4
  4056e4:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4056e8:	dcec      	bgt.n	4056c4 <__multadd+0x10>
  4056ea:	b13b      	cbz	r3, 4056fc <__multadd+0x48>
  4056ec:	68aa      	ldr	r2, [r5, #8]
  4056ee:	4294      	cmp	r4, r2
  4056f0:	da07      	bge.n	405702 <__multadd+0x4e>
  4056f2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4056f6:	3401      	adds	r4, #1
  4056f8:	6153      	str	r3, [r2, #20]
  4056fa:	612c      	str	r4, [r5, #16]
  4056fc:	4628      	mov	r0, r5
  4056fe:	b003      	add	sp, #12
  405700:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405702:	6869      	ldr	r1, [r5, #4]
  405704:	9301      	str	r3, [sp, #4]
  405706:	3101      	adds	r1, #1
  405708:	4630      	mov	r0, r6
  40570a:	f7ff ffa3 	bl	405654 <_Balloc>
  40570e:	692a      	ldr	r2, [r5, #16]
  405710:	3202      	adds	r2, #2
  405712:	f105 010c 	add.w	r1, r5, #12
  405716:	4607      	mov	r7, r0
  405718:	0092      	lsls	r2, r2, #2
  40571a:	300c      	adds	r0, #12
  40571c:	f7ff fe98 	bl	405450 <memcpy>
  405720:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  405722:	6869      	ldr	r1, [r5, #4]
  405724:	9b01      	ldr	r3, [sp, #4]
  405726:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40572a:	6028      	str	r0, [r5, #0]
  40572c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405730:	463d      	mov	r5, r7
  405732:	e7de      	b.n	4056f2 <__multadd+0x3e>

00405734 <__hi0bits>:
  405734:	0c03      	lsrs	r3, r0, #16
  405736:	041b      	lsls	r3, r3, #16
  405738:	b9b3      	cbnz	r3, 405768 <__hi0bits+0x34>
  40573a:	0400      	lsls	r0, r0, #16
  40573c:	2310      	movs	r3, #16
  40573e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  405742:	bf04      	itt	eq
  405744:	0200      	lsleq	r0, r0, #8
  405746:	3308      	addeq	r3, #8
  405748:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40574c:	bf04      	itt	eq
  40574e:	0100      	lsleq	r0, r0, #4
  405750:	3304      	addeq	r3, #4
  405752:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  405756:	bf04      	itt	eq
  405758:	0080      	lsleq	r0, r0, #2
  40575a:	3302      	addeq	r3, #2
  40575c:	2800      	cmp	r0, #0
  40575e:	db07      	blt.n	405770 <__hi0bits+0x3c>
  405760:	0042      	lsls	r2, r0, #1
  405762:	d403      	bmi.n	40576c <__hi0bits+0x38>
  405764:	2020      	movs	r0, #32
  405766:	4770      	bx	lr
  405768:	2300      	movs	r3, #0
  40576a:	e7e8      	b.n	40573e <__hi0bits+0xa>
  40576c:	1c58      	adds	r0, r3, #1
  40576e:	4770      	bx	lr
  405770:	4618      	mov	r0, r3
  405772:	4770      	bx	lr

00405774 <__lo0bits>:
  405774:	6803      	ldr	r3, [r0, #0]
  405776:	f013 0207 	ands.w	r2, r3, #7
  40577a:	d007      	beq.n	40578c <__lo0bits+0x18>
  40577c:	07d9      	lsls	r1, r3, #31
  40577e:	d420      	bmi.n	4057c2 <__lo0bits+0x4e>
  405780:	079a      	lsls	r2, r3, #30
  405782:	d420      	bmi.n	4057c6 <__lo0bits+0x52>
  405784:	089b      	lsrs	r3, r3, #2
  405786:	6003      	str	r3, [r0, #0]
  405788:	2002      	movs	r0, #2
  40578a:	4770      	bx	lr
  40578c:	b299      	uxth	r1, r3
  40578e:	b909      	cbnz	r1, 405794 <__lo0bits+0x20>
  405790:	0c1b      	lsrs	r3, r3, #16
  405792:	2210      	movs	r2, #16
  405794:	f013 0fff 	tst.w	r3, #255	; 0xff
  405798:	bf04      	itt	eq
  40579a:	0a1b      	lsreq	r3, r3, #8
  40579c:	3208      	addeq	r2, #8
  40579e:	0719      	lsls	r1, r3, #28
  4057a0:	bf04      	itt	eq
  4057a2:	091b      	lsreq	r3, r3, #4
  4057a4:	3204      	addeq	r2, #4
  4057a6:	0799      	lsls	r1, r3, #30
  4057a8:	bf04      	itt	eq
  4057aa:	089b      	lsreq	r3, r3, #2
  4057ac:	3202      	addeq	r2, #2
  4057ae:	07d9      	lsls	r1, r3, #31
  4057b0:	d404      	bmi.n	4057bc <__lo0bits+0x48>
  4057b2:	085b      	lsrs	r3, r3, #1
  4057b4:	d101      	bne.n	4057ba <__lo0bits+0x46>
  4057b6:	2020      	movs	r0, #32
  4057b8:	4770      	bx	lr
  4057ba:	3201      	adds	r2, #1
  4057bc:	6003      	str	r3, [r0, #0]
  4057be:	4610      	mov	r0, r2
  4057c0:	4770      	bx	lr
  4057c2:	2000      	movs	r0, #0
  4057c4:	4770      	bx	lr
  4057c6:	085b      	lsrs	r3, r3, #1
  4057c8:	6003      	str	r3, [r0, #0]
  4057ca:	2001      	movs	r0, #1
  4057cc:	4770      	bx	lr
  4057ce:	bf00      	nop

004057d0 <__i2b>:
  4057d0:	b510      	push	{r4, lr}
  4057d2:	460c      	mov	r4, r1
  4057d4:	2101      	movs	r1, #1
  4057d6:	f7ff ff3d 	bl	405654 <_Balloc>
  4057da:	2201      	movs	r2, #1
  4057dc:	6144      	str	r4, [r0, #20]
  4057de:	6102      	str	r2, [r0, #16]
  4057e0:	bd10      	pop	{r4, pc}
  4057e2:	bf00      	nop

004057e4 <__multiply>:
  4057e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4057e8:	690d      	ldr	r5, [r1, #16]
  4057ea:	6917      	ldr	r7, [r2, #16]
  4057ec:	42bd      	cmp	r5, r7
  4057ee:	b083      	sub	sp, #12
  4057f0:	460c      	mov	r4, r1
  4057f2:	4616      	mov	r6, r2
  4057f4:	da04      	bge.n	405800 <__multiply+0x1c>
  4057f6:	462a      	mov	r2, r5
  4057f8:	4634      	mov	r4, r6
  4057fa:	463d      	mov	r5, r7
  4057fc:	460e      	mov	r6, r1
  4057fe:	4617      	mov	r7, r2
  405800:	68a3      	ldr	r3, [r4, #8]
  405802:	6861      	ldr	r1, [r4, #4]
  405804:	eb05 0807 	add.w	r8, r5, r7
  405808:	4598      	cmp	r8, r3
  40580a:	bfc8      	it	gt
  40580c:	3101      	addgt	r1, #1
  40580e:	f7ff ff21 	bl	405654 <_Balloc>
  405812:	f100 0c14 	add.w	ip, r0, #20
  405816:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  40581a:	45cc      	cmp	ip, r9
  40581c:	9000      	str	r0, [sp, #0]
  40581e:	d205      	bcs.n	40582c <__multiply+0x48>
  405820:	4663      	mov	r3, ip
  405822:	2100      	movs	r1, #0
  405824:	f843 1b04 	str.w	r1, [r3], #4
  405828:	4599      	cmp	r9, r3
  40582a:	d8fb      	bhi.n	405824 <__multiply+0x40>
  40582c:	f106 0214 	add.w	r2, r6, #20
  405830:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  405834:	f104 0314 	add.w	r3, r4, #20
  405838:	4552      	cmp	r2, sl
  40583a:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  40583e:	d254      	bcs.n	4058ea <__multiply+0x106>
  405840:	f8cd 9004 	str.w	r9, [sp, #4]
  405844:	4699      	mov	r9, r3
  405846:	f852 3b04 	ldr.w	r3, [r2], #4
  40584a:	fa1f fb83 	uxth.w	fp, r3
  40584e:	f1bb 0f00 	cmp.w	fp, #0
  405852:	d020      	beq.n	405896 <__multiply+0xb2>
  405854:	2000      	movs	r0, #0
  405856:	464f      	mov	r7, r9
  405858:	4666      	mov	r6, ip
  40585a:	4605      	mov	r5, r0
  40585c:	e000      	b.n	405860 <__multiply+0x7c>
  40585e:	461e      	mov	r6, r3
  405860:	f857 4b04 	ldr.w	r4, [r7], #4
  405864:	6830      	ldr	r0, [r6, #0]
  405866:	b2a1      	uxth	r1, r4
  405868:	b283      	uxth	r3, r0
  40586a:	fb0b 3101 	mla	r1, fp, r1, r3
  40586e:	0c24      	lsrs	r4, r4, #16
  405870:	0c00      	lsrs	r0, r0, #16
  405872:	194b      	adds	r3, r1, r5
  405874:	fb0b 0004 	mla	r0, fp, r4, r0
  405878:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  40587c:	b299      	uxth	r1, r3
  40587e:	4633      	mov	r3, r6
  405880:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  405884:	45be      	cmp	lr, r7
  405886:	ea4f 4510 	mov.w	r5, r0, lsr #16
  40588a:	f843 1b04 	str.w	r1, [r3], #4
  40588e:	d8e6      	bhi.n	40585e <__multiply+0x7a>
  405890:	6075      	str	r5, [r6, #4]
  405892:	f852 3c04 	ldr.w	r3, [r2, #-4]
  405896:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  40589a:	d020      	beq.n	4058de <__multiply+0xfa>
  40589c:	f8dc 3000 	ldr.w	r3, [ip]
  4058a0:	4667      	mov	r7, ip
  4058a2:	4618      	mov	r0, r3
  4058a4:	464d      	mov	r5, r9
  4058a6:	2100      	movs	r1, #0
  4058a8:	e000      	b.n	4058ac <__multiply+0xc8>
  4058aa:	4637      	mov	r7, r6
  4058ac:	882c      	ldrh	r4, [r5, #0]
  4058ae:	0c00      	lsrs	r0, r0, #16
  4058b0:	fb0b 0004 	mla	r0, fp, r4, r0
  4058b4:	4401      	add	r1, r0
  4058b6:	b29c      	uxth	r4, r3
  4058b8:	463e      	mov	r6, r7
  4058ba:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  4058be:	f846 3b04 	str.w	r3, [r6], #4
  4058c2:	6878      	ldr	r0, [r7, #4]
  4058c4:	f855 4b04 	ldr.w	r4, [r5], #4
  4058c8:	b283      	uxth	r3, r0
  4058ca:	0c24      	lsrs	r4, r4, #16
  4058cc:	fb0b 3404 	mla	r4, fp, r4, r3
  4058d0:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  4058d4:	45ae      	cmp	lr, r5
  4058d6:	ea4f 4113 	mov.w	r1, r3, lsr #16
  4058da:	d8e6      	bhi.n	4058aa <__multiply+0xc6>
  4058dc:	607b      	str	r3, [r7, #4]
  4058de:	4592      	cmp	sl, r2
  4058e0:	f10c 0c04 	add.w	ip, ip, #4
  4058e4:	d8af      	bhi.n	405846 <__multiply+0x62>
  4058e6:	f8dd 9004 	ldr.w	r9, [sp, #4]
  4058ea:	f1b8 0f00 	cmp.w	r8, #0
  4058ee:	dd0b      	ble.n	405908 <__multiply+0x124>
  4058f0:	f859 3c04 	ldr.w	r3, [r9, #-4]
  4058f4:	f1a9 0904 	sub.w	r9, r9, #4
  4058f8:	b11b      	cbz	r3, 405902 <__multiply+0x11e>
  4058fa:	e005      	b.n	405908 <__multiply+0x124>
  4058fc:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  405900:	b913      	cbnz	r3, 405908 <__multiply+0x124>
  405902:	f1b8 0801 	subs.w	r8, r8, #1
  405906:	d1f9      	bne.n	4058fc <__multiply+0x118>
  405908:	9800      	ldr	r0, [sp, #0]
  40590a:	f8c0 8010 	str.w	r8, [r0, #16]
  40590e:	b003      	add	sp, #12
  405910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405914 <__pow5mult>:
  405914:	f012 0303 	ands.w	r3, r2, #3
  405918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40591c:	4614      	mov	r4, r2
  40591e:	4607      	mov	r7, r0
  405920:	d12e      	bne.n	405980 <__pow5mult+0x6c>
  405922:	460e      	mov	r6, r1
  405924:	10a4      	asrs	r4, r4, #2
  405926:	d01c      	beq.n	405962 <__pow5mult+0x4e>
  405928:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40592a:	b395      	cbz	r5, 405992 <__pow5mult+0x7e>
  40592c:	07e3      	lsls	r3, r4, #31
  40592e:	f04f 0800 	mov.w	r8, #0
  405932:	d406      	bmi.n	405942 <__pow5mult+0x2e>
  405934:	1064      	asrs	r4, r4, #1
  405936:	d014      	beq.n	405962 <__pow5mult+0x4e>
  405938:	6828      	ldr	r0, [r5, #0]
  40593a:	b1a8      	cbz	r0, 405968 <__pow5mult+0x54>
  40593c:	4605      	mov	r5, r0
  40593e:	07e3      	lsls	r3, r4, #31
  405940:	d5f8      	bpl.n	405934 <__pow5mult+0x20>
  405942:	462a      	mov	r2, r5
  405944:	4631      	mov	r1, r6
  405946:	4638      	mov	r0, r7
  405948:	f7ff ff4c 	bl	4057e4 <__multiply>
  40594c:	b1b6      	cbz	r6, 40597c <__pow5mult+0x68>
  40594e:	6872      	ldr	r2, [r6, #4]
  405950:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405952:	1064      	asrs	r4, r4, #1
  405954:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405958:	6031      	str	r1, [r6, #0]
  40595a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40595e:	4606      	mov	r6, r0
  405960:	d1ea      	bne.n	405938 <__pow5mult+0x24>
  405962:	4630      	mov	r0, r6
  405964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405968:	462a      	mov	r2, r5
  40596a:	4629      	mov	r1, r5
  40596c:	4638      	mov	r0, r7
  40596e:	f7ff ff39 	bl	4057e4 <__multiply>
  405972:	6028      	str	r0, [r5, #0]
  405974:	f8c0 8000 	str.w	r8, [r0]
  405978:	4605      	mov	r5, r0
  40597a:	e7e0      	b.n	40593e <__pow5mult+0x2a>
  40597c:	4606      	mov	r6, r0
  40597e:	e7d9      	b.n	405934 <__pow5mult+0x20>
  405980:	1e5a      	subs	r2, r3, #1
  405982:	4d0b      	ldr	r5, [pc, #44]	; (4059b0 <__pow5mult+0x9c>)
  405984:	2300      	movs	r3, #0
  405986:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40598a:	f7ff fe93 	bl	4056b4 <__multadd>
  40598e:	4606      	mov	r6, r0
  405990:	e7c8      	b.n	405924 <__pow5mult+0x10>
  405992:	2101      	movs	r1, #1
  405994:	4638      	mov	r0, r7
  405996:	f7ff fe5d 	bl	405654 <_Balloc>
  40599a:	f240 2171 	movw	r1, #625	; 0x271
  40599e:	2201      	movs	r2, #1
  4059a0:	2300      	movs	r3, #0
  4059a2:	6141      	str	r1, [r0, #20]
  4059a4:	6102      	str	r2, [r0, #16]
  4059a6:	4605      	mov	r5, r0
  4059a8:	64b8      	str	r0, [r7, #72]	; 0x48
  4059aa:	6003      	str	r3, [r0, #0]
  4059ac:	e7be      	b.n	40592c <__pow5mult+0x18>
  4059ae:	bf00      	nop
  4059b0:	004079c0 	.word	0x004079c0

004059b4 <__lshift>:
  4059b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4059b8:	4691      	mov	r9, r2
  4059ba:	690a      	ldr	r2, [r1, #16]
  4059bc:	688b      	ldr	r3, [r1, #8]
  4059be:	ea4f 1469 	mov.w	r4, r9, asr #5
  4059c2:	eb04 0802 	add.w	r8, r4, r2
  4059c6:	f108 0501 	add.w	r5, r8, #1
  4059ca:	429d      	cmp	r5, r3
  4059cc:	460e      	mov	r6, r1
  4059ce:	4682      	mov	sl, r0
  4059d0:	6849      	ldr	r1, [r1, #4]
  4059d2:	dd04      	ble.n	4059de <__lshift+0x2a>
  4059d4:	005b      	lsls	r3, r3, #1
  4059d6:	429d      	cmp	r5, r3
  4059d8:	f101 0101 	add.w	r1, r1, #1
  4059dc:	dcfa      	bgt.n	4059d4 <__lshift+0x20>
  4059de:	4650      	mov	r0, sl
  4059e0:	f7ff fe38 	bl	405654 <_Balloc>
  4059e4:	2c00      	cmp	r4, #0
  4059e6:	f100 0214 	add.w	r2, r0, #20
  4059ea:	dd38      	ble.n	405a5e <__lshift+0xaa>
  4059ec:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  4059f0:	2100      	movs	r1, #0
  4059f2:	f842 1b04 	str.w	r1, [r2], #4
  4059f6:	4293      	cmp	r3, r2
  4059f8:	d1fb      	bne.n	4059f2 <__lshift+0x3e>
  4059fa:	6934      	ldr	r4, [r6, #16]
  4059fc:	f106 0114 	add.w	r1, r6, #20
  405a00:	f019 091f 	ands.w	r9, r9, #31
  405a04:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405a08:	d021      	beq.n	405a4e <__lshift+0x9a>
  405a0a:	f1c9 0220 	rsb	r2, r9, #32
  405a0e:	2400      	movs	r4, #0
  405a10:	680f      	ldr	r7, [r1, #0]
  405a12:	fa07 fc09 	lsl.w	ip, r7, r9
  405a16:	ea4c 0404 	orr.w	r4, ip, r4
  405a1a:	469c      	mov	ip, r3
  405a1c:	f843 4b04 	str.w	r4, [r3], #4
  405a20:	f851 4b04 	ldr.w	r4, [r1], #4
  405a24:	458e      	cmp	lr, r1
  405a26:	fa24 f402 	lsr.w	r4, r4, r2
  405a2a:	d8f1      	bhi.n	405a10 <__lshift+0x5c>
  405a2c:	f8cc 4004 	str.w	r4, [ip, #4]
  405a30:	b10c      	cbz	r4, 405a36 <__lshift+0x82>
  405a32:	f108 0502 	add.w	r5, r8, #2
  405a36:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  405a3a:	6872      	ldr	r2, [r6, #4]
  405a3c:	3d01      	subs	r5, #1
  405a3e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405a42:	6105      	str	r5, [r0, #16]
  405a44:	6031      	str	r1, [r6, #0]
  405a46:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405a4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405a4e:	3b04      	subs	r3, #4
  405a50:	f851 2b04 	ldr.w	r2, [r1], #4
  405a54:	f843 2f04 	str.w	r2, [r3, #4]!
  405a58:	458e      	cmp	lr, r1
  405a5a:	d8f9      	bhi.n	405a50 <__lshift+0x9c>
  405a5c:	e7eb      	b.n	405a36 <__lshift+0x82>
  405a5e:	4613      	mov	r3, r2
  405a60:	e7cb      	b.n	4059fa <__lshift+0x46>
  405a62:	bf00      	nop

00405a64 <__mcmp>:
  405a64:	6902      	ldr	r2, [r0, #16]
  405a66:	690b      	ldr	r3, [r1, #16]
  405a68:	1ad2      	subs	r2, r2, r3
  405a6a:	d112      	bne.n	405a92 <__mcmp+0x2e>
  405a6c:	009b      	lsls	r3, r3, #2
  405a6e:	3014      	adds	r0, #20
  405a70:	3114      	adds	r1, #20
  405a72:	4419      	add	r1, r3
  405a74:	b410      	push	{r4}
  405a76:	4403      	add	r3, r0
  405a78:	e001      	b.n	405a7e <__mcmp+0x1a>
  405a7a:	4298      	cmp	r0, r3
  405a7c:	d20b      	bcs.n	405a96 <__mcmp+0x32>
  405a7e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405a82:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405a86:	4294      	cmp	r4, r2
  405a88:	d0f7      	beq.n	405a7a <__mcmp+0x16>
  405a8a:	d307      	bcc.n	405a9c <__mcmp+0x38>
  405a8c:	2001      	movs	r0, #1
  405a8e:	bc10      	pop	{r4}
  405a90:	4770      	bx	lr
  405a92:	4610      	mov	r0, r2
  405a94:	4770      	bx	lr
  405a96:	2000      	movs	r0, #0
  405a98:	bc10      	pop	{r4}
  405a9a:	4770      	bx	lr
  405a9c:	f04f 30ff 	mov.w	r0, #4294967295
  405aa0:	e7f5      	b.n	405a8e <__mcmp+0x2a>
  405aa2:	bf00      	nop

00405aa4 <__mdiff>:
  405aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405aa8:	690b      	ldr	r3, [r1, #16]
  405aaa:	460f      	mov	r7, r1
  405aac:	6911      	ldr	r1, [r2, #16]
  405aae:	1a5b      	subs	r3, r3, r1
  405ab0:	2b00      	cmp	r3, #0
  405ab2:	4690      	mov	r8, r2
  405ab4:	d117      	bne.n	405ae6 <__mdiff+0x42>
  405ab6:	0089      	lsls	r1, r1, #2
  405ab8:	f107 0214 	add.w	r2, r7, #20
  405abc:	f108 0514 	add.w	r5, r8, #20
  405ac0:	1853      	adds	r3, r2, r1
  405ac2:	4429      	add	r1, r5
  405ac4:	e001      	b.n	405aca <__mdiff+0x26>
  405ac6:	429a      	cmp	r2, r3
  405ac8:	d25e      	bcs.n	405b88 <__mdiff+0xe4>
  405aca:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  405ace:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405ad2:	42a6      	cmp	r6, r4
  405ad4:	d0f7      	beq.n	405ac6 <__mdiff+0x22>
  405ad6:	d260      	bcs.n	405b9a <__mdiff+0xf6>
  405ad8:	463b      	mov	r3, r7
  405ada:	4614      	mov	r4, r2
  405adc:	4647      	mov	r7, r8
  405ade:	f04f 0901 	mov.w	r9, #1
  405ae2:	4698      	mov	r8, r3
  405ae4:	e006      	b.n	405af4 <__mdiff+0x50>
  405ae6:	db5d      	blt.n	405ba4 <__mdiff+0x100>
  405ae8:	f107 0514 	add.w	r5, r7, #20
  405aec:	f102 0414 	add.w	r4, r2, #20
  405af0:	f04f 0900 	mov.w	r9, #0
  405af4:	6879      	ldr	r1, [r7, #4]
  405af6:	f7ff fdad 	bl	405654 <_Balloc>
  405afa:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405afe:	693e      	ldr	r6, [r7, #16]
  405b00:	f8c0 900c 	str.w	r9, [r0, #12]
  405b04:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405b08:	46a6      	mov	lr, r4
  405b0a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405b0e:	f100 0414 	add.w	r4, r0, #20
  405b12:	2300      	movs	r3, #0
  405b14:	f85e 1b04 	ldr.w	r1, [lr], #4
  405b18:	f855 8b04 	ldr.w	r8, [r5], #4
  405b1c:	b28a      	uxth	r2, r1
  405b1e:	fa13 f388 	uxtah	r3, r3, r8
  405b22:	0c09      	lsrs	r1, r1, #16
  405b24:	1a9a      	subs	r2, r3, r2
  405b26:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405b2a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405b2e:	b292      	uxth	r2, r2
  405b30:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405b34:	45f4      	cmp	ip, lr
  405b36:	f844 2b04 	str.w	r2, [r4], #4
  405b3a:	ea4f 4323 	mov.w	r3, r3, asr #16
  405b3e:	d8e9      	bhi.n	405b14 <__mdiff+0x70>
  405b40:	42af      	cmp	r7, r5
  405b42:	d917      	bls.n	405b74 <__mdiff+0xd0>
  405b44:	46a4      	mov	ip, r4
  405b46:	4629      	mov	r1, r5
  405b48:	f851 eb04 	ldr.w	lr, [r1], #4
  405b4c:	fa13 f28e 	uxtah	r2, r3, lr
  405b50:	1413      	asrs	r3, r2, #16
  405b52:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  405b56:	b292      	uxth	r2, r2
  405b58:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405b5c:	428f      	cmp	r7, r1
  405b5e:	f84c 2b04 	str.w	r2, [ip], #4
  405b62:	ea4f 4323 	mov.w	r3, r3, asr #16
  405b66:	d8ef      	bhi.n	405b48 <__mdiff+0xa4>
  405b68:	43ed      	mvns	r5, r5
  405b6a:	443d      	add	r5, r7
  405b6c:	f025 0503 	bic.w	r5, r5, #3
  405b70:	3504      	adds	r5, #4
  405b72:	442c      	add	r4, r5
  405b74:	3c04      	subs	r4, #4
  405b76:	b922      	cbnz	r2, 405b82 <__mdiff+0xde>
  405b78:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405b7c:	3e01      	subs	r6, #1
  405b7e:	2b00      	cmp	r3, #0
  405b80:	d0fa      	beq.n	405b78 <__mdiff+0xd4>
  405b82:	6106      	str	r6, [r0, #16]
  405b84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405b88:	2100      	movs	r1, #0
  405b8a:	f7ff fd63 	bl	405654 <_Balloc>
  405b8e:	2201      	movs	r2, #1
  405b90:	2300      	movs	r3, #0
  405b92:	6102      	str	r2, [r0, #16]
  405b94:	6143      	str	r3, [r0, #20]
  405b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405b9a:	462c      	mov	r4, r5
  405b9c:	f04f 0900 	mov.w	r9, #0
  405ba0:	4615      	mov	r5, r2
  405ba2:	e7a7      	b.n	405af4 <__mdiff+0x50>
  405ba4:	463b      	mov	r3, r7
  405ba6:	f107 0414 	add.w	r4, r7, #20
  405baa:	f108 0514 	add.w	r5, r8, #20
  405bae:	4647      	mov	r7, r8
  405bb0:	f04f 0901 	mov.w	r9, #1
  405bb4:	4698      	mov	r8, r3
  405bb6:	e79d      	b.n	405af4 <__mdiff+0x50>

00405bb8 <__d2b>:
  405bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405bbc:	b082      	sub	sp, #8
  405bbe:	2101      	movs	r1, #1
  405bc0:	461c      	mov	r4, r3
  405bc2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405bc6:	4615      	mov	r5, r2
  405bc8:	9e08      	ldr	r6, [sp, #32]
  405bca:	f7ff fd43 	bl	405654 <_Balloc>
  405bce:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405bd2:	4680      	mov	r8, r0
  405bd4:	b10f      	cbz	r7, 405bda <__d2b+0x22>
  405bd6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405bda:	9401      	str	r4, [sp, #4]
  405bdc:	b31d      	cbz	r5, 405c26 <__d2b+0x6e>
  405bde:	a802      	add	r0, sp, #8
  405be0:	f840 5d08 	str.w	r5, [r0, #-8]!
  405be4:	f7ff fdc6 	bl	405774 <__lo0bits>
  405be8:	2800      	cmp	r0, #0
  405bea:	d134      	bne.n	405c56 <__d2b+0x9e>
  405bec:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405bf0:	f8c8 2014 	str.w	r2, [r8, #20]
  405bf4:	2b00      	cmp	r3, #0
  405bf6:	bf0c      	ite	eq
  405bf8:	2101      	moveq	r1, #1
  405bfa:	2102      	movne	r1, #2
  405bfc:	f8c8 3018 	str.w	r3, [r8, #24]
  405c00:	f8c8 1010 	str.w	r1, [r8, #16]
  405c04:	b9df      	cbnz	r7, 405c3e <__d2b+0x86>
  405c06:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  405c0a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405c0e:	6030      	str	r0, [r6, #0]
  405c10:	6918      	ldr	r0, [r3, #16]
  405c12:	f7ff fd8f 	bl	405734 <__hi0bits>
  405c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405c18:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  405c1c:	6018      	str	r0, [r3, #0]
  405c1e:	4640      	mov	r0, r8
  405c20:	b002      	add	sp, #8
  405c22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c26:	a801      	add	r0, sp, #4
  405c28:	f7ff fda4 	bl	405774 <__lo0bits>
  405c2c:	9b01      	ldr	r3, [sp, #4]
  405c2e:	f8c8 3014 	str.w	r3, [r8, #20]
  405c32:	2101      	movs	r1, #1
  405c34:	3020      	adds	r0, #32
  405c36:	f8c8 1010 	str.w	r1, [r8, #16]
  405c3a:	2f00      	cmp	r7, #0
  405c3c:	d0e3      	beq.n	405c06 <__d2b+0x4e>
  405c3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405c40:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405c44:	4407      	add	r7, r0
  405c46:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  405c4a:	6037      	str	r7, [r6, #0]
  405c4c:	6018      	str	r0, [r3, #0]
  405c4e:	4640      	mov	r0, r8
  405c50:	b002      	add	sp, #8
  405c52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c56:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405c5a:	f1c0 0120 	rsb	r1, r0, #32
  405c5e:	fa03 f101 	lsl.w	r1, r3, r1
  405c62:	430a      	orrs	r2, r1
  405c64:	40c3      	lsrs	r3, r0
  405c66:	9301      	str	r3, [sp, #4]
  405c68:	f8c8 2014 	str.w	r2, [r8, #20]
  405c6c:	e7c2      	b.n	405bf4 <__d2b+0x3c>
  405c6e:	bf00      	nop

00405c70 <_realloc_r>:
  405c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c74:	4617      	mov	r7, r2
  405c76:	b083      	sub	sp, #12
  405c78:	2900      	cmp	r1, #0
  405c7a:	f000 80c1 	beq.w	405e00 <_realloc_r+0x190>
  405c7e:	460e      	mov	r6, r1
  405c80:	4681      	mov	r9, r0
  405c82:	f107 050b 	add.w	r5, r7, #11
  405c86:	f7ff fce1 	bl	40564c <__malloc_lock>
  405c8a:	f856 ec04 	ldr.w	lr, [r6, #-4]
  405c8e:	2d16      	cmp	r5, #22
  405c90:	f02e 0403 	bic.w	r4, lr, #3
  405c94:	f1a6 0808 	sub.w	r8, r6, #8
  405c98:	d840      	bhi.n	405d1c <_realloc_r+0xac>
  405c9a:	2210      	movs	r2, #16
  405c9c:	4615      	mov	r5, r2
  405c9e:	42af      	cmp	r7, r5
  405ca0:	d841      	bhi.n	405d26 <_realloc_r+0xb6>
  405ca2:	4294      	cmp	r4, r2
  405ca4:	da75      	bge.n	405d92 <_realloc_r+0x122>
  405ca6:	4bc9      	ldr	r3, [pc, #804]	; (405fcc <_realloc_r+0x35c>)
  405ca8:	6899      	ldr	r1, [r3, #8]
  405caa:	eb08 0004 	add.w	r0, r8, r4
  405cae:	4288      	cmp	r0, r1
  405cb0:	6841      	ldr	r1, [r0, #4]
  405cb2:	f000 80d9 	beq.w	405e68 <_realloc_r+0x1f8>
  405cb6:	f021 0301 	bic.w	r3, r1, #1
  405cba:	4403      	add	r3, r0
  405cbc:	685b      	ldr	r3, [r3, #4]
  405cbe:	07db      	lsls	r3, r3, #31
  405cc0:	d57d      	bpl.n	405dbe <_realloc_r+0x14e>
  405cc2:	f01e 0f01 	tst.w	lr, #1
  405cc6:	d035      	beq.n	405d34 <_realloc_r+0xc4>
  405cc8:	4639      	mov	r1, r7
  405cca:	4648      	mov	r0, r9
  405ccc:	f7ff f8b6 	bl	404e3c <_malloc_r>
  405cd0:	4607      	mov	r7, r0
  405cd2:	b1e0      	cbz	r0, 405d0e <_realloc_r+0x9e>
  405cd4:	f856 3c04 	ldr.w	r3, [r6, #-4]
  405cd8:	f023 0301 	bic.w	r3, r3, #1
  405cdc:	4443      	add	r3, r8
  405cde:	f1a0 0208 	sub.w	r2, r0, #8
  405ce2:	429a      	cmp	r2, r3
  405ce4:	f000 8144 	beq.w	405f70 <_realloc_r+0x300>
  405ce8:	1f22      	subs	r2, r4, #4
  405cea:	2a24      	cmp	r2, #36	; 0x24
  405cec:	f200 8131 	bhi.w	405f52 <_realloc_r+0x2e2>
  405cf0:	2a13      	cmp	r2, #19
  405cf2:	f200 8104 	bhi.w	405efe <_realloc_r+0x28e>
  405cf6:	4603      	mov	r3, r0
  405cf8:	4632      	mov	r2, r6
  405cfa:	6811      	ldr	r1, [r2, #0]
  405cfc:	6019      	str	r1, [r3, #0]
  405cfe:	6851      	ldr	r1, [r2, #4]
  405d00:	6059      	str	r1, [r3, #4]
  405d02:	6892      	ldr	r2, [r2, #8]
  405d04:	609a      	str	r2, [r3, #8]
  405d06:	4631      	mov	r1, r6
  405d08:	4648      	mov	r0, r9
  405d0a:	f7fe ff49 	bl	404ba0 <_free_r>
  405d0e:	4648      	mov	r0, r9
  405d10:	f7ff fc9e 	bl	405650 <__malloc_unlock>
  405d14:	4638      	mov	r0, r7
  405d16:	b003      	add	sp, #12
  405d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d1c:	f025 0507 	bic.w	r5, r5, #7
  405d20:	2d00      	cmp	r5, #0
  405d22:	462a      	mov	r2, r5
  405d24:	dabb      	bge.n	405c9e <_realloc_r+0x2e>
  405d26:	230c      	movs	r3, #12
  405d28:	2000      	movs	r0, #0
  405d2a:	f8c9 3000 	str.w	r3, [r9]
  405d2e:	b003      	add	sp, #12
  405d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d34:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405d38:	ebc3 0a08 	rsb	sl, r3, r8
  405d3c:	f8da 3004 	ldr.w	r3, [sl, #4]
  405d40:	f023 0c03 	bic.w	ip, r3, #3
  405d44:	eb04 030c 	add.w	r3, r4, ip
  405d48:	4293      	cmp	r3, r2
  405d4a:	dbbd      	blt.n	405cc8 <_realloc_r+0x58>
  405d4c:	4657      	mov	r7, sl
  405d4e:	f8da 100c 	ldr.w	r1, [sl, #12]
  405d52:	f857 0f08 	ldr.w	r0, [r7, #8]!
  405d56:	1f22      	subs	r2, r4, #4
  405d58:	2a24      	cmp	r2, #36	; 0x24
  405d5a:	60c1      	str	r1, [r0, #12]
  405d5c:	6088      	str	r0, [r1, #8]
  405d5e:	f200 8117 	bhi.w	405f90 <_realloc_r+0x320>
  405d62:	2a13      	cmp	r2, #19
  405d64:	f240 8112 	bls.w	405f8c <_realloc_r+0x31c>
  405d68:	6831      	ldr	r1, [r6, #0]
  405d6a:	f8ca 1008 	str.w	r1, [sl, #8]
  405d6e:	6871      	ldr	r1, [r6, #4]
  405d70:	f8ca 100c 	str.w	r1, [sl, #12]
  405d74:	2a1b      	cmp	r2, #27
  405d76:	f200 812b 	bhi.w	405fd0 <_realloc_r+0x360>
  405d7a:	3608      	adds	r6, #8
  405d7c:	f10a 0210 	add.w	r2, sl, #16
  405d80:	6831      	ldr	r1, [r6, #0]
  405d82:	6011      	str	r1, [r2, #0]
  405d84:	6871      	ldr	r1, [r6, #4]
  405d86:	6051      	str	r1, [r2, #4]
  405d88:	68b1      	ldr	r1, [r6, #8]
  405d8a:	6091      	str	r1, [r2, #8]
  405d8c:	463e      	mov	r6, r7
  405d8e:	461c      	mov	r4, r3
  405d90:	46d0      	mov	r8, sl
  405d92:	1b63      	subs	r3, r4, r5
  405d94:	2b0f      	cmp	r3, #15
  405d96:	d81d      	bhi.n	405dd4 <_realloc_r+0x164>
  405d98:	f8d8 3004 	ldr.w	r3, [r8, #4]
  405d9c:	f003 0301 	and.w	r3, r3, #1
  405da0:	4323      	orrs	r3, r4
  405da2:	4444      	add	r4, r8
  405da4:	f8c8 3004 	str.w	r3, [r8, #4]
  405da8:	6863      	ldr	r3, [r4, #4]
  405daa:	f043 0301 	orr.w	r3, r3, #1
  405dae:	6063      	str	r3, [r4, #4]
  405db0:	4648      	mov	r0, r9
  405db2:	f7ff fc4d 	bl	405650 <__malloc_unlock>
  405db6:	4630      	mov	r0, r6
  405db8:	b003      	add	sp, #12
  405dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405dbe:	f021 0103 	bic.w	r1, r1, #3
  405dc2:	4421      	add	r1, r4
  405dc4:	4291      	cmp	r1, r2
  405dc6:	db21      	blt.n	405e0c <_realloc_r+0x19c>
  405dc8:	68c3      	ldr	r3, [r0, #12]
  405dca:	6882      	ldr	r2, [r0, #8]
  405dcc:	460c      	mov	r4, r1
  405dce:	60d3      	str	r3, [r2, #12]
  405dd0:	609a      	str	r2, [r3, #8]
  405dd2:	e7de      	b.n	405d92 <_realloc_r+0x122>
  405dd4:	f8d8 2004 	ldr.w	r2, [r8, #4]
  405dd8:	eb08 0105 	add.w	r1, r8, r5
  405ddc:	f002 0201 	and.w	r2, r2, #1
  405de0:	4315      	orrs	r5, r2
  405de2:	f043 0201 	orr.w	r2, r3, #1
  405de6:	440b      	add	r3, r1
  405de8:	f8c8 5004 	str.w	r5, [r8, #4]
  405dec:	604a      	str	r2, [r1, #4]
  405dee:	685a      	ldr	r2, [r3, #4]
  405df0:	f042 0201 	orr.w	r2, r2, #1
  405df4:	3108      	adds	r1, #8
  405df6:	605a      	str	r2, [r3, #4]
  405df8:	4648      	mov	r0, r9
  405dfa:	f7fe fed1 	bl	404ba0 <_free_r>
  405dfe:	e7d7      	b.n	405db0 <_realloc_r+0x140>
  405e00:	4611      	mov	r1, r2
  405e02:	b003      	add	sp, #12
  405e04:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405e08:	f7ff b818 	b.w	404e3c <_malloc_r>
  405e0c:	f01e 0f01 	tst.w	lr, #1
  405e10:	f47f af5a 	bne.w	405cc8 <_realloc_r+0x58>
  405e14:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405e18:	ebc3 0a08 	rsb	sl, r3, r8
  405e1c:	f8da 3004 	ldr.w	r3, [sl, #4]
  405e20:	f023 0c03 	bic.w	ip, r3, #3
  405e24:	eb01 0e0c 	add.w	lr, r1, ip
  405e28:	4596      	cmp	lr, r2
  405e2a:	db8b      	blt.n	405d44 <_realloc_r+0xd4>
  405e2c:	68c3      	ldr	r3, [r0, #12]
  405e2e:	6882      	ldr	r2, [r0, #8]
  405e30:	4657      	mov	r7, sl
  405e32:	60d3      	str	r3, [r2, #12]
  405e34:	609a      	str	r2, [r3, #8]
  405e36:	f857 1f08 	ldr.w	r1, [r7, #8]!
  405e3a:	f8da 300c 	ldr.w	r3, [sl, #12]
  405e3e:	60cb      	str	r3, [r1, #12]
  405e40:	1f22      	subs	r2, r4, #4
  405e42:	2a24      	cmp	r2, #36	; 0x24
  405e44:	6099      	str	r1, [r3, #8]
  405e46:	f200 8099 	bhi.w	405f7c <_realloc_r+0x30c>
  405e4a:	2a13      	cmp	r2, #19
  405e4c:	d962      	bls.n	405f14 <_realloc_r+0x2a4>
  405e4e:	6833      	ldr	r3, [r6, #0]
  405e50:	f8ca 3008 	str.w	r3, [sl, #8]
  405e54:	6873      	ldr	r3, [r6, #4]
  405e56:	f8ca 300c 	str.w	r3, [sl, #12]
  405e5a:	2a1b      	cmp	r2, #27
  405e5c:	f200 80a0 	bhi.w	405fa0 <_realloc_r+0x330>
  405e60:	3608      	adds	r6, #8
  405e62:	f10a 0310 	add.w	r3, sl, #16
  405e66:	e056      	b.n	405f16 <_realloc_r+0x2a6>
  405e68:	f021 0b03 	bic.w	fp, r1, #3
  405e6c:	44a3      	add	fp, r4
  405e6e:	f105 0010 	add.w	r0, r5, #16
  405e72:	4583      	cmp	fp, r0
  405e74:	da59      	bge.n	405f2a <_realloc_r+0x2ba>
  405e76:	f01e 0f01 	tst.w	lr, #1
  405e7a:	f47f af25 	bne.w	405cc8 <_realloc_r+0x58>
  405e7e:	f856 1c08 	ldr.w	r1, [r6, #-8]
  405e82:	ebc1 0a08 	rsb	sl, r1, r8
  405e86:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e8a:	f021 0c03 	bic.w	ip, r1, #3
  405e8e:	44e3      	add	fp, ip
  405e90:	4558      	cmp	r0, fp
  405e92:	f73f af57 	bgt.w	405d44 <_realloc_r+0xd4>
  405e96:	4657      	mov	r7, sl
  405e98:	f8da 100c 	ldr.w	r1, [sl, #12]
  405e9c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  405ea0:	1f22      	subs	r2, r4, #4
  405ea2:	2a24      	cmp	r2, #36	; 0x24
  405ea4:	60c1      	str	r1, [r0, #12]
  405ea6:	6088      	str	r0, [r1, #8]
  405ea8:	f200 80b4 	bhi.w	406014 <_realloc_r+0x3a4>
  405eac:	2a13      	cmp	r2, #19
  405eae:	f240 80a5 	bls.w	405ffc <_realloc_r+0x38c>
  405eb2:	6831      	ldr	r1, [r6, #0]
  405eb4:	f8ca 1008 	str.w	r1, [sl, #8]
  405eb8:	6871      	ldr	r1, [r6, #4]
  405eba:	f8ca 100c 	str.w	r1, [sl, #12]
  405ebe:	2a1b      	cmp	r2, #27
  405ec0:	f200 80af 	bhi.w	406022 <_realloc_r+0x3b2>
  405ec4:	3608      	adds	r6, #8
  405ec6:	f10a 0210 	add.w	r2, sl, #16
  405eca:	6831      	ldr	r1, [r6, #0]
  405ecc:	6011      	str	r1, [r2, #0]
  405ece:	6871      	ldr	r1, [r6, #4]
  405ed0:	6051      	str	r1, [r2, #4]
  405ed2:	68b1      	ldr	r1, [r6, #8]
  405ed4:	6091      	str	r1, [r2, #8]
  405ed6:	eb0a 0105 	add.w	r1, sl, r5
  405eda:	ebc5 020b 	rsb	r2, r5, fp
  405ede:	f042 0201 	orr.w	r2, r2, #1
  405ee2:	6099      	str	r1, [r3, #8]
  405ee4:	604a      	str	r2, [r1, #4]
  405ee6:	f8da 3004 	ldr.w	r3, [sl, #4]
  405eea:	f003 0301 	and.w	r3, r3, #1
  405eee:	431d      	orrs	r5, r3
  405ef0:	4648      	mov	r0, r9
  405ef2:	f8ca 5004 	str.w	r5, [sl, #4]
  405ef6:	f7ff fbab 	bl	405650 <__malloc_unlock>
  405efa:	4638      	mov	r0, r7
  405efc:	e75c      	b.n	405db8 <_realloc_r+0x148>
  405efe:	6833      	ldr	r3, [r6, #0]
  405f00:	6003      	str	r3, [r0, #0]
  405f02:	6873      	ldr	r3, [r6, #4]
  405f04:	6043      	str	r3, [r0, #4]
  405f06:	2a1b      	cmp	r2, #27
  405f08:	d827      	bhi.n	405f5a <_realloc_r+0x2ea>
  405f0a:	f100 0308 	add.w	r3, r0, #8
  405f0e:	f106 0208 	add.w	r2, r6, #8
  405f12:	e6f2      	b.n	405cfa <_realloc_r+0x8a>
  405f14:	463b      	mov	r3, r7
  405f16:	6832      	ldr	r2, [r6, #0]
  405f18:	601a      	str	r2, [r3, #0]
  405f1a:	6872      	ldr	r2, [r6, #4]
  405f1c:	605a      	str	r2, [r3, #4]
  405f1e:	68b2      	ldr	r2, [r6, #8]
  405f20:	609a      	str	r2, [r3, #8]
  405f22:	463e      	mov	r6, r7
  405f24:	4674      	mov	r4, lr
  405f26:	46d0      	mov	r8, sl
  405f28:	e733      	b.n	405d92 <_realloc_r+0x122>
  405f2a:	eb08 0105 	add.w	r1, r8, r5
  405f2e:	ebc5 0b0b 	rsb	fp, r5, fp
  405f32:	f04b 0201 	orr.w	r2, fp, #1
  405f36:	6099      	str	r1, [r3, #8]
  405f38:	604a      	str	r2, [r1, #4]
  405f3a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  405f3e:	f003 0301 	and.w	r3, r3, #1
  405f42:	431d      	orrs	r5, r3
  405f44:	4648      	mov	r0, r9
  405f46:	f846 5c04 	str.w	r5, [r6, #-4]
  405f4a:	f7ff fb81 	bl	405650 <__malloc_unlock>
  405f4e:	4630      	mov	r0, r6
  405f50:	e732      	b.n	405db8 <_realloc_r+0x148>
  405f52:	4631      	mov	r1, r6
  405f54:	f7ff fb16 	bl	405584 <memmove>
  405f58:	e6d5      	b.n	405d06 <_realloc_r+0x96>
  405f5a:	68b3      	ldr	r3, [r6, #8]
  405f5c:	6083      	str	r3, [r0, #8]
  405f5e:	68f3      	ldr	r3, [r6, #12]
  405f60:	60c3      	str	r3, [r0, #12]
  405f62:	2a24      	cmp	r2, #36	; 0x24
  405f64:	d028      	beq.n	405fb8 <_realloc_r+0x348>
  405f66:	f100 0310 	add.w	r3, r0, #16
  405f6a:	f106 0210 	add.w	r2, r6, #16
  405f6e:	e6c4      	b.n	405cfa <_realloc_r+0x8a>
  405f70:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405f74:	f023 0303 	bic.w	r3, r3, #3
  405f78:	441c      	add	r4, r3
  405f7a:	e70a      	b.n	405d92 <_realloc_r+0x122>
  405f7c:	4631      	mov	r1, r6
  405f7e:	4638      	mov	r0, r7
  405f80:	4674      	mov	r4, lr
  405f82:	46d0      	mov	r8, sl
  405f84:	f7ff fafe 	bl	405584 <memmove>
  405f88:	463e      	mov	r6, r7
  405f8a:	e702      	b.n	405d92 <_realloc_r+0x122>
  405f8c:	463a      	mov	r2, r7
  405f8e:	e6f7      	b.n	405d80 <_realloc_r+0x110>
  405f90:	4631      	mov	r1, r6
  405f92:	4638      	mov	r0, r7
  405f94:	461c      	mov	r4, r3
  405f96:	46d0      	mov	r8, sl
  405f98:	f7ff faf4 	bl	405584 <memmove>
  405f9c:	463e      	mov	r6, r7
  405f9e:	e6f8      	b.n	405d92 <_realloc_r+0x122>
  405fa0:	68b3      	ldr	r3, [r6, #8]
  405fa2:	f8ca 3010 	str.w	r3, [sl, #16]
  405fa6:	68f3      	ldr	r3, [r6, #12]
  405fa8:	f8ca 3014 	str.w	r3, [sl, #20]
  405fac:	2a24      	cmp	r2, #36	; 0x24
  405fae:	d01b      	beq.n	405fe8 <_realloc_r+0x378>
  405fb0:	3610      	adds	r6, #16
  405fb2:	f10a 0318 	add.w	r3, sl, #24
  405fb6:	e7ae      	b.n	405f16 <_realloc_r+0x2a6>
  405fb8:	6933      	ldr	r3, [r6, #16]
  405fba:	6103      	str	r3, [r0, #16]
  405fbc:	6973      	ldr	r3, [r6, #20]
  405fbe:	6143      	str	r3, [r0, #20]
  405fc0:	f106 0218 	add.w	r2, r6, #24
  405fc4:	f100 0318 	add.w	r3, r0, #24
  405fc8:	e697      	b.n	405cfa <_realloc_r+0x8a>
  405fca:	bf00      	nop
  405fcc:	2000048c 	.word	0x2000048c
  405fd0:	68b1      	ldr	r1, [r6, #8]
  405fd2:	f8ca 1010 	str.w	r1, [sl, #16]
  405fd6:	68f1      	ldr	r1, [r6, #12]
  405fd8:	f8ca 1014 	str.w	r1, [sl, #20]
  405fdc:	2a24      	cmp	r2, #36	; 0x24
  405fde:	d00f      	beq.n	406000 <_realloc_r+0x390>
  405fe0:	3610      	adds	r6, #16
  405fe2:	f10a 0218 	add.w	r2, sl, #24
  405fe6:	e6cb      	b.n	405d80 <_realloc_r+0x110>
  405fe8:	6933      	ldr	r3, [r6, #16]
  405fea:	f8ca 3018 	str.w	r3, [sl, #24]
  405fee:	6973      	ldr	r3, [r6, #20]
  405ff0:	f8ca 301c 	str.w	r3, [sl, #28]
  405ff4:	3618      	adds	r6, #24
  405ff6:	f10a 0320 	add.w	r3, sl, #32
  405ffa:	e78c      	b.n	405f16 <_realloc_r+0x2a6>
  405ffc:	463a      	mov	r2, r7
  405ffe:	e764      	b.n	405eca <_realloc_r+0x25a>
  406000:	6932      	ldr	r2, [r6, #16]
  406002:	f8ca 2018 	str.w	r2, [sl, #24]
  406006:	6972      	ldr	r2, [r6, #20]
  406008:	f8ca 201c 	str.w	r2, [sl, #28]
  40600c:	3618      	adds	r6, #24
  40600e:	f10a 0220 	add.w	r2, sl, #32
  406012:	e6b5      	b.n	405d80 <_realloc_r+0x110>
  406014:	4631      	mov	r1, r6
  406016:	4638      	mov	r0, r7
  406018:	9301      	str	r3, [sp, #4]
  40601a:	f7ff fab3 	bl	405584 <memmove>
  40601e:	9b01      	ldr	r3, [sp, #4]
  406020:	e759      	b.n	405ed6 <_realloc_r+0x266>
  406022:	68b1      	ldr	r1, [r6, #8]
  406024:	f8ca 1010 	str.w	r1, [sl, #16]
  406028:	68f1      	ldr	r1, [r6, #12]
  40602a:	f8ca 1014 	str.w	r1, [sl, #20]
  40602e:	2a24      	cmp	r2, #36	; 0x24
  406030:	d003      	beq.n	40603a <_realloc_r+0x3ca>
  406032:	3610      	adds	r6, #16
  406034:	f10a 0218 	add.w	r2, sl, #24
  406038:	e747      	b.n	405eca <_realloc_r+0x25a>
  40603a:	6932      	ldr	r2, [r6, #16]
  40603c:	f8ca 2018 	str.w	r2, [sl, #24]
  406040:	6972      	ldr	r2, [r6, #20]
  406042:	f8ca 201c 	str.w	r2, [sl, #28]
  406046:	3618      	adds	r6, #24
  406048:	f10a 0220 	add.w	r2, sl, #32
  40604c:	e73d      	b.n	405eca <_realloc_r+0x25a>
  40604e:	bf00      	nop

00406050 <_sbrk_r>:
  406050:	b538      	push	{r3, r4, r5, lr}
  406052:	4c07      	ldr	r4, [pc, #28]	; (406070 <_sbrk_r+0x20>)
  406054:	2300      	movs	r3, #0
  406056:	4605      	mov	r5, r0
  406058:	4608      	mov	r0, r1
  40605a:	6023      	str	r3, [r4, #0]
  40605c:	f7fb fbee 	bl	40183c <_sbrk>
  406060:	1c43      	adds	r3, r0, #1
  406062:	d000      	beq.n	406066 <_sbrk_r+0x16>
  406064:	bd38      	pop	{r3, r4, r5, pc}
  406066:	6823      	ldr	r3, [r4, #0]
  406068:	2b00      	cmp	r3, #0
  40606a:	d0fb      	beq.n	406064 <_sbrk_r+0x14>
  40606c:	602b      	str	r3, [r5, #0]
  40606e:	bd38      	pop	{r3, r4, r5, pc}
  406070:	20000d4c 	.word	0x20000d4c

00406074 <__sread>:
  406074:	b510      	push	{r4, lr}
  406076:	460c      	mov	r4, r1
  406078:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40607c:	f000 f9d4 	bl	406428 <_read_r>
  406080:	2800      	cmp	r0, #0
  406082:	db03      	blt.n	40608c <__sread+0x18>
  406084:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406086:	4403      	add	r3, r0
  406088:	6523      	str	r3, [r4, #80]	; 0x50
  40608a:	bd10      	pop	{r4, pc}
  40608c:	89a3      	ldrh	r3, [r4, #12]
  40608e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406092:	81a3      	strh	r3, [r4, #12]
  406094:	bd10      	pop	{r4, pc}
  406096:	bf00      	nop

00406098 <__swrite>:
  406098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40609c:	4616      	mov	r6, r2
  40609e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4060a2:	461f      	mov	r7, r3
  4060a4:	05d3      	lsls	r3, r2, #23
  4060a6:	460c      	mov	r4, r1
  4060a8:	4605      	mov	r5, r0
  4060aa:	d507      	bpl.n	4060bc <__swrite+0x24>
  4060ac:	2200      	movs	r2, #0
  4060ae:	2302      	movs	r3, #2
  4060b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4060b4:	f000 f9a2 	bl	4063fc <_lseek_r>
  4060b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4060bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4060c0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4060c4:	81a2      	strh	r2, [r4, #12]
  4060c6:	463b      	mov	r3, r7
  4060c8:	4632      	mov	r2, r6
  4060ca:	4628      	mov	r0, r5
  4060cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4060d0:	f000 b894 	b.w	4061fc <_write_r>

004060d4 <__sseek>:
  4060d4:	b510      	push	{r4, lr}
  4060d6:	460c      	mov	r4, r1
  4060d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4060dc:	f000 f98e 	bl	4063fc <_lseek_r>
  4060e0:	89a3      	ldrh	r3, [r4, #12]
  4060e2:	1c42      	adds	r2, r0, #1
  4060e4:	bf0e      	itee	eq
  4060e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4060ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4060ee:	6520      	strne	r0, [r4, #80]	; 0x50
  4060f0:	81a3      	strh	r3, [r4, #12]
  4060f2:	bd10      	pop	{r4, pc}

004060f4 <__sclose>:
  4060f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4060f8:	f000 b918 	b.w	40632c <_close_r>

004060fc <__ssprint_r>:
  4060fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406100:	6893      	ldr	r3, [r2, #8]
  406102:	b083      	sub	sp, #12
  406104:	4690      	mov	r8, r2
  406106:	2b00      	cmp	r3, #0
  406108:	d072      	beq.n	4061f0 <__ssprint_r+0xf4>
  40610a:	4683      	mov	fp, r0
  40610c:	f04f 0900 	mov.w	r9, #0
  406110:	6816      	ldr	r6, [r2, #0]
  406112:	6808      	ldr	r0, [r1, #0]
  406114:	688b      	ldr	r3, [r1, #8]
  406116:	460d      	mov	r5, r1
  406118:	464c      	mov	r4, r9
  40611a:	2c00      	cmp	r4, #0
  40611c:	d045      	beq.n	4061aa <__ssprint_r+0xae>
  40611e:	429c      	cmp	r4, r3
  406120:	461f      	mov	r7, r3
  406122:	469a      	mov	sl, r3
  406124:	d346      	bcc.n	4061b4 <__ssprint_r+0xb8>
  406126:	89ab      	ldrh	r3, [r5, #12]
  406128:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40612c:	d02d      	beq.n	40618a <__ssprint_r+0x8e>
  40612e:	696f      	ldr	r7, [r5, #20]
  406130:	6929      	ldr	r1, [r5, #16]
  406132:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  406136:	ebc1 0a00 	rsb	sl, r1, r0
  40613a:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40613e:	1c60      	adds	r0, r4, #1
  406140:	107f      	asrs	r7, r7, #1
  406142:	4450      	add	r0, sl
  406144:	42b8      	cmp	r0, r7
  406146:	463a      	mov	r2, r7
  406148:	bf84      	itt	hi
  40614a:	4607      	movhi	r7, r0
  40614c:	463a      	movhi	r2, r7
  40614e:	055b      	lsls	r3, r3, #21
  406150:	d533      	bpl.n	4061ba <__ssprint_r+0xbe>
  406152:	4611      	mov	r1, r2
  406154:	4658      	mov	r0, fp
  406156:	f7fe fe71 	bl	404e3c <_malloc_r>
  40615a:	2800      	cmp	r0, #0
  40615c:	d037      	beq.n	4061ce <__ssprint_r+0xd2>
  40615e:	4652      	mov	r2, sl
  406160:	6929      	ldr	r1, [r5, #16]
  406162:	9001      	str	r0, [sp, #4]
  406164:	f7ff f974 	bl	405450 <memcpy>
  406168:	89aa      	ldrh	r2, [r5, #12]
  40616a:	9b01      	ldr	r3, [sp, #4]
  40616c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406170:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406174:	81aa      	strh	r2, [r5, #12]
  406176:	ebca 0207 	rsb	r2, sl, r7
  40617a:	eb03 000a 	add.w	r0, r3, sl
  40617e:	616f      	str	r7, [r5, #20]
  406180:	612b      	str	r3, [r5, #16]
  406182:	6028      	str	r0, [r5, #0]
  406184:	60aa      	str	r2, [r5, #8]
  406186:	4627      	mov	r7, r4
  406188:	46a2      	mov	sl, r4
  40618a:	4652      	mov	r2, sl
  40618c:	4649      	mov	r1, r9
  40618e:	f7ff f9f9 	bl	405584 <memmove>
  406192:	f8d8 2008 	ldr.w	r2, [r8, #8]
  406196:	68ab      	ldr	r3, [r5, #8]
  406198:	6828      	ldr	r0, [r5, #0]
  40619a:	1bdb      	subs	r3, r3, r7
  40619c:	4450      	add	r0, sl
  40619e:	1b14      	subs	r4, r2, r4
  4061a0:	60ab      	str	r3, [r5, #8]
  4061a2:	6028      	str	r0, [r5, #0]
  4061a4:	f8c8 4008 	str.w	r4, [r8, #8]
  4061a8:	b314      	cbz	r4, 4061f0 <__ssprint_r+0xf4>
  4061aa:	f8d6 9000 	ldr.w	r9, [r6]
  4061ae:	6874      	ldr	r4, [r6, #4]
  4061b0:	3608      	adds	r6, #8
  4061b2:	e7b2      	b.n	40611a <__ssprint_r+0x1e>
  4061b4:	4627      	mov	r7, r4
  4061b6:	46a2      	mov	sl, r4
  4061b8:	e7e7      	b.n	40618a <__ssprint_r+0x8e>
  4061ba:	4658      	mov	r0, fp
  4061bc:	f7ff fd58 	bl	405c70 <_realloc_r>
  4061c0:	4603      	mov	r3, r0
  4061c2:	2800      	cmp	r0, #0
  4061c4:	d1d7      	bne.n	406176 <__ssprint_r+0x7a>
  4061c6:	6929      	ldr	r1, [r5, #16]
  4061c8:	4658      	mov	r0, fp
  4061ca:	f7fe fce9 	bl	404ba0 <_free_r>
  4061ce:	230c      	movs	r3, #12
  4061d0:	f8cb 3000 	str.w	r3, [fp]
  4061d4:	89ab      	ldrh	r3, [r5, #12]
  4061d6:	2200      	movs	r2, #0
  4061d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4061dc:	f04f 30ff 	mov.w	r0, #4294967295
  4061e0:	81ab      	strh	r3, [r5, #12]
  4061e2:	f8c8 2008 	str.w	r2, [r8, #8]
  4061e6:	f8c8 2004 	str.w	r2, [r8, #4]
  4061ea:	b003      	add	sp, #12
  4061ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061f0:	2000      	movs	r0, #0
  4061f2:	f8c8 0004 	str.w	r0, [r8, #4]
  4061f6:	b003      	add	sp, #12
  4061f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004061fc <_write_r>:
  4061fc:	b570      	push	{r4, r5, r6, lr}
  4061fe:	460d      	mov	r5, r1
  406200:	4c08      	ldr	r4, [pc, #32]	; (406224 <_write_r+0x28>)
  406202:	4611      	mov	r1, r2
  406204:	4606      	mov	r6, r0
  406206:	461a      	mov	r2, r3
  406208:	4628      	mov	r0, r5
  40620a:	2300      	movs	r3, #0
  40620c:	6023      	str	r3, [r4, #0]
  40620e:	f7fa fde5 	bl	400ddc <_write>
  406212:	1c43      	adds	r3, r0, #1
  406214:	d000      	beq.n	406218 <_write_r+0x1c>
  406216:	bd70      	pop	{r4, r5, r6, pc}
  406218:	6823      	ldr	r3, [r4, #0]
  40621a:	2b00      	cmp	r3, #0
  40621c:	d0fb      	beq.n	406216 <_write_r+0x1a>
  40621e:	6033      	str	r3, [r6, #0]
  406220:	bd70      	pop	{r4, r5, r6, pc}
  406222:	bf00      	nop
  406224:	20000d4c 	.word	0x20000d4c

00406228 <__register_exitproc>:
  406228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40622c:	4c25      	ldr	r4, [pc, #148]	; (4062c4 <__register_exitproc+0x9c>)
  40622e:	6825      	ldr	r5, [r4, #0]
  406230:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  406234:	4606      	mov	r6, r0
  406236:	4688      	mov	r8, r1
  406238:	4692      	mov	sl, r2
  40623a:	4699      	mov	r9, r3
  40623c:	b3c4      	cbz	r4, 4062b0 <__register_exitproc+0x88>
  40623e:	6860      	ldr	r0, [r4, #4]
  406240:	281f      	cmp	r0, #31
  406242:	dc17      	bgt.n	406274 <__register_exitproc+0x4c>
  406244:	1c43      	adds	r3, r0, #1
  406246:	b176      	cbz	r6, 406266 <__register_exitproc+0x3e>
  406248:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40624c:	2201      	movs	r2, #1
  40624e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  406252:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  406256:	4082      	lsls	r2, r0
  406258:	4311      	orrs	r1, r2
  40625a:	2e02      	cmp	r6, #2
  40625c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  406260:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  406264:	d01e      	beq.n	4062a4 <__register_exitproc+0x7c>
  406266:	3002      	adds	r0, #2
  406268:	6063      	str	r3, [r4, #4]
  40626a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40626e:	2000      	movs	r0, #0
  406270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406274:	4b14      	ldr	r3, [pc, #80]	; (4062c8 <__register_exitproc+0xa0>)
  406276:	b303      	cbz	r3, 4062ba <__register_exitproc+0x92>
  406278:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40627c:	f7fe fdd6 	bl	404e2c <malloc>
  406280:	4604      	mov	r4, r0
  406282:	b1d0      	cbz	r0, 4062ba <__register_exitproc+0x92>
  406284:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  406288:	2700      	movs	r7, #0
  40628a:	e880 0088 	stmia.w	r0, {r3, r7}
  40628e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406292:	4638      	mov	r0, r7
  406294:	2301      	movs	r3, #1
  406296:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40629a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40629e:	2e00      	cmp	r6, #0
  4062a0:	d0e1      	beq.n	406266 <__register_exitproc+0x3e>
  4062a2:	e7d1      	b.n	406248 <__register_exitproc+0x20>
  4062a4:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4062a8:	430a      	orrs	r2, r1
  4062aa:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4062ae:	e7da      	b.n	406266 <__register_exitproc+0x3e>
  4062b0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4062b4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4062b8:	e7c1      	b.n	40623e <__register_exitproc+0x16>
  4062ba:	f04f 30ff 	mov.w	r0, #4294967295
  4062be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4062c2:	bf00      	nop
  4062c4:	0040784c 	.word	0x0040784c
  4062c8:	00404e2d 	.word	0x00404e2d

004062cc <_calloc_r>:
  4062cc:	b510      	push	{r4, lr}
  4062ce:	fb02 f101 	mul.w	r1, r2, r1
  4062d2:	f7fe fdb3 	bl	404e3c <_malloc_r>
  4062d6:	4604      	mov	r4, r0
  4062d8:	b1d8      	cbz	r0, 406312 <_calloc_r+0x46>
  4062da:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4062de:	f022 0203 	bic.w	r2, r2, #3
  4062e2:	3a04      	subs	r2, #4
  4062e4:	2a24      	cmp	r2, #36	; 0x24
  4062e6:	d818      	bhi.n	40631a <_calloc_r+0x4e>
  4062e8:	2a13      	cmp	r2, #19
  4062ea:	d914      	bls.n	406316 <_calloc_r+0x4a>
  4062ec:	2300      	movs	r3, #0
  4062ee:	2a1b      	cmp	r2, #27
  4062f0:	6003      	str	r3, [r0, #0]
  4062f2:	6043      	str	r3, [r0, #4]
  4062f4:	d916      	bls.n	406324 <_calloc_r+0x58>
  4062f6:	2a24      	cmp	r2, #36	; 0x24
  4062f8:	6083      	str	r3, [r0, #8]
  4062fa:	60c3      	str	r3, [r0, #12]
  4062fc:	bf11      	iteee	ne
  4062fe:	f100 0210 	addne.w	r2, r0, #16
  406302:	6103      	streq	r3, [r0, #16]
  406304:	6143      	streq	r3, [r0, #20]
  406306:	f100 0218 	addeq.w	r2, r0, #24
  40630a:	2300      	movs	r3, #0
  40630c:	6013      	str	r3, [r2, #0]
  40630e:	6053      	str	r3, [r2, #4]
  406310:	6093      	str	r3, [r2, #8]
  406312:	4620      	mov	r0, r4
  406314:	bd10      	pop	{r4, pc}
  406316:	4602      	mov	r2, r0
  406318:	e7f7      	b.n	40630a <_calloc_r+0x3e>
  40631a:	2100      	movs	r1, #0
  40631c:	f7fb fde2 	bl	401ee4 <memset>
  406320:	4620      	mov	r0, r4
  406322:	bd10      	pop	{r4, pc}
  406324:	f100 0208 	add.w	r2, r0, #8
  406328:	e7ef      	b.n	40630a <_calloc_r+0x3e>
  40632a:	bf00      	nop

0040632c <_close_r>:
  40632c:	b538      	push	{r3, r4, r5, lr}
  40632e:	4c07      	ldr	r4, [pc, #28]	; (40634c <_close_r+0x20>)
  406330:	2300      	movs	r3, #0
  406332:	4605      	mov	r5, r0
  406334:	4608      	mov	r0, r1
  406336:	6023      	str	r3, [r4, #0]
  406338:	f7fb fa9a 	bl	401870 <_close>
  40633c:	1c43      	adds	r3, r0, #1
  40633e:	d000      	beq.n	406342 <_close_r+0x16>
  406340:	bd38      	pop	{r3, r4, r5, pc}
  406342:	6823      	ldr	r3, [r4, #0]
  406344:	2b00      	cmp	r3, #0
  406346:	d0fb      	beq.n	406340 <_close_r+0x14>
  406348:	602b      	str	r3, [r5, #0]
  40634a:	bd38      	pop	{r3, r4, r5, pc}
  40634c:	20000d4c 	.word	0x20000d4c

00406350 <_fclose_r>:
  406350:	2900      	cmp	r1, #0
  406352:	d03d      	beq.n	4063d0 <_fclose_r+0x80>
  406354:	b570      	push	{r4, r5, r6, lr}
  406356:	4605      	mov	r5, r0
  406358:	460c      	mov	r4, r1
  40635a:	b108      	cbz	r0, 406360 <_fclose_r+0x10>
  40635c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40635e:	b37b      	cbz	r3, 4063c0 <_fclose_r+0x70>
  406360:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406364:	b90b      	cbnz	r3, 40636a <_fclose_r+0x1a>
  406366:	2000      	movs	r0, #0
  406368:	bd70      	pop	{r4, r5, r6, pc}
  40636a:	4621      	mov	r1, r4
  40636c:	4628      	mov	r0, r5
  40636e:	f7fe fa73 	bl	404858 <__sflush_r>
  406372:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406374:	4606      	mov	r6, r0
  406376:	b133      	cbz	r3, 406386 <_fclose_r+0x36>
  406378:	69e1      	ldr	r1, [r4, #28]
  40637a:	4628      	mov	r0, r5
  40637c:	4798      	blx	r3
  40637e:	2800      	cmp	r0, #0
  406380:	bfb8      	it	lt
  406382:	f04f 36ff 	movlt.w	r6, #4294967295
  406386:	89a3      	ldrh	r3, [r4, #12]
  406388:	061b      	lsls	r3, r3, #24
  40638a:	d41c      	bmi.n	4063c6 <_fclose_r+0x76>
  40638c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40638e:	b141      	cbz	r1, 4063a2 <_fclose_r+0x52>
  406390:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406394:	4299      	cmp	r1, r3
  406396:	d002      	beq.n	40639e <_fclose_r+0x4e>
  406398:	4628      	mov	r0, r5
  40639a:	f7fe fc01 	bl	404ba0 <_free_r>
  40639e:	2300      	movs	r3, #0
  4063a0:	6323      	str	r3, [r4, #48]	; 0x30
  4063a2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4063a4:	b121      	cbz	r1, 4063b0 <_fclose_r+0x60>
  4063a6:	4628      	mov	r0, r5
  4063a8:	f7fe fbfa 	bl	404ba0 <_free_r>
  4063ac:	2300      	movs	r3, #0
  4063ae:	6463      	str	r3, [r4, #68]	; 0x44
  4063b0:	f7fe fb90 	bl	404ad4 <__sfp_lock_acquire>
  4063b4:	2300      	movs	r3, #0
  4063b6:	81a3      	strh	r3, [r4, #12]
  4063b8:	f7fe fb8e 	bl	404ad8 <__sfp_lock_release>
  4063bc:	4630      	mov	r0, r6
  4063be:	bd70      	pop	{r4, r5, r6, pc}
  4063c0:	f7fe fb82 	bl	404ac8 <__sinit>
  4063c4:	e7cc      	b.n	406360 <_fclose_r+0x10>
  4063c6:	6921      	ldr	r1, [r4, #16]
  4063c8:	4628      	mov	r0, r5
  4063ca:	f7fe fbe9 	bl	404ba0 <_free_r>
  4063ce:	e7dd      	b.n	40638c <_fclose_r+0x3c>
  4063d0:	2000      	movs	r0, #0
  4063d2:	4770      	bx	lr

004063d4 <_fstat_r>:
  4063d4:	b538      	push	{r3, r4, r5, lr}
  4063d6:	460b      	mov	r3, r1
  4063d8:	4c07      	ldr	r4, [pc, #28]	; (4063f8 <_fstat_r+0x24>)
  4063da:	4605      	mov	r5, r0
  4063dc:	4611      	mov	r1, r2
  4063de:	4618      	mov	r0, r3
  4063e0:	2300      	movs	r3, #0
  4063e2:	6023      	str	r3, [r4, #0]
  4063e4:	f7fb fa48 	bl	401878 <_fstat>
  4063e8:	1c43      	adds	r3, r0, #1
  4063ea:	d000      	beq.n	4063ee <_fstat_r+0x1a>
  4063ec:	bd38      	pop	{r3, r4, r5, pc}
  4063ee:	6823      	ldr	r3, [r4, #0]
  4063f0:	2b00      	cmp	r3, #0
  4063f2:	d0fb      	beq.n	4063ec <_fstat_r+0x18>
  4063f4:	602b      	str	r3, [r5, #0]
  4063f6:	bd38      	pop	{r3, r4, r5, pc}
  4063f8:	20000d4c 	.word	0x20000d4c

004063fc <_lseek_r>:
  4063fc:	b570      	push	{r4, r5, r6, lr}
  4063fe:	460d      	mov	r5, r1
  406400:	4c08      	ldr	r4, [pc, #32]	; (406424 <_lseek_r+0x28>)
  406402:	4611      	mov	r1, r2
  406404:	4606      	mov	r6, r0
  406406:	461a      	mov	r2, r3
  406408:	4628      	mov	r0, r5
  40640a:	2300      	movs	r3, #0
  40640c:	6023      	str	r3, [r4, #0]
  40640e:	f7fb fa39 	bl	401884 <_lseek>
  406412:	1c43      	adds	r3, r0, #1
  406414:	d000      	beq.n	406418 <_lseek_r+0x1c>
  406416:	bd70      	pop	{r4, r5, r6, pc}
  406418:	6823      	ldr	r3, [r4, #0]
  40641a:	2b00      	cmp	r3, #0
  40641c:	d0fb      	beq.n	406416 <_lseek_r+0x1a>
  40641e:	6033      	str	r3, [r6, #0]
  406420:	bd70      	pop	{r4, r5, r6, pc}
  406422:	bf00      	nop
  406424:	20000d4c 	.word	0x20000d4c

00406428 <_read_r>:
  406428:	b570      	push	{r4, r5, r6, lr}
  40642a:	460d      	mov	r5, r1
  40642c:	4c08      	ldr	r4, [pc, #32]	; (406450 <_read_r+0x28>)
  40642e:	4611      	mov	r1, r2
  406430:	4606      	mov	r6, r0
  406432:	461a      	mov	r2, r3
  406434:	4628      	mov	r0, r5
  406436:	2300      	movs	r3, #0
  406438:	6023      	str	r3, [r4, #0]
  40643a:	f7f9 fe75 	bl	400128 <_read>
  40643e:	1c43      	adds	r3, r0, #1
  406440:	d000      	beq.n	406444 <_read_r+0x1c>
  406442:	bd70      	pop	{r4, r5, r6, pc}
  406444:	6823      	ldr	r3, [r4, #0]
  406446:	2b00      	cmp	r3, #0
  406448:	d0fb      	beq.n	406442 <_read_r+0x1a>
  40644a:	6033      	str	r3, [r6, #0]
  40644c:	bd70      	pop	{r4, r5, r6, pc}
  40644e:	bf00      	nop
  406450:	20000d4c 	.word	0x20000d4c

00406454 <__aeabi_drsub>:
  406454:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406458:	e002      	b.n	406460 <__adddf3>
  40645a:	bf00      	nop

0040645c <__aeabi_dsub>:
  40645c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406460 <__adddf3>:
  406460:	b530      	push	{r4, r5, lr}
  406462:	ea4f 0441 	mov.w	r4, r1, lsl #1
  406466:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40646a:	ea94 0f05 	teq	r4, r5
  40646e:	bf08      	it	eq
  406470:	ea90 0f02 	teqeq	r0, r2
  406474:	bf1f      	itttt	ne
  406476:	ea54 0c00 	orrsne.w	ip, r4, r0
  40647a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40647e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  406482:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406486:	f000 80e2 	beq.w	40664e <__adddf3+0x1ee>
  40648a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40648e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  406492:	bfb8      	it	lt
  406494:	426d      	neglt	r5, r5
  406496:	dd0c      	ble.n	4064b2 <__adddf3+0x52>
  406498:	442c      	add	r4, r5
  40649a:	ea80 0202 	eor.w	r2, r0, r2
  40649e:	ea81 0303 	eor.w	r3, r1, r3
  4064a2:	ea82 0000 	eor.w	r0, r2, r0
  4064a6:	ea83 0101 	eor.w	r1, r3, r1
  4064aa:	ea80 0202 	eor.w	r2, r0, r2
  4064ae:	ea81 0303 	eor.w	r3, r1, r3
  4064b2:	2d36      	cmp	r5, #54	; 0x36
  4064b4:	bf88      	it	hi
  4064b6:	bd30      	pophi	{r4, r5, pc}
  4064b8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4064bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4064c0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4064c4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4064c8:	d002      	beq.n	4064d0 <__adddf3+0x70>
  4064ca:	4240      	negs	r0, r0
  4064cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4064d0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4064d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4064d8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4064dc:	d002      	beq.n	4064e4 <__adddf3+0x84>
  4064de:	4252      	negs	r2, r2
  4064e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4064e4:	ea94 0f05 	teq	r4, r5
  4064e8:	f000 80a7 	beq.w	40663a <__adddf3+0x1da>
  4064ec:	f1a4 0401 	sub.w	r4, r4, #1
  4064f0:	f1d5 0e20 	rsbs	lr, r5, #32
  4064f4:	db0d      	blt.n	406512 <__adddf3+0xb2>
  4064f6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4064fa:	fa22 f205 	lsr.w	r2, r2, r5
  4064fe:	1880      	adds	r0, r0, r2
  406500:	f141 0100 	adc.w	r1, r1, #0
  406504:	fa03 f20e 	lsl.w	r2, r3, lr
  406508:	1880      	adds	r0, r0, r2
  40650a:	fa43 f305 	asr.w	r3, r3, r5
  40650e:	4159      	adcs	r1, r3
  406510:	e00e      	b.n	406530 <__adddf3+0xd0>
  406512:	f1a5 0520 	sub.w	r5, r5, #32
  406516:	f10e 0e20 	add.w	lr, lr, #32
  40651a:	2a01      	cmp	r2, #1
  40651c:	fa03 fc0e 	lsl.w	ip, r3, lr
  406520:	bf28      	it	cs
  406522:	f04c 0c02 	orrcs.w	ip, ip, #2
  406526:	fa43 f305 	asr.w	r3, r3, r5
  40652a:	18c0      	adds	r0, r0, r3
  40652c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406534:	d507      	bpl.n	406546 <__adddf3+0xe6>
  406536:	f04f 0e00 	mov.w	lr, #0
  40653a:	f1dc 0c00 	rsbs	ip, ip, #0
  40653e:	eb7e 0000 	sbcs.w	r0, lr, r0
  406542:	eb6e 0101 	sbc.w	r1, lr, r1
  406546:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40654a:	d31b      	bcc.n	406584 <__adddf3+0x124>
  40654c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  406550:	d30c      	bcc.n	40656c <__adddf3+0x10c>
  406552:	0849      	lsrs	r1, r1, #1
  406554:	ea5f 0030 	movs.w	r0, r0, rrx
  406558:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40655c:	f104 0401 	add.w	r4, r4, #1
  406560:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406564:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406568:	f080 809a 	bcs.w	4066a0 <__adddf3+0x240>
  40656c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406570:	bf08      	it	eq
  406572:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406576:	f150 0000 	adcs.w	r0, r0, #0
  40657a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40657e:	ea41 0105 	orr.w	r1, r1, r5
  406582:	bd30      	pop	{r4, r5, pc}
  406584:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406588:	4140      	adcs	r0, r0
  40658a:	eb41 0101 	adc.w	r1, r1, r1
  40658e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406592:	f1a4 0401 	sub.w	r4, r4, #1
  406596:	d1e9      	bne.n	40656c <__adddf3+0x10c>
  406598:	f091 0f00 	teq	r1, #0
  40659c:	bf04      	itt	eq
  40659e:	4601      	moveq	r1, r0
  4065a0:	2000      	moveq	r0, #0
  4065a2:	fab1 f381 	clz	r3, r1
  4065a6:	bf08      	it	eq
  4065a8:	3320      	addeq	r3, #32
  4065aa:	f1a3 030b 	sub.w	r3, r3, #11
  4065ae:	f1b3 0220 	subs.w	r2, r3, #32
  4065b2:	da0c      	bge.n	4065ce <__adddf3+0x16e>
  4065b4:	320c      	adds	r2, #12
  4065b6:	dd08      	ble.n	4065ca <__adddf3+0x16a>
  4065b8:	f102 0c14 	add.w	ip, r2, #20
  4065bc:	f1c2 020c 	rsb	r2, r2, #12
  4065c0:	fa01 f00c 	lsl.w	r0, r1, ip
  4065c4:	fa21 f102 	lsr.w	r1, r1, r2
  4065c8:	e00c      	b.n	4065e4 <__adddf3+0x184>
  4065ca:	f102 0214 	add.w	r2, r2, #20
  4065ce:	bfd8      	it	le
  4065d0:	f1c2 0c20 	rsble	ip, r2, #32
  4065d4:	fa01 f102 	lsl.w	r1, r1, r2
  4065d8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4065dc:	bfdc      	itt	le
  4065de:	ea41 010c 	orrle.w	r1, r1, ip
  4065e2:	4090      	lslle	r0, r2
  4065e4:	1ae4      	subs	r4, r4, r3
  4065e6:	bfa2      	ittt	ge
  4065e8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4065ec:	4329      	orrge	r1, r5
  4065ee:	bd30      	popge	{r4, r5, pc}
  4065f0:	ea6f 0404 	mvn.w	r4, r4
  4065f4:	3c1f      	subs	r4, #31
  4065f6:	da1c      	bge.n	406632 <__adddf3+0x1d2>
  4065f8:	340c      	adds	r4, #12
  4065fa:	dc0e      	bgt.n	40661a <__adddf3+0x1ba>
  4065fc:	f104 0414 	add.w	r4, r4, #20
  406600:	f1c4 0220 	rsb	r2, r4, #32
  406604:	fa20 f004 	lsr.w	r0, r0, r4
  406608:	fa01 f302 	lsl.w	r3, r1, r2
  40660c:	ea40 0003 	orr.w	r0, r0, r3
  406610:	fa21 f304 	lsr.w	r3, r1, r4
  406614:	ea45 0103 	orr.w	r1, r5, r3
  406618:	bd30      	pop	{r4, r5, pc}
  40661a:	f1c4 040c 	rsb	r4, r4, #12
  40661e:	f1c4 0220 	rsb	r2, r4, #32
  406622:	fa20 f002 	lsr.w	r0, r0, r2
  406626:	fa01 f304 	lsl.w	r3, r1, r4
  40662a:	ea40 0003 	orr.w	r0, r0, r3
  40662e:	4629      	mov	r1, r5
  406630:	bd30      	pop	{r4, r5, pc}
  406632:	fa21 f004 	lsr.w	r0, r1, r4
  406636:	4629      	mov	r1, r5
  406638:	bd30      	pop	{r4, r5, pc}
  40663a:	f094 0f00 	teq	r4, #0
  40663e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406642:	bf06      	itte	eq
  406644:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406648:	3401      	addeq	r4, #1
  40664a:	3d01      	subne	r5, #1
  40664c:	e74e      	b.n	4064ec <__adddf3+0x8c>
  40664e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406652:	bf18      	it	ne
  406654:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406658:	d029      	beq.n	4066ae <__adddf3+0x24e>
  40665a:	ea94 0f05 	teq	r4, r5
  40665e:	bf08      	it	eq
  406660:	ea90 0f02 	teqeq	r0, r2
  406664:	d005      	beq.n	406672 <__adddf3+0x212>
  406666:	ea54 0c00 	orrs.w	ip, r4, r0
  40666a:	bf04      	itt	eq
  40666c:	4619      	moveq	r1, r3
  40666e:	4610      	moveq	r0, r2
  406670:	bd30      	pop	{r4, r5, pc}
  406672:	ea91 0f03 	teq	r1, r3
  406676:	bf1e      	ittt	ne
  406678:	2100      	movne	r1, #0
  40667a:	2000      	movne	r0, #0
  40667c:	bd30      	popne	{r4, r5, pc}
  40667e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  406682:	d105      	bne.n	406690 <__adddf3+0x230>
  406684:	0040      	lsls	r0, r0, #1
  406686:	4149      	adcs	r1, r1
  406688:	bf28      	it	cs
  40668a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40668e:	bd30      	pop	{r4, r5, pc}
  406690:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406694:	bf3c      	itt	cc
  406696:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40669a:	bd30      	popcc	{r4, r5, pc}
  40669c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4066a0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4066a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4066a8:	f04f 0000 	mov.w	r0, #0
  4066ac:	bd30      	pop	{r4, r5, pc}
  4066ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4066b2:	bf1a      	itte	ne
  4066b4:	4619      	movne	r1, r3
  4066b6:	4610      	movne	r0, r2
  4066b8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4066bc:	bf1c      	itt	ne
  4066be:	460b      	movne	r3, r1
  4066c0:	4602      	movne	r2, r0
  4066c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4066c6:	bf06      	itte	eq
  4066c8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4066cc:	ea91 0f03 	teqeq	r1, r3
  4066d0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4066d4:	bd30      	pop	{r4, r5, pc}
  4066d6:	bf00      	nop

004066d8 <__aeabi_ui2d>:
  4066d8:	f090 0f00 	teq	r0, #0
  4066dc:	bf04      	itt	eq
  4066de:	2100      	moveq	r1, #0
  4066e0:	4770      	bxeq	lr
  4066e2:	b530      	push	{r4, r5, lr}
  4066e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4066e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4066ec:	f04f 0500 	mov.w	r5, #0
  4066f0:	f04f 0100 	mov.w	r1, #0
  4066f4:	e750      	b.n	406598 <__adddf3+0x138>
  4066f6:	bf00      	nop

004066f8 <__aeabi_i2d>:
  4066f8:	f090 0f00 	teq	r0, #0
  4066fc:	bf04      	itt	eq
  4066fe:	2100      	moveq	r1, #0
  406700:	4770      	bxeq	lr
  406702:	b530      	push	{r4, r5, lr}
  406704:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406708:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40670c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406710:	bf48      	it	mi
  406712:	4240      	negmi	r0, r0
  406714:	f04f 0100 	mov.w	r1, #0
  406718:	e73e      	b.n	406598 <__adddf3+0x138>
  40671a:	bf00      	nop

0040671c <__aeabi_f2d>:
  40671c:	0042      	lsls	r2, r0, #1
  40671e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406722:	ea4f 0131 	mov.w	r1, r1, rrx
  406726:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40672a:	bf1f      	itttt	ne
  40672c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406730:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406734:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406738:	4770      	bxne	lr
  40673a:	f092 0f00 	teq	r2, #0
  40673e:	bf14      	ite	ne
  406740:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406744:	4770      	bxeq	lr
  406746:	b530      	push	{r4, r5, lr}
  406748:	f44f 7460 	mov.w	r4, #896	; 0x380
  40674c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406754:	e720      	b.n	406598 <__adddf3+0x138>
  406756:	bf00      	nop

00406758 <__aeabi_ul2d>:
  406758:	ea50 0201 	orrs.w	r2, r0, r1
  40675c:	bf08      	it	eq
  40675e:	4770      	bxeq	lr
  406760:	b530      	push	{r4, r5, lr}
  406762:	f04f 0500 	mov.w	r5, #0
  406766:	e00a      	b.n	40677e <__aeabi_l2d+0x16>

00406768 <__aeabi_l2d>:
  406768:	ea50 0201 	orrs.w	r2, r0, r1
  40676c:	bf08      	it	eq
  40676e:	4770      	bxeq	lr
  406770:	b530      	push	{r4, r5, lr}
  406772:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406776:	d502      	bpl.n	40677e <__aeabi_l2d+0x16>
  406778:	4240      	negs	r0, r0
  40677a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40677e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406782:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406786:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40678a:	f43f aedc 	beq.w	406546 <__adddf3+0xe6>
  40678e:	f04f 0203 	mov.w	r2, #3
  406792:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406796:	bf18      	it	ne
  406798:	3203      	addne	r2, #3
  40679a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40679e:	bf18      	it	ne
  4067a0:	3203      	addne	r2, #3
  4067a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4067a6:	f1c2 0320 	rsb	r3, r2, #32
  4067aa:	fa00 fc03 	lsl.w	ip, r0, r3
  4067ae:	fa20 f002 	lsr.w	r0, r0, r2
  4067b2:	fa01 fe03 	lsl.w	lr, r1, r3
  4067b6:	ea40 000e 	orr.w	r0, r0, lr
  4067ba:	fa21 f102 	lsr.w	r1, r1, r2
  4067be:	4414      	add	r4, r2
  4067c0:	e6c1      	b.n	406546 <__adddf3+0xe6>
  4067c2:	bf00      	nop

004067c4 <__aeabi_dmul>:
  4067c4:	b570      	push	{r4, r5, r6, lr}
  4067c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4067ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4067ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4067d2:	bf1d      	ittte	ne
  4067d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4067d8:	ea94 0f0c 	teqne	r4, ip
  4067dc:	ea95 0f0c 	teqne	r5, ip
  4067e0:	f000 f8de 	bleq	4069a0 <__aeabi_dmul+0x1dc>
  4067e4:	442c      	add	r4, r5
  4067e6:	ea81 0603 	eor.w	r6, r1, r3
  4067ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4067ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4067f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4067f6:	bf18      	it	ne
  4067f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4067fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406800:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406804:	d038      	beq.n	406878 <__aeabi_dmul+0xb4>
  406806:	fba0 ce02 	umull	ip, lr, r0, r2
  40680a:	f04f 0500 	mov.w	r5, #0
  40680e:	fbe1 e502 	umlal	lr, r5, r1, r2
  406812:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406816:	fbe0 e503 	umlal	lr, r5, r0, r3
  40681a:	f04f 0600 	mov.w	r6, #0
  40681e:	fbe1 5603 	umlal	r5, r6, r1, r3
  406822:	f09c 0f00 	teq	ip, #0
  406826:	bf18      	it	ne
  406828:	f04e 0e01 	orrne.w	lr, lr, #1
  40682c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406830:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406834:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406838:	d204      	bcs.n	406844 <__aeabi_dmul+0x80>
  40683a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40683e:	416d      	adcs	r5, r5
  406840:	eb46 0606 	adc.w	r6, r6, r6
  406844:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406848:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40684c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406850:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406854:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406858:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40685c:	bf88      	it	hi
  40685e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406862:	d81e      	bhi.n	4068a2 <__aeabi_dmul+0xde>
  406864:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406868:	bf08      	it	eq
  40686a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40686e:	f150 0000 	adcs.w	r0, r0, #0
  406872:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406876:	bd70      	pop	{r4, r5, r6, pc}
  406878:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40687c:	ea46 0101 	orr.w	r1, r6, r1
  406880:	ea40 0002 	orr.w	r0, r0, r2
  406884:	ea81 0103 	eor.w	r1, r1, r3
  406888:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40688c:	bfc2      	ittt	gt
  40688e:	ebd4 050c 	rsbsgt	r5, r4, ip
  406892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406896:	bd70      	popgt	{r4, r5, r6, pc}
  406898:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40689c:	f04f 0e00 	mov.w	lr, #0
  4068a0:	3c01      	subs	r4, #1
  4068a2:	f300 80ab 	bgt.w	4069fc <__aeabi_dmul+0x238>
  4068a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4068aa:	bfde      	ittt	le
  4068ac:	2000      	movle	r0, #0
  4068ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4068b2:	bd70      	pople	{r4, r5, r6, pc}
  4068b4:	f1c4 0400 	rsb	r4, r4, #0
  4068b8:	3c20      	subs	r4, #32
  4068ba:	da35      	bge.n	406928 <__aeabi_dmul+0x164>
  4068bc:	340c      	adds	r4, #12
  4068be:	dc1b      	bgt.n	4068f8 <__aeabi_dmul+0x134>
  4068c0:	f104 0414 	add.w	r4, r4, #20
  4068c4:	f1c4 0520 	rsb	r5, r4, #32
  4068c8:	fa00 f305 	lsl.w	r3, r0, r5
  4068cc:	fa20 f004 	lsr.w	r0, r0, r4
  4068d0:	fa01 f205 	lsl.w	r2, r1, r5
  4068d4:	ea40 0002 	orr.w	r0, r0, r2
  4068d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4068dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4068e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4068e4:	fa21 f604 	lsr.w	r6, r1, r4
  4068e8:	eb42 0106 	adc.w	r1, r2, r6
  4068ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4068f0:	bf08      	it	eq
  4068f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4068f6:	bd70      	pop	{r4, r5, r6, pc}
  4068f8:	f1c4 040c 	rsb	r4, r4, #12
  4068fc:	f1c4 0520 	rsb	r5, r4, #32
  406900:	fa00 f304 	lsl.w	r3, r0, r4
  406904:	fa20 f005 	lsr.w	r0, r0, r5
  406908:	fa01 f204 	lsl.w	r2, r1, r4
  40690c:	ea40 0002 	orr.w	r0, r0, r2
  406910:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406914:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406918:	f141 0100 	adc.w	r1, r1, #0
  40691c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406920:	bf08      	it	eq
  406922:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406926:	bd70      	pop	{r4, r5, r6, pc}
  406928:	f1c4 0520 	rsb	r5, r4, #32
  40692c:	fa00 f205 	lsl.w	r2, r0, r5
  406930:	ea4e 0e02 	orr.w	lr, lr, r2
  406934:	fa20 f304 	lsr.w	r3, r0, r4
  406938:	fa01 f205 	lsl.w	r2, r1, r5
  40693c:	ea43 0302 	orr.w	r3, r3, r2
  406940:	fa21 f004 	lsr.w	r0, r1, r4
  406944:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406948:	fa21 f204 	lsr.w	r2, r1, r4
  40694c:	ea20 0002 	bic.w	r0, r0, r2
  406950:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  406954:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406958:	bf08      	it	eq
  40695a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40695e:	bd70      	pop	{r4, r5, r6, pc}
  406960:	f094 0f00 	teq	r4, #0
  406964:	d10f      	bne.n	406986 <__aeabi_dmul+0x1c2>
  406966:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40696a:	0040      	lsls	r0, r0, #1
  40696c:	eb41 0101 	adc.w	r1, r1, r1
  406970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406974:	bf08      	it	eq
  406976:	3c01      	subeq	r4, #1
  406978:	d0f7      	beq.n	40696a <__aeabi_dmul+0x1a6>
  40697a:	ea41 0106 	orr.w	r1, r1, r6
  40697e:	f095 0f00 	teq	r5, #0
  406982:	bf18      	it	ne
  406984:	4770      	bxne	lr
  406986:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40698a:	0052      	lsls	r2, r2, #1
  40698c:	eb43 0303 	adc.w	r3, r3, r3
  406990:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406994:	bf08      	it	eq
  406996:	3d01      	subeq	r5, #1
  406998:	d0f7      	beq.n	40698a <__aeabi_dmul+0x1c6>
  40699a:	ea43 0306 	orr.w	r3, r3, r6
  40699e:	4770      	bx	lr
  4069a0:	ea94 0f0c 	teq	r4, ip
  4069a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4069a8:	bf18      	it	ne
  4069aa:	ea95 0f0c 	teqne	r5, ip
  4069ae:	d00c      	beq.n	4069ca <__aeabi_dmul+0x206>
  4069b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4069b4:	bf18      	it	ne
  4069b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4069ba:	d1d1      	bne.n	406960 <__aeabi_dmul+0x19c>
  4069bc:	ea81 0103 	eor.w	r1, r1, r3
  4069c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4069c4:	f04f 0000 	mov.w	r0, #0
  4069c8:	bd70      	pop	{r4, r5, r6, pc}
  4069ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4069ce:	bf06      	itte	eq
  4069d0:	4610      	moveq	r0, r2
  4069d2:	4619      	moveq	r1, r3
  4069d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4069d8:	d019      	beq.n	406a0e <__aeabi_dmul+0x24a>
  4069da:	ea94 0f0c 	teq	r4, ip
  4069de:	d102      	bne.n	4069e6 <__aeabi_dmul+0x222>
  4069e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4069e4:	d113      	bne.n	406a0e <__aeabi_dmul+0x24a>
  4069e6:	ea95 0f0c 	teq	r5, ip
  4069ea:	d105      	bne.n	4069f8 <__aeabi_dmul+0x234>
  4069ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4069f0:	bf1c      	itt	ne
  4069f2:	4610      	movne	r0, r2
  4069f4:	4619      	movne	r1, r3
  4069f6:	d10a      	bne.n	406a0e <__aeabi_dmul+0x24a>
  4069f8:	ea81 0103 	eor.w	r1, r1, r3
  4069fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406a00:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406a04:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406a08:	f04f 0000 	mov.w	r0, #0
  406a0c:	bd70      	pop	{r4, r5, r6, pc}
  406a0e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406a12:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406a16:	bd70      	pop	{r4, r5, r6, pc}

00406a18 <__aeabi_ddiv>:
  406a18:	b570      	push	{r4, r5, r6, lr}
  406a1a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406a1e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406a22:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406a26:	bf1d      	ittte	ne
  406a28:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406a2c:	ea94 0f0c 	teqne	r4, ip
  406a30:	ea95 0f0c 	teqne	r5, ip
  406a34:	f000 f8a7 	bleq	406b86 <__aeabi_ddiv+0x16e>
  406a38:	eba4 0405 	sub.w	r4, r4, r5
  406a3c:	ea81 0e03 	eor.w	lr, r1, r3
  406a40:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406a44:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406a48:	f000 8088 	beq.w	406b5c <__aeabi_ddiv+0x144>
  406a4c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406a50:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406a54:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406a58:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  406a5c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406a60:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406a64:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406a68:	ea4f 2600 	mov.w	r6, r0, lsl #8
  406a6c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406a70:	429d      	cmp	r5, r3
  406a72:	bf08      	it	eq
  406a74:	4296      	cmpeq	r6, r2
  406a76:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  406a7a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  406a7e:	d202      	bcs.n	406a86 <__aeabi_ddiv+0x6e>
  406a80:	085b      	lsrs	r3, r3, #1
  406a82:	ea4f 0232 	mov.w	r2, r2, rrx
  406a86:	1ab6      	subs	r6, r6, r2
  406a88:	eb65 0503 	sbc.w	r5, r5, r3
  406a8c:	085b      	lsrs	r3, r3, #1
  406a8e:	ea4f 0232 	mov.w	r2, r2, rrx
  406a92:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406a96:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406a9a:	ebb6 0e02 	subs.w	lr, r6, r2
  406a9e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406aa2:	bf22      	ittt	cs
  406aa4:	1ab6      	subcs	r6, r6, r2
  406aa6:	4675      	movcs	r5, lr
  406aa8:	ea40 000c 	orrcs.w	r0, r0, ip
  406aac:	085b      	lsrs	r3, r3, #1
  406aae:	ea4f 0232 	mov.w	r2, r2, rrx
  406ab2:	ebb6 0e02 	subs.w	lr, r6, r2
  406ab6:	eb75 0e03 	sbcs.w	lr, r5, r3
  406aba:	bf22      	ittt	cs
  406abc:	1ab6      	subcs	r6, r6, r2
  406abe:	4675      	movcs	r5, lr
  406ac0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406ac4:	085b      	lsrs	r3, r3, #1
  406ac6:	ea4f 0232 	mov.w	r2, r2, rrx
  406aca:	ebb6 0e02 	subs.w	lr, r6, r2
  406ace:	eb75 0e03 	sbcs.w	lr, r5, r3
  406ad2:	bf22      	ittt	cs
  406ad4:	1ab6      	subcs	r6, r6, r2
  406ad6:	4675      	movcs	r5, lr
  406ad8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406adc:	085b      	lsrs	r3, r3, #1
  406ade:	ea4f 0232 	mov.w	r2, r2, rrx
  406ae2:	ebb6 0e02 	subs.w	lr, r6, r2
  406ae6:	eb75 0e03 	sbcs.w	lr, r5, r3
  406aea:	bf22      	ittt	cs
  406aec:	1ab6      	subcs	r6, r6, r2
  406aee:	4675      	movcs	r5, lr
  406af0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406af4:	ea55 0e06 	orrs.w	lr, r5, r6
  406af8:	d018      	beq.n	406b2c <__aeabi_ddiv+0x114>
  406afa:	ea4f 1505 	mov.w	r5, r5, lsl #4
  406afe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406b02:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406b06:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406b0a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  406b0e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406b12:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406b16:	d1c0      	bne.n	406a9a <__aeabi_ddiv+0x82>
  406b18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406b1c:	d10b      	bne.n	406b36 <__aeabi_ddiv+0x11e>
  406b1e:	ea41 0100 	orr.w	r1, r1, r0
  406b22:	f04f 0000 	mov.w	r0, #0
  406b26:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  406b2a:	e7b6      	b.n	406a9a <__aeabi_ddiv+0x82>
  406b2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406b30:	bf04      	itt	eq
  406b32:	4301      	orreq	r1, r0
  406b34:	2000      	moveq	r0, #0
  406b36:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406b3a:	bf88      	it	hi
  406b3c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406b40:	f63f aeaf 	bhi.w	4068a2 <__aeabi_dmul+0xde>
  406b44:	ebb5 0c03 	subs.w	ip, r5, r3
  406b48:	bf04      	itt	eq
  406b4a:	ebb6 0c02 	subseq.w	ip, r6, r2
  406b4e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406b52:	f150 0000 	adcs.w	r0, r0, #0
  406b56:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406b5a:	bd70      	pop	{r4, r5, r6, pc}
  406b5c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406b60:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406b64:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406b68:	bfc2      	ittt	gt
  406b6a:	ebd4 050c 	rsbsgt	r5, r4, ip
  406b6e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406b72:	bd70      	popgt	{r4, r5, r6, pc}
  406b74:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406b78:	f04f 0e00 	mov.w	lr, #0
  406b7c:	3c01      	subs	r4, #1
  406b7e:	e690      	b.n	4068a2 <__aeabi_dmul+0xde>
  406b80:	ea45 0e06 	orr.w	lr, r5, r6
  406b84:	e68d      	b.n	4068a2 <__aeabi_dmul+0xde>
  406b86:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406b8a:	ea94 0f0c 	teq	r4, ip
  406b8e:	bf08      	it	eq
  406b90:	ea95 0f0c 	teqeq	r5, ip
  406b94:	f43f af3b 	beq.w	406a0e <__aeabi_dmul+0x24a>
  406b98:	ea94 0f0c 	teq	r4, ip
  406b9c:	d10a      	bne.n	406bb4 <__aeabi_ddiv+0x19c>
  406b9e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406ba2:	f47f af34 	bne.w	406a0e <__aeabi_dmul+0x24a>
  406ba6:	ea95 0f0c 	teq	r5, ip
  406baa:	f47f af25 	bne.w	4069f8 <__aeabi_dmul+0x234>
  406bae:	4610      	mov	r0, r2
  406bb0:	4619      	mov	r1, r3
  406bb2:	e72c      	b.n	406a0e <__aeabi_dmul+0x24a>
  406bb4:	ea95 0f0c 	teq	r5, ip
  406bb8:	d106      	bne.n	406bc8 <__aeabi_ddiv+0x1b0>
  406bba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406bbe:	f43f aefd 	beq.w	4069bc <__aeabi_dmul+0x1f8>
  406bc2:	4610      	mov	r0, r2
  406bc4:	4619      	mov	r1, r3
  406bc6:	e722      	b.n	406a0e <__aeabi_dmul+0x24a>
  406bc8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406bcc:	bf18      	it	ne
  406bce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406bd2:	f47f aec5 	bne.w	406960 <__aeabi_dmul+0x19c>
  406bd6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  406bda:	f47f af0d 	bne.w	4069f8 <__aeabi_dmul+0x234>
  406bde:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406be2:	f47f aeeb 	bne.w	4069bc <__aeabi_dmul+0x1f8>
  406be6:	e712      	b.n	406a0e <__aeabi_dmul+0x24a>

00406be8 <__gedf2>:
  406be8:	f04f 3cff 	mov.w	ip, #4294967295
  406bec:	e006      	b.n	406bfc <__cmpdf2+0x4>
  406bee:	bf00      	nop

00406bf0 <__ledf2>:
  406bf0:	f04f 0c01 	mov.w	ip, #1
  406bf4:	e002      	b.n	406bfc <__cmpdf2+0x4>
  406bf6:	bf00      	nop

00406bf8 <__cmpdf2>:
  406bf8:	f04f 0c01 	mov.w	ip, #1
  406bfc:	f84d cd04 	str.w	ip, [sp, #-4]!
  406c00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406c04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406c08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406c0c:	bf18      	it	ne
  406c0e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406c12:	d01b      	beq.n	406c4c <__cmpdf2+0x54>
  406c14:	b001      	add	sp, #4
  406c16:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406c1a:	bf0c      	ite	eq
  406c1c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406c20:	ea91 0f03 	teqne	r1, r3
  406c24:	bf02      	ittt	eq
  406c26:	ea90 0f02 	teqeq	r0, r2
  406c2a:	2000      	moveq	r0, #0
  406c2c:	4770      	bxeq	lr
  406c2e:	f110 0f00 	cmn.w	r0, #0
  406c32:	ea91 0f03 	teq	r1, r3
  406c36:	bf58      	it	pl
  406c38:	4299      	cmppl	r1, r3
  406c3a:	bf08      	it	eq
  406c3c:	4290      	cmpeq	r0, r2
  406c3e:	bf2c      	ite	cs
  406c40:	17d8      	asrcs	r0, r3, #31
  406c42:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406c46:	f040 0001 	orr.w	r0, r0, #1
  406c4a:	4770      	bx	lr
  406c4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406c54:	d102      	bne.n	406c5c <__cmpdf2+0x64>
  406c56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406c5a:	d107      	bne.n	406c6c <__cmpdf2+0x74>
  406c5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406c64:	d1d6      	bne.n	406c14 <__cmpdf2+0x1c>
  406c66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406c6a:	d0d3      	beq.n	406c14 <__cmpdf2+0x1c>
  406c6c:	f85d 0b04 	ldr.w	r0, [sp], #4
  406c70:	4770      	bx	lr
  406c72:	bf00      	nop

00406c74 <__aeabi_cdrcmple>:
  406c74:	4684      	mov	ip, r0
  406c76:	4610      	mov	r0, r2
  406c78:	4662      	mov	r2, ip
  406c7a:	468c      	mov	ip, r1
  406c7c:	4619      	mov	r1, r3
  406c7e:	4663      	mov	r3, ip
  406c80:	e000      	b.n	406c84 <__aeabi_cdcmpeq>
  406c82:	bf00      	nop

00406c84 <__aeabi_cdcmpeq>:
  406c84:	b501      	push	{r0, lr}
  406c86:	f7ff ffb7 	bl	406bf8 <__cmpdf2>
  406c8a:	2800      	cmp	r0, #0
  406c8c:	bf48      	it	mi
  406c8e:	f110 0f00 	cmnmi.w	r0, #0
  406c92:	bd01      	pop	{r0, pc}

00406c94 <__aeabi_dcmpeq>:
  406c94:	f84d ed08 	str.w	lr, [sp, #-8]!
  406c98:	f7ff fff4 	bl	406c84 <__aeabi_cdcmpeq>
  406c9c:	bf0c      	ite	eq
  406c9e:	2001      	moveq	r0, #1
  406ca0:	2000      	movne	r0, #0
  406ca2:	f85d fb08 	ldr.w	pc, [sp], #8
  406ca6:	bf00      	nop

00406ca8 <__aeabi_dcmplt>:
  406ca8:	f84d ed08 	str.w	lr, [sp, #-8]!
  406cac:	f7ff ffea 	bl	406c84 <__aeabi_cdcmpeq>
  406cb0:	bf34      	ite	cc
  406cb2:	2001      	movcc	r0, #1
  406cb4:	2000      	movcs	r0, #0
  406cb6:	f85d fb08 	ldr.w	pc, [sp], #8
  406cba:	bf00      	nop

00406cbc <__aeabi_dcmple>:
  406cbc:	f84d ed08 	str.w	lr, [sp, #-8]!
  406cc0:	f7ff ffe0 	bl	406c84 <__aeabi_cdcmpeq>
  406cc4:	bf94      	ite	ls
  406cc6:	2001      	movls	r0, #1
  406cc8:	2000      	movhi	r0, #0
  406cca:	f85d fb08 	ldr.w	pc, [sp], #8
  406cce:	bf00      	nop

00406cd0 <__aeabi_dcmpge>:
  406cd0:	f84d ed08 	str.w	lr, [sp, #-8]!
  406cd4:	f7ff ffce 	bl	406c74 <__aeabi_cdrcmple>
  406cd8:	bf94      	ite	ls
  406cda:	2001      	movls	r0, #1
  406cdc:	2000      	movhi	r0, #0
  406cde:	f85d fb08 	ldr.w	pc, [sp], #8
  406ce2:	bf00      	nop

00406ce4 <__aeabi_dcmpgt>:
  406ce4:	f84d ed08 	str.w	lr, [sp, #-8]!
  406ce8:	f7ff ffc4 	bl	406c74 <__aeabi_cdrcmple>
  406cec:	bf34      	ite	cc
  406cee:	2001      	movcc	r0, #1
  406cf0:	2000      	movcs	r0, #0
  406cf2:	f85d fb08 	ldr.w	pc, [sp], #8
  406cf6:	bf00      	nop

00406cf8 <__aeabi_dcmpun>:
  406cf8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406cfc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406d00:	d102      	bne.n	406d08 <__aeabi_dcmpun+0x10>
  406d02:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406d06:	d10a      	bne.n	406d1e <__aeabi_dcmpun+0x26>
  406d08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406d0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406d10:	d102      	bne.n	406d18 <__aeabi_dcmpun+0x20>
  406d12:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406d16:	d102      	bne.n	406d1e <__aeabi_dcmpun+0x26>
  406d18:	f04f 0000 	mov.w	r0, #0
  406d1c:	4770      	bx	lr
  406d1e:	f04f 0001 	mov.w	r0, #1
  406d22:	4770      	bx	lr

00406d24 <__aeabi_d2iz>:
  406d24:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406d28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406d2c:	d215      	bcs.n	406d5a <__aeabi_d2iz+0x36>
  406d2e:	d511      	bpl.n	406d54 <__aeabi_d2iz+0x30>
  406d30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406d34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406d38:	d912      	bls.n	406d60 <__aeabi_d2iz+0x3c>
  406d3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  406d3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406d42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406d46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406d4a:	fa23 f002 	lsr.w	r0, r3, r2
  406d4e:	bf18      	it	ne
  406d50:	4240      	negne	r0, r0
  406d52:	4770      	bx	lr
  406d54:	f04f 0000 	mov.w	r0, #0
  406d58:	4770      	bx	lr
  406d5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  406d5e:	d105      	bne.n	406d6c <__aeabi_d2iz+0x48>
  406d60:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406d64:	bf08      	it	eq
  406d66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406d6a:	4770      	bx	lr
  406d6c:	f04f 0000 	mov.w	r0, #0
  406d70:	4770      	bx	lr
  406d72:	bf00      	nop

00406d74 <__aeabi_uldivmod>:
  406d74:	b953      	cbnz	r3, 406d8c <__aeabi_uldivmod+0x18>
  406d76:	b94a      	cbnz	r2, 406d8c <__aeabi_uldivmod+0x18>
  406d78:	2900      	cmp	r1, #0
  406d7a:	bf08      	it	eq
  406d7c:	2800      	cmpeq	r0, #0
  406d7e:	bf1c      	itt	ne
  406d80:	f04f 31ff 	movne.w	r1, #4294967295
  406d84:	f04f 30ff 	movne.w	r0, #4294967295
  406d88:	f000 b97e 	b.w	407088 <__aeabi_idiv0>
  406d8c:	f1ad 0c08 	sub.w	ip, sp, #8
  406d90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406d94:	f000 f806 	bl	406da4 <__udivmoddi4>
  406d98:	f8dd e004 	ldr.w	lr, [sp, #4]
  406d9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406da0:	b004      	add	sp, #16
  406da2:	4770      	bx	lr

00406da4 <__udivmoddi4>:
  406da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406da8:	468c      	mov	ip, r1
  406daa:	460e      	mov	r6, r1
  406dac:	4604      	mov	r4, r0
  406dae:	9d08      	ldr	r5, [sp, #32]
  406db0:	2b00      	cmp	r3, #0
  406db2:	d150      	bne.n	406e56 <__udivmoddi4+0xb2>
  406db4:	428a      	cmp	r2, r1
  406db6:	4617      	mov	r7, r2
  406db8:	d96c      	bls.n	406e94 <__udivmoddi4+0xf0>
  406dba:	fab2 fe82 	clz	lr, r2
  406dbe:	f1be 0f00 	cmp.w	lr, #0
  406dc2:	d00b      	beq.n	406ddc <__udivmoddi4+0x38>
  406dc4:	f1ce 0420 	rsb	r4, lr, #32
  406dc8:	fa20 f404 	lsr.w	r4, r0, r4
  406dcc:	fa01 f60e 	lsl.w	r6, r1, lr
  406dd0:	ea44 0c06 	orr.w	ip, r4, r6
  406dd4:	fa02 f70e 	lsl.w	r7, r2, lr
  406dd8:	fa00 f40e 	lsl.w	r4, r0, lr
  406ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
  406de0:	0c22      	lsrs	r2, r4, #16
  406de2:	fbbc f0f9 	udiv	r0, ip, r9
  406de6:	fa1f f887 	uxth.w	r8, r7
  406dea:	fb09 c610 	mls	r6, r9, r0, ip
  406dee:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  406df2:	fb00 f308 	mul.w	r3, r0, r8
  406df6:	42b3      	cmp	r3, r6
  406df8:	d909      	bls.n	406e0e <__udivmoddi4+0x6a>
  406dfa:	19f6      	adds	r6, r6, r7
  406dfc:	f100 32ff 	add.w	r2, r0, #4294967295
  406e00:	f080 8122 	bcs.w	407048 <__udivmoddi4+0x2a4>
  406e04:	42b3      	cmp	r3, r6
  406e06:	f240 811f 	bls.w	407048 <__udivmoddi4+0x2a4>
  406e0a:	3802      	subs	r0, #2
  406e0c:	443e      	add	r6, r7
  406e0e:	1af6      	subs	r6, r6, r3
  406e10:	b2a2      	uxth	r2, r4
  406e12:	fbb6 f3f9 	udiv	r3, r6, r9
  406e16:	fb09 6613 	mls	r6, r9, r3, r6
  406e1a:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  406e1e:	fb03 f808 	mul.w	r8, r3, r8
  406e22:	45a0      	cmp	r8, r4
  406e24:	d909      	bls.n	406e3a <__udivmoddi4+0x96>
  406e26:	19e4      	adds	r4, r4, r7
  406e28:	f103 32ff 	add.w	r2, r3, #4294967295
  406e2c:	f080 810a 	bcs.w	407044 <__udivmoddi4+0x2a0>
  406e30:	45a0      	cmp	r8, r4
  406e32:	f240 8107 	bls.w	407044 <__udivmoddi4+0x2a0>
  406e36:	3b02      	subs	r3, #2
  406e38:	443c      	add	r4, r7
  406e3a:	ebc8 0404 	rsb	r4, r8, r4
  406e3e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406e42:	2100      	movs	r1, #0
  406e44:	2d00      	cmp	r5, #0
  406e46:	d062      	beq.n	406f0e <__udivmoddi4+0x16a>
  406e48:	fa24 f40e 	lsr.w	r4, r4, lr
  406e4c:	2300      	movs	r3, #0
  406e4e:	602c      	str	r4, [r5, #0]
  406e50:	606b      	str	r3, [r5, #4]
  406e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406e56:	428b      	cmp	r3, r1
  406e58:	d907      	bls.n	406e6a <__udivmoddi4+0xc6>
  406e5a:	2d00      	cmp	r5, #0
  406e5c:	d055      	beq.n	406f0a <__udivmoddi4+0x166>
  406e5e:	2100      	movs	r1, #0
  406e60:	e885 0041 	stmia.w	r5, {r0, r6}
  406e64:	4608      	mov	r0, r1
  406e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406e6a:	fab3 f183 	clz	r1, r3
  406e6e:	2900      	cmp	r1, #0
  406e70:	f040 8090 	bne.w	406f94 <__udivmoddi4+0x1f0>
  406e74:	42b3      	cmp	r3, r6
  406e76:	d302      	bcc.n	406e7e <__udivmoddi4+0xda>
  406e78:	4282      	cmp	r2, r0
  406e7a:	f200 80f8 	bhi.w	40706e <__udivmoddi4+0x2ca>
  406e7e:	1a84      	subs	r4, r0, r2
  406e80:	eb66 0603 	sbc.w	r6, r6, r3
  406e84:	2001      	movs	r0, #1
  406e86:	46b4      	mov	ip, r6
  406e88:	2d00      	cmp	r5, #0
  406e8a:	d040      	beq.n	406f0e <__udivmoddi4+0x16a>
  406e8c:	e885 1010 	stmia.w	r5, {r4, ip}
  406e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406e94:	b912      	cbnz	r2, 406e9c <__udivmoddi4+0xf8>
  406e96:	2701      	movs	r7, #1
  406e98:	fbb7 f7f2 	udiv	r7, r7, r2
  406e9c:	fab7 fe87 	clz	lr, r7
  406ea0:	f1be 0f00 	cmp.w	lr, #0
  406ea4:	d135      	bne.n	406f12 <__udivmoddi4+0x16e>
  406ea6:	1bf3      	subs	r3, r6, r7
  406ea8:	ea4f 4817 	mov.w	r8, r7, lsr #16
  406eac:	fa1f fc87 	uxth.w	ip, r7
  406eb0:	2101      	movs	r1, #1
  406eb2:	fbb3 f0f8 	udiv	r0, r3, r8
  406eb6:	0c22      	lsrs	r2, r4, #16
  406eb8:	fb08 3610 	mls	r6, r8, r0, r3
  406ebc:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  406ec0:	fb0c f300 	mul.w	r3, ip, r0
  406ec4:	42b3      	cmp	r3, r6
  406ec6:	d907      	bls.n	406ed8 <__udivmoddi4+0x134>
  406ec8:	19f6      	adds	r6, r6, r7
  406eca:	f100 32ff 	add.w	r2, r0, #4294967295
  406ece:	d202      	bcs.n	406ed6 <__udivmoddi4+0x132>
  406ed0:	42b3      	cmp	r3, r6
  406ed2:	f200 80ce 	bhi.w	407072 <__udivmoddi4+0x2ce>
  406ed6:	4610      	mov	r0, r2
  406ed8:	1af6      	subs	r6, r6, r3
  406eda:	b2a2      	uxth	r2, r4
  406edc:	fbb6 f3f8 	udiv	r3, r6, r8
  406ee0:	fb08 6613 	mls	r6, r8, r3, r6
  406ee4:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  406ee8:	fb0c fc03 	mul.w	ip, ip, r3
  406eec:	45a4      	cmp	ip, r4
  406eee:	d907      	bls.n	406f00 <__udivmoddi4+0x15c>
  406ef0:	19e4      	adds	r4, r4, r7
  406ef2:	f103 32ff 	add.w	r2, r3, #4294967295
  406ef6:	d202      	bcs.n	406efe <__udivmoddi4+0x15a>
  406ef8:	45a4      	cmp	ip, r4
  406efa:	f200 80b5 	bhi.w	407068 <__udivmoddi4+0x2c4>
  406efe:	4613      	mov	r3, r2
  406f00:	ebcc 0404 	rsb	r4, ip, r4
  406f04:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406f08:	e79c      	b.n	406e44 <__udivmoddi4+0xa0>
  406f0a:	4629      	mov	r1, r5
  406f0c:	4628      	mov	r0, r5
  406f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406f12:	f1ce 0120 	rsb	r1, lr, #32
  406f16:	fa06 f30e 	lsl.w	r3, r6, lr
  406f1a:	fa07 f70e 	lsl.w	r7, r7, lr
  406f1e:	fa20 f901 	lsr.w	r9, r0, r1
  406f22:	ea4f 4817 	mov.w	r8, r7, lsr #16
  406f26:	40ce      	lsrs	r6, r1
  406f28:	ea49 0903 	orr.w	r9, r9, r3
  406f2c:	fbb6 faf8 	udiv	sl, r6, r8
  406f30:	ea4f 4419 	mov.w	r4, r9, lsr #16
  406f34:	fb08 661a 	mls	r6, r8, sl, r6
  406f38:	fa1f fc87 	uxth.w	ip, r7
  406f3c:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  406f40:	fb0a f20c 	mul.w	r2, sl, ip
  406f44:	429a      	cmp	r2, r3
  406f46:	fa00 f40e 	lsl.w	r4, r0, lr
  406f4a:	d90a      	bls.n	406f62 <__udivmoddi4+0x1be>
  406f4c:	19db      	adds	r3, r3, r7
  406f4e:	f10a 31ff 	add.w	r1, sl, #4294967295
  406f52:	f080 8087 	bcs.w	407064 <__udivmoddi4+0x2c0>
  406f56:	429a      	cmp	r2, r3
  406f58:	f240 8084 	bls.w	407064 <__udivmoddi4+0x2c0>
  406f5c:	f1aa 0a02 	sub.w	sl, sl, #2
  406f60:	443b      	add	r3, r7
  406f62:	1a9b      	subs	r3, r3, r2
  406f64:	fa1f f989 	uxth.w	r9, r9
  406f68:	fbb3 f1f8 	udiv	r1, r3, r8
  406f6c:	fb08 3311 	mls	r3, r8, r1, r3
  406f70:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  406f74:	fb01 f60c 	mul.w	r6, r1, ip
  406f78:	429e      	cmp	r6, r3
  406f7a:	d907      	bls.n	406f8c <__udivmoddi4+0x1e8>
  406f7c:	19db      	adds	r3, r3, r7
  406f7e:	f101 32ff 	add.w	r2, r1, #4294967295
  406f82:	d26b      	bcs.n	40705c <__udivmoddi4+0x2b8>
  406f84:	429e      	cmp	r6, r3
  406f86:	d969      	bls.n	40705c <__udivmoddi4+0x2b8>
  406f88:	3902      	subs	r1, #2
  406f8a:	443b      	add	r3, r7
  406f8c:	1b9b      	subs	r3, r3, r6
  406f8e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  406f92:	e78e      	b.n	406eb2 <__udivmoddi4+0x10e>
  406f94:	f1c1 0e20 	rsb	lr, r1, #32
  406f98:	fa22 f40e 	lsr.w	r4, r2, lr
  406f9c:	408b      	lsls	r3, r1
  406f9e:	4323      	orrs	r3, r4
  406fa0:	fa20 f70e 	lsr.w	r7, r0, lr
  406fa4:	fa06 f401 	lsl.w	r4, r6, r1
  406fa8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406fac:	fa26 f60e 	lsr.w	r6, r6, lr
  406fb0:	433c      	orrs	r4, r7
  406fb2:	fbb6 f9fc 	udiv	r9, r6, ip
  406fb6:	0c27      	lsrs	r7, r4, #16
  406fb8:	fb0c 6619 	mls	r6, ip, r9, r6
  406fbc:	fa1f f883 	uxth.w	r8, r3
  406fc0:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  406fc4:	fb09 f708 	mul.w	r7, r9, r8
  406fc8:	42b7      	cmp	r7, r6
  406fca:	fa02 f201 	lsl.w	r2, r2, r1
  406fce:	fa00 fa01 	lsl.w	sl, r0, r1
  406fd2:	d908      	bls.n	406fe6 <__udivmoddi4+0x242>
  406fd4:	18f6      	adds	r6, r6, r3
  406fd6:	f109 30ff 	add.w	r0, r9, #4294967295
  406fda:	d241      	bcs.n	407060 <__udivmoddi4+0x2bc>
  406fdc:	42b7      	cmp	r7, r6
  406fde:	d93f      	bls.n	407060 <__udivmoddi4+0x2bc>
  406fe0:	f1a9 0902 	sub.w	r9, r9, #2
  406fe4:	441e      	add	r6, r3
  406fe6:	1bf6      	subs	r6, r6, r7
  406fe8:	b2a0      	uxth	r0, r4
  406fea:	fbb6 f4fc 	udiv	r4, r6, ip
  406fee:	fb0c 6614 	mls	r6, ip, r4, r6
  406ff2:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  406ff6:	fb04 f808 	mul.w	r8, r4, r8
  406ffa:	45b8      	cmp	r8, r7
  406ffc:	d907      	bls.n	40700e <__udivmoddi4+0x26a>
  406ffe:	18ff      	adds	r7, r7, r3
  407000:	f104 30ff 	add.w	r0, r4, #4294967295
  407004:	d228      	bcs.n	407058 <__udivmoddi4+0x2b4>
  407006:	45b8      	cmp	r8, r7
  407008:	d926      	bls.n	407058 <__udivmoddi4+0x2b4>
  40700a:	3c02      	subs	r4, #2
  40700c:	441f      	add	r7, r3
  40700e:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  407012:	ebc8 0707 	rsb	r7, r8, r7
  407016:	fba0 8902 	umull	r8, r9, r0, r2
  40701a:	454f      	cmp	r7, r9
  40701c:	4644      	mov	r4, r8
  40701e:	464e      	mov	r6, r9
  407020:	d314      	bcc.n	40704c <__udivmoddi4+0x2a8>
  407022:	d029      	beq.n	407078 <__udivmoddi4+0x2d4>
  407024:	b365      	cbz	r5, 407080 <__udivmoddi4+0x2dc>
  407026:	ebba 0304 	subs.w	r3, sl, r4
  40702a:	eb67 0706 	sbc.w	r7, r7, r6
  40702e:	fa07 fe0e 	lsl.w	lr, r7, lr
  407032:	40cb      	lsrs	r3, r1
  407034:	40cf      	lsrs	r7, r1
  407036:	ea4e 0303 	orr.w	r3, lr, r3
  40703a:	e885 0088 	stmia.w	r5, {r3, r7}
  40703e:	2100      	movs	r1, #0
  407040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407044:	4613      	mov	r3, r2
  407046:	e6f8      	b.n	406e3a <__udivmoddi4+0x96>
  407048:	4610      	mov	r0, r2
  40704a:	e6e0      	b.n	406e0e <__udivmoddi4+0x6a>
  40704c:	ebb8 0402 	subs.w	r4, r8, r2
  407050:	eb69 0603 	sbc.w	r6, r9, r3
  407054:	3801      	subs	r0, #1
  407056:	e7e5      	b.n	407024 <__udivmoddi4+0x280>
  407058:	4604      	mov	r4, r0
  40705a:	e7d8      	b.n	40700e <__udivmoddi4+0x26a>
  40705c:	4611      	mov	r1, r2
  40705e:	e795      	b.n	406f8c <__udivmoddi4+0x1e8>
  407060:	4681      	mov	r9, r0
  407062:	e7c0      	b.n	406fe6 <__udivmoddi4+0x242>
  407064:	468a      	mov	sl, r1
  407066:	e77c      	b.n	406f62 <__udivmoddi4+0x1be>
  407068:	3b02      	subs	r3, #2
  40706a:	443c      	add	r4, r7
  40706c:	e748      	b.n	406f00 <__udivmoddi4+0x15c>
  40706e:	4608      	mov	r0, r1
  407070:	e70a      	b.n	406e88 <__udivmoddi4+0xe4>
  407072:	3802      	subs	r0, #2
  407074:	443e      	add	r6, r7
  407076:	e72f      	b.n	406ed8 <__udivmoddi4+0x134>
  407078:	45c2      	cmp	sl, r8
  40707a:	d3e7      	bcc.n	40704c <__udivmoddi4+0x2a8>
  40707c:	463e      	mov	r6, r7
  40707e:	e7d1      	b.n	407024 <__udivmoddi4+0x280>
  407080:	4629      	mov	r1, r5
  407082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407086:	bf00      	nop

00407088 <__aeabi_idiv0>:
  407088:	4770      	bx	lr
  40708a:	bf00      	nop

0040708c <p_uc_charset10x14>:
	...
  4070a8:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  4070b8:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  4070c8:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  4070d8:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  4070e8:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  4070f8:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  407108:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  407118:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  407130:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  407140:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  407150:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  407160:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  407170:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  407180:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  407190:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  4071a0:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  4071b8:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  4071c8:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  4071d8:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  4071e8:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  4071f8:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  407208:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  407218:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  407228:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  407238:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  407248:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  407258:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  407268:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  407278:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  407288:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  407298:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  4072a8:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  4072b8:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  4072c8:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  4072d8:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  4072e8:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  4072f8:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  407308:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  407318:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  407328:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  407338:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  407348:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  407358:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  407368:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  407378:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  407388:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  407398:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  4073a8:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  4073b8:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  4073c8:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  4073d8:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  4073e8:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  4073f8:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  407408:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  407418:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  407428:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  407438:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  407448:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  407458:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  407468:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  407478:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  407488:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  407498:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  4074a8:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  4074b8:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  4074c8:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  4074d8:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  4074e8:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  4074f8:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  407508:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  407518:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  407528:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  407538:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  407548:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  407558:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  407568:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  407578:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  407588:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  407598:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  4075a8:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  4075b8:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  4075c8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4075d8:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  4075e8:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  4075f8:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  407608:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  407618:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  407628:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  407638:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  407648:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  407658:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  407668:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  407678:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  407688:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  407698:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  4076a8:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  4076b8:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  4076c8:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  4076d8:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  4076e8:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  4076f8:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  407708:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  407718:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  407728:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  407738:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  407748:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  407758:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  407768:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  407778:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  407788:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  407798:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4077a8:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  4077b8:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  4077c8:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  4077d8:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  4077e8:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  4077f8:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  407808:	fcff fcff 0001 0000 0002 0000 0004 0000     ................
  407818:	0008 0000 0010 0000 0020 0000 0040 0000     ........ ...@...
  407828:	0080 0000 0100 0000 0200 0000 0400 0000     ................
  407838:	86a0 0001 0000 0000 6c00 02dc 6425 0000     .........l..%d..
  407848:	0043 0000                                   C...

0040784c <_global_impure_ptr>:
  40784c:	0028 2000                                   (.. 

00407850 <zeroes.7035>:
  407850:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  407860:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  407870:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  407880:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  407890:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  4078a0:	0030 0000                                   0...

004078a4 <blanks.7034>:
  4078a4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4078b4:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  4078c4:	4f50 4953 0058 0000 002e 0000               POSIX.......

004078d0 <__mprec_tens>:
  4078d0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4078e0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4078f0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407900:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407910:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  407920:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  407930:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  407940:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  407950:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  407960:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  407970:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  407980:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407990:	9db4 79d9 7843 44ea                         ...yCx.D

00407998 <__mprec_bigtens>:
  407998:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4079a8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4079b8:	bf3c 7f73 4fdd 7515                         <.s..O.u

004079c0 <p05.5373>:
  4079c0:	0005 0000 0019 0000 007d 0000               ........}...

004079cc <_init>:
  4079cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4079ce:	bf00      	nop
  4079d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4079d2:	bc08      	pop	{r3}
  4079d4:	469e      	mov	lr, r3
  4079d6:	4770      	bx	lr

004079d8 <__init_array_start>:
  4079d8:	004038b9 	.word	0x004038b9

004079dc <__frame_dummy_init_array_entry>:
  4079dc:	004000f1                                ..@.

004079e0 <_fini>:
  4079e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4079e2:	bf00      	nop
  4079e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4079e6:	bc08      	pop	{r3}
  4079e8:	469e      	mov	lr, r3
  4079ea:	4770      	bx	lr

004079ec <__fini_array_start>:
  4079ec:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <g_ul_lcd_x_length>:
2000000c:	00f0 0000                                   ....

20000010 <g_ul_lcd_y_length>:
20000010:	0140 0000                                   @...

20000014 <SystemCoreClock>:
20000014:	0900 003d                                   ..=.

20000018 <usart_options.8959>:
20000018:	2580 0000 00c0 0000 0800 0000 0000 0000     .%..............

20000028 <impure_data>:
20000028:	0000 0000 0314 2000 037c 2000 03e4 2000     ....... |.. ... 
	...
2000005c:	7848 0040 0000 0000 0000 0000 0000 0000     Hx@.............
	...
200000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000450 <_impure_ptr>:
20000450:	0028 2000                                   (.. 

20000454 <lconv>:
20000454:	78cc 0040 7880 0040 7880 0040 7880 0040     .x@..x@..x@..x@.
20000464:	7880 0040 7880 0040 7880 0040 7880 0040     .x@..x@..x@..x@.
20000474:	7880 0040 7880 0040 ffff ffff ffff ffff     .x@..x@.........
20000484:	ffff ffff ffff 0000                         ........

2000048c <__malloc_av_>:
	...
20000494:	048c 2000 048c 2000 0494 2000 0494 2000     ... ... ... ... 
200004a4:	049c 2000 049c 2000 04a4 2000 04a4 2000     ... ... ... ... 
200004b4:	04ac 2000 04ac 2000 04b4 2000 04b4 2000     ... ... ... ... 
200004c4:	04bc 2000 04bc 2000 04c4 2000 04c4 2000     ... ... ... ... 
200004d4:	04cc 2000 04cc 2000 04d4 2000 04d4 2000     ... ... ... ... 
200004e4:	04dc 2000 04dc 2000 04e4 2000 04e4 2000     ... ... ... ... 
200004f4:	04ec 2000 04ec 2000 04f4 2000 04f4 2000     ... ... ... ... 
20000504:	04fc 2000 04fc 2000 0504 2000 0504 2000     ... ... ... ... 
20000514:	050c 2000 050c 2000 0514 2000 0514 2000     ... ... ... ... 
20000524:	051c 2000 051c 2000 0524 2000 0524 2000     ... ... $.. $.. 
20000534:	052c 2000 052c 2000 0534 2000 0534 2000     ,.. ,.. 4.. 4.. 
20000544:	053c 2000 053c 2000 0544 2000 0544 2000     <.. <.. D.. D.. 
20000554:	054c 2000 054c 2000 0554 2000 0554 2000     L.. L.. T.. T.. 
20000564:	055c 2000 055c 2000 0564 2000 0564 2000     \.. \.. d.. d.. 
20000574:	056c 2000 056c 2000 0574 2000 0574 2000     l.. l.. t.. t.. 
20000584:	057c 2000 057c 2000 0584 2000 0584 2000     |.. |.. ... ... 
20000594:	058c 2000 058c 2000 0594 2000 0594 2000     ... ... ... ... 
200005a4:	059c 2000 059c 2000 05a4 2000 05a4 2000     ... ... ... ... 
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 
20000864:	085c 2000 085c 2000 0864 2000 0864 2000     \.. \.. d.. d.. 
20000874:	086c 2000 086c 2000 0874 2000 0874 2000     l.. l.. t.. t.. 
20000884:	087c 2000 087c 2000 0884 2000 0884 2000     |.. |.. ... ... 

20000894 <__malloc_trim_threshold>:
20000894:	0000 0002                                   ....

20000898 <__malloc_sbrk_base>:
20000898:	ffff ffff                                   ....
