set ::env(PROJECT_NAME) usb2.0
set ::env(DESIGN_TOP) usbf_top
set ::env(DESIGN_DIR) ./controller/usb2.0/rtl/verilog
set ::env(TOP_VERILOG) ./controller/usb2.0/rtl/verilog/usb2.0.v
