# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do mx2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/DIGITAL\ LOGIC\ ASSIGNMENT {C:/intelFPGA_lite/18.1/DIGITAL LOGIC ASSIGNMENT/gates.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:09 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/DIGITAL LOGIC ASSIGNMENT" C:/intelFPGA_lite/18.1/DIGITAL LOGIC ASSIGNMENT/gates.v 
# -- Compiling module _nand2
# -- Compiling module _inv
# 
# Top level modules:
# 	_nand2
# 	_inv
# End time: 21:32:09 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/DIGITAL\ LOGIC\ ASSIGNMENT {C:/intelFPGA_lite/18.1/DIGITAL LOGIC ASSIGNMENT/mx2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:09 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/DIGITAL LOGIC ASSIGNMENT" C:/intelFPGA_lite/18.1/DIGITAL LOGIC ASSIGNMENT/mx2.v 
# -- Compiling module mx2
# 
# Top level modules:
# 	mx2
# End time: 21:32:09 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/DIGITAL\ LOGIC\ ASSIGNMENT {C:/intelFPGA_lite/18.1/DIGITAL LOGIC ASSIGNMENT/tb_mx3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:09 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/DIGITAL LOGIC ASSIGNMENT" C:/intelFPGA_lite/18.1/DIGITAL LOGIC ASSIGNMENT/tb_mx3.v 
# -- Compiling module tb_mx3
# 
# Top level modules:
# 	tb_mx3
# End time: 21:32:09 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_mx3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_mx3 
# Start time: 21:32:11 on Sep 19,2023
# Loading work.tb_mx3
# Loading work.mx2
# Loading work._inv
# Loading work._nand2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 21:34:49 on Sep 19,2023, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
