10:30:51 **** Incremental Build of configuration Debug for project test0_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 52011 E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hdmi_vdma.xpfm standalone_domain E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0_system/Debug/system.bif
sdcard_gen --xpfm E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_vdma/export/hdmi_vdma/hdmi_vdma.xpfm --sys_config hdmi_vdma --bif E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0_system/Debug/system.bif --bitstream E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit --elf E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/Debug/test0.elf,ps7_cortexa9_0
creating BOOT.BIN using E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0/_ide/bitstream/design_1_wrapper.bit
Running D:/Xilinx/Vitis/2020.1/bin/bootgen  -image E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/test0_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

10:30:56 Build Finished (took 5s.394ms)

