$date
	Sun Oct 23 08:41:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#382438
b10000 &
b10000 %
1$
b10000 !
1"
#382439
0"
#382442
b1000 &
b1000 %
#382446
b100 &
b100 %
#382450
b10 &
b10 %
#382454
b1 &
1#
b1 %
#382458
b0 &
b0 %
0#
0$
#1449805
b11 !
1"
#1449806
b11 &
b11 %
1$
#1449807
0"
#1449810
b1010 &
b1010 %
#1449814
b101 &
b101 %
#1449818
b10000 &
b10000 %
#1449822
b1000 &
b1000 %
#1449826
b100 &
b100 %
#1449830
b10 &
b10 %
#1449834
b1 &
b1 %
1#
#1449838
b0 &
0#
b0 %
0$
#2384306
b11110 &
b11110 %
1$
b11110 !
1"
#2384307
0"
#2384310
b1111 &
b1111 %
#2384314
b101110 &
b101110 %
#2384318
b10111 &
b10111 %
#2384322
b1000110 &
b1000110 %
#2384326
b100011 &
b100011 %
#2384330
b1101010 &
b1101010 %
#2384334
b110101 &
b110101 %
#2384338
b10100000 &
b10100000 %
#2384342
b1010000 &
b1010000 %
#2384346
b101000 &
b101000 %
#2384350
b10100 &
b10100 %
#2384354
b1010 &
b1010 %
#2384358
b101 &
b101 %
#2384362
b10000 &
b10000 %
#2384366
b1000 &
b1000 %
#2384370
b100 &
b100 %
#2384374
b10 &
b10 %
#2384378
b1 &
b1 %
1#
#2384382
b0 &
0#
b0 %
0$
#4500012
