
Accoustic-Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005468  080001f8  080001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  08005660  08005660  00006660  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058e8  080058e8  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080058e8  080058e8  000068e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080058f0  080058f0  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058f0  080058f0  000068f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080058f4  080058f4  000068f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080058f8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000844  2000005c  08005954  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008a0  08005954  000078a0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001686c  00000000  00000000  0000708a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000305e  00000000  00000000  0001d8f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001390  00000000  00000000  00020958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f0a  00000000  00000000  00021ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029e28  00000000  00000000  00022bf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017df3  00000000  00000000  0004ca1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010586d  00000000  00000000  0006480d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b1  00000000  00000000  0016a07a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005598  00000000  00000000  0016a12c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  0016f6c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00000f7a  00000000  00000000  0016f73d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000020  00000000  00000000  001706b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000005c 	.word	0x2000005c
 8000214:	00000000 	.word	0x00000000
 8000218:	08005648 	.word	0x08005648

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000060 	.word	0x20000060
 8000234:	08005648 	.word	0x08005648

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000248:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800024c:	f000 b988 	b.w	8000560 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	468e      	mov	lr, r1
 8000270:	4604      	mov	r4, r0
 8000272:	4688      	mov	r8, r1
 8000274:	2b00      	cmp	r3, #0
 8000276:	d14a      	bne.n	800030e <__udivmoddi4+0xa6>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d962      	bls.n	8000344 <__udivmoddi4+0xdc>
 800027e:	fab2 f682 	clz	r6, r2
 8000282:	b14e      	cbz	r6, 8000298 <__udivmoddi4+0x30>
 8000284:	f1c6 0320 	rsb	r3, r6, #32
 8000288:	fa01 f806 	lsl.w	r8, r1, r6
 800028c:	fa20 f303 	lsr.w	r3, r0, r3
 8000290:	40b7      	lsls	r7, r6
 8000292:	ea43 0808 	orr.w	r8, r3, r8
 8000296:	40b4      	lsls	r4, r6
 8000298:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800029c:	fa1f fc87 	uxth.w	ip, r7
 80002a0:	fbb8 f1fe 	udiv	r1, r8, lr
 80002a4:	0c23      	lsrs	r3, r4, #16
 80002a6:	fb0e 8811 	mls	r8, lr, r1, r8
 80002aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002ae:	fb01 f20c 	mul.w	r2, r1, ip
 80002b2:	429a      	cmp	r2, r3
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0x62>
 80002b6:	18fb      	adds	r3, r7, r3
 80002b8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002bc:	f080 80ea 	bcs.w	8000494 <__udivmoddi4+0x22c>
 80002c0:	429a      	cmp	r2, r3
 80002c2:	f240 80e7 	bls.w	8000494 <__udivmoddi4+0x22c>
 80002c6:	3902      	subs	r1, #2
 80002c8:	443b      	add	r3, r7
 80002ca:	1a9a      	subs	r2, r3, r2
 80002cc:	b2a3      	uxth	r3, r4
 80002ce:	fbb2 f0fe 	udiv	r0, r2, lr
 80002d2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002da:	fb00 fc0c 	mul.w	ip, r0, ip
 80002de:	459c      	cmp	ip, r3
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0x8e>
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002e8:	f080 80d6 	bcs.w	8000498 <__udivmoddi4+0x230>
 80002ec:	459c      	cmp	ip, r3
 80002ee:	f240 80d3 	bls.w	8000498 <__udivmoddi4+0x230>
 80002f2:	443b      	add	r3, r7
 80002f4:	3802      	subs	r0, #2
 80002f6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002fa:	eba3 030c 	sub.w	r3, r3, ip
 80002fe:	2100      	movs	r1, #0
 8000300:	b11d      	cbz	r5, 800030a <__udivmoddi4+0xa2>
 8000302:	40f3      	lsrs	r3, r6
 8000304:	2200      	movs	r2, #0
 8000306:	e9c5 3200 	strd	r3, r2, [r5]
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	428b      	cmp	r3, r1
 8000310:	d905      	bls.n	800031e <__udivmoddi4+0xb6>
 8000312:	b10d      	cbz	r5, 8000318 <__udivmoddi4+0xb0>
 8000314:	e9c5 0100 	strd	r0, r1, [r5]
 8000318:	2100      	movs	r1, #0
 800031a:	4608      	mov	r0, r1
 800031c:	e7f5      	b.n	800030a <__udivmoddi4+0xa2>
 800031e:	fab3 f183 	clz	r1, r3
 8000322:	2900      	cmp	r1, #0
 8000324:	d146      	bne.n	80003b4 <__udivmoddi4+0x14c>
 8000326:	4573      	cmp	r3, lr
 8000328:	d302      	bcc.n	8000330 <__udivmoddi4+0xc8>
 800032a:	4282      	cmp	r2, r0
 800032c:	f200 8105 	bhi.w	800053a <__udivmoddi4+0x2d2>
 8000330:	1a84      	subs	r4, r0, r2
 8000332:	eb6e 0203 	sbc.w	r2, lr, r3
 8000336:	2001      	movs	r0, #1
 8000338:	4690      	mov	r8, r2
 800033a:	2d00      	cmp	r5, #0
 800033c:	d0e5      	beq.n	800030a <__udivmoddi4+0xa2>
 800033e:	e9c5 4800 	strd	r4, r8, [r5]
 8000342:	e7e2      	b.n	800030a <__udivmoddi4+0xa2>
 8000344:	2a00      	cmp	r2, #0
 8000346:	f000 8090 	beq.w	800046a <__udivmoddi4+0x202>
 800034a:	fab2 f682 	clz	r6, r2
 800034e:	2e00      	cmp	r6, #0
 8000350:	f040 80a4 	bne.w	800049c <__udivmoddi4+0x234>
 8000354:	1a8a      	subs	r2, r1, r2
 8000356:	0c03      	lsrs	r3, r0, #16
 8000358:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035c:	b280      	uxth	r0, r0
 800035e:	b2bc      	uxth	r4, r7
 8000360:	2101      	movs	r1, #1
 8000362:	fbb2 fcfe 	udiv	ip, r2, lr
 8000366:	fb0e 221c 	mls	r2, lr, ip, r2
 800036a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800036e:	fb04 f20c 	mul.w	r2, r4, ip
 8000372:	429a      	cmp	r2, r3
 8000374:	d907      	bls.n	8000386 <__udivmoddi4+0x11e>
 8000376:	18fb      	adds	r3, r7, r3
 8000378:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800037c:	d202      	bcs.n	8000384 <__udivmoddi4+0x11c>
 800037e:	429a      	cmp	r2, r3
 8000380:	f200 80e0 	bhi.w	8000544 <__udivmoddi4+0x2dc>
 8000384:	46c4      	mov	ip, r8
 8000386:	1a9b      	subs	r3, r3, r2
 8000388:	fbb3 f2fe 	udiv	r2, r3, lr
 800038c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000390:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000394:	fb02 f404 	mul.w	r4, r2, r4
 8000398:	429c      	cmp	r4, r3
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x144>
 800039c:	18fb      	adds	r3, r7, r3
 800039e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x142>
 80003a4:	429c      	cmp	r4, r3
 80003a6:	f200 80ca 	bhi.w	800053e <__udivmoddi4+0x2d6>
 80003aa:	4602      	mov	r2, r0
 80003ac:	1b1b      	subs	r3, r3, r4
 80003ae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003b2:	e7a5      	b.n	8000300 <__udivmoddi4+0x98>
 80003b4:	f1c1 0620 	rsb	r6, r1, #32
 80003b8:	408b      	lsls	r3, r1
 80003ba:	fa22 f706 	lsr.w	r7, r2, r6
 80003be:	431f      	orrs	r7, r3
 80003c0:	fa0e f401 	lsl.w	r4, lr, r1
 80003c4:	fa20 f306 	lsr.w	r3, r0, r6
 80003c8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003cc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003d0:	4323      	orrs	r3, r4
 80003d2:	fa00 f801 	lsl.w	r8, r0, r1
 80003d6:	fa1f fc87 	uxth.w	ip, r7
 80003da:	fbbe f0f9 	udiv	r0, lr, r9
 80003de:	0c1c      	lsrs	r4, r3, #16
 80003e0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003e4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003e8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003ec:	45a6      	cmp	lr, r4
 80003ee:	fa02 f201 	lsl.w	r2, r2, r1
 80003f2:	d909      	bls.n	8000408 <__udivmoddi4+0x1a0>
 80003f4:	193c      	adds	r4, r7, r4
 80003f6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003fa:	f080 809c 	bcs.w	8000536 <__udivmoddi4+0x2ce>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f240 8099 	bls.w	8000536 <__udivmoddi4+0x2ce>
 8000404:	3802      	subs	r0, #2
 8000406:	443c      	add	r4, r7
 8000408:	eba4 040e 	sub.w	r4, r4, lr
 800040c:	fa1f fe83 	uxth.w	lr, r3
 8000410:	fbb4 f3f9 	udiv	r3, r4, r9
 8000414:	fb09 4413 	mls	r4, r9, r3, r4
 8000418:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800041c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000420:	45a4      	cmp	ip, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x1ce>
 8000424:	193c      	adds	r4, r7, r4
 8000426:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800042a:	f080 8082 	bcs.w	8000532 <__udivmoddi4+0x2ca>
 800042e:	45a4      	cmp	ip, r4
 8000430:	d97f      	bls.n	8000532 <__udivmoddi4+0x2ca>
 8000432:	3b02      	subs	r3, #2
 8000434:	443c      	add	r4, r7
 8000436:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800043a:	eba4 040c 	sub.w	r4, r4, ip
 800043e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000442:	4564      	cmp	r4, ip
 8000444:	4673      	mov	r3, lr
 8000446:	46e1      	mov	r9, ip
 8000448:	d362      	bcc.n	8000510 <__udivmoddi4+0x2a8>
 800044a:	d05f      	beq.n	800050c <__udivmoddi4+0x2a4>
 800044c:	b15d      	cbz	r5, 8000466 <__udivmoddi4+0x1fe>
 800044e:	ebb8 0203 	subs.w	r2, r8, r3
 8000452:	eb64 0409 	sbc.w	r4, r4, r9
 8000456:	fa04 f606 	lsl.w	r6, r4, r6
 800045a:	fa22 f301 	lsr.w	r3, r2, r1
 800045e:	431e      	orrs	r6, r3
 8000460:	40cc      	lsrs	r4, r1
 8000462:	e9c5 6400 	strd	r6, r4, [r5]
 8000466:	2100      	movs	r1, #0
 8000468:	e74f      	b.n	800030a <__udivmoddi4+0xa2>
 800046a:	fbb1 fcf2 	udiv	ip, r1, r2
 800046e:	0c01      	lsrs	r1, r0, #16
 8000470:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000474:	b280      	uxth	r0, r0
 8000476:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800047a:	463b      	mov	r3, r7
 800047c:	4638      	mov	r0, r7
 800047e:	463c      	mov	r4, r7
 8000480:	46b8      	mov	r8, r7
 8000482:	46be      	mov	lr, r7
 8000484:	2620      	movs	r6, #32
 8000486:	fbb1 f1f7 	udiv	r1, r1, r7
 800048a:	eba2 0208 	sub.w	r2, r2, r8
 800048e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000492:	e766      	b.n	8000362 <__udivmoddi4+0xfa>
 8000494:	4601      	mov	r1, r0
 8000496:	e718      	b.n	80002ca <__udivmoddi4+0x62>
 8000498:	4610      	mov	r0, r2
 800049a:	e72c      	b.n	80002f6 <__udivmoddi4+0x8e>
 800049c:	f1c6 0220 	rsb	r2, r6, #32
 80004a0:	fa2e f302 	lsr.w	r3, lr, r2
 80004a4:	40b7      	lsls	r7, r6
 80004a6:	40b1      	lsls	r1, r6
 80004a8:	fa20 f202 	lsr.w	r2, r0, r2
 80004ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b0:	430a      	orrs	r2, r1
 80004b2:	fbb3 f8fe 	udiv	r8, r3, lr
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	fb0e 3318 	mls	r3, lr, r8, r3
 80004bc:	0c11      	lsrs	r1, r2, #16
 80004be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004c2:	fb08 f904 	mul.w	r9, r8, r4
 80004c6:	40b0      	lsls	r0, r6
 80004c8:	4589      	cmp	r9, r1
 80004ca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ce:	b280      	uxth	r0, r0
 80004d0:	d93e      	bls.n	8000550 <__udivmoddi4+0x2e8>
 80004d2:	1879      	adds	r1, r7, r1
 80004d4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004d8:	d201      	bcs.n	80004de <__udivmoddi4+0x276>
 80004da:	4589      	cmp	r9, r1
 80004dc:	d81f      	bhi.n	800051e <__udivmoddi4+0x2b6>
 80004de:	eba1 0109 	sub.w	r1, r1, r9
 80004e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e6:	fb09 f804 	mul.w	r8, r9, r4
 80004ea:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ee:	b292      	uxth	r2, r2
 80004f0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004f4:	4542      	cmp	r2, r8
 80004f6:	d229      	bcs.n	800054c <__udivmoddi4+0x2e4>
 80004f8:	18ba      	adds	r2, r7, r2
 80004fa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004fe:	d2c4      	bcs.n	800048a <__udivmoddi4+0x222>
 8000500:	4542      	cmp	r2, r8
 8000502:	d2c2      	bcs.n	800048a <__udivmoddi4+0x222>
 8000504:	f1a9 0102 	sub.w	r1, r9, #2
 8000508:	443a      	add	r2, r7
 800050a:	e7be      	b.n	800048a <__udivmoddi4+0x222>
 800050c:	45f0      	cmp	r8, lr
 800050e:	d29d      	bcs.n	800044c <__udivmoddi4+0x1e4>
 8000510:	ebbe 0302 	subs.w	r3, lr, r2
 8000514:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000518:	3801      	subs	r0, #1
 800051a:	46e1      	mov	r9, ip
 800051c:	e796      	b.n	800044c <__udivmoddi4+0x1e4>
 800051e:	eba7 0909 	sub.w	r9, r7, r9
 8000522:	4449      	add	r1, r9
 8000524:	f1a8 0c02 	sub.w	ip, r8, #2
 8000528:	fbb1 f9fe 	udiv	r9, r1, lr
 800052c:	fb09 f804 	mul.w	r8, r9, r4
 8000530:	e7db      	b.n	80004ea <__udivmoddi4+0x282>
 8000532:	4673      	mov	r3, lr
 8000534:	e77f      	b.n	8000436 <__udivmoddi4+0x1ce>
 8000536:	4650      	mov	r0, sl
 8000538:	e766      	b.n	8000408 <__udivmoddi4+0x1a0>
 800053a:	4608      	mov	r0, r1
 800053c:	e6fd      	b.n	800033a <__udivmoddi4+0xd2>
 800053e:	443b      	add	r3, r7
 8000540:	3a02      	subs	r2, #2
 8000542:	e733      	b.n	80003ac <__udivmoddi4+0x144>
 8000544:	f1ac 0c02 	sub.w	ip, ip, #2
 8000548:	443b      	add	r3, r7
 800054a:	e71c      	b.n	8000386 <__udivmoddi4+0x11e>
 800054c:	4649      	mov	r1, r9
 800054e:	e79c      	b.n	800048a <__udivmoddi4+0x222>
 8000550:	eba1 0109 	sub.w	r1, r1, r9
 8000554:	46c4      	mov	ip, r8
 8000556:	fbb1 f9fe 	udiv	r9, r1, lr
 800055a:	fb09 f804 	mul.w	r8, r9, r4
 800055e:	e7c4      	b.n	80004ea <__udivmoddi4+0x282>

08000560 <__aeabi_idiv0>:
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <control_step>:
uint32_t ADC_val = 0;
uint32_t dac_value = 0;
float phi_out = 0;
float Vout = 0;
float Vin = 0;
void control_step(void) {
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 800056a:	486f      	ldr	r0, [pc, #444]	@ (8000728 <control_step+0x1c4>)
 800056c:	f000 ffd4 	bl	8001518 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000570:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000574:	486c      	ldr	r0, [pc, #432]	@ (8000728 <control_step+0x1c4>)
 8000576:	f001 f8d1 	bl	800171c <HAL_ADC_PollForConversion>
    ADC_val = HAL_ADC_GetValue(&hadc1);
 800057a:	486b      	ldr	r0, [pc, #428]	@ (8000728 <control_step+0x1c4>)
 800057c:	f001 fa69 	bl	8001a52 <HAL_ADC_GetValue>
 8000580:	4603      	mov	r3, r0
 8000582:	4a6a      	ldr	r2, [pc, #424]	@ (800072c <control_step+0x1c8>)
 8000584:	6013      	str	r3, [r2, #0]
    HAL_ADC_Stop(&hadc1);
 8000586:	4868      	ldr	r0, [pc, #416]	@ (8000728 <control_step+0x1c4>)
 8000588:	f001 f894 	bl	80016b4 <HAL_ADC_Stop>

    Vin = (ADC_val / 4095.0f) * VREF;
 800058c:	4b67      	ldr	r3, [pc, #412]	@ (800072c <control_step+0x1c8>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	ee07 3a90 	vmov	s15, r3
 8000594:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000598:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8000730 <control_step+0x1cc>
 800059c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80005a0:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8000734 <control_step+0x1d0>
 80005a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005a8:	4b63      	ldr	r3, [pc, #396]	@ (8000738 <control_step+0x1d4>)
 80005aa:	edc3 7a00 	vstr	s15, [r3]
    float p = Vin; // * params.sens_p; // Pa
 80005ae:	4b62      	ldr	r3, [pc, #392]	@ (8000738 <control_step+0x1d4>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	607b      	str	r3, [r7, #4]

    input_f32 = p;
 80005b4:	4a61      	ldr	r2, [pc, #388]	@ (800073c <control_step+0x1d8>)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	6013      	str	r3, [r2, #0]
    /**
     * Filter the signal
     */
    arm_biquad_cascade_df2T_f32(&S, &input_f32, &output_f32, 1);
 80005ba:	2301      	movs	r3, #1
 80005bc:	4a60      	ldr	r2, [pc, #384]	@ (8000740 <control_step+0x1dc>)
 80005be:	495f      	ldr	r1, [pc, #380]	@ (800073c <control_step+0x1d8>)
 80005c0:	4860      	ldr	r0, [pc, #384]	@ (8000744 <control_step+0x1e0>)
 80005c2:	f004 fc5d 	bl	8004e80 <arm_biquad_cascade_df2T_f32>

    /* Filter output (Theta_d(p)) */
    Vout = output_f32 * 22; //22; // * 100 * params.Sd / params.Bl;
 80005c6:	4b5e      	ldr	r3, [pc, #376]	@ (8000740 <control_step+0x1dc>)
 80005c8:	edd3 7a00 	vldr	s15, [r3]
 80005cc:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 80005d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005d4:	4b5c      	ldr	r3, [pc, #368]	@ (8000748 <control_step+0x1e4>)
 80005d6:	edc3 7a00 	vstr	s15, [r3]

    if (Vout < - VREF * 0.5f) Vout = - VREF * 0.5f;
 80005da:	4b5b      	ldr	r3, [pc, #364]	@ (8000748 <control_step+0x1e4>)
 80005dc:	edd3 7a00 	vldr	s15, [r3]
 80005e0:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 800074c <control_step+0x1e8>
 80005e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005ec:	d502      	bpl.n	80005f4 <control_step+0x90>
 80005ee:	4b56      	ldr	r3, [pc, #344]	@ (8000748 <control_step+0x1e4>)
 80005f0:	4a57      	ldr	r2, [pc, #348]	@ (8000750 <control_step+0x1ec>)
 80005f2:	601a      	str	r2, [r3, #0]
    if (Vout > VREF * 0.5f) Vout = VREF * 0.5f;
 80005f4:	4b54      	ldr	r3, [pc, #336]	@ (8000748 <control_step+0x1e4>)
 80005f6:	edd3 7a00 	vldr	s15, [r3]
 80005fa:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8000754 <control_step+0x1f0>
 80005fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000606:	dd02      	ble.n	800060e <control_step+0xaa>
 8000608:	4b4f      	ldr	r3, [pc, #316]	@ (8000748 <control_step+0x1e4>)
 800060a:	4a53      	ldr	r2, [pc, #332]	@ (8000758 <control_step+0x1f4>)
 800060c:	601a      	str	r2, [r3, #0]


    /* Detect instability */
    bool unstable =
        isnan(output_f32) ||
 800060e:	4b4c      	ldr	r3, [pc, #304]	@ (8000740 <control_step+0x1dc>)
 8000610:	edd3 7a00 	vldr	s15, [r3]
        isinf(output_f32) ||
 8000614:	eef4 7a67 	vcmp.f32	s15, s15
 8000618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800061c:	d61f      	bvs.n	800065e <control_step+0xfa>
 800061e:	4b48      	ldr	r3, [pc, #288]	@ (8000740 <control_step+0x1dc>)
 8000620:	edd3 7a00 	vldr	s15, [r3]
 8000624:	eef0 7ae7 	vabs.f32	s15, s15
 8000628:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800075c <control_step+0x1f8>
 800062c:	eef4 7a47 	vcmp.f32	s15, s14
 8000630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000634:	bfd4      	ite	le
 8000636:	2301      	movle	r3, #1
 8000638:	2300      	movgt	r3, #0
 800063a:	b2db      	uxtb	r3, r3
 800063c:	f083 0301 	eor.w	r3, r3, #1
 8000640:	b2db      	uxtb	r3, r3
 8000642:	2b00      	cmp	r3, #0
 8000644:	d10b      	bne.n	800065e <control_step+0xfa>
        fabsf(output_f32) > 5.0f;
 8000646:	4b3e      	ldr	r3, [pc, #248]	@ (8000740 <control_step+0x1dc>)
 8000648:	edd3 7a00 	vldr	s15, [r3]
 800064c:	eef0 7ae7 	vabs.f32	s15, s15
        isinf(output_f32) ||
 8000650:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8000654:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800065c:	dd01      	ble.n	8000662 <control_step+0xfe>
 800065e:	2301      	movs	r3, #1
 8000660:	e000      	b.n	8000664 <control_step+0x100>
 8000662:	2300      	movs	r3, #0
    bool unstable =
 8000664:	70fb      	strb	r3, [r7, #3]
 8000666:	78fb      	ldrb	r3, [r7, #3]
 8000668:	f003 0301 	and.w	r3, r3, #1
 800066c:	70fb      	strb	r3, [r7, #3]

    if (unstable) {
 800066e:	78fb      	ldrb	r3, [r7, #3]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d008      	beq.n	8000686 <control_step+0x122>
        memset(biquad_state, 0, sizeof(biquad_state));
 8000674:	2210      	movs	r2, #16
 8000676:	2100      	movs	r1, #0
 8000678:	4839      	ldr	r0, [pc, #228]	@ (8000760 <control_step+0x1fc>)
 800067a:	f004 fdcb 	bl	8005214 <memset>
        Vout = 0.0f;
 800067e:	4b32      	ldr	r3, [pc, #200]	@ (8000748 <control_step+0x1e4>)
 8000680:	f04f 0200 	mov.w	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
    }

    /* Centered output around mid-rail (1.65 V) */
    float Vcenter = Vout + VREF * 0.5f;
 8000686:	4b30      	ldr	r3, [pc, #192]	@ (8000748 <control_step+0x1e4>)
 8000688:	edd3 7a00 	vldr	s15, [r3]
 800068c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8000754 <control_step+0x1f0>
 8000690:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000694:	edc7 7a03 	vstr	s15, [r7, #12]
    if (Vcenter < 0.0f)   Vcenter = 0.0f;
 8000698:	edd7 7a03 	vldr	s15, [r7, #12]
 800069c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80006a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006a4:	d502      	bpl.n	80006ac <control_step+0x148>
 80006a6:	f04f 0300 	mov.w	r3, #0
 80006aa:	60fb      	str	r3, [r7, #12]
    if (Vcenter > VREF)   Vcenter = VREF;
 80006ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80006b0:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8000734 <control_step+0x1d0>
 80006b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006bc:	dd01      	ble.n	80006c2 <control_step+0x15e>
 80006be:	4b29      	ldr	r3, [pc, #164]	@ (8000764 <control_step+0x200>)
 80006c0:	60fb      	str	r3, [r7, #12]

    /* Clipped output */
    float Vclipped = Vout;
 80006c2:	4b21      	ldr	r3, [pc, #132]	@ (8000748 <control_step+0x1e4>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	60bb      	str	r3, [r7, #8]
    if (Vclipped < 0.0f)  Vclipped = 0.0f;
 80006c8:	edd7 7a02 	vldr	s15, [r7, #8]
 80006cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80006d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006d4:	d502      	bpl.n	80006dc <control_step+0x178>
 80006d6:	f04f 0300 	mov.w	r3, #0
 80006da:	60bb      	str	r3, [r7, #8]
    if (Vclipped > VREF)  Vclipped = VREF;
 80006dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80006e0:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8000734 <control_step+0x1d0>
 80006e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ec:	dd01      	ble.n	80006f2 <control_step+0x18e>
 80006ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000764 <control_step+0x200>)
 80006f0:	60bb      	str	r3, [r7, #8]

    /* DAC output */
//    dac_value = (uint32_t)((Vclipped / VREF) * 4095.0f);
    dac_value = (uint32_t)((Vcenter / VREF) * 4095.0f);
 80006f2:	ed97 7a03 	vldr	s14, [r7, #12]
 80006f6:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8000734 <control_step+0x1d0>
 80006fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006fe:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000730 <control_step+0x1cc>
 8000702:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000706:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800070a:	ee17 2a90 	vmov	r2, s15
 800070e:	4b16      	ldr	r3, [pc, #88]	@ (8000768 <control_step+0x204>)
 8000710:	601a      	str	r2, [r3, #0]
//    if (ADC_val < 200.0f && Vout < 0.01 && dac_value > 2000.0f) dac_value = 0.0f;
    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, dac_value);
 8000712:	4b15      	ldr	r3, [pc, #84]	@ (8000768 <control_step+0x204>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	2200      	movs	r2, #0
 8000718:	2110      	movs	r1, #16
 800071a:	4814      	ldr	r0, [pc, #80]	@ (800076c <control_step+0x208>)
 800071c:	f001 fd80 	bl	8002220 <HAL_DAC_SetValue>
}
 8000720:	bf00      	nop
 8000722:	3710      	adds	r7, #16
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000078 	.word	0x20000078
 800072c:	20000754 	.word	0x20000754
 8000730:	457ff000 	.word	0x457ff000
 8000734:	40533333 	.word	0x40533333
 8000738:	20000760 	.word	0x20000760
 800073c:	2000071c 	.word	0x2000071c
 8000740:	20000720 	.word	0x20000720
 8000744:	20000748 	.word	0x20000748
 8000748:	2000075c 	.word	0x2000075c
 800074c:	bfd33333 	.word	0xbfd33333
 8000750:	bfd33333 	.word	0xbfd33333
 8000754:	3fd33333 	.word	0x3fd33333
 8000758:	3fd33333 	.word	0x3fd33333
 800075c:	7f7fffff 	.word	0x7f7fffff
 8000760:	20000738 	.word	0x20000738
 8000764:	40533333 	.word	0x40533333
 8000768:	20000758 	.word	0x20000758
 800076c:	200000c0 	.word	0x200000c0

08000770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000774:	f000 fe0b 	bl	800138e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000778:	f000 f876 	bl	8000868 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077c:	f000 f9f4 	bl	8000b68 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000780:	f000 f994 	bl	8000aac <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000784:	f000 f9c2 	bl	8000b0c <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000788:	f000 f8de 	bl	8000948 <MX_ADC1_Init>
  MX_TIM6_Init();
 800078c:	f000 f958 	bl	8000a40 <MX_TIM6_Init>
  MX_DAC_Init();
 8000790:	f000 f92c 	bl	80009ec <MX_DAC_Init>
  /* USER CODE BEGIN 2 */

  init_params(&params);
 8000794:	482d      	ldr	r0, [pc, #180]	@ (800084c <main+0xdc>)
 8000796:	f000 fae9 	bl	8000d6c <init_params>

  filter_state.b0 = params.b0;
 800079a:	4b2c      	ldr	r3, [pc, #176]	@ (800084c <main+0xdc>)
 800079c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800079e:	4a2c      	ldr	r2, [pc, #176]	@ (8000850 <main+0xe0>)
 80007a0:	6013      	str	r3, [r2, #0]
  filter_state.b1 = params.b1;
 80007a2:	4b2a      	ldr	r3, [pc, #168]	@ (800084c <main+0xdc>)
 80007a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80007a6:	4a2a      	ldr	r2, [pc, #168]	@ (8000850 <main+0xe0>)
 80007a8:	6053      	str	r3, [r2, #4]
  filter_state.b2 = params.b2;
 80007aa:	4b28      	ldr	r3, [pc, #160]	@ (800084c <main+0xdc>)
 80007ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ae:	4a28      	ldr	r2, [pc, #160]	@ (8000850 <main+0xe0>)
 80007b0:	6093      	str	r3, [r2, #8]
  filter_state.a0 = params.a0;
 80007b2:	4b26      	ldr	r3, [pc, #152]	@ (800084c <main+0xdc>)
 80007b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b6:	4a26      	ldr	r2, [pc, #152]	@ (8000850 <main+0xe0>)
 80007b8:	60d3      	str	r3, [r2, #12]
  filter_state.a1 = params.a1;
 80007ba:	4b24      	ldr	r3, [pc, #144]	@ (800084c <main+0xdc>)
 80007bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80007be:	4a24      	ldr	r2, [pc, #144]	@ (8000850 <main+0xe0>)
 80007c0:	6113      	str	r3, [r2, #16]
  filter_state.a2 = params.a2;
 80007c2:	4b22      	ldr	r3, [pc, #136]	@ (800084c <main+0xdc>)
 80007c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80007c6:	4a22      	ldr	r2, [pc, #136]	@ (8000850 <main+0xe0>)
 80007c8:	6153      	str	r3, [r2, #20]

  filter_state.p1 = 0.0f;
 80007ca:	4b21      	ldr	r3, [pc, #132]	@ (8000850 <main+0xe0>)
 80007cc:	f04f 0200 	mov.w	r2, #0
 80007d0:	619a      	str	r2, [r3, #24]
  filter_state.p2 = 0.0f;
 80007d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000850 <main+0xe0>)
 80007d4:	f04f 0200 	mov.w	r2, #0
 80007d8:	61da      	str	r2, [r3, #28]
  filter_state.v1 = 0.0f;
 80007da:	4b1d      	ldr	r3, [pc, #116]	@ (8000850 <main+0xe0>)
 80007dc:	f04f 0200 	mov.w	r2, #0
 80007e0:	621a      	str	r2, [r3, #32]
  filter_state.v2 = 0.0f;
 80007e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000850 <main+0xe0>)
 80007e4:	f04f 0200 	mov.w	r2, #0
 80007e8:	625a      	str	r2, [r3, #36]	@ 0x24
//  biquad_coeffs[2] = params.b2 / params.a0;
//  biquad_coeffs[3] = -params.a1 / params.a0;
//  biquad_coeffs[4] = -params.a2 / params.a0;


  biquad_coeffs[0] = params.bz[0];
 80007ea:	4b18      	ldr	r3, [pc, #96]	@ (800084c <main+0xdc>)
 80007ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80007ee:	4a19      	ldr	r2, [pc, #100]	@ (8000854 <main+0xe4>)
 80007f0:	6013      	str	r3, [r2, #0]
  biquad_coeffs[1] = params.bz[1];
 80007f2:	4b16      	ldr	r3, [pc, #88]	@ (800084c <main+0xdc>)
 80007f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80007f6:	4a17      	ldr	r2, [pc, #92]	@ (8000854 <main+0xe4>)
 80007f8:	6053      	str	r3, [r2, #4]
  biquad_coeffs[2] = params.bz[2];
 80007fa:	4b14      	ldr	r3, [pc, #80]	@ (800084c <main+0xdc>)
 80007fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007fe:	4a15      	ldr	r2, [pc, #84]	@ (8000854 <main+0xe4>)
 8000800:	6093      	str	r3, [r2, #8]
  biquad_coeffs[3] = -params.az[1];   // CMSIS requires the sign flip
 8000802:	4b12      	ldr	r3, [pc, #72]	@ (800084c <main+0xdc>)
 8000804:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8000808:	eef1 7a67 	vneg.f32	s15, s15
 800080c:	4b11      	ldr	r3, [pc, #68]	@ (8000854 <main+0xe4>)
 800080e:	edc3 7a03 	vstr	s15, [r3, #12]
  biquad_coeffs[4] = -params.az[2];
 8000812:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <main+0xdc>)
 8000814:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 8000818:	eef1 7a67 	vneg.f32	s15, s15
 800081c:	4b0d      	ldr	r3, [pc, #52]	@ (8000854 <main+0xe4>)
 800081e:	edc3 7a04 	vstr	s15, [r3, #16]
//  biquad_coeffs[1] = -3.850030080815e-06;  // b1
//  biquad_coeffs[2] = 1.164216312548e-05;  // b2
//  biquad_coeffs[3] = 1.995496902269e+00;  // -a1
//  biquad_coeffs[4] = -9.985495606274e-01;

  memset(biquad_state, 0, sizeof(biquad_state));
 8000822:	2210      	movs	r2, #16
 8000824:	2100      	movs	r1, #0
 8000826:	480c      	ldr	r0, [pc, #48]	@ (8000858 <main+0xe8>)
 8000828:	f004 fcf4 	bl	8005214 <memset>

  HAL_ADC_Start(&hadc1);
 800082c:	480b      	ldr	r0, [pc, #44]	@ (800085c <main+0xec>)
 800082e:	f000 fe73 	bl	8001518 <HAL_ADC_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 8000832:	2110      	movs	r1, #16
 8000834:	480a      	ldr	r0, [pc, #40]	@ (8000860 <main+0xf0>)
 8000836:	f001 fc9c 	bl	8002172 <HAL_DAC_Start>

  arm_biquad_cascade_df2T_init_f32(&S, NUM_STAGES, biquad_coeffs, biquad_state);
 800083a:	4b07      	ldr	r3, [pc, #28]	@ (8000858 <main+0xe8>)
 800083c:	4a05      	ldr	r2, [pc, #20]	@ (8000854 <main+0xe4>)
 800083e:	2101      	movs	r1, #1
 8000840:	4808      	ldr	r0, [pc, #32]	@ (8000864 <main+0xf4>)
 8000842:	f004 fcd9 	bl	80051f8 <arm_biquad_cascade_df2T_init_f32>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	   control_step();
 8000846:	f7ff fe8d 	bl	8000564 <control_step>
 800084a:	e7fc      	b.n	8000846 <main+0xd6>
 800084c:	200006b0 	.word	0x200006b0
 8000850:	20000688 	.word	0x20000688
 8000854:	20000724 	.word	0x20000724
 8000858:	20000738 	.word	0x20000738
 800085c:	20000078 	.word	0x20000078
 8000860:	200000c0 	.word	0x200000c0
 8000864:	20000748 	.word	0x20000748

08000868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b094      	sub	sp, #80	@ 0x50
 800086c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086e:	f107 031c 	add.w	r3, r7, #28
 8000872:	2234      	movs	r2, #52	@ 0x34
 8000874:	2100      	movs	r1, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f004 fccc 	bl	8005214 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800087c:	f107 0308 	add.w	r3, r7, #8
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	605a      	str	r2, [r3, #4]
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	60da      	str	r2, [r3, #12]
 800088a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800088c:	f002 f84c 	bl	8002928 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000890:	4b2b      	ldr	r3, [pc, #172]	@ (8000940 <SystemClock_Config+0xd8>)
 8000892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000894:	4a2a      	ldr	r2, [pc, #168]	@ (8000940 <SystemClock_Config+0xd8>)
 8000896:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800089a:	6413      	str	r3, [r2, #64]	@ 0x40
 800089c:	4b28      	ldr	r3, [pc, #160]	@ (8000940 <SystemClock_Config+0xd8>)
 800089e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008a4:	607b      	str	r3, [r7, #4]
 80008a6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008a8:	4b26      	ldr	r3, [pc, #152]	@ (8000944 <SystemClock_Config+0xdc>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a25      	ldr	r2, [pc, #148]	@ (8000944 <SystemClock_Config+0xdc>)
 80008ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80008b2:	6013      	str	r3, [r2, #0]
 80008b4:	4b23      	ldr	r3, [pc, #140]	@ (8000944 <SystemClock_Config+0xdc>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008bc:	603b      	str	r3, [r7, #0]
 80008be:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008c0:	2301      	movs	r3, #1
 80008c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80008c4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80008c8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ca:	2302      	movs	r3, #2
 80008cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008d4:	2304      	movs	r3, #4
 80008d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 80008d8:	23d8      	movs	r3, #216	@ 0xd8
 80008da:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008dc:	2302      	movs	r3, #2
 80008de:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80008e0:	2309      	movs	r3, #9
 80008e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008e4:	2302      	movs	r3, #2
 80008e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e8:	f107 031c 	add.w	r3, r7, #28
 80008ec:	4618      	mov	r0, r3
 80008ee:	f002 f87b 	bl	80029e8 <HAL_RCC_OscConfig>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008f8:	f000 fa32 	bl	8000d60 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80008fc:	f002 f824 	bl	8002948 <HAL_PWREx_EnableOverDrive>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000906:	f000 fa2b 	bl	8000d60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800090a:	230f      	movs	r3, #15
 800090c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800090e:	2302      	movs	r3, #2
 8000910:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000912:	2300      	movs	r3, #0
 8000914:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000916:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800091a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800091c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000920:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000922:	f107 0308 	add.w	r3, r7, #8
 8000926:	2107      	movs	r1, #7
 8000928:	4618      	mov	r0, r3
 800092a:	f002 fb0b 	bl	8002f44 <HAL_RCC_ClockConfig>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000934:	f000 fa14 	bl	8000d60 <Error_Handler>
  }
}
 8000938:	bf00      	nop
 800093a:	3750      	adds	r7, #80	@ 0x50
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	40023800 	.word	0x40023800
 8000944:	40007000 	.word	0x40007000

08000948 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800094e:	463b      	mov	r3, r7
 8000950:	2200      	movs	r2, #0
 8000952:	601a      	str	r2, [r3, #0]
 8000954:	605a      	str	r2, [r3, #4]
 8000956:	609a      	str	r2, [r3, #8]
 8000958:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800095a:	4b21      	ldr	r3, [pc, #132]	@ (80009e0 <MX_ADC1_Init+0x98>)
 800095c:	4a21      	ldr	r2, [pc, #132]	@ (80009e4 <MX_ADC1_Init+0x9c>)
 800095e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000960:	4b1f      	ldr	r3, [pc, #124]	@ (80009e0 <MX_ADC1_Init+0x98>)
 8000962:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000966:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000968:	4b1d      	ldr	r3, [pc, #116]	@ (80009e0 <MX_ADC1_Init+0x98>)
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800096e:	4b1c      	ldr	r3, [pc, #112]	@ (80009e0 <MX_ADC1_Init+0x98>)
 8000970:	2200      	movs	r2, #0
 8000972:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000974:	4b1a      	ldr	r3, [pc, #104]	@ (80009e0 <MX_ADC1_Init+0x98>)
 8000976:	2200      	movs	r2, #0
 8000978:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800097a:	4b19      	ldr	r3, [pc, #100]	@ (80009e0 <MX_ADC1_Init+0x98>)
 800097c:	2200      	movs	r2, #0
 800097e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000982:	4b17      	ldr	r3, [pc, #92]	@ (80009e0 <MX_ADC1_Init+0x98>)
 8000984:	2200      	movs	r2, #0
 8000986:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000988:	4b15      	ldr	r3, [pc, #84]	@ (80009e0 <MX_ADC1_Init+0x98>)
 800098a:	4a17      	ldr	r2, [pc, #92]	@ (80009e8 <MX_ADC1_Init+0xa0>)
 800098c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800098e:	4b14      	ldr	r3, [pc, #80]	@ (80009e0 <MX_ADC1_Init+0x98>)
 8000990:	2200      	movs	r2, #0
 8000992:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000994:	4b12      	ldr	r3, [pc, #72]	@ (80009e0 <MX_ADC1_Init+0x98>)
 8000996:	2201      	movs	r2, #1
 8000998:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800099a:	4b11      	ldr	r3, [pc, #68]	@ (80009e0 <MX_ADC1_Init+0x98>)
 800099c:	2200      	movs	r2, #0
 800099e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009a2:	4b0f      	ldr	r3, [pc, #60]	@ (80009e0 <MX_ADC1_Init+0x98>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009a8:	480d      	ldr	r0, [pc, #52]	@ (80009e0 <MX_ADC1_Init+0x98>)
 80009aa:	f000 fd71 	bl	8001490 <HAL_ADC_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80009b4:	f000 f9d4 	bl	8000d60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80009b8:	2303      	movs	r3, #3
 80009ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009bc:	2301      	movs	r3, #1
 80009be:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80009c0:	2300      	movs	r3, #0
 80009c2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009c4:	463b      	mov	r3, r7
 80009c6:	4619      	mov	r1, r3
 80009c8:	4805      	ldr	r0, [pc, #20]	@ (80009e0 <MX_ADC1_Init+0x98>)
 80009ca:	f001 f86d 	bl	8001aa8 <HAL_ADC_ConfigChannel>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80009d4:	f000 f9c4 	bl	8000d60 <Error_Handler>
//  HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
//  HAL_NVIC_EnableIRQ(ADC_IRQn);

  /* USER CODE END ADC1_Init 2 */

}
 80009d8:	bf00      	nop
 80009da:	3710      	adds	r7, #16
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	20000078 	.word	0x20000078
 80009e4:	40012000 	.word	0x40012000
 80009e8:	0f000001 	.word	0x0f000001

080009ec <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80009f2:	463b      	mov	r3, r7
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80009fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000a38 <MX_DAC_Init+0x4c>)
 80009fc:	4a0f      	ldr	r2, [pc, #60]	@ (8000a3c <MX_DAC_Init+0x50>)
 80009fe:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000a00:	480d      	ldr	r0, [pc, #52]	@ (8000a38 <MX_DAC_Init+0x4c>)
 8000a02:	f001 fb94 	bl	800212e <HAL_DAC_Init>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000a0c:	f000 f9a8 	bl	8000d60 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000a10:	2300      	movs	r3, #0
 8000a12:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000a14:	2300      	movs	r3, #0
 8000a16:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000a18:	463b      	mov	r3, r7
 8000a1a:	2210      	movs	r2, #16
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4806      	ldr	r0, [pc, #24]	@ (8000a38 <MX_DAC_Init+0x4c>)
 8000a20:	f001 fc28 	bl	8002274 <HAL_DAC_ConfigChannel>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000a2a:	f000 f999 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	200000c0 	.word	0x200000c0
 8000a3c:	40007400 	.word	0x40007400

08000a40 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a46:	1d3b      	adds	r3, r7, #4
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000a50:	4b14      	ldr	r3, [pc, #80]	@ (8000aa4 <MX_TIM6_Init+0x64>)
 8000a52:	4a15      	ldr	r2, [pc, #84]	@ (8000aa8 <MX_TIM6_Init+0x68>)
 8000a54:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000a56:	4b13      	ldr	r3, [pc, #76]	@ (8000aa4 <MX_TIM6_Init+0x64>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a5c:	4b11      	ldr	r3, [pc, #68]	@ (8000aa4 <MX_TIM6_Init+0x64>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 539;
 8000a62:	4b10      	ldr	r3, [pc, #64]	@ (8000aa4 <MX_TIM6_Init+0x64>)
 8000a64:	f240 221b 	movw	r2, #539	@ 0x21b
 8000a68:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa4 <MX_TIM6_Init+0x64>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000a70:	480c      	ldr	r0, [pc, #48]	@ (8000aa4 <MX_TIM6_Init+0x64>)
 8000a72:	f003 f8b5 	bl	8003be0 <HAL_TIM_Base_Init>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000a7c:	f000 f970 	bl	8000d60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a80:	2320      	movs	r3, #32
 8000a82:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a84:	2300      	movs	r3, #0
 8000a86:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4805      	ldr	r0, [pc, #20]	@ (8000aa4 <MX_TIM6_Init+0x64>)
 8000a8e:	f003 f9a5 	bl	8003ddc <HAL_TIMEx_MasterConfigSynchronization>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000a98:	f000 f962 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000a9c:	bf00      	nop
 8000a9e:	3710      	adds	r7, #16
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	200000d4 	.word	0x200000d4
 8000aa8:	40001000 	.word	0x40001000

08000aac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ab0:	4b14      	ldr	r3, [pc, #80]	@ (8000b04 <MX_USART3_UART_Init+0x58>)
 8000ab2:	4a15      	ldr	r2, [pc, #84]	@ (8000b08 <MX_USART3_UART_Init+0x5c>)
 8000ab4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ab6:	4b13      	ldr	r3, [pc, #76]	@ (8000b04 <MX_USART3_UART_Init+0x58>)
 8000ab8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000abc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000abe:	4b11      	ldr	r3, [pc, #68]	@ (8000b04 <MX_USART3_UART_Init+0x58>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b04 <MX_USART3_UART_Init+0x58>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000aca:	4b0e      	ldr	r3, [pc, #56]	@ (8000b04 <MX_USART3_UART_Init+0x58>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b04 <MX_USART3_UART_Init+0x58>)
 8000ad2:	220c      	movs	r2, #12
 8000ad4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b04 <MX_USART3_UART_Init+0x58>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000adc:	4b09      	ldr	r3, [pc, #36]	@ (8000b04 <MX_USART3_UART_Init+0x58>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ae2:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <MX_USART3_UART_Init+0x58>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ae8:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <MX_USART3_UART_Init+0x58>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000aee:	4805      	ldr	r0, [pc, #20]	@ (8000b04 <MX_USART3_UART_Init+0x58>)
 8000af0:	f003 fa02 	bl	8003ef8 <HAL_UART_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000afa:	f000 f931 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000120 	.word	0x20000120
 8000b08:	40004800 	.word	0x40004800

08000b0c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000b10:	4b14      	ldr	r3, [pc, #80]	@ (8000b64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b12:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b16:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000b18:	4b12      	ldr	r3, [pc, #72]	@ (8000b64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b1a:	2206      	movs	r2, #6
 8000b1c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000b1e:	4b11      	ldr	r3, [pc, #68]	@ (8000b64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b20:	2202      	movs	r2, #2
 8000b22:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000b24:	4b0f      	ldr	r3, [pc, #60]	@ (8000b64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b2c:	2202      	movs	r2, #2
 8000b2e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000b30:	4b0c      	ldr	r3, [pc, #48]	@ (8000b64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b32:	2201      	movs	r2, #1
 8000b34:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000b36:	4b0b      	ldr	r3, [pc, #44]	@ (8000b64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000b3c:	4b09      	ldr	r3, [pc, #36]	@ (8000b64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000b42:	4b08      	ldr	r3, [pc, #32]	@ (8000b64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000b48:	4b06      	ldr	r3, [pc, #24]	@ (8000b64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000b4e:	4805      	ldr	r0, [pc, #20]	@ (8000b64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b50:	f001 fdaf 	bl	80026b2 <HAL_PCD_Init>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000b5a:	f000 f901 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000b5e:	bf00      	nop
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	200001a8 	.word	0x200001a8

08000b68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08c      	sub	sp, #48	@ 0x30
 8000b6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6e:	f107 031c 	add.w	r3, r7, #28
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]
 8000b78:	609a      	str	r2, [r3, #8]
 8000b7a:	60da      	str	r2, [r3, #12]
 8000b7c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b7e:	4b6e      	ldr	r3, [pc, #440]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b82:	4a6d      	ldr	r2, [pc, #436]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000b84:	f043 0310 	orr.w	r3, r3, #16
 8000b88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b8a:	4b6b      	ldr	r3, [pc, #428]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8e:	f003 0310 	and.w	r3, r3, #16
 8000b92:	61bb      	str	r3, [r7, #24]
 8000b94:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b96:	4b68      	ldr	r3, [pc, #416]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9a:	4a67      	ldr	r2, [pc, #412]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000b9c:	f043 0304 	orr.w	r3, r3, #4
 8000ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba2:	4b65      	ldr	r3, [pc, #404]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	f003 0304 	and.w	r3, r3, #4
 8000baa:	617b      	str	r3, [r7, #20]
 8000bac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bae:	4b62      	ldr	r3, [pc, #392]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb2:	4a61      	ldr	r2, [pc, #388]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000bb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bba:	4b5f      	ldr	r3, [pc, #380]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	4b5c      	ldr	r3, [pc, #368]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	4a5b      	ldr	r2, [pc, #364]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd2:	4b59      	ldr	r3, [pc, #356]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bde:	4b56      	ldr	r3, [pc, #344]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be2:	4a55      	ldr	r2, [pc, #340]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000be4:	f043 0302 	orr.w	r3, r3, #2
 8000be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bea:	4b53      	ldr	r3, [pc, #332]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	f003 0302 	and.w	r3, r3, #2
 8000bf2:	60bb      	str	r3, [r7, #8]
 8000bf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bf6:	4b50      	ldr	r3, [pc, #320]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	4a4f      	ldr	r2, [pc, #316]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000bfc:	f043 0308 	orr.w	r3, r3, #8
 8000c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c02:	4b4d      	ldr	r3, [pc, #308]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c06:	f003 0308 	and.w	r3, r3, #8
 8000c0a:	607b      	str	r3, [r7, #4]
 8000c0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c0e:	4b4a      	ldr	r3, [pc, #296]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c12:	4a49      	ldr	r2, [pc, #292]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000c14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c1a:	4b47      	ldr	r3, [pc, #284]	@ (8000d38 <MX_GPIO_Init+0x1d0>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c22:	603b      	str	r3, [r7, #0]
 8000c24:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000c26:	2200      	movs	r2, #0
 8000c28:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000c2c:	4843      	ldr	r0, [pc, #268]	@ (8000d3c <MX_GPIO_Init+0x1d4>)
 8000c2e:	f001 fd27 	bl	8002680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000c32:	2200      	movs	r2, #0
 8000c34:	2140      	movs	r1, #64	@ 0x40
 8000c36:	4842      	ldr	r0, [pc, #264]	@ (8000d40 <MX_GPIO_Init+0x1d8>)
 8000c38:	f001 fd22 	bl	8002680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000c3c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c42:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000c4c:	f107 031c 	add.w	r3, r7, #28
 8000c50:	4619      	mov	r1, r3
 8000c52:	483c      	ldr	r0, [pc, #240]	@ (8000d44 <MX_GPIO_Init+0x1dc>)
 8000c54:	f001 fb68 	bl	8002328 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000c58:	2332      	movs	r3, #50	@ 0x32
 8000c5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c64:	2303      	movs	r3, #3
 8000c66:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c68:	230b      	movs	r3, #11
 8000c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c6c:	f107 031c 	add.w	r3, r7, #28
 8000c70:	4619      	mov	r1, r3
 8000c72:	4834      	ldr	r0, [pc, #208]	@ (8000d44 <MX_GPIO_Init+0x1dc>)
 8000c74:	f001 fb58 	bl	8002328 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000c78:	2386      	movs	r3, #134	@ 0x86
 8000c7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c84:	2303      	movs	r3, #3
 8000c86:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c88:	230b      	movs	r3, #11
 8000c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8c:	f107 031c 	add.w	r3, r7, #28
 8000c90:	4619      	mov	r1, r3
 8000c92:	482d      	ldr	r0, [pc, #180]	@ (8000d48 <MX_GPIO_Init+0x1e0>)
 8000c94:	f001 fb48 	bl	8002328 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000c98:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000c9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000caa:	f107 031c 	add.w	r3, r7, #28
 8000cae:	4619      	mov	r1, r3
 8000cb0:	4822      	ldr	r0, [pc, #136]	@ (8000d3c <MX_GPIO_Init+0x1d4>)
 8000cb2:	f001 fb39 	bl	8002328 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000cb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cbc:	2302      	movs	r3, #2
 8000cbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc4:	2303      	movs	r3, #3
 8000cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cc8:	230b      	movs	r3, #11
 8000cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ccc:	f107 031c 	add.w	r3, r7, #28
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	481a      	ldr	r0, [pc, #104]	@ (8000d3c <MX_GPIO_Init+0x1d4>)
 8000cd4:	f001 fb28 	bl	8002328 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000cd8:	2340      	movs	r3, #64	@ 0x40
 8000cda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000ce8:	f107 031c 	add.w	r3, r7, #28
 8000cec:	4619      	mov	r1, r3
 8000cee:	4814      	ldr	r0, [pc, #80]	@ (8000d40 <MX_GPIO_Init+0x1d8>)
 8000cf0:	f001 fb1a 	bl	8002328 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000cf4:	2380      	movs	r3, #128	@ 0x80
 8000cf6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d00:	f107 031c 	add.w	r3, r7, #28
 8000d04:	4619      	mov	r1, r3
 8000d06:	480e      	ldr	r0, [pc, #56]	@ (8000d40 <MX_GPIO_Init+0x1d8>)
 8000d08:	f001 fb0e 	bl	8002328 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000d0c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000d10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d12:	2302      	movs	r3, #2
 8000d14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d1e:	230b      	movs	r3, #11
 8000d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d22:	f107 031c 	add.w	r3, r7, #28
 8000d26:	4619      	mov	r1, r3
 8000d28:	4805      	ldr	r0, [pc, #20]	@ (8000d40 <MX_GPIO_Init+0x1d8>)
 8000d2a:	f001 fafd 	bl	8002328 <HAL_GPIO_Init>
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
//  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);


  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d2e:	bf00      	nop
 8000d30:	3730      	adds	r7, #48	@ 0x30
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40023800 	.word	0x40023800
 8000d3c:	40020400 	.word	0x40020400
 8000d40:	40021800 	.word	0x40021800
 8000d44:	40020800 	.word	0x40020800
 8000d48:	40020000 	.word	0x40020000

08000d4c <ADC_IRQHandler>:
//  }
//}


/* IRQ handler */
void ADC_IRQHandler(void) { HAL_ADC_IRQHandler(&hadc1); }
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	4802      	ldr	r0, [pc, #8]	@ (8000d5c <ADC_IRQHandler+0x10>)
 8000d52:	f000 fd6e 	bl	8001832 <HAL_ADC_IRQHandler>
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	20000078 	.word	0x20000078

08000d60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d64:	b672      	cpsid	i
}
 8000d66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d68:	bf00      	nop
 8000d6a:	e7fd      	b.n	8000d68 <Error_Handler+0x8>

08000d6c <init_params>:


#include "params.h"
#include <string.h>

void init_params(Params *p) {
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	ed2d 8b02 	vpush	{d8}
 8000d72:	b084      	sub	sp, #16
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
    /* PHYSICS */
    p->c0 = 347.13f;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	4a6e      	ldr	r2, [pc, #440]	@ (8000f34 <init_params+0x1c8>)
 8000d7c:	601a      	str	r2, [r3, #0]
    p->rho0 = 1.1839f;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4a6d      	ldr	r2, [pc, #436]	@ (8000f38 <init_params+0x1cc>)
 8000d82:	605a      	str	r2, [r3, #4]

    /* CONTROL SENSITIVITY */
    p->sens_p = -1.0f / 37.1e-3f; //39
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	4a6d      	ldr	r2, [pc, #436]	@ (8000f3c <init_params+0x1d0>)
 8000d88:	609a      	str	r2, [r3, #8]

    p->i2u = 100.0f;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4a6c      	ldr	r2, [pc, #432]	@ (8000f40 <init_params+0x1d4>)
 8000d8e:	60da      	str	r2, [r3, #12]

    /* CONTROL SPEAKER PARAMETERS */
    p->Sd = 23.5e-4f;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	4a6c      	ldr	r2, [pc, #432]	@ (8000f44 <init_params+0x1d8>)
 8000d94:	611a      	str	r2, [r3, #16]
//    p->Rms = Rms_val;
//    p->Mms = Mms_val;
//    p->Cmc = Cmc_val;

    // Updated params ok
    p->Bl = 1.806225000000000;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4a6b      	ldr	r2, [pc, #428]	@ (8000f48 <init_params+0x1dc>)
 8000d9a:	615a      	str	r2, [r3, #20]
    p->Rms = 0.742623500000000;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	4a6b      	ldr	r2, [pc, #428]	@ (8000f4c <init_params+0x1e0>)
 8000da0:	619a      	str	r2, [r3, #24]
    p->Mms = 0.001329715000000;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4a6a      	ldr	r2, [pc, #424]	@ (8000f50 <init_params+0x1e4>)
 8000da6:	61da      	str	r2, [r3, #28]
    p->Cmc = 1.339291000000000e-04;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4a6a      	ldr	r2, [pc, #424]	@ (8000f54 <init_params+0x1e8>)
 8000dac:	621a      	str	r2, [r3, #32]


    // p->f0 =  3.495782e+02;
    p->f0 = 4.415461e+02;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4a69      	ldr	r2, [pc, #420]	@ (8000f58 <init_params+0x1ec>)
 8000db2:	625a      	str	r2, [r3, #36]	@ 0x24

    // Q = 5.975047e+00;
//    float Q = 7.419616e+00;

    /* TARGET IMPEDANCE PARAMETERS */
    float f_tgt = 290.0f;
 8000db4:	4b69      	ldr	r3, [pc, #420]	@ (8000f5c <init_params+0x1f0>)
 8000db6:	60fb      	str	r3, [r7, #12]
    // Updated values
//    p->muR = 0.065024399069650;
//    p->muC = 0.340281717893114;

    // Updated Formulas
    p->muM = 1.0f;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000dbe:	629a      	str	r2, [r3, #40]	@ 0x28
    p->muR = 1/20 * p->rho0 * p->c0 * p->Sd / p->Rms;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	edd3 7a01 	vldr	s15, [r3, #4]
 8000dc6:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8000f60 <init_params+0x1f4>
 8000dca:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	edd3 7a00 	vldr	s15, [r3]
 8000dd4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	edd3 7a04 	vldr	s15, [r3, #16]
 8000dde:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	ed93 7a06 	vldr	s14, [r3, #24]
 8000de8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    p->muC = powf(2.0f * (float)M_PI * f_tgt, 2.0f) * p->Mms * p->Cmc;
 8000df2:	edd7 7a03 	vldr	s15, [r7, #12]
 8000df6:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8000f64 <init_params+0x1f8>
 8000dfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000dfe:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8000e02:	eeb0 0a67 	vmov.f32	s0, s15
 8000e06:	f004 fa4f 	bl	80052a8 <powf>
 8000e0a:	eeb0 7a40 	vmov.f32	s14, s0
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	edd3 7a07 	vldr	s15, [r3, #28]
 8000e14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	edd3 7a08 	vldr	s15, [r3, #32]
 8000e1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
//    p->a2 = p->Bl * p->muM * p->Mms;
//    p->a1 = p->Bl * p->muR * p->Rms;
//    p->a0 = p->Bl * p->muC / p->Cmc;

    // Updated formulas ok
    p->b2 = p->muM * p->Mms * p->Cmc;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	edd3 7a07 	vldr	s15, [r3, #28]
 8000e34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	edd3 7a08 	vldr	s15, [r3, #32]
 8000e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
    p->b1 = p->muR * p->Rms * p->Cmc;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	edd3 7a06 	vldr	s15, [r3, #24]
 8000e54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	edd3 7a08 	vldr	s15, [r3, #32]
 8000e5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
    p->b0 = p->muC;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	64da      	str	r2, [r3, #76]	@ 0x4c
    p->a2 = (p->muM - 1.0f) * p->Mms * p->Cmc;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8000e76:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000e7a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	edd3 7a07 	vldr	s15, [r3, #28]
 8000e84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	edd3 7a08 	vldr	s15, [r3, #32]
 8000e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
    p->a1 = (p->muR - 1.0f) * p->Rms * p->Cmc;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8000e9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000ea2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	edd3 7a06 	vldr	s15, [r3, #24]
 8000eac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	edd3 7a08 	vldr	s15, [r3, #32]
 8000eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    p->a0 = (p->muC - 1.0f);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8000ec6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000eca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
//			p->b2, p->b1, p->b0,
//			Ts,
//			p->bz, p->az
//    );

    p->bz[0] = -1.549219320629e-05;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	4a24      	ldr	r2, [pc, #144]	@ (8000f68 <init_params+0x1fc>)
 8000ed8:	651a      	str	r2, [r3, #80]	@ 0x50
    p->bz[1] = -3.850030080815e-06;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4a23      	ldr	r2, [pc, #140]	@ (8000f6c <init_params+0x200>)
 8000ede:	655a      	str	r2, [r3, #84]	@ 0x54
    p->bz[2] = 1.164216312548e-05;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	4a23      	ldr	r2, [pc, #140]	@ (8000f70 <init_params+0x204>)
 8000ee4:	659a      	str	r2, [r3, #88]	@ 0x58

    p->az[0] = 1.000000000000e+00;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000eec:	65da      	str	r2, [r3, #92]	@ 0x5c
    p->az[1] = -1.995496902269e+00;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4a20      	ldr	r2, [pc, #128]	@ (8000f74 <init_params+0x208>)
 8000ef2:	661a      	str	r2, [r3, #96]	@ 0x60
    p->az[2] = 9.985495606274e-01;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	4a20      	ldr	r2, [pc, #128]	@ (8000f78 <init_params+0x20c>)
 8000ef8:	665a      	str	r2, [r3, #100]	@ 0x64

    p->fst_global = p->f0 * sqrtf(p->muC / p->muM);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	ed93 8a09 	vldr	s16, [r3, #36]	@ 0x24
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8000f0c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000f10:	eeb0 0a66 	vmov.f32	s0, s13
 8000f14:	f004 fb76 	bl	8005604 <sqrtf>
 8000f18:	eef0 7a40 	vmov.f32	s15, s0
 8000f1c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
}
 8000f26:	bf00      	nop
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	ecbd 8b02 	vpop	{d8}
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	43ad90a4 	.word	0x43ad90a4
 8000f38:	3f978a09 	.word	0x3f978a09
 8000f3c:	c1d7a229 	.word	0xc1d7a229
 8000f40:	42c80000 	.word	0x42c80000
 8000f44:	3b1a0275 	.word	0x3b1a0275
 8000f48:	3fe73261 	.word	0x3fe73261
 8000f4c:	3f3e1c93 	.word	0x3f3e1c93
 8000f50:	3aae49d5 	.word	0x3aae49d5
 8000f54:	390c6f52 	.word	0x390c6f52
 8000f58:	43dcc5e7 	.word	0x43dcc5e7
 8000f5c:	43910000 	.word	0x43910000
 8000f60:	00000000 	.word	0x00000000
 8000f64:	40c90fdb 	.word	0x40c90fdb
 8000f68:	b781f53b 	.word	0xb781f53b
 8000f6c:	b6812f82 	.word	0xb6812f82
 8000f70:	374352b6 	.word	0x374352b6
 8000f74:	bfff6c71 	.word	0xbfff6c71
 8000f78:	3f7fa0f2 	.word	0x3f7fa0f2

08000f7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f82:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f86:	4a0e      	ldr	r2, [pc, #56]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f9a:	4b09      	ldr	r3, [pc, #36]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9e:	4a08      	ldr	r2, [pc, #32]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000fa0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fa6:	4b06      	ldr	r3, [pc, #24]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000faa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fae:	603b      	str	r3, [r7, #0]
 8000fb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	40023800 	.word	0x40023800

08000fc4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b08a      	sub	sp, #40	@ 0x28
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a15      	ldr	r2, [pc, #84]	@ (8001038 <HAL_ADC_MspInit+0x74>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d123      	bne.n	800102e <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fe6:	4b15      	ldr	r3, [pc, #84]	@ (800103c <HAL_ADC_MspInit+0x78>)
 8000fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fea:	4a14      	ldr	r2, [pc, #80]	@ (800103c <HAL_ADC_MspInit+0x78>)
 8000fec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ff0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ff2:	4b12      	ldr	r3, [pc, #72]	@ (800103c <HAL_ADC_MspInit+0x78>)
 8000ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ffa:	613b      	str	r3, [r7, #16]
 8000ffc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffe:	4b0f      	ldr	r3, [pc, #60]	@ (800103c <HAL_ADC_MspInit+0x78>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	4a0e      	ldr	r2, [pc, #56]	@ (800103c <HAL_ADC_MspInit+0x78>)
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	6313      	str	r3, [r2, #48]	@ 0x30
 800100a:	4b0c      	ldr	r3, [pc, #48]	@ (800103c <HAL_ADC_MspInit+0x78>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = PA0_ADC_Pin|GPIO_PIN_3;
 8001016:	2309      	movs	r3, #9
 8001018:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800101a:	2303      	movs	r3, #3
 800101c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101e:	2300      	movs	r3, #0
 8001020:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001022:	f107 0314 	add.w	r3, r7, #20
 8001026:	4619      	mov	r1, r3
 8001028:	4805      	ldr	r0, [pc, #20]	@ (8001040 <HAL_ADC_MspInit+0x7c>)
 800102a:	f001 f97d 	bl	8002328 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800102e:	bf00      	nop
 8001030:	3728      	adds	r7, #40	@ 0x28
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40012000 	.word	0x40012000
 800103c:	40023800 	.word	0x40023800
 8001040:	40020000 	.word	0x40020000

08001044 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08a      	sub	sp, #40	@ 0x28
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104c:	f107 0314 	add.w	r3, r7, #20
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a15      	ldr	r2, [pc, #84]	@ (80010b8 <HAL_DAC_MspInit+0x74>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d123      	bne.n	80010ae <HAL_DAC_MspInit+0x6a>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001066:	4b15      	ldr	r3, [pc, #84]	@ (80010bc <HAL_DAC_MspInit+0x78>)
 8001068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106a:	4a14      	ldr	r2, [pc, #80]	@ (80010bc <HAL_DAC_MspInit+0x78>)
 800106c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001070:	6413      	str	r3, [r2, #64]	@ 0x40
 8001072:	4b12      	ldr	r3, [pc, #72]	@ (80010bc <HAL_DAC_MspInit+0x78>)
 8001074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001076:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800107a:	613b      	str	r3, [r7, #16]
 800107c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800107e:	4b0f      	ldr	r3, [pc, #60]	@ (80010bc <HAL_DAC_MspInit+0x78>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a0e      	ldr	r2, [pc, #56]	@ (80010bc <HAL_DAC_MspInit+0x78>)
 8001084:	f043 0301 	orr.w	r3, r3, #1
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	4b0c      	ldr	r3, [pc, #48]	@ (80010bc <HAL_DAC_MspInit+0x78>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	f003 0301 	and.w	r3, r3, #1
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001096:	2320      	movs	r3, #32
 8001098:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800109a:	2303      	movs	r3, #3
 800109c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109e:	2300      	movs	r3, #0
 80010a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a2:	f107 0314 	add.w	r3, r7, #20
 80010a6:	4619      	mov	r1, r3
 80010a8:	4805      	ldr	r0, [pc, #20]	@ (80010c0 <HAL_DAC_MspInit+0x7c>)
 80010aa:	f001 f93d 	bl	8002328 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 80010ae:	bf00      	nop
 80010b0:	3728      	adds	r7, #40	@ 0x28
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40007400 	.word	0x40007400
 80010bc:	40023800 	.word	0x40023800
 80010c0:	40020000 	.word	0x40020000

080010c4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a0a      	ldr	r2, [pc, #40]	@ (80010fc <HAL_TIM_Base_MspInit+0x38>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d10b      	bne.n	80010ee <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80010d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001100 <HAL_TIM_Base_MspInit+0x3c>)
 80010d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010da:	4a09      	ldr	r2, [pc, #36]	@ (8001100 <HAL_TIM_Base_MspInit+0x3c>)
 80010dc:	f043 0310 	orr.w	r3, r3, #16
 80010e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80010e2:	4b07      	ldr	r3, [pc, #28]	@ (8001100 <HAL_TIM_Base_MspInit+0x3c>)
 80010e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e6:	f003 0310 	and.w	r3, r3, #16
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80010ee:	bf00      	nop
 80010f0:	3714      	adds	r7, #20
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	40001000 	.word	0x40001000
 8001100:	40023800 	.word	0x40023800

08001104 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b0ae      	sub	sp, #184	@ 0xb8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	2290      	movs	r2, #144	@ 0x90
 8001122:	2100      	movs	r1, #0
 8001124:	4618      	mov	r0, r3
 8001126:	f004 f875 	bl	8005214 <memset>
  if(huart->Instance==USART3)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a22      	ldr	r2, [pc, #136]	@ (80011b8 <HAL_UART_MspInit+0xb4>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d13c      	bne.n	80011ae <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001134:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001138:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800113a:	2300      	movs	r3, #0
 800113c:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	4618      	mov	r0, r3
 8001144:	f002 f924 	bl	8003390 <HAL_RCCEx_PeriphCLKConfig>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800114e:	f7ff fe07 	bl	8000d60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001152:	4b1a      	ldr	r3, [pc, #104]	@ (80011bc <HAL_UART_MspInit+0xb8>)
 8001154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001156:	4a19      	ldr	r2, [pc, #100]	@ (80011bc <HAL_UART_MspInit+0xb8>)
 8001158:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800115c:	6413      	str	r3, [r2, #64]	@ 0x40
 800115e:	4b17      	ldr	r3, [pc, #92]	@ (80011bc <HAL_UART_MspInit+0xb8>)
 8001160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001162:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800116a:	4b14      	ldr	r3, [pc, #80]	@ (80011bc <HAL_UART_MspInit+0xb8>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	4a13      	ldr	r2, [pc, #76]	@ (80011bc <HAL_UART_MspInit+0xb8>)
 8001170:	f043 0308 	orr.w	r3, r3, #8
 8001174:	6313      	str	r3, [r2, #48]	@ 0x30
 8001176:	4b11      	ldr	r3, [pc, #68]	@ (80011bc <HAL_UART_MspInit+0xb8>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	f003 0308 	and.w	r3, r3, #8
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001182:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001186:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118a:	2302      	movs	r3, #2
 800118c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001190:	2300      	movs	r3, #0
 8001192:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001196:	2303      	movs	r3, #3
 8001198:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800119c:	2307      	movs	r3, #7
 800119e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011a2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80011a6:	4619      	mov	r1, r3
 80011a8:	4805      	ldr	r0, [pc, #20]	@ (80011c0 <HAL_UART_MspInit+0xbc>)
 80011aa:	f001 f8bd 	bl	8002328 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80011ae:	bf00      	nop
 80011b0:	37b8      	adds	r7, #184	@ 0xb8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40004800 	.word	0x40004800
 80011bc:	40023800 	.word	0x40023800
 80011c0:	40020c00 	.word	0x40020c00

080011c4 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b0ae      	sub	sp, #184	@ 0xb8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011dc:	f107 0314 	add.w	r3, r7, #20
 80011e0:	2290      	movs	r2, #144	@ 0x90
 80011e2:	2100      	movs	r1, #0
 80011e4:	4618      	mov	r0, r3
 80011e6:	f004 f815 	bl	8005214 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80011f2:	d159      	bne.n	80012a8 <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80011f4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80011f8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	4618      	mov	r0, r3
 8001206:	f002 f8c3 	bl	8003390 <HAL_RCCEx_PeriphCLKConfig>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001210:	f7ff fda6 	bl	8000d60 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001214:	4b26      	ldr	r3, [pc, #152]	@ (80012b0 <HAL_PCD_MspInit+0xec>)
 8001216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001218:	4a25      	ldr	r2, [pc, #148]	@ (80012b0 <HAL_PCD_MspInit+0xec>)
 800121a:	f043 0301 	orr.w	r3, r3, #1
 800121e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001220:	4b23      	ldr	r3, [pc, #140]	@ (80012b0 <HAL_PCD_MspInit+0xec>)
 8001222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001224:	f003 0301 	and.w	r3, r3, #1
 8001228:	613b      	str	r3, [r7, #16]
 800122a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800122c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001230:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001234:	2302      	movs	r3, #2
 8001236:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123a:	2300      	movs	r3, #0
 800123c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001240:	2303      	movs	r3, #3
 8001242:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001246:	230a      	movs	r3, #10
 8001248:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001250:	4619      	mov	r1, r3
 8001252:	4818      	ldr	r0, [pc, #96]	@ (80012b4 <HAL_PCD_MspInit+0xf0>)
 8001254:	f001 f868 	bl	8002328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001258:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800125c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001260:	2300      	movs	r3, #0
 8001262:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2300      	movs	r3, #0
 8001268:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800126c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001270:	4619      	mov	r1, r3
 8001272:	4810      	ldr	r0, [pc, #64]	@ (80012b4 <HAL_PCD_MspInit+0xf0>)
 8001274:	f001 f858 	bl	8002328 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001278:	4b0d      	ldr	r3, [pc, #52]	@ (80012b0 <HAL_PCD_MspInit+0xec>)
 800127a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800127c:	4a0c      	ldr	r2, [pc, #48]	@ (80012b0 <HAL_PCD_MspInit+0xec>)
 800127e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001282:	6353      	str	r3, [r2, #52]	@ 0x34
 8001284:	4b0a      	ldr	r3, [pc, #40]	@ (80012b0 <HAL_PCD_MspInit+0xec>)
 8001286:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001288:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	4b07      	ldr	r3, [pc, #28]	@ (80012b0 <HAL_PCD_MspInit+0xec>)
 8001292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001294:	4a06      	ldr	r2, [pc, #24]	@ (80012b0 <HAL_PCD_MspInit+0xec>)
 8001296:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800129a:	6453      	str	r3, [r2, #68]	@ 0x44
 800129c:	4b04      	ldr	r3, [pc, #16]	@ (80012b0 <HAL_PCD_MspInit+0xec>)
 800129e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80012a8:	bf00      	nop
 80012aa:	37b8      	adds	r7, #184	@ 0xb8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40023800 	.word	0x40023800
 80012b4:	40020000 	.word	0x40020000

080012b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012bc:	bf00      	nop
 80012be:	e7fd      	b.n	80012bc <NMI_Handler+0x4>

080012c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012c4:	bf00      	nop
 80012c6:	e7fd      	b.n	80012c4 <HardFault_Handler+0x4>

080012c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012cc:	bf00      	nop
 80012ce:	e7fd      	b.n	80012cc <MemManage_Handler+0x4>

080012d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012d4:	bf00      	nop
 80012d6:	e7fd      	b.n	80012d4 <BusFault_Handler+0x4>

080012d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012dc:	bf00      	nop
 80012de:	e7fd      	b.n	80012dc <UsageFault_Handler+0x4>

080012e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012e4:	bf00      	nop
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr

080012ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ee:	b480      	push	{r7}
 80012f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012f2:	bf00      	nop
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr

080012fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001300:	bf00      	nop
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr

0800130a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800130e:	f000 f87b 	bl	8001408 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800131c:	4b06      	ldr	r3, [pc, #24]	@ (8001338 <SystemInit+0x20>)
 800131e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001322:	4a05      	ldr	r2, [pc, #20]	@ (8001338 <SystemInit+0x20>)
 8001324:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001328:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	e000ed00 	.word	0xe000ed00

0800133c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800133c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001374 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001340:	f7ff ffea 	bl	8001318 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001344:	480c      	ldr	r0, [pc, #48]	@ (8001378 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001346:	490d      	ldr	r1, [pc, #52]	@ (800137c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001348:	4a0d      	ldr	r2, [pc, #52]	@ (8001380 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800134a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800134c:	e002      	b.n	8001354 <LoopCopyDataInit>

0800134e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800134e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001352:	3304      	adds	r3, #4

08001354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001358:	d3f9      	bcc.n	800134e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135a:	4a0a      	ldr	r2, [pc, #40]	@ (8001384 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800135c:	4c0a      	ldr	r4, [pc, #40]	@ (8001388 <LoopFillZerobss+0x22>)
  movs r3, #0
 800135e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001360:	e001      	b.n	8001366 <LoopFillZerobss>

08001362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001364:	3204      	adds	r2, #4

08001366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001368:	d3fb      	bcc.n	8001362 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800136a:	f003 ff61 	bl	8005230 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800136e:	f7ff f9ff 	bl	8000770 <main>
  bx  lr    
 8001372:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001374:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001378:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800137c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001380:	080058f8 	.word	0x080058f8
  ldr r2, =_sbss
 8001384:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001388:	200008a0 	.word	0x200008a0

0800138c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800138c:	e7fe      	b.n	800138c <CAN1_RX0_IRQHandler>

0800138e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800138e:	b580      	push	{r7, lr}
 8001390:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001392:	2003      	movs	r0, #3
 8001394:	f000 fe98 	bl	80020c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001398:	2000      	movs	r0, #0
 800139a:	f000 f805 	bl	80013a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800139e:	f7ff fded 	bl	8000f7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013a2:	2300      	movs	r3, #0
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013b0:	4b12      	ldr	r3, [pc, #72]	@ (80013fc <HAL_InitTick+0x54>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	4b12      	ldr	r3, [pc, #72]	@ (8001400 <HAL_InitTick+0x58>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	4619      	mov	r1, r3
 80013ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013be:	fbb3 f3f1 	udiv	r3, r3, r1
 80013c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 fea5 	bl	8002116 <HAL_SYSTICK_Config>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e00e      	b.n	80013f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2b0f      	cmp	r3, #15
 80013da:	d80a      	bhi.n	80013f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013dc:	2200      	movs	r2, #0
 80013de:	6879      	ldr	r1, [r7, #4]
 80013e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013e4:	f000 fe7b 	bl	80020de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013e8:	4a06      	ldr	r2, [pc, #24]	@ (8001404 <HAL_InitTick+0x5c>)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013ee:	2300      	movs	r3, #0
 80013f0:	e000      	b.n	80013f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000000 	.word	0x20000000
 8001400:	20000008 	.word	0x20000008
 8001404:	20000004 	.word	0x20000004

08001408 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800140c:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <HAL_IncTick+0x20>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	461a      	mov	r2, r3
 8001412:	4b06      	ldr	r3, [pc, #24]	@ (800142c <HAL_IncTick+0x24>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4413      	add	r3, r2
 8001418:	4a04      	ldr	r2, [pc, #16]	@ (800142c <HAL_IncTick+0x24>)
 800141a:	6013      	str	r3, [r2, #0]
}
 800141c:	bf00      	nop
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	20000008 	.word	0x20000008
 800142c:	20000764 	.word	0x20000764

08001430 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  return uwTick;
 8001434:	4b03      	ldr	r3, [pc, #12]	@ (8001444 <HAL_GetTick+0x14>)
 8001436:	681b      	ldr	r3, [r3, #0]
}
 8001438:	4618      	mov	r0, r3
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	20000764 	.word	0x20000764

08001448 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001450:	f7ff ffee 	bl	8001430 <HAL_GetTick>
 8001454:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001460:	d005      	beq.n	800146e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001462:	4b0a      	ldr	r3, [pc, #40]	@ (800148c <HAL_Delay+0x44>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	4413      	add	r3, r2
 800146c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800146e:	bf00      	nop
 8001470:	f7ff ffde 	bl	8001430 <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	68fa      	ldr	r2, [r7, #12]
 800147c:	429a      	cmp	r2, r3
 800147e:	d8f7      	bhi.n	8001470 <HAL_Delay+0x28>
  {
  }
}
 8001480:	bf00      	nop
 8001482:	bf00      	nop
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000008 	.word	0x20000008

08001490 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001498:	2300      	movs	r3, #0
 800149a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d101      	bne.n	80014a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e031      	b.n	800150a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d109      	bne.n	80014c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff fd88 	bl	8000fc4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2200      	movs	r2, #0
 80014b8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c6:	f003 0310 	and.w	r3, r3, #16
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d116      	bne.n	80014fc <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014d2:	4b10      	ldr	r3, [pc, #64]	@ (8001514 <HAL_ADC_Init+0x84>)
 80014d4:	4013      	ands	r3, r2
 80014d6:	f043 0202 	orr.w	r2, r3, #2
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f000 fc3c 	bl	8001d5c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2200      	movs	r2, #0
 80014e8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ee:	f023 0303 	bic.w	r3, r3, #3
 80014f2:	f043 0201 	orr.w	r2, r3, #1
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80014fa:	e001      	b.n	8001500 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2200      	movs	r2, #0
 8001504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001508:	7bfb      	ldrb	r3, [r7, #15]
}
 800150a:	4618      	mov	r0, r3
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	ffffeefd 	.word	0xffffeefd

08001518 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001520:	2300      	movs	r3, #0
 8001522:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800152a:	2b01      	cmp	r3, #1
 800152c:	d101      	bne.n	8001532 <HAL_ADC_Start+0x1a>
 800152e:	2302      	movs	r3, #2
 8001530:	e0ad      	b.n	800168e <HAL_ADC_Start+0x176>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2201      	movs	r2, #1
 8001536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	f003 0301 	and.w	r3, r3, #1
 8001544:	2b01      	cmp	r3, #1
 8001546:	d018      	beq.n	800157a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	689a      	ldr	r2, [r3, #8]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f042 0201 	orr.w	r2, r2, #1
 8001556:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001558:	4b50      	ldr	r3, [pc, #320]	@ (800169c <HAL_ADC_Start+0x184>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a50      	ldr	r2, [pc, #320]	@ (80016a0 <HAL_ADC_Start+0x188>)
 800155e:	fba2 2303 	umull	r2, r3, r2, r3
 8001562:	0c9a      	lsrs	r2, r3, #18
 8001564:	4613      	mov	r3, r2
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	4413      	add	r3, r2
 800156a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800156c:	e002      	b.n	8001574 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	3b01      	subs	r3, #1
 8001572:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d1f9      	bne.n	800156e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	f003 0301 	and.w	r3, r3, #1
 8001584:	2b01      	cmp	r3, #1
 8001586:	d175      	bne.n	8001674 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800158c:	4b45      	ldr	r3, [pc, #276]	@ (80016a4 <HAL_ADC_Start+0x18c>)
 800158e:	4013      	ands	r3, r2
 8001590:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d007      	beq.n	80015b6 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015aa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80015ae:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80015c2:	d106      	bne.n	80015d2 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015c8:	f023 0206 	bic.w	r2, r3, #6
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	645a      	str	r2, [r3, #68]	@ 0x44
 80015d0:	e002      	b.n	80015d8 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80015e8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80015ea:	4b2f      	ldr	r3, [pc, #188]	@ (80016a8 <HAL_ADC_Start+0x190>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f003 031f 	and.w	r3, r3, #31
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d10f      	bne.n	8001616 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001600:	2b00      	cmp	r3, #0
 8001602:	d143      	bne.n	800168c <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	689a      	ldr	r2, [r3, #8]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	e03a      	b.n	800168c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a24      	ldr	r2, [pc, #144]	@ (80016ac <HAL_ADC_Start+0x194>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d10e      	bne.n	800163e <HAL_ADC_Start+0x126>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d107      	bne.n	800163e <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	689a      	ldr	r2, [r3, #8]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800163c:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800163e:	4b1a      	ldr	r3, [pc, #104]	@ (80016a8 <HAL_ADC_Start+0x190>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f003 0310 	and.w	r3, r3, #16
 8001646:	2b00      	cmp	r3, #0
 8001648:	d120      	bne.n	800168c <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a18      	ldr	r2, [pc, #96]	@ (80016b0 <HAL_ADC_Start+0x198>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d11b      	bne.n	800168c <HAL_ADC_Start+0x174>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800165e:	2b00      	cmp	r3, #0
 8001660:	d114      	bne.n	800168c <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	689a      	ldr	r2, [r3, #8]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001670:	609a      	str	r2, [r3, #8]
 8001672:	e00b      	b.n	800168c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001678:	f043 0210 	orr.w	r2, r3, #16
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001684:	f043 0201 	orr.w	r2, r3, #1
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3714      	adds	r7, #20
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	20000000 	.word	0x20000000
 80016a0:	431bde83 	.word	0x431bde83
 80016a4:	fffff8fe 	.word	0xfffff8fe
 80016a8:	40012300 	.word	0x40012300
 80016ac:	40012000 	.word	0x40012000
 80016b0:	40012200 	.word	0x40012200

080016b4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d101      	bne.n	80016ca <HAL_ADC_Stop+0x16>
 80016c6:	2302      	movs	r3, #2
 80016c8:	e01f      	b.n	800170a <HAL_ADC_Stop+0x56>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2201      	movs	r2, #1
 80016ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	689a      	ldr	r2, [r3, #8]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f022 0201 	bic.w	r2, r2, #1
 80016e0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	f003 0301 	and.w	r3, r3, #1
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d107      	bne.n	8001700 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016f4:	4b08      	ldr	r3, [pc, #32]	@ (8001718 <HAL_ADC_Stop+0x64>)
 80016f6:	4013      	ands	r3, r2
 80016f8:	f043 0201 	orr.w	r2, r3, #1
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2200      	movs	r2, #0
 8001704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001708:	2300      	movs	r3, #0
}
 800170a:	4618      	mov	r0, r3
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	ffffeefe 	.word	0xffffeefe

0800171c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001734:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001738:	d113      	bne.n	8001762 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001744:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001748:	d10b      	bne.n	8001762 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174e:	f043 0220 	orr.w	r2, r3, #32
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2200      	movs	r2, #0
 800175a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e063      	b.n	800182a <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001762:	f7ff fe65 	bl	8001430 <HAL_GetTick>
 8001766:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001768:	e021      	b.n	80017ae <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001770:	d01d      	beq.n	80017ae <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d007      	beq.n	8001788 <HAL_ADC_PollForConversion+0x6c>
 8001778:	f7ff fe5a 	bl	8001430 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	683a      	ldr	r2, [r7, #0]
 8001784:	429a      	cmp	r2, r3
 8001786:	d212      	bcs.n	80017ae <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	2b02      	cmp	r3, #2
 8001794:	d00b      	beq.n	80017ae <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179a:	f043 0204 	orr.w	r2, r3, #4
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2200      	movs	r2, #0
 80017a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e03d      	b.n	800182a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0302 	and.w	r3, r3, #2
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d1d6      	bne.n	800176a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f06f 0212 	mvn.w	r2, #18
 80017c4:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ca:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d123      	bne.n	8001828 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d11f      	bne.n	8001828 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ee:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d006      	beq.n	8001804 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001800:	2b00      	cmp	r3, #0
 8001802:	d111      	bne.n	8001828 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001808:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001814:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001818:	2b00      	cmp	r3, #0
 800181a:	d105      	bne.n	8001828 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001820:	f043 0201 	orr.w	r2, r3, #1
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b086      	sub	sp, #24
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 800183a:	2300      	movs	r3, #0
 800183c:	617b      	str	r3, [r7, #20]
 800183e:	2300      	movs	r3, #0
 8001840:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	f003 0302 	and.w	r3, r3, #2
 8001858:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	f003 0320 	and.w	r3, r3, #32
 8001860:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d049      	beq.n	80018fc <HAL_ADC_IRQHandler+0xca>
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d046      	beq.n	80018fc <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001872:	f003 0310 	and.w	r3, r3, #16
 8001876:	2b00      	cmp	r3, #0
 8001878:	d105      	bne.n	8001886 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800187e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001890:	2b00      	cmp	r3, #0
 8001892:	d12b      	bne.n	80018ec <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001898:	2b00      	cmp	r3, #0
 800189a:	d127      	bne.n	80018ec <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018a2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d006      	beq.n	80018b8 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d119      	bne.n	80018ec <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	685a      	ldr	r2, [r3, #4]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f022 0220 	bic.w	r2, r2, #32
 80018c6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d105      	bne.n	80018ec <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e4:	f043 0201 	orr.w	r2, r3, #1
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f000 f8bd 	bl	8001a6c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f06f 0212 	mvn.w	r2, #18
 80018fa:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	f003 0304 	and.w	r3, r3, #4
 8001902:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800190a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d057      	beq.n	80019c2 <HAL_ADC_IRQHandler+0x190>
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d054      	beq.n	80019c2 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800191c:	f003 0310 	and.w	r3, r3, #16
 8001920:	2b00      	cmp	r3, #0
 8001922:	d105      	bne.n	8001930 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001928:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d139      	bne.n	80019b2 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001944:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001948:	2b00      	cmp	r3, #0
 800194a:	d006      	beq.n	800195a <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001956:	2b00      	cmp	r3, #0
 8001958:	d12b      	bne.n	80019b2 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001964:	2b00      	cmp	r3, #0
 8001966:	d124      	bne.n	80019b2 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001972:	2b00      	cmp	r3, #0
 8001974:	d11d      	bne.n	80019b2 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800197a:	2b00      	cmp	r3, #0
 800197c:	d119      	bne.n	80019b2 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	685a      	ldr	r2, [r3, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800198c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001992:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d105      	bne.n	80019b2 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019aa:	f043 0201 	orr.w	r2, r3, #1
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f000 facc 	bl	8001f50 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f06f 020c 	mvn.w	r2, #12
 80019c0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019d0:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d017      	beq.n	8001a08 <HAL_ADC_IRQHandler+0x1d6>
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d014      	beq.n	8001a08 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0301 	and.w	r3, r3, #1
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d10d      	bne.n	8001a08 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80019f8:	6878      	ldr	r0, [r7, #4]
 80019fa:	f000 f841 	bl	8001a80 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f06f 0201 	mvn.w	r2, #1
 8001a06:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	f003 0320 	and.w	r3, r3, #32
 8001a0e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a16:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d015      	beq.n	8001a4a <HAL_ADC_IRQHandler+0x218>
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d012      	beq.n	8001a4a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a28:	f043 0202 	orr.w	r2, r3, #2
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f06f 0220 	mvn.w	r2, #32
 8001a38:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f000 f82a 	bl	8001a94 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f06f 0220 	mvn.w	r2, #32
 8001a48:	601a      	str	r2, [r3, #0]
  }
}
 8001a4a:	bf00      	nop
 8001a4c:	3718      	adds	r7, #24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001a74:	bf00      	nop
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d101      	bne.n	8001ac4 <HAL_ADC_ConfigChannel+0x1c>
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	e13a      	b.n	8001d3a <HAL_ADC_ConfigChannel+0x292>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2b09      	cmp	r3, #9
 8001ad2:	d93a      	bls.n	8001b4a <HAL_ADC_ConfigChannel+0xa2>
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001adc:	d035      	beq.n	8001b4a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	68d9      	ldr	r1, [r3, #12]
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	461a      	mov	r2, r3
 8001aec:	4613      	mov	r3, r2
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	4413      	add	r3, r2
 8001af2:	3b1e      	subs	r3, #30
 8001af4:	2207      	movs	r2, #7
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43da      	mvns	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	400a      	ands	r2, r1
 8001b02:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a8f      	ldr	r2, [pc, #572]	@ (8001d48 <HAL_ADC_ConfigChannel+0x2a0>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d10a      	bne.n	8001b24 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	68d9      	ldr	r1, [r3, #12]
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	061a      	lsls	r2, r3, #24
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	430a      	orrs	r2, r1
 8001b20:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b22:	e039      	b.n	8001b98 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	68d9      	ldr	r1, [r3, #12]
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	689a      	ldr	r2, [r3, #8]
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	4618      	mov	r0, r3
 8001b36:	4603      	mov	r3, r0
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	4403      	add	r3, r0
 8001b3c:	3b1e      	subs	r3, #30
 8001b3e:	409a      	lsls	r2, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	430a      	orrs	r2, r1
 8001b46:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b48:	e026      	b.n	8001b98 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	6919      	ldr	r1, [r3, #16]
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	b29b      	uxth	r3, r3
 8001b56:	461a      	mov	r2, r3
 8001b58:	4613      	mov	r3, r2
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	4413      	add	r3, r2
 8001b5e:	f003 031f 	and.w	r3, r3, #31
 8001b62:	2207      	movs	r2, #7
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43da      	mvns	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	400a      	ands	r2, r1
 8001b70:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	6919      	ldr	r1, [r3, #16]
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	689a      	ldr	r2, [r3, #8]
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	4618      	mov	r0, r3
 8001b84:	4603      	mov	r3, r0
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	4403      	add	r3, r0
 8001b8a:	f003 031f 	and.w	r3, r3, #31
 8001b8e:	409a      	lsls	r2, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	430a      	orrs	r2, r1
 8001b96:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b06      	cmp	r3, #6
 8001b9e:	d824      	bhi.n	8001bea <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685a      	ldr	r2, [r3, #4]
 8001baa:	4613      	mov	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4413      	add	r3, r2
 8001bb0:	3b05      	subs	r3, #5
 8001bb2:	221f      	movs	r2, #31
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	43da      	mvns	r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	400a      	ands	r2, r1
 8001bc0:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	4618      	mov	r0, r3
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685a      	ldr	r2, [r3, #4]
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	4413      	add	r3, r2
 8001bda:	3b05      	subs	r3, #5
 8001bdc:	fa00 f203 	lsl.w	r2, r0, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	430a      	orrs	r2, r1
 8001be6:	635a      	str	r2, [r3, #52]	@ 0x34
 8001be8:	e04c      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	2b0c      	cmp	r3, #12
 8001bf0:	d824      	bhi.n	8001c3c <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685a      	ldr	r2, [r3, #4]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	4413      	add	r3, r2
 8001c02:	3b23      	subs	r3, #35	@ 0x23
 8001c04:	221f      	movs	r2, #31
 8001c06:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0a:	43da      	mvns	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	400a      	ands	r2, r1
 8001c12:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	4618      	mov	r0, r3
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685a      	ldr	r2, [r3, #4]
 8001c26:	4613      	mov	r3, r2
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	4413      	add	r3, r2
 8001c2c:	3b23      	subs	r3, #35	@ 0x23
 8001c2e:	fa00 f203 	lsl.w	r2, r0, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	430a      	orrs	r2, r1
 8001c38:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c3a:	e023      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	685a      	ldr	r2, [r3, #4]
 8001c46:	4613      	mov	r3, r2
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	4413      	add	r3, r2
 8001c4c:	3b41      	subs	r3, #65	@ 0x41
 8001c4e:	221f      	movs	r2, #31
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	43da      	mvns	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	400a      	ands	r2, r1
 8001c5c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	685a      	ldr	r2, [r3, #4]
 8001c70:	4613      	mov	r3, r2
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	4413      	add	r3, r2
 8001c76:	3b41      	subs	r3, #65	@ 0x41
 8001c78:	fa00 f203 	lsl.w	r2, r0, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	430a      	orrs	r2, r1
 8001c82:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a30      	ldr	r2, [pc, #192]	@ (8001d4c <HAL_ADC_ConfigChannel+0x2a4>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d10a      	bne.n	8001ca4 <HAL_ADC_ConfigChannel+0x1fc>
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001c96:	d105      	bne.n	8001ca4 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001c98:	4b2d      	ldr	r3, [pc, #180]	@ (8001d50 <HAL_ADC_ConfigChannel+0x2a8>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	4a2c      	ldr	r2, [pc, #176]	@ (8001d50 <HAL_ADC_ConfigChannel+0x2a8>)
 8001c9e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001ca2:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a28      	ldr	r2, [pc, #160]	@ (8001d4c <HAL_ADC_ConfigChannel+0x2a4>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d10f      	bne.n	8001cce <HAL_ADC_ConfigChannel+0x226>
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2b12      	cmp	r3, #18
 8001cb4:	d10b      	bne.n	8001cce <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001cb6:	4b26      	ldr	r3, [pc, #152]	@ (8001d50 <HAL_ADC_ConfigChannel+0x2a8>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	4a25      	ldr	r2, [pc, #148]	@ (8001d50 <HAL_ADC_ConfigChannel+0x2a8>)
 8001cbc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001cc0:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001cc2:	4b23      	ldr	r3, [pc, #140]	@ (8001d50 <HAL_ADC_ConfigChannel+0x2a8>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	4a22      	ldr	r2, [pc, #136]	@ (8001d50 <HAL_ADC_ConfigChannel+0x2a8>)
 8001cc8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ccc:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a1e      	ldr	r2, [pc, #120]	@ (8001d4c <HAL_ADC_ConfigChannel+0x2a4>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d12b      	bne.n	8001d30 <HAL_ADC_ConfigChannel+0x288>
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a1a      	ldr	r2, [pc, #104]	@ (8001d48 <HAL_ADC_ConfigChannel+0x2a0>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d003      	beq.n	8001cea <HAL_ADC_ConfigChannel+0x242>
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2b11      	cmp	r3, #17
 8001ce8:	d122      	bne.n	8001d30 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8001cea:	4b19      	ldr	r3, [pc, #100]	@ (8001d50 <HAL_ADC_ConfigChannel+0x2a8>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	4a18      	ldr	r2, [pc, #96]	@ (8001d50 <HAL_ADC_ConfigChannel+0x2a8>)
 8001cf0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001cf4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001cf6:	4b16      	ldr	r3, [pc, #88]	@ (8001d50 <HAL_ADC_ConfigChannel+0x2a8>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	4a15      	ldr	r2, [pc, #84]	@ (8001d50 <HAL_ADC_ConfigChannel+0x2a8>)
 8001cfc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001d00:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a10      	ldr	r2, [pc, #64]	@ (8001d48 <HAL_ADC_ConfigChannel+0x2a0>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d111      	bne.n	8001d30 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001d0c:	4b11      	ldr	r3, [pc, #68]	@ (8001d54 <HAL_ADC_ConfigChannel+0x2ac>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a11      	ldr	r2, [pc, #68]	@ (8001d58 <HAL_ADC_ConfigChannel+0x2b0>)
 8001d12:	fba2 2303 	umull	r2, r3, r2, r3
 8001d16:	0c9a      	lsrs	r2, r3, #18
 8001d18:	4613      	mov	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	4413      	add	r3, r2
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001d22:	e002      	b.n	8001d2a <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	3b01      	subs	r3, #1
 8001d28:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d1f9      	bne.n	8001d24 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3714      	adds	r7, #20
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	10000012 	.word	0x10000012
 8001d4c:	40012000 	.word	0x40012000
 8001d50:	40012300 	.word	0x40012300
 8001d54:	20000000 	.word	0x20000000
 8001d58:	431bde83 	.word	0x431bde83

08001d5c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001d64:	4b78      	ldr	r3, [pc, #480]	@ (8001f48 <ADC_Init+0x1ec>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	4a77      	ldr	r2, [pc, #476]	@ (8001f48 <ADC_Init+0x1ec>)
 8001d6a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001d6e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001d70:	4b75      	ldr	r3, [pc, #468]	@ (8001f48 <ADC_Init+0x1ec>)
 8001d72:	685a      	ldr	r2, [r3, #4]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	4973      	ldr	r1, [pc, #460]	@ (8001f48 <ADC_Init+0x1ec>)
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	6859      	ldr	r1, [r3, #4]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	691b      	ldr	r3, [r3, #16]
 8001d98:	021a      	lsls	r2, r3, #8
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	685a      	ldr	r2, [r3, #4]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001db0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	6859      	ldr	r1, [r3, #4]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	430a      	orrs	r2, r1
 8001dc2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	689a      	ldr	r2, [r3, #8]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001dd2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	6899      	ldr	r1, [r3, #8]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	68da      	ldr	r2, [r3, #12]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	430a      	orrs	r2, r1
 8001de4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dea:	4a58      	ldr	r2, [pc, #352]	@ (8001f4c <ADC_Init+0x1f0>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d022      	beq.n	8001e36 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	689a      	ldr	r2, [r3, #8]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001dfe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	6899      	ldr	r1, [r3, #8]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	689a      	ldr	r2, [r3, #8]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001e20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	6899      	ldr	r1, [r3, #8]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	430a      	orrs	r2, r1
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	e00f      	b.n	8001e56 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	689a      	ldr	r2, [r3, #8]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001e54:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f022 0202 	bic.w	r2, r2, #2
 8001e64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6899      	ldr	r1, [r3, #8]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	005a      	lsls	r2, r3, #1
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	430a      	orrs	r2, r1
 8001e78:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d01b      	beq.n	8001ebc <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e92:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	685a      	ldr	r2, [r3, #4]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001ea2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6859      	ldr	r1, [r3, #4]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	035a      	lsls	r2, r3, #13
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	e007      	b.n	8001ecc <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	685a      	ldr	r2, [r3, #4]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001eca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001eda:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	69db      	ldr	r3, [r3, #28]
 8001ee6:	3b01      	subs	r3, #1
 8001ee8:	051a      	lsls	r2, r3, #20
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	689a      	ldr	r2, [r3, #8]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001f00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	6899      	ldr	r1, [r3, #8]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001f0e:	025a      	lsls	r2, r3, #9
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	430a      	orrs	r2, r1
 8001f16:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	689a      	ldr	r2, [r3, #8]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6899      	ldr	r1, [r3, #8]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	695b      	ldr	r3, [r3, #20]
 8001f32:	029a      	lsls	r2, r3, #10
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	609a      	str	r2, [r3, #8]
}
 8001f3c:	bf00      	nop
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	40012300 	.word	0x40012300
 8001f4c:	0f000001 	.word	0x0f000001

08001f50 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001f58:	bf00      	nop
 8001f5a:	370c      	adds	r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f003 0307 	and.w	r3, r3, #7
 8001f72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f74:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa4 <__NVIC_SetPriorityGrouping+0x40>)
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f7a:	68ba      	ldr	r2, [r7, #8]
 8001f7c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f80:	4013      	ands	r3, r2
 8001f82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001f8c:	4b06      	ldr	r3, [pc, #24]	@ (8001fa8 <__NVIC_SetPriorityGrouping+0x44>)
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f92:	4a04      	ldr	r2, [pc, #16]	@ (8001fa4 <__NVIC_SetPriorityGrouping+0x40>)
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	60d3      	str	r3, [r2, #12]
}
 8001f98:	bf00      	nop
 8001f9a:	3714      	adds	r7, #20
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	e000ed00 	.word	0xe000ed00
 8001fa8:	05fa0000 	.word	0x05fa0000

08001fac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fb0:	4b04      	ldr	r3, [pc, #16]	@ (8001fc4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	0a1b      	lsrs	r3, r3, #8
 8001fb6:	f003 0307 	and.w	r3, r3, #7
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	e000ed00 	.word	0xe000ed00

08001fc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	6039      	str	r1, [r7, #0]
 8001fd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	db0a      	blt.n	8001ff2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	b2da      	uxtb	r2, r3
 8001fe0:	490c      	ldr	r1, [pc, #48]	@ (8002014 <__NVIC_SetPriority+0x4c>)
 8001fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe6:	0112      	lsls	r2, r2, #4
 8001fe8:	b2d2      	uxtb	r2, r2
 8001fea:	440b      	add	r3, r1
 8001fec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ff0:	e00a      	b.n	8002008 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	b2da      	uxtb	r2, r3
 8001ff6:	4908      	ldr	r1, [pc, #32]	@ (8002018 <__NVIC_SetPriority+0x50>)
 8001ff8:	79fb      	ldrb	r3, [r7, #7]
 8001ffa:	f003 030f 	and.w	r3, r3, #15
 8001ffe:	3b04      	subs	r3, #4
 8002000:	0112      	lsls	r2, r2, #4
 8002002:	b2d2      	uxtb	r2, r2
 8002004:	440b      	add	r3, r1
 8002006:	761a      	strb	r2, [r3, #24]
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr
 8002014:	e000e100 	.word	0xe000e100
 8002018:	e000ed00 	.word	0xe000ed00

0800201c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800201c:	b480      	push	{r7}
 800201e:	b089      	sub	sp, #36	@ 0x24
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	f003 0307 	and.w	r3, r3, #7
 800202e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	f1c3 0307 	rsb	r3, r3, #7
 8002036:	2b04      	cmp	r3, #4
 8002038:	bf28      	it	cs
 800203a:	2304      	movcs	r3, #4
 800203c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	3304      	adds	r3, #4
 8002042:	2b06      	cmp	r3, #6
 8002044:	d902      	bls.n	800204c <NVIC_EncodePriority+0x30>
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	3b03      	subs	r3, #3
 800204a:	e000      	b.n	800204e <NVIC_EncodePriority+0x32>
 800204c:	2300      	movs	r3, #0
 800204e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002050:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	43da      	mvns	r2, r3
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	401a      	ands	r2, r3
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002064:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	fa01 f303 	lsl.w	r3, r1, r3
 800206e:	43d9      	mvns	r1, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002074:	4313      	orrs	r3, r2
         );
}
 8002076:	4618      	mov	r0, r3
 8002078:	3724      	adds	r7, #36	@ 0x24
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
	...

08002084 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3b01      	subs	r3, #1
 8002090:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002094:	d301      	bcc.n	800209a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002096:	2301      	movs	r3, #1
 8002098:	e00f      	b.n	80020ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800209a:	4a0a      	ldr	r2, [pc, #40]	@ (80020c4 <SysTick_Config+0x40>)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	3b01      	subs	r3, #1
 80020a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020a2:	210f      	movs	r1, #15
 80020a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020a8:	f7ff ff8e 	bl	8001fc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020ac:	4b05      	ldr	r3, [pc, #20]	@ (80020c4 <SysTick_Config+0x40>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020b2:	4b04      	ldr	r3, [pc, #16]	@ (80020c4 <SysTick_Config+0x40>)
 80020b4:	2207      	movs	r2, #7
 80020b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	e000e010 	.word	0xe000e010

080020c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f7ff ff47 	bl	8001f64 <__NVIC_SetPriorityGrouping>
}
 80020d6:	bf00      	nop
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020de:	b580      	push	{r7, lr}
 80020e0:	b086      	sub	sp, #24
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	4603      	mov	r3, r0
 80020e6:	60b9      	str	r1, [r7, #8]
 80020e8:	607a      	str	r2, [r7, #4]
 80020ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020f0:	f7ff ff5c 	bl	8001fac <__NVIC_GetPriorityGrouping>
 80020f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	68b9      	ldr	r1, [r7, #8]
 80020fa:	6978      	ldr	r0, [r7, #20]
 80020fc:	f7ff ff8e 	bl	800201c <NVIC_EncodePriority>
 8002100:	4602      	mov	r2, r0
 8002102:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002106:	4611      	mov	r1, r2
 8002108:	4618      	mov	r0, r3
 800210a:	f7ff ff5d 	bl	8001fc8 <__NVIC_SetPriority>
}
 800210e:	bf00      	nop
 8002110:	3718      	adds	r7, #24
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}

08002116 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002116:	b580      	push	{r7, lr}
 8002118:	b082      	sub	sp, #8
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f7ff ffb0 	bl	8002084 <SysTick_Config>
 8002124:	4603      	mov	r3, r0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800212e:	b580      	push	{r7, lr}
 8002130:	b082      	sub	sp, #8
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d101      	bne.n	8002140 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e014      	b.n	800216a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	791b      	ldrb	r3, [r3, #4]
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b00      	cmp	r3, #0
 8002148:	d105      	bne.n	8002156 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f7fe ff77 	bl	8001044 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2202      	movs	r2, #2
 800215a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2201      	movs	r2, #1
 8002166:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002172:	b480      	push	{r7}
 8002174:	b083      	sub	sp, #12
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
 800217a:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e046      	b.n	8002214 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	795b      	ldrb	r3, [r3, #5]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d101      	bne.n	8002192 <HAL_DAC_Start+0x20>
 800218e:	2302      	movs	r3, #2
 8002190:	e040      	b.n	8002214 <HAL_DAC_Start+0xa2>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2201      	movs	r2, #1
 8002196:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2202      	movs	r2, #2
 800219c:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	6819      	ldr	r1, [r3, #0]
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	f003 0310 	and.w	r3, r3, #16
 80021aa:	2201      	movs	r2, #1
 80021ac:	409a      	lsls	r2, r3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	430a      	orrs	r2, r1
 80021b4:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d10f      	bne.n	80021dc <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 80021c6:	2b3c      	cmp	r3, #60	@ 0x3c
 80021c8:	d11d      	bne.n	8002206 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	685a      	ldr	r2, [r3, #4]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f042 0201 	orr.w	r2, r2, #1
 80021d8:	605a      	str	r2, [r3, #4]
 80021da:	e014      	b.n	8002206 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	f003 0310 	and.w	r3, r3, #16
 80021ec:	213c      	movs	r1, #60	@ 0x3c
 80021ee:	fa01 f303 	lsl.w	r3, r1, r3
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d107      	bne.n	8002206 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f042 0202 	orr.w	r2, r2, #2
 8002204:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2201      	movs	r2, #1
 800220a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2200      	movs	r2, #0
 8002210:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002212:	2300      	movs	r3, #0
}
 8002214:	4618      	mov	r0, r3
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002220:	b480      	push	{r7}
 8002222:	b087      	sub	sp, #28
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
 800222c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800222e:	2300      	movs	r3, #0
 8002230:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d101      	bne.n	800223c <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e015      	b.n	8002268 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d105      	bne.n	8002254 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002248:	697a      	ldr	r2, [r7, #20]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4413      	add	r3, r2
 800224e:	3308      	adds	r3, #8
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	e004      	b.n	800225e <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002254:	697a      	ldr	r2, [r7, #20]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4413      	add	r3, r2
 800225a:	3314      	adds	r3, #20
 800225c:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	461a      	mov	r2, r3
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	371c      	adds	r7, #28
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002274:	b480      	push	{r7}
 8002276:	b089      	sub	sp, #36	@ 0x24
 8002278:	af00      	add	r7, sp, #0
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	60b9      	str	r1, [r7, #8]
 800227e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002280:	2300      	movs	r3, #0
 8002282:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d002      	beq.n	8002290 <HAL_DAC_ConfigChannel+0x1c>
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d101      	bne.n	8002294 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e042      	b.n	800231a <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	795b      	ldrb	r3, [r3, #5]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d101      	bne.n	80022a0 <HAL_DAC_ConfigChannel+0x2c>
 800229c:	2302      	movs	r3, #2
 800229e:	e03c      	b.n	800231a <HAL_DAC_ConfigChannel+0xa6>
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2201      	movs	r2, #1
 80022a4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2202      	movs	r2, #2
 80022aa:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f003 0310 	and.w	r3, r3, #16
 80022ba:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 80022c2:	43db      	mvns	r3, r3
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	4013      	ands	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f003 0310 	and.w	r3, r3, #16
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	fa02 f303 	lsl.w	r3, r2, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	6819      	ldr	r1, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f003 0310 	and.w	r3, r3, #16
 80022fc:	22c0      	movs	r2, #192	@ 0xc0
 80022fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002302:	43da      	mvns	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	400a      	ands	r2, r1
 800230a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2201      	movs	r2, #1
 8002310:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2200      	movs	r2, #0
 8002316:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002318:	7ffb      	ldrb	r3, [r7, #31]
}
 800231a:	4618      	mov	r0, r3
 800231c:	3724      	adds	r7, #36	@ 0x24
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
	...

08002328 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002328:	b480      	push	{r7}
 800232a:	b089      	sub	sp, #36	@ 0x24
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002336:	2300      	movs	r3, #0
 8002338:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800233a:	2300      	movs	r3, #0
 800233c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800233e:	2300      	movs	r3, #0
 8002340:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002342:	2300      	movs	r3, #0
 8002344:	61fb      	str	r3, [r7, #28]
 8002346:	e175      	b.n	8002634 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002348:	2201      	movs	r2, #1
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	697a      	ldr	r2, [r7, #20]
 8002358:	4013      	ands	r3, r2
 800235a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	429a      	cmp	r2, r3
 8002362:	f040 8164 	bne.w	800262e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f003 0303 	and.w	r3, r3, #3
 800236e:	2b01      	cmp	r3, #1
 8002370:	d005      	beq.n	800237e <HAL_GPIO_Init+0x56>
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f003 0303 	and.w	r3, r3, #3
 800237a:	2b02      	cmp	r3, #2
 800237c:	d130      	bne.n	80023e0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	2203      	movs	r2, #3
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	43db      	mvns	r3, r3
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	4013      	ands	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	68da      	ldr	r2, [r3, #12]
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	69ba      	ldr	r2, [r7, #24]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023b4:	2201      	movs	r2, #1
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	69ba      	ldr	r2, [r7, #24]
 80023c0:	4013      	ands	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	091b      	lsrs	r3, r3, #4
 80023ca:	f003 0201 	and.w	r2, r3, #1
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f003 0303 	and.w	r3, r3, #3
 80023e8:	2b03      	cmp	r3, #3
 80023ea:	d017      	beq.n	800241c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	005b      	lsls	r3, r3, #1
 80023f6:	2203      	movs	r2, #3
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	43db      	mvns	r3, r3
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	4013      	ands	r3, r2
 8002402:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	689a      	ldr	r2, [r3, #8]
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	005b      	lsls	r3, r3, #1
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	4313      	orrs	r3, r2
 8002414:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f003 0303 	and.w	r3, r3, #3
 8002424:	2b02      	cmp	r3, #2
 8002426:	d123      	bne.n	8002470 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	08da      	lsrs	r2, r3, #3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	3208      	adds	r2, #8
 8002430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	f003 0307 	and.w	r3, r3, #7
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	220f      	movs	r2, #15
 8002440:	fa02 f303 	lsl.w	r3, r2, r3
 8002444:	43db      	mvns	r3, r3
 8002446:	69ba      	ldr	r2, [r7, #24]
 8002448:	4013      	ands	r3, r2
 800244a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	691a      	ldr	r2, [r3, #16]
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	f003 0307 	and.w	r3, r3, #7
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	fa02 f303 	lsl.w	r3, r2, r3
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	4313      	orrs	r3, r2
 8002460:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	08da      	lsrs	r2, r3, #3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	3208      	adds	r2, #8
 800246a:	69b9      	ldr	r1, [r7, #24]
 800246c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	2203      	movs	r2, #3
 800247c:	fa02 f303 	lsl.w	r3, r2, r3
 8002480:	43db      	mvns	r3, r3
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	4013      	ands	r3, r2
 8002486:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f003 0203 	and.w	r2, r3, #3
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	fa02 f303 	lsl.w	r3, r2, r3
 8002498:	69ba      	ldr	r2, [r7, #24]
 800249a:	4313      	orrs	r3, r2
 800249c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	69ba      	ldr	r2, [r7, #24]
 80024a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	f000 80be 	beq.w	800262e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024b2:	4b66      	ldr	r3, [pc, #408]	@ (800264c <HAL_GPIO_Init+0x324>)
 80024b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b6:	4a65      	ldr	r2, [pc, #404]	@ (800264c <HAL_GPIO_Init+0x324>)
 80024b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80024be:	4b63      	ldr	r3, [pc, #396]	@ (800264c <HAL_GPIO_Init+0x324>)
 80024c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024c6:	60fb      	str	r3, [r7, #12]
 80024c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80024ca:	4a61      	ldr	r2, [pc, #388]	@ (8002650 <HAL_GPIO_Init+0x328>)
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	089b      	lsrs	r3, r3, #2
 80024d0:	3302      	adds	r3, #2
 80024d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	f003 0303 	and.w	r3, r3, #3
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	220f      	movs	r2, #15
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	43db      	mvns	r3, r3
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	4013      	ands	r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a58      	ldr	r2, [pc, #352]	@ (8002654 <HAL_GPIO_Init+0x32c>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d037      	beq.n	8002566 <HAL_GPIO_Init+0x23e>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a57      	ldr	r2, [pc, #348]	@ (8002658 <HAL_GPIO_Init+0x330>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d031      	beq.n	8002562 <HAL_GPIO_Init+0x23a>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a56      	ldr	r2, [pc, #344]	@ (800265c <HAL_GPIO_Init+0x334>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d02b      	beq.n	800255e <HAL_GPIO_Init+0x236>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a55      	ldr	r2, [pc, #340]	@ (8002660 <HAL_GPIO_Init+0x338>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d025      	beq.n	800255a <HAL_GPIO_Init+0x232>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a54      	ldr	r2, [pc, #336]	@ (8002664 <HAL_GPIO_Init+0x33c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d01f      	beq.n	8002556 <HAL_GPIO_Init+0x22e>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a53      	ldr	r2, [pc, #332]	@ (8002668 <HAL_GPIO_Init+0x340>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d019      	beq.n	8002552 <HAL_GPIO_Init+0x22a>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a52      	ldr	r2, [pc, #328]	@ (800266c <HAL_GPIO_Init+0x344>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d013      	beq.n	800254e <HAL_GPIO_Init+0x226>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a51      	ldr	r2, [pc, #324]	@ (8002670 <HAL_GPIO_Init+0x348>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d00d      	beq.n	800254a <HAL_GPIO_Init+0x222>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a50      	ldr	r2, [pc, #320]	@ (8002674 <HAL_GPIO_Init+0x34c>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d007      	beq.n	8002546 <HAL_GPIO_Init+0x21e>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a4f      	ldr	r2, [pc, #316]	@ (8002678 <HAL_GPIO_Init+0x350>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d101      	bne.n	8002542 <HAL_GPIO_Init+0x21a>
 800253e:	2309      	movs	r3, #9
 8002540:	e012      	b.n	8002568 <HAL_GPIO_Init+0x240>
 8002542:	230a      	movs	r3, #10
 8002544:	e010      	b.n	8002568 <HAL_GPIO_Init+0x240>
 8002546:	2308      	movs	r3, #8
 8002548:	e00e      	b.n	8002568 <HAL_GPIO_Init+0x240>
 800254a:	2307      	movs	r3, #7
 800254c:	e00c      	b.n	8002568 <HAL_GPIO_Init+0x240>
 800254e:	2306      	movs	r3, #6
 8002550:	e00a      	b.n	8002568 <HAL_GPIO_Init+0x240>
 8002552:	2305      	movs	r3, #5
 8002554:	e008      	b.n	8002568 <HAL_GPIO_Init+0x240>
 8002556:	2304      	movs	r3, #4
 8002558:	e006      	b.n	8002568 <HAL_GPIO_Init+0x240>
 800255a:	2303      	movs	r3, #3
 800255c:	e004      	b.n	8002568 <HAL_GPIO_Init+0x240>
 800255e:	2302      	movs	r3, #2
 8002560:	e002      	b.n	8002568 <HAL_GPIO_Init+0x240>
 8002562:	2301      	movs	r3, #1
 8002564:	e000      	b.n	8002568 <HAL_GPIO_Init+0x240>
 8002566:	2300      	movs	r3, #0
 8002568:	69fa      	ldr	r2, [r7, #28]
 800256a:	f002 0203 	and.w	r2, r2, #3
 800256e:	0092      	lsls	r2, r2, #2
 8002570:	4093      	lsls	r3, r2
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	4313      	orrs	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002578:	4935      	ldr	r1, [pc, #212]	@ (8002650 <HAL_GPIO_Init+0x328>)
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	089b      	lsrs	r3, r3, #2
 800257e:	3302      	adds	r3, #2
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002586:	4b3d      	ldr	r3, [pc, #244]	@ (800267c <HAL_GPIO_Init+0x354>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	43db      	mvns	r3, r3
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	4013      	ands	r3, r2
 8002594:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d003      	beq.n	80025aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80025a2:	69ba      	ldr	r2, [r7, #24]
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025aa:	4a34      	ldr	r2, [pc, #208]	@ (800267c <HAL_GPIO_Init+0x354>)
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025b0:	4b32      	ldr	r3, [pc, #200]	@ (800267c <HAL_GPIO_Init+0x354>)
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	43db      	mvns	r3, r3
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	4013      	ands	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d003      	beq.n	80025d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80025cc:	69ba      	ldr	r2, [r7, #24]
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025d4:	4a29      	ldr	r2, [pc, #164]	@ (800267c <HAL_GPIO_Init+0x354>)
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025da:	4b28      	ldr	r3, [pc, #160]	@ (800267c <HAL_GPIO_Init+0x354>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	43db      	mvns	r3, r3
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	4013      	ands	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d003      	beq.n	80025fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025fe:	4a1f      	ldr	r2, [pc, #124]	@ (800267c <HAL_GPIO_Init+0x354>)
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002604:	4b1d      	ldr	r3, [pc, #116]	@ (800267c <HAL_GPIO_Init+0x354>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	43db      	mvns	r3, r3
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	4013      	ands	r3, r2
 8002612:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d003      	beq.n	8002628 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	4313      	orrs	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002628:	4a14      	ldr	r2, [pc, #80]	@ (800267c <HAL_GPIO_Init+0x354>)
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	3301      	adds	r3, #1
 8002632:	61fb      	str	r3, [r7, #28]
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	2b0f      	cmp	r3, #15
 8002638:	f67f ae86 	bls.w	8002348 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800263c:	bf00      	nop
 800263e:	bf00      	nop
 8002640:	3724      	adds	r7, #36	@ 0x24
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	40023800 	.word	0x40023800
 8002650:	40013800 	.word	0x40013800
 8002654:	40020000 	.word	0x40020000
 8002658:	40020400 	.word	0x40020400
 800265c:	40020800 	.word	0x40020800
 8002660:	40020c00 	.word	0x40020c00
 8002664:	40021000 	.word	0x40021000
 8002668:	40021400 	.word	0x40021400
 800266c:	40021800 	.word	0x40021800
 8002670:	40021c00 	.word	0x40021c00
 8002674:	40022000 	.word	0x40022000
 8002678:	40022400 	.word	0x40022400
 800267c:	40013c00 	.word	0x40013c00

08002680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	460b      	mov	r3, r1
 800268a:	807b      	strh	r3, [r7, #2]
 800268c:	4613      	mov	r3, r2
 800268e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002690:	787b      	ldrb	r3, [r7, #1]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d003      	beq.n	800269e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002696:	887a      	ldrh	r2, [r7, #2]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800269c:	e003      	b.n	80026a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800269e:	887b      	ldrh	r3, [r7, #2]
 80026a0:	041a      	lsls	r2, r3, #16
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	619a      	str	r2, [r3, #24]
}
 80026a6:	bf00      	nop
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr

080026b2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b086      	sub	sp, #24
 80026b6:	af02      	add	r7, sp, #8
 80026b8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d101      	bne.n	80026c4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e108      	b.n	80028d6 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d106      	bne.n	80026e4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f7fe fd70 	bl	80011c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2203      	movs	r2, #3
 80026e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026f2:	d102      	bne.n	80026fa <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4618      	mov	r0, r3
 8002700:	f002 f922 	bl	8004948 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6818      	ldr	r0, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	7c1a      	ldrb	r2, [r3, #16]
 800270c:	f88d 2000 	strb.w	r2, [sp]
 8002710:	3304      	adds	r3, #4
 8002712:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002714:	f002 f8be 	bl	8004894 <USB_CoreInit>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d005      	beq.n	800272a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2202      	movs	r2, #2
 8002722:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e0d5      	b.n	80028d6 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2100      	movs	r1, #0
 8002730:	4618      	mov	r0, r3
 8002732:	f002 f91a 	bl	800496a <USB_SetCurrentMode>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d005      	beq.n	8002748 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2202      	movs	r2, #2
 8002740:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e0c6      	b.n	80028d6 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002748:	2300      	movs	r3, #0
 800274a:	73fb      	strb	r3, [r7, #15]
 800274c:	e04a      	b.n	80027e4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800274e:	7bfa      	ldrb	r2, [r7, #15]
 8002750:	6879      	ldr	r1, [r7, #4]
 8002752:	4613      	mov	r3, r2
 8002754:	00db      	lsls	r3, r3, #3
 8002756:	4413      	add	r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	440b      	add	r3, r1
 800275c:	3315      	adds	r3, #21
 800275e:	2201      	movs	r2, #1
 8002760:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002762:	7bfa      	ldrb	r2, [r7, #15]
 8002764:	6879      	ldr	r1, [r7, #4]
 8002766:	4613      	mov	r3, r2
 8002768:	00db      	lsls	r3, r3, #3
 800276a:	4413      	add	r3, r2
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	440b      	add	r3, r1
 8002770:	3314      	adds	r3, #20
 8002772:	7bfa      	ldrb	r2, [r7, #15]
 8002774:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002776:	7bfa      	ldrb	r2, [r7, #15]
 8002778:	7bfb      	ldrb	r3, [r7, #15]
 800277a:	b298      	uxth	r0, r3
 800277c:	6879      	ldr	r1, [r7, #4]
 800277e:	4613      	mov	r3, r2
 8002780:	00db      	lsls	r3, r3, #3
 8002782:	4413      	add	r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	440b      	add	r3, r1
 8002788:	332e      	adds	r3, #46	@ 0x2e
 800278a:	4602      	mov	r2, r0
 800278c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800278e:	7bfa      	ldrb	r2, [r7, #15]
 8002790:	6879      	ldr	r1, [r7, #4]
 8002792:	4613      	mov	r3, r2
 8002794:	00db      	lsls	r3, r3, #3
 8002796:	4413      	add	r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	440b      	add	r3, r1
 800279c:	3318      	adds	r3, #24
 800279e:	2200      	movs	r2, #0
 80027a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80027a2:	7bfa      	ldrb	r2, [r7, #15]
 80027a4:	6879      	ldr	r1, [r7, #4]
 80027a6:	4613      	mov	r3, r2
 80027a8:	00db      	lsls	r3, r3, #3
 80027aa:	4413      	add	r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	440b      	add	r3, r1
 80027b0:	331c      	adds	r3, #28
 80027b2:	2200      	movs	r2, #0
 80027b4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80027b6:	7bfa      	ldrb	r2, [r7, #15]
 80027b8:	6879      	ldr	r1, [r7, #4]
 80027ba:	4613      	mov	r3, r2
 80027bc:	00db      	lsls	r3, r3, #3
 80027be:	4413      	add	r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	440b      	add	r3, r1
 80027c4:	3320      	adds	r3, #32
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80027ca:	7bfa      	ldrb	r2, [r7, #15]
 80027cc:	6879      	ldr	r1, [r7, #4]
 80027ce:	4613      	mov	r3, r2
 80027d0:	00db      	lsls	r3, r3, #3
 80027d2:	4413      	add	r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	440b      	add	r3, r1
 80027d8:	3324      	adds	r3, #36	@ 0x24
 80027da:	2200      	movs	r2, #0
 80027dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027de:	7bfb      	ldrb	r3, [r7, #15]
 80027e0:	3301      	adds	r3, #1
 80027e2:	73fb      	strb	r3, [r7, #15]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	791b      	ldrb	r3, [r3, #4]
 80027e8:	7bfa      	ldrb	r2, [r7, #15]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d3af      	bcc.n	800274e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027ee:	2300      	movs	r3, #0
 80027f0:	73fb      	strb	r3, [r7, #15]
 80027f2:	e044      	b.n	800287e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80027f4:	7bfa      	ldrb	r2, [r7, #15]
 80027f6:	6879      	ldr	r1, [r7, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	4413      	add	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	440b      	add	r3, r1
 8002802:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002806:	2200      	movs	r2, #0
 8002808:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800280a:	7bfa      	ldrb	r2, [r7, #15]
 800280c:	6879      	ldr	r1, [r7, #4]
 800280e:	4613      	mov	r3, r2
 8002810:	00db      	lsls	r3, r3, #3
 8002812:	4413      	add	r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	440b      	add	r3, r1
 8002818:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800281c:	7bfa      	ldrb	r2, [r7, #15]
 800281e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002820:	7bfa      	ldrb	r2, [r7, #15]
 8002822:	6879      	ldr	r1, [r7, #4]
 8002824:	4613      	mov	r3, r2
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	4413      	add	r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	440b      	add	r3, r1
 800282e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002832:	2200      	movs	r2, #0
 8002834:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002836:	7bfa      	ldrb	r2, [r7, #15]
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	4613      	mov	r3, r2
 800283c:	00db      	lsls	r3, r3, #3
 800283e:	4413      	add	r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	440b      	add	r3, r1
 8002844:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800284c:	7bfa      	ldrb	r2, [r7, #15]
 800284e:	6879      	ldr	r1, [r7, #4]
 8002850:	4613      	mov	r3, r2
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	4413      	add	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	440b      	add	r3, r1
 800285a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002862:	7bfa      	ldrb	r2, [r7, #15]
 8002864:	6879      	ldr	r1, [r7, #4]
 8002866:	4613      	mov	r3, r2
 8002868:	00db      	lsls	r3, r3, #3
 800286a:	4413      	add	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	440b      	add	r3, r1
 8002870:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002878:	7bfb      	ldrb	r3, [r7, #15]
 800287a:	3301      	adds	r3, #1
 800287c:	73fb      	strb	r3, [r7, #15]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	791b      	ldrb	r3, [r3, #4]
 8002882:	7bfa      	ldrb	r2, [r7, #15]
 8002884:	429a      	cmp	r2, r3
 8002886:	d3b5      	bcc.n	80027f4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6818      	ldr	r0, [r3, #0]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	7c1a      	ldrb	r2, [r3, #16]
 8002890:	f88d 2000 	strb.w	r2, [sp]
 8002894:	3304      	adds	r3, #4
 8002896:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002898:	f002 f8b4 	bl	8004a04 <USB_DevInit>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d005      	beq.n	80028ae <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2202      	movs	r2, #2
 80028a6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e013      	b.n	80028d6 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	7b1b      	ldrb	r3, [r3, #12]
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d102      	bne.n	80028ca <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f000 f80b 	bl	80028e0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4618      	mov	r0, r3
 80028d0:	f002 fa6f 	bl	8004db2 <USB_DevDisconnect>

  return HAL_OK;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3710      	adds	r7, #16
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
	...

080028e0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2201      	movs	r2, #1
 80028f2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800290e:	4b05      	ldr	r3, [pc, #20]	@ (8002924 <HAL_PCDEx_ActivateLPM+0x44>)
 8002910:	4313      	orrs	r3, r2
 8002912:	68fa      	ldr	r2, [r7, #12]
 8002914:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	4618      	mov	r0, r3
 800291a:	3714      	adds	r7, #20
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr
 8002924:	10000003 	.word	0x10000003

08002928 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800292c:	4b05      	ldr	r3, [pc, #20]	@ (8002944 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a04      	ldr	r2, [pc, #16]	@ (8002944 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002932:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002936:	6013      	str	r3, [r2, #0]
}
 8002938:	bf00      	nop
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	40007000 	.word	0x40007000

08002948 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800294e:	2300      	movs	r3, #0
 8002950:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002952:	4b23      	ldr	r3, [pc, #140]	@ (80029e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002956:	4a22      	ldr	r2, [pc, #136]	@ (80029e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800295c:	6413      	str	r3, [r2, #64]	@ 0x40
 800295e:	4b20      	ldr	r3, [pc, #128]	@ (80029e0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002966:	603b      	str	r3, [r7, #0]
 8002968:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800296a:	4b1e      	ldr	r3, [pc, #120]	@ (80029e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a1d      	ldr	r2, [pc, #116]	@ (80029e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002970:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002974:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002976:	f7fe fd5b 	bl	8001430 <HAL_GetTick>
 800297a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800297c:	e009      	b.n	8002992 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800297e:	f7fe fd57 	bl	8001430 <HAL_GetTick>
 8002982:	4602      	mov	r2, r0
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800298c:	d901      	bls.n	8002992 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e022      	b.n	80029d8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002992:	4b14      	ldr	r3, [pc, #80]	@ (80029e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800299a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800299e:	d1ee      	bne.n	800297e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80029a0:	4b10      	ldr	r3, [pc, #64]	@ (80029e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a0f      	ldr	r2, [pc, #60]	@ (80029e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029aa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029ac:	f7fe fd40 	bl	8001430 <HAL_GetTick>
 80029b0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80029b2:	e009      	b.n	80029c8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80029b4:	f7fe fd3c 	bl	8001430 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029c2:	d901      	bls.n	80029c8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e007      	b.n	80029d8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80029c8:	4b06      	ldr	r3, [pc, #24]	@ (80029e4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80029d4:	d1ee      	bne.n	80029b4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40007000 	.word	0x40007000

080029e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80029f0:	2300      	movs	r3, #0
 80029f2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e29b      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f000 8087 	beq.w	8002b1a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a0c:	4b96      	ldr	r3, [pc, #600]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f003 030c 	and.w	r3, r3, #12
 8002a14:	2b04      	cmp	r3, #4
 8002a16:	d00c      	beq.n	8002a32 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a18:	4b93      	ldr	r3, [pc, #588]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f003 030c 	and.w	r3, r3, #12
 8002a20:	2b08      	cmp	r3, #8
 8002a22:	d112      	bne.n	8002a4a <HAL_RCC_OscConfig+0x62>
 8002a24:	4b90      	ldr	r3, [pc, #576]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a30:	d10b      	bne.n	8002a4a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a32:	4b8d      	ldr	r3, [pc, #564]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d06c      	beq.n	8002b18 <HAL_RCC_OscConfig+0x130>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d168      	bne.n	8002b18 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e275      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a52:	d106      	bne.n	8002a62 <HAL_RCC_OscConfig+0x7a>
 8002a54:	4b84      	ldr	r3, [pc, #528]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a83      	ldr	r2, [pc, #524]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002a5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a5e:	6013      	str	r3, [r2, #0]
 8002a60:	e02e      	b.n	8002ac0 <HAL_RCC_OscConfig+0xd8>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10c      	bne.n	8002a84 <HAL_RCC_OscConfig+0x9c>
 8002a6a:	4b7f      	ldr	r3, [pc, #508]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a7e      	ldr	r2, [pc, #504]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002a70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a74:	6013      	str	r3, [r2, #0]
 8002a76:	4b7c      	ldr	r3, [pc, #496]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a7b      	ldr	r2, [pc, #492]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002a7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a80:	6013      	str	r3, [r2, #0]
 8002a82:	e01d      	b.n	8002ac0 <HAL_RCC_OscConfig+0xd8>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a8c:	d10c      	bne.n	8002aa8 <HAL_RCC_OscConfig+0xc0>
 8002a8e:	4b76      	ldr	r3, [pc, #472]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a75      	ldr	r2, [pc, #468]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002a94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a98:	6013      	str	r3, [r2, #0]
 8002a9a:	4b73      	ldr	r3, [pc, #460]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a72      	ldr	r2, [pc, #456]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002aa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002aa4:	6013      	str	r3, [r2, #0]
 8002aa6:	e00b      	b.n	8002ac0 <HAL_RCC_OscConfig+0xd8>
 8002aa8:	4b6f      	ldr	r3, [pc, #444]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a6e      	ldr	r2, [pc, #440]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002aae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ab2:	6013      	str	r3, [r2, #0]
 8002ab4:	4b6c      	ldr	r3, [pc, #432]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a6b      	ldr	r2, [pc, #428]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002aba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002abe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d013      	beq.n	8002af0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac8:	f7fe fcb2 	bl	8001430 <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ace:	e008      	b.n	8002ae2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ad0:	f7fe fcae 	bl	8001430 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b64      	cmp	r3, #100	@ 0x64
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e229      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae2:	4b61      	ldr	r3, [pc, #388]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d0f0      	beq.n	8002ad0 <HAL_RCC_OscConfig+0xe8>
 8002aee:	e014      	b.n	8002b1a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af0:	f7fe fc9e 	bl	8001430 <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af8:	f7fe fc9a 	bl	8001430 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b64      	cmp	r3, #100	@ 0x64
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e215      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b0a:	4b57      	ldr	r3, [pc, #348]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1f0      	bne.n	8002af8 <HAL_RCC_OscConfig+0x110>
 8002b16:	e000      	b.n	8002b1a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d069      	beq.n	8002bfa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b26:	4b50      	ldr	r3, [pc, #320]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f003 030c 	and.w	r3, r3, #12
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00b      	beq.n	8002b4a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b32:	4b4d      	ldr	r3, [pc, #308]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 030c 	and.w	r3, r3, #12
 8002b3a:	2b08      	cmp	r3, #8
 8002b3c:	d11c      	bne.n	8002b78 <HAL_RCC_OscConfig+0x190>
 8002b3e:	4b4a      	ldr	r3, [pc, #296]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d116      	bne.n	8002b78 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b4a:	4b47      	ldr	r3, [pc, #284]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d005      	beq.n	8002b62 <HAL_RCC_OscConfig+0x17a>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d001      	beq.n	8002b62 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e1e9      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b62:	4b41      	ldr	r3, [pc, #260]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	493d      	ldr	r1, [pc, #244]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b76:	e040      	b.n	8002bfa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d023      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b80:	4b39      	ldr	r3, [pc, #228]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a38      	ldr	r2, [pc, #224]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002b86:	f043 0301 	orr.w	r3, r3, #1
 8002b8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b8c:	f7fe fc50 	bl	8001430 <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b92:	e008      	b.n	8002ba6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b94:	f7fe fc4c 	bl	8001430 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e1c7      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ba6:	4b30      	ldr	r3, [pc, #192]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d0f0      	beq.n	8002b94 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bb2:	4b2d      	ldr	r3, [pc, #180]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	691b      	ldr	r3, [r3, #16]
 8002bbe:	00db      	lsls	r3, r3, #3
 8002bc0:	4929      	ldr	r1, [pc, #164]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	600b      	str	r3, [r1, #0]
 8002bc6:	e018      	b.n	8002bfa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bc8:	4b27      	ldr	r3, [pc, #156]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a26      	ldr	r2, [pc, #152]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002bce:	f023 0301 	bic.w	r3, r3, #1
 8002bd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd4:	f7fe fc2c 	bl	8001430 <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bdc:	f7fe fc28 	bl	8001430 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e1a3      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bee:	4b1e      	ldr	r3, [pc, #120]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1f0      	bne.n	8002bdc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0308 	and.w	r3, r3, #8
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d038      	beq.n	8002c78 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	695b      	ldr	r3, [r3, #20]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d019      	beq.n	8002c42 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c0e:	4b16      	ldr	r3, [pc, #88]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002c10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c12:	4a15      	ldr	r2, [pc, #84]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002c14:	f043 0301 	orr.w	r3, r3, #1
 8002c18:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c1a:	f7fe fc09 	bl	8001430 <HAL_GetTick>
 8002c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c20:	e008      	b.n	8002c34 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c22:	f7fe fc05 	bl	8001430 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d901      	bls.n	8002c34 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	e180      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c34:	4b0c      	ldr	r3, [pc, #48]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002c36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c38:	f003 0302 	and.w	r3, r3, #2
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d0f0      	beq.n	8002c22 <HAL_RCC_OscConfig+0x23a>
 8002c40:	e01a      	b.n	8002c78 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c42:	4b09      	ldr	r3, [pc, #36]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002c44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c46:	4a08      	ldr	r2, [pc, #32]	@ (8002c68 <HAL_RCC_OscConfig+0x280>)
 8002c48:	f023 0301 	bic.w	r3, r3, #1
 8002c4c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c4e:	f7fe fbef 	bl	8001430 <HAL_GetTick>
 8002c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c54:	e00a      	b.n	8002c6c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c56:	f7fe fbeb 	bl	8001430 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d903      	bls.n	8002c6c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e166      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
 8002c68:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c6c:	4b92      	ldr	r3, [pc, #584]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002c6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c70:	f003 0302 	and.w	r3, r3, #2
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1ee      	bne.n	8002c56 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0304 	and.w	r3, r3, #4
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 80a4 	beq.w	8002dce <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c86:	4b8c      	ldr	r3, [pc, #560]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10d      	bne.n	8002cae <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c92:	4b89      	ldr	r3, [pc, #548]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c96:	4a88      	ldr	r2, [pc, #544]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002c98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c9e:	4b86      	ldr	r3, [pc, #536]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ca6:	60bb      	str	r3, [r7, #8]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002caa:	2301      	movs	r3, #1
 8002cac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cae:	4b83      	ldr	r3, [pc, #524]	@ (8002ebc <HAL_RCC_OscConfig+0x4d4>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d118      	bne.n	8002cec <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002cba:	4b80      	ldr	r3, [pc, #512]	@ (8002ebc <HAL_RCC_OscConfig+0x4d4>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a7f      	ldr	r2, [pc, #508]	@ (8002ebc <HAL_RCC_OscConfig+0x4d4>)
 8002cc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cc6:	f7fe fbb3 	bl	8001430 <HAL_GetTick>
 8002cca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ccc:	e008      	b.n	8002ce0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cce:	f7fe fbaf 	bl	8001430 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b64      	cmp	r3, #100	@ 0x64
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e12a      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ce0:	4b76      	ldr	r3, [pc, #472]	@ (8002ebc <HAL_RCC_OscConfig+0x4d4>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d0f0      	beq.n	8002cce <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d106      	bne.n	8002d02 <HAL_RCC_OscConfig+0x31a>
 8002cf4:	4b70      	ldr	r3, [pc, #448]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002cf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf8:	4a6f      	ldr	r2, [pc, #444]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002cfa:	f043 0301 	orr.w	r3, r3, #1
 8002cfe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d00:	e02d      	b.n	8002d5e <HAL_RCC_OscConfig+0x376>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d10c      	bne.n	8002d24 <HAL_RCC_OscConfig+0x33c>
 8002d0a:	4b6b      	ldr	r3, [pc, #428]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d0e:	4a6a      	ldr	r2, [pc, #424]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002d10:	f023 0301 	bic.w	r3, r3, #1
 8002d14:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d16:	4b68      	ldr	r3, [pc, #416]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d1a:	4a67      	ldr	r2, [pc, #412]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002d1c:	f023 0304 	bic.w	r3, r3, #4
 8002d20:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d22:	e01c      	b.n	8002d5e <HAL_RCC_OscConfig+0x376>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	2b05      	cmp	r3, #5
 8002d2a:	d10c      	bne.n	8002d46 <HAL_RCC_OscConfig+0x35e>
 8002d2c:	4b62      	ldr	r3, [pc, #392]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002d2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d30:	4a61      	ldr	r2, [pc, #388]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002d32:	f043 0304 	orr.w	r3, r3, #4
 8002d36:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d38:	4b5f      	ldr	r3, [pc, #380]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002d3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d3c:	4a5e      	ldr	r2, [pc, #376]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002d3e:	f043 0301 	orr.w	r3, r3, #1
 8002d42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d44:	e00b      	b.n	8002d5e <HAL_RCC_OscConfig+0x376>
 8002d46:	4b5c      	ldr	r3, [pc, #368]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d4a:	4a5b      	ldr	r2, [pc, #364]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002d4c:	f023 0301 	bic.w	r3, r3, #1
 8002d50:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d52:	4b59      	ldr	r3, [pc, #356]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d56:	4a58      	ldr	r2, [pc, #352]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002d58:	f023 0304 	bic.w	r3, r3, #4
 8002d5c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d015      	beq.n	8002d92 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d66:	f7fe fb63 	bl	8001430 <HAL_GetTick>
 8002d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d6c:	e00a      	b.n	8002d84 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d6e:	f7fe fb5f 	bl	8001430 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d901      	bls.n	8002d84 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002d80:	2303      	movs	r3, #3
 8002d82:	e0d8      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d84:	4b4c      	ldr	r3, [pc, #304]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002d86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d88:	f003 0302 	and.w	r3, r3, #2
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d0ee      	beq.n	8002d6e <HAL_RCC_OscConfig+0x386>
 8002d90:	e014      	b.n	8002dbc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d92:	f7fe fb4d 	bl	8001430 <HAL_GetTick>
 8002d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d98:	e00a      	b.n	8002db0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d9a:	f7fe fb49 	bl	8001430 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e0c2      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002db0:	4b41      	ldr	r3, [pc, #260]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002db2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d1ee      	bne.n	8002d9a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002dbc:	7dfb      	ldrb	r3, [r7, #23]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d105      	bne.n	8002dce <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dc2:	4b3d      	ldr	r3, [pc, #244]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc6:	4a3c      	ldr	r2, [pc, #240]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002dc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dcc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	699b      	ldr	r3, [r3, #24]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	f000 80ae 	beq.w	8002f34 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dd8:	4b37      	ldr	r3, [pc, #220]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f003 030c 	and.w	r3, r3, #12
 8002de0:	2b08      	cmp	r3, #8
 8002de2:	d06d      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d14b      	bne.n	8002e84 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dec:	4b32      	ldr	r3, [pc, #200]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a31      	ldr	r2, [pc, #196]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002df2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002df6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df8:	f7fe fb1a 	bl	8001430 <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e00:	f7fe fb16 	bl	8001430 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e091      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e12:	4b29      	ldr	r3, [pc, #164]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1f0      	bne.n	8002e00 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	69da      	ldr	r2, [r3, #28]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a1b      	ldr	r3, [r3, #32]
 8002e26:	431a      	orrs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2c:	019b      	lsls	r3, r3, #6
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e34:	085b      	lsrs	r3, r3, #1
 8002e36:	3b01      	subs	r3, #1
 8002e38:	041b      	lsls	r3, r3, #16
 8002e3a:	431a      	orrs	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e40:	061b      	lsls	r3, r3, #24
 8002e42:	431a      	orrs	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e48:	071b      	lsls	r3, r3, #28
 8002e4a:	491b      	ldr	r1, [pc, #108]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e50:	4b19      	ldr	r3, [pc, #100]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a18      	ldr	r2, [pc, #96]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002e56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5c:	f7fe fae8 	bl	8001430 <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e64:	f7fe fae4 	bl	8001430 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e05f      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e76:	4b10      	ldr	r3, [pc, #64]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0f0      	beq.n	8002e64 <HAL_RCC_OscConfig+0x47c>
 8002e82:	e057      	b.n	8002f34 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e84:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a0b      	ldr	r2, [pc, #44]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002e8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e90:	f7fe face 	bl	8001430 <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e96:	e008      	b.n	8002eaa <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e98:	f7fe faca 	bl	8001430 <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e045      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eaa:	4b03      	ldr	r3, [pc, #12]	@ (8002eb8 <HAL_RCC_OscConfig+0x4d0>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f0      	bne.n	8002e98 <HAL_RCC_OscConfig+0x4b0>
 8002eb6:	e03d      	b.n	8002f34 <HAL_RCC_OscConfig+0x54c>
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8002f40 <HAL_RCC_OscConfig+0x558>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d030      	beq.n	8002f30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d129      	bne.n	8002f30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d122      	bne.n	8002f30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ef6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d119      	bne.n	8002f30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f06:	085b      	lsrs	r3, r3, #1
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d10f      	bne.n	8002f30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f1a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d107      	bne.n	8002f30 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d001      	beq.n	8002f34 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e000      	b.n	8002f36 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3718      	adds	r7, #24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	40023800 	.word	0x40023800

08002f44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e0d0      	b.n	80030fe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f5c:	4b6a      	ldr	r3, [pc, #424]	@ (8003108 <HAL_RCC_ClockConfig+0x1c4>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 030f 	and.w	r3, r3, #15
 8002f64:	683a      	ldr	r2, [r7, #0]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d910      	bls.n	8002f8c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f6a:	4b67      	ldr	r3, [pc, #412]	@ (8003108 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f023 020f 	bic.w	r2, r3, #15
 8002f72:	4965      	ldr	r1, [pc, #404]	@ (8003108 <HAL_RCC_ClockConfig+0x1c4>)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f7a:	4b63      	ldr	r3, [pc, #396]	@ (8003108 <HAL_RCC_ClockConfig+0x1c4>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 030f 	and.w	r3, r3, #15
 8002f82:	683a      	ldr	r2, [r7, #0]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d001      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e0b8      	b.n	80030fe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0302 	and.w	r3, r3, #2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d020      	beq.n	8002fda <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0304 	and.w	r3, r3, #4
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d005      	beq.n	8002fb0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fa4:	4b59      	ldr	r3, [pc, #356]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	4a58      	ldr	r2, [pc, #352]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 8002faa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002fae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0308 	and.w	r3, r3, #8
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d005      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fbc:	4b53      	ldr	r3, [pc, #332]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	4a52      	ldr	r2, [pc, #328]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 8002fc2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002fc6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fc8:	4b50      	ldr	r3, [pc, #320]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	494d      	ldr	r1, [pc, #308]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d040      	beq.n	8003068 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d107      	bne.n	8002ffe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fee:	4b47      	ldr	r3, [pc, #284]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d115      	bne.n	8003026 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e07f      	b.n	80030fe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	2b02      	cmp	r3, #2
 8003004:	d107      	bne.n	8003016 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003006:	4b41      	ldr	r3, [pc, #260]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d109      	bne.n	8003026 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e073      	b.n	80030fe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003016:	4b3d      	ldr	r3, [pc, #244]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e06b      	b.n	80030fe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003026:	4b39      	ldr	r3, [pc, #228]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f023 0203 	bic.w	r2, r3, #3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	4936      	ldr	r1, [pc, #216]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 8003034:	4313      	orrs	r3, r2
 8003036:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003038:	f7fe f9fa 	bl	8001430 <HAL_GetTick>
 800303c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303e:	e00a      	b.n	8003056 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003040:	f7fe f9f6 	bl	8001430 <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800304e:	4293      	cmp	r3, r2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e053      	b.n	80030fe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003056:	4b2d      	ldr	r3, [pc, #180]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f003 020c 	and.w	r2, r3, #12
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	429a      	cmp	r2, r3
 8003066:	d1eb      	bne.n	8003040 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003068:	4b27      	ldr	r3, [pc, #156]	@ (8003108 <HAL_RCC_ClockConfig+0x1c4>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 030f 	and.w	r3, r3, #15
 8003070:	683a      	ldr	r2, [r7, #0]
 8003072:	429a      	cmp	r2, r3
 8003074:	d210      	bcs.n	8003098 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003076:	4b24      	ldr	r3, [pc, #144]	@ (8003108 <HAL_RCC_ClockConfig+0x1c4>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f023 020f 	bic.w	r2, r3, #15
 800307e:	4922      	ldr	r1, [pc, #136]	@ (8003108 <HAL_RCC_ClockConfig+0x1c4>)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	4313      	orrs	r3, r2
 8003084:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003086:	4b20      	ldr	r3, [pc, #128]	@ (8003108 <HAL_RCC_ClockConfig+0x1c4>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 030f 	and.w	r3, r3, #15
 800308e:	683a      	ldr	r2, [r7, #0]
 8003090:	429a      	cmp	r2, r3
 8003092:	d001      	beq.n	8003098 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e032      	b.n	80030fe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0304 	and.w	r3, r3, #4
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d008      	beq.n	80030b6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030a4:	4b19      	ldr	r3, [pc, #100]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	4916      	ldr	r1, [pc, #88]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0308 	and.w	r3, r3, #8
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d009      	beq.n	80030d6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030c2:	4b12      	ldr	r3, [pc, #72]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	00db      	lsls	r3, r3, #3
 80030d0:	490e      	ldr	r1, [pc, #56]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030d6:	f000 f821 	bl	800311c <HAL_RCC_GetSysClockFreq>
 80030da:	4602      	mov	r2, r0
 80030dc:	4b0b      	ldr	r3, [pc, #44]	@ (800310c <HAL_RCC_ClockConfig+0x1c8>)
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	091b      	lsrs	r3, r3, #4
 80030e2:	f003 030f 	and.w	r3, r3, #15
 80030e6:	490a      	ldr	r1, [pc, #40]	@ (8003110 <HAL_RCC_ClockConfig+0x1cc>)
 80030e8:	5ccb      	ldrb	r3, [r1, r3]
 80030ea:	fa22 f303 	lsr.w	r3, r2, r3
 80030ee:	4a09      	ldr	r2, [pc, #36]	@ (8003114 <HAL_RCC_ClockConfig+0x1d0>)
 80030f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80030f2:	4b09      	ldr	r3, [pc, #36]	@ (8003118 <HAL_RCC_ClockConfig+0x1d4>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4618      	mov	r0, r3
 80030f8:	f7fe f956 	bl	80013a8 <HAL_InitTick>

  return HAL_OK;
 80030fc:	2300      	movs	r3, #0
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3710      	adds	r7, #16
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	40023c00 	.word	0x40023c00
 800310c:	40023800 	.word	0x40023800
 8003110:	08005660 	.word	0x08005660
 8003114:	20000000 	.word	0x20000000
 8003118:	20000004 	.word	0x20000004

0800311c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800311c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003120:	b094      	sub	sp, #80	@ 0x50
 8003122:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003124:	2300      	movs	r3, #0
 8003126:	647b      	str	r3, [r7, #68]	@ 0x44
 8003128:	2300      	movs	r3, #0
 800312a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800312c:	2300      	movs	r3, #0
 800312e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003130:	2300      	movs	r3, #0
 8003132:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003134:	4b79      	ldr	r3, [pc, #484]	@ (800331c <HAL_RCC_GetSysClockFreq+0x200>)
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	f003 030c 	and.w	r3, r3, #12
 800313c:	2b08      	cmp	r3, #8
 800313e:	d00d      	beq.n	800315c <HAL_RCC_GetSysClockFreq+0x40>
 8003140:	2b08      	cmp	r3, #8
 8003142:	f200 80e1 	bhi.w	8003308 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003146:	2b00      	cmp	r3, #0
 8003148:	d002      	beq.n	8003150 <HAL_RCC_GetSysClockFreq+0x34>
 800314a:	2b04      	cmp	r3, #4
 800314c:	d003      	beq.n	8003156 <HAL_RCC_GetSysClockFreq+0x3a>
 800314e:	e0db      	b.n	8003308 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003150:	4b73      	ldr	r3, [pc, #460]	@ (8003320 <HAL_RCC_GetSysClockFreq+0x204>)
 8003152:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003154:	e0db      	b.n	800330e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003156:	4b73      	ldr	r3, [pc, #460]	@ (8003324 <HAL_RCC_GetSysClockFreq+0x208>)
 8003158:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800315a:	e0d8      	b.n	800330e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800315c:	4b6f      	ldr	r3, [pc, #444]	@ (800331c <HAL_RCC_GetSysClockFreq+0x200>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003164:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003166:	4b6d      	ldr	r3, [pc, #436]	@ (800331c <HAL_RCC_GetSysClockFreq+0x200>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d063      	beq.n	800323a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003172:	4b6a      	ldr	r3, [pc, #424]	@ (800331c <HAL_RCC_GetSysClockFreq+0x200>)
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	099b      	lsrs	r3, r3, #6
 8003178:	2200      	movs	r2, #0
 800317a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800317c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800317e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003180:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003184:	633b      	str	r3, [r7, #48]	@ 0x30
 8003186:	2300      	movs	r3, #0
 8003188:	637b      	str	r3, [r7, #52]	@ 0x34
 800318a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800318e:	4622      	mov	r2, r4
 8003190:	462b      	mov	r3, r5
 8003192:	f04f 0000 	mov.w	r0, #0
 8003196:	f04f 0100 	mov.w	r1, #0
 800319a:	0159      	lsls	r1, r3, #5
 800319c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031a0:	0150      	lsls	r0, r2, #5
 80031a2:	4602      	mov	r2, r0
 80031a4:	460b      	mov	r3, r1
 80031a6:	4621      	mov	r1, r4
 80031a8:	1a51      	subs	r1, r2, r1
 80031aa:	6139      	str	r1, [r7, #16]
 80031ac:	4629      	mov	r1, r5
 80031ae:	eb63 0301 	sbc.w	r3, r3, r1
 80031b2:	617b      	str	r3, [r7, #20]
 80031b4:	f04f 0200 	mov.w	r2, #0
 80031b8:	f04f 0300 	mov.w	r3, #0
 80031bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031c0:	4659      	mov	r1, fp
 80031c2:	018b      	lsls	r3, r1, #6
 80031c4:	4651      	mov	r1, sl
 80031c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031ca:	4651      	mov	r1, sl
 80031cc:	018a      	lsls	r2, r1, #6
 80031ce:	4651      	mov	r1, sl
 80031d0:	ebb2 0801 	subs.w	r8, r2, r1
 80031d4:	4659      	mov	r1, fp
 80031d6:	eb63 0901 	sbc.w	r9, r3, r1
 80031da:	f04f 0200 	mov.w	r2, #0
 80031de:	f04f 0300 	mov.w	r3, #0
 80031e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80031ee:	4690      	mov	r8, r2
 80031f0:	4699      	mov	r9, r3
 80031f2:	4623      	mov	r3, r4
 80031f4:	eb18 0303 	adds.w	r3, r8, r3
 80031f8:	60bb      	str	r3, [r7, #8]
 80031fa:	462b      	mov	r3, r5
 80031fc:	eb49 0303 	adc.w	r3, r9, r3
 8003200:	60fb      	str	r3, [r7, #12]
 8003202:	f04f 0200 	mov.w	r2, #0
 8003206:	f04f 0300 	mov.w	r3, #0
 800320a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800320e:	4629      	mov	r1, r5
 8003210:	024b      	lsls	r3, r1, #9
 8003212:	4621      	mov	r1, r4
 8003214:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003218:	4621      	mov	r1, r4
 800321a:	024a      	lsls	r2, r1, #9
 800321c:	4610      	mov	r0, r2
 800321e:	4619      	mov	r1, r3
 8003220:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003222:	2200      	movs	r2, #0
 8003224:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003226:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003228:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800322c:	f7fd f804 	bl	8000238 <__aeabi_uldivmod>
 8003230:	4602      	mov	r2, r0
 8003232:	460b      	mov	r3, r1
 8003234:	4613      	mov	r3, r2
 8003236:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003238:	e058      	b.n	80032ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800323a:	4b38      	ldr	r3, [pc, #224]	@ (800331c <HAL_RCC_GetSysClockFreq+0x200>)
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	099b      	lsrs	r3, r3, #6
 8003240:	2200      	movs	r2, #0
 8003242:	4618      	mov	r0, r3
 8003244:	4611      	mov	r1, r2
 8003246:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800324a:	623b      	str	r3, [r7, #32]
 800324c:	2300      	movs	r3, #0
 800324e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003250:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003254:	4642      	mov	r2, r8
 8003256:	464b      	mov	r3, r9
 8003258:	f04f 0000 	mov.w	r0, #0
 800325c:	f04f 0100 	mov.w	r1, #0
 8003260:	0159      	lsls	r1, r3, #5
 8003262:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003266:	0150      	lsls	r0, r2, #5
 8003268:	4602      	mov	r2, r0
 800326a:	460b      	mov	r3, r1
 800326c:	4641      	mov	r1, r8
 800326e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003272:	4649      	mov	r1, r9
 8003274:	eb63 0b01 	sbc.w	fp, r3, r1
 8003278:	f04f 0200 	mov.w	r2, #0
 800327c:	f04f 0300 	mov.w	r3, #0
 8003280:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003284:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003288:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800328c:	ebb2 040a 	subs.w	r4, r2, sl
 8003290:	eb63 050b 	sbc.w	r5, r3, fp
 8003294:	f04f 0200 	mov.w	r2, #0
 8003298:	f04f 0300 	mov.w	r3, #0
 800329c:	00eb      	lsls	r3, r5, #3
 800329e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032a2:	00e2      	lsls	r2, r4, #3
 80032a4:	4614      	mov	r4, r2
 80032a6:	461d      	mov	r5, r3
 80032a8:	4643      	mov	r3, r8
 80032aa:	18e3      	adds	r3, r4, r3
 80032ac:	603b      	str	r3, [r7, #0]
 80032ae:	464b      	mov	r3, r9
 80032b0:	eb45 0303 	adc.w	r3, r5, r3
 80032b4:	607b      	str	r3, [r7, #4]
 80032b6:	f04f 0200 	mov.w	r2, #0
 80032ba:	f04f 0300 	mov.w	r3, #0
 80032be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032c2:	4629      	mov	r1, r5
 80032c4:	028b      	lsls	r3, r1, #10
 80032c6:	4621      	mov	r1, r4
 80032c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032cc:	4621      	mov	r1, r4
 80032ce:	028a      	lsls	r2, r1, #10
 80032d0:	4610      	mov	r0, r2
 80032d2:	4619      	mov	r1, r3
 80032d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032d6:	2200      	movs	r2, #0
 80032d8:	61bb      	str	r3, [r7, #24]
 80032da:	61fa      	str	r2, [r7, #28]
 80032dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032e0:	f7fc ffaa 	bl	8000238 <__aeabi_uldivmod>
 80032e4:	4602      	mov	r2, r0
 80032e6:	460b      	mov	r3, r1
 80032e8:	4613      	mov	r3, r2
 80032ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80032ec:	4b0b      	ldr	r3, [pc, #44]	@ (800331c <HAL_RCC_GetSysClockFreq+0x200>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	0c1b      	lsrs	r3, r3, #16
 80032f2:	f003 0303 	and.w	r3, r3, #3
 80032f6:	3301      	adds	r3, #1
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80032fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003300:	fbb2 f3f3 	udiv	r3, r2, r3
 8003304:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003306:	e002      	b.n	800330e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003308:	4b05      	ldr	r3, [pc, #20]	@ (8003320 <HAL_RCC_GetSysClockFreq+0x204>)
 800330a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800330c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800330e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003310:	4618      	mov	r0, r3
 8003312:	3750      	adds	r7, #80	@ 0x50
 8003314:	46bd      	mov	sp, r7
 8003316:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800331a:	bf00      	nop
 800331c:	40023800 	.word	0x40023800
 8003320:	00f42400 	.word	0x00f42400
 8003324:	007a1200 	.word	0x007a1200

08003328 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003328:	b480      	push	{r7}
 800332a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800332c:	4b03      	ldr	r3, [pc, #12]	@ (800333c <HAL_RCC_GetHCLKFreq+0x14>)
 800332e:	681b      	ldr	r3, [r3, #0]
}
 8003330:	4618      	mov	r0, r3
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	20000000 	.word	0x20000000

08003340 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003344:	f7ff fff0 	bl	8003328 <HAL_RCC_GetHCLKFreq>
 8003348:	4602      	mov	r2, r0
 800334a:	4b05      	ldr	r3, [pc, #20]	@ (8003360 <HAL_RCC_GetPCLK1Freq+0x20>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	0a9b      	lsrs	r3, r3, #10
 8003350:	f003 0307 	and.w	r3, r3, #7
 8003354:	4903      	ldr	r1, [pc, #12]	@ (8003364 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003356:	5ccb      	ldrb	r3, [r1, r3]
 8003358:	fa22 f303 	lsr.w	r3, r2, r3
}
 800335c:	4618      	mov	r0, r3
 800335e:	bd80      	pop	{r7, pc}
 8003360:	40023800 	.word	0x40023800
 8003364:	08005670 	.word	0x08005670

08003368 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800336c:	f7ff ffdc 	bl	8003328 <HAL_RCC_GetHCLKFreq>
 8003370:	4602      	mov	r2, r0
 8003372:	4b05      	ldr	r3, [pc, #20]	@ (8003388 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	0b5b      	lsrs	r3, r3, #13
 8003378:	f003 0307 	and.w	r3, r3, #7
 800337c:	4903      	ldr	r1, [pc, #12]	@ (800338c <HAL_RCC_GetPCLK2Freq+0x24>)
 800337e:	5ccb      	ldrb	r3, [r1, r3]
 8003380:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003384:	4618      	mov	r0, r3
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40023800 	.word	0x40023800
 800338c:	08005670 	.word	0x08005670

08003390 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b088      	sub	sp, #32
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003398:	2300      	movs	r3, #0
 800339a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800339c:	2300      	movs	r3, #0
 800339e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80033a0:	2300      	movs	r3, #0
 80033a2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80033a4:	2300      	movs	r3, #0
 80033a6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80033a8:	2300      	movs	r3, #0
 80033aa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d012      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80033b8:	4b69      	ldr	r3, [pc, #420]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	4a68      	ldr	r2, [pc, #416]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033be:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80033c2:	6093      	str	r3, [r2, #8]
 80033c4:	4b66      	ldr	r3, [pc, #408]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033c6:	689a      	ldr	r2, [r3, #8]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033cc:	4964      	ldr	r1, [pc, #400]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d101      	bne.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80033da:	2301      	movs	r3, #1
 80033dc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d017      	beq.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033ea:	4b5d      	ldr	r3, [pc, #372]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80033f0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f8:	4959      	ldr	r1, [pc, #356]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003404:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003408:	d101      	bne.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800340a:	2301      	movs	r3, #1
 800340c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003412:	2b00      	cmp	r3, #0
 8003414:	d101      	bne.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003416:	2301      	movs	r3, #1
 8003418:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d017      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003426:	4b4e      	ldr	r3, [pc, #312]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003428:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800342c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003434:	494a      	ldr	r1, [pc, #296]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003436:	4313      	orrs	r3, r2
 8003438:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003440:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003444:	d101      	bne.n	800344a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003446:	2301      	movs	r3, #1
 8003448:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003452:	2301      	movs	r3, #1
 8003454:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003462:	2301      	movs	r3, #1
 8003464:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0320 	and.w	r3, r3, #32
 800346e:	2b00      	cmp	r3, #0
 8003470:	f000 808b 	beq.w	800358a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003474:	4b3a      	ldr	r3, [pc, #232]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003478:	4a39      	ldr	r2, [pc, #228]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800347a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800347e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003480:	4b37      	ldr	r3, [pc, #220]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003484:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003488:	60bb      	str	r3, [r7, #8]
 800348a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800348c:	4b35      	ldr	r3, [pc, #212]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a34      	ldr	r2, [pc, #208]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003492:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003496:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003498:	f7fd ffca 	bl	8001430 <HAL_GetTick>
 800349c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800349e:	e008      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034a0:	f7fd ffc6 	bl	8001430 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b64      	cmp	r3, #100	@ 0x64
 80034ac:	d901      	bls.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e38f      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80034b2:	4b2c      	ldr	r3, [pc, #176]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d0f0      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034be:	4b28      	ldr	r3, [pc, #160]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034c6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d035      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034d6:	693a      	ldr	r2, [r7, #16]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d02e      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034dc:	4b20      	ldr	r3, [pc, #128]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034e4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80034e6:	4b1e      	ldr	r3, [pc, #120]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ea:	4a1d      	ldr	r2, [pc, #116]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034f0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80034f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034f6:	4a1a      	ldr	r2, [pc, #104]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034fc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80034fe:	4a18      	ldr	r2, [pc, #96]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003504:	4b16      	ldr	r3, [pc, #88]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003506:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003508:	f003 0301 	and.w	r3, r3, #1
 800350c:	2b01      	cmp	r3, #1
 800350e:	d114      	bne.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003510:	f7fd ff8e 	bl	8001430 <HAL_GetTick>
 8003514:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003516:	e00a      	b.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003518:	f7fd ff8a 	bl	8001430 <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003526:	4293      	cmp	r3, r2
 8003528:	d901      	bls.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e351      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800352e:	4b0c      	ldr	r3, [pc, #48]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003530:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003532:	f003 0302 	and.w	r3, r3, #2
 8003536:	2b00      	cmp	r3, #0
 8003538:	d0ee      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003542:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003546:	d111      	bne.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003548:	4b05      	ldr	r3, [pc, #20]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003554:	4b04      	ldr	r3, [pc, #16]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003556:	400b      	ands	r3, r1
 8003558:	4901      	ldr	r1, [pc, #4]	@ (8003560 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800355a:	4313      	orrs	r3, r2
 800355c:	608b      	str	r3, [r1, #8]
 800355e:	e00b      	b.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003560:	40023800 	.word	0x40023800
 8003564:	40007000 	.word	0x40007000
 8003568:	0ffffcff 	.word	0x0ffffcff
 800356c:	4bac      	ldr	r3, [pc, #688]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	4aab      	ldr	r2, [pc, #684]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003572:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003576:	6093      	str	r3, [r2, #8]
 8003578:	4ba9      	ldr	r3, [pc, #676]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800357a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003580:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003584:	49a6      	ldr	r1, [pc, #664]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003586:	4313      	orrs	r3, r2
 8003588:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0310 	and.w	r3, r3, #16
 8003592:	2b00      	cmp	r3, #0
 8003594:	d010      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003596:	4ba2      	ldr	r3, [pc, #648]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003598:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800359c:	4aa0      	ldr	r2, [pc, #640]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800359e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035a2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80035a6:	4b9e      	ldr	r3, [pc, #632]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035a8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b0:	499b      	ldr	r1, [pc, #620]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00a      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035c4:	4b96      	ldr	r3, [pc, #600]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ca:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035d2:	4993      	ldr	r1, [pc, #588]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00a      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035e6:	4b8e      	ldr	r3, [pc, #568]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ec:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035f4:	498a      	ldr	r1, [pc, #552]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035f6:	4313      	orrs	r3, r2
 80035f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d00a      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003608:	4b85      	ldr	r3, [pc, #532]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800360a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800360e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003616:	4982      	ldr	r1, [pc, #520]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003618:	4313      	orrs	r3, r2
 800361a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00a      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800362a:	4b7d      	ldr	r3, [pc, #500]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800362c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003630:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003638:	4979      	ldr	r1, [pc, #484]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800363a:	4313      	orrs	r3, r2
 800363c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00a      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800364c:	4b74      	ldr	r3, [pc, #464]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800364e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003652:	f023 0203 	bic.w	r2, r3, #3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800365a:	4971      	ldr	r1, [pc, #452]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00a      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800366e:	4b6c      	ldr	r3, [pc, #432]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003674:	f023 020c 	bic.w	r2, r3, #12
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800367c:	4968      	ldr	r1, [pc, #416]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800367e:	4313      	orrs	r3, r2
 8003680:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00a      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003690:	4b63      	ldr	r3, [pc, #396]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003696:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800369e:	4960      	ldr	r1, [pc, #384]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d00a      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036b2:	4b5b      	ldr	r3, [pc, #364]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036b8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036c0:	4957      	ldr	r1, [pc, #348]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00a      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80036d4:	4b52      	ldr	r3, [pc, #328]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036da:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036e2:	494f      	ldr	r1, [pc, #316]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00a      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80036f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036fc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003704:	4946      	ldr	r1, [pc, #280]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003706:	4313      	orrs	r3, r2
 8003708:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00a      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003718:	4b41      	ldr	r3, [pc, #260]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800371a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800371e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003726:	493e      	ldr	r1, [pc, #248]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003728:	4313      	orrs	r3, r2
 800372a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00a      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800373a:	4b39      	ldr	r3, [pc, #228]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800373c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003740:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003748:	4935      	ldr	r1, [pc, #212]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800374a:	4313      	orrs	r3, r2
 800374c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00a      	beq.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800375c:	4b30      	ldr	r3, [pc, #192]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800375e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003762:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800376a:	492d      	ldr	r1, [pc, #180]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800376c:	4313      	orrs	r3, r2
 800376e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d011      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800377e:	4b28      	ldr	r3, [pc, #160]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003780:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003784:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800378c:	4924      	ldr	r1, [pc, #144]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800378e:	4313      	orrs	r3, r2
 8003790:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003798:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800379c:	d101      	bne.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800379e:	2301      	movs	r3, #1
 80037a0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0308 	and.w	r3, r3, #8
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80037ae:	2301      	movs	r3, #1
 80037b0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00a      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037be:	4b18      	ldr	r3, [pc, #96]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037cc:	4914      	ldr	r1, [pc, #80]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00b      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80037e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037e6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037f0:	490b      	ldr	r1, [pc, #44]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00f      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003804:	4b06      	ldr	r3, [pc, #24]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800380a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003814:	4902      	ldr	r1, [pc, #8]	@ (8003820 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003816:	4313      	orrs	r3, r2
 8003818:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800381c:	e002      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800381e:	bf00      	nop
 8003820:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d00b      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003830:	4b8a      	ldr	r3, [pc, #552]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003832:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003836:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003840:	4986      	ldr	r1, [pc, #536]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003842:	4313      	orrs	r3, r2
 8003844:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00b      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003854:	4b81      	ldr	r3, [pc, #516]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003856:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800385a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003864:	497d      	ldr	r1, [pc, #500]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003866:	4313      	orrs	r3, r2
 8003868:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d006      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800387a:	2b00      	cmp	r3, #0
 800387c:	f000 80d6 	beq.w	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003880:	4b76      	ldr	r3, [pc, #472]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a75      	ldr	r2, [pc, #468]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003886:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800388a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800388c:	f7fd fdd0 	bl	8001430 <HAL_GetTick>
 8003890:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003892:	e008      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003894:	f7fd fdcc 	bl	8001430 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b64      	cmp	r3, #100	@ 0x64
 80038a0:	d901      	bls.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e195      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038a6:	4b6d      	ldr	r3, [pc, #436]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1f0      	bne.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d021      	beq.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d11d      	bne.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80038c6:	4b65      	ldr	r3, [pc, #404]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038cc:	0c1b      	lsrs	r3, r3, #16
 80038ce:	f003 0303 	and.w	r3, r3, #3
 80038d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80038d4:	4b61      	ldr	r3, [pc, #388]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038da:	0e1b      	lsrs	r3, r3, #24
 80038dc:	f003 030f 	and.w	r3, r3, #15
 80038e0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	019a      	lsls	r2, r3, #6
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	041b      	lsls	r3, r3, #16
 80038ec:	431a      	orrs	r2, r3
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	061b      	lsls	r3, r3, #24
 80038f2:	431a      	orrs	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	071b      	lsls	r3, r3, #28
 80038fa:	4958      	ldr	r1, [pc, #352]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038fc:	4313      	orrs	r3, r2
 80038fe:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d004      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003912:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003916:	d00a      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003920:	2b00      	cmp	r3, #0
 8003922:	d02e      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003928:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800392c:	d129      	bne.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800392e:	4b4b      	ldr	r3, [pc, #300]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003930:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003934:	0c1b      	lsrs	r3, r3, #16
 8003936:	f003 0303 	and.w	r3, r3, #3
 800393a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800393c:	4b47      	ldr	r3, [pc, #284]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800393e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003942:	0f1b      	lsrs	r3, r3, #28
 8003944:	f003 0307 	and.w	r3, r3, #7
 8003948:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	019a      	lsls	r2, r3, #6
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	041b      	lsls	r3, r3, #16
 8003954:	431a      	orrs	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	061b      	lsls	r3, r3, #24
 800395c:	431a      	orrs	r2, r3
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	071b      	lsls	r3, r3, #28
 8003962:	493e      	ldr	r1, [pc, #248]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003964:	4313      	orrs	r3, r2
 8003966:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800396a:	4b3c      	ldr	r3, [pc, #240]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800396c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003970:	f023 021f 	bic.w	r2, r3, #31
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003978:	3b01      	subs	r3, #1
 800397a:	4938      	ldr	r1, [pc, #224]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800397c:	4313      	orrs	r3, r2
 800397e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d01d      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800398e:	4b33      	ldr	r3, [pc, #204]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003990:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003994:	0e1b      	lsrs	r3, r3, #24
 8003996:	f003 030f 	and.w	r3, r3, #15
 800399a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800399c:	4b2f      	ldr	r3, [pc, #188]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800399e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039a2:	0f1b      	lsrs	r3, r3, #28
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	019a      	lsls	r2, r3, #6
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	691b      	ldr	r3, [r3, #16]
 80039b4:	041b      	lsls	r3, r3, #16
 80039b6:	431a      	orrs	r2, r3
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	061b      	lsls	r3, r3, #24
 80039bc:	431a      	orrs	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	071b      	lsls	r3, r3, #28
 80039c2:	4926      	ldr	r1, [pc, #152]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d011      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	019a      	lsls	r2, r3, #6
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	691b      	ldr	r3, [r3, #16]
 80039e0:	041b      	lsls	r3, r3, #16
 80039e2:	431a      	orrs	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	061b      	lsls	r3, r3, #24
 80039ea:	431a      	orrs	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	071b      	lsls	r3, r3, #28
 80039f2:	491a      	ldr	r1, [pc, #104]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039f4:	4313      	orrs	r3, r2
 80039f6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80039fa:	4b18      	ldr	r3, [pc, #96]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a17      	ldr	r2, [pc, #92]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a00:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003a04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a06:	f7fd fd13 	bl	8001430 <HAL_GetTick>
 8003a0a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a0c:	e008      	b.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a0e:	f7fd fd0f 	bl	8001430 <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	2b64      	cmp	r3, #100	@ 0x64
 8003a1a:	d901      	bls.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e0d8      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a20:	4b0e      	ldr	r3, [pc, #56]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d0f0      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	f040 80ce 	bne.w	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003a34:	4b09      	ldr	r3, [pc, #36]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a08      	ldr	r2, [pc, #32]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a40:	f7fd fcf6 	bl	8001430 <HAL_GetTick>
 8003a44:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a46:	e00b      	b.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a48:	f7fd fcf2 	bl	8001430 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	2b64      	cmp	r3, #100	@ 0x64
 8003a54:	d904      	bls.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e0bb      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003a5a:	bf00      	nop
 8003a5c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a60:	4b5e      	ldr	r3, [pc, #376]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a6c:	d0ec      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d009      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d02e      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d12a      	bne.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003a96:	4b51      	ldr	r3, [pc, #324]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a9c:	0c1b      	lsrs	r3, r3, #16
 8003a9e:	f003 0303 	and.w	r3, r3, #3
 8003aa2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003aa4:	4b4d      	ldr	r3, [pc, #308]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aaa:	0f1b      	lsrs	r3, r3, #28
 8003aac:	f003 0307 	and.w	r3, r3, #7
 8003ab0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	019a      	lsls	r2, r3, #6
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	041b      	lsls	r3, r3, #16
 8003abc:	431a      	orrs	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	061b      	lsls	r3, r3, #24
 8003ac4:	431a      	orrs	r2, r3
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	071b      	lsls	r3, r3, #28
 8003aca:	4944      	ldr	r1, [pc, #272]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003ad2:	4b42      	ldr	r3, [pc, #264]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ad8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae0:	3b01      	subs	r3, #1
 8003ae2:	021b      	lsls	r3, r3, #8
 8003ae4:	493d      	ldr	r1, [pc, #244]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d022      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003afc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b00:	d11d      	bne.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b02:	4b36      	ldr	r3, [pc, #216]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b08:	0e1b      	lsrs	r3, r3, #24
 8003b0a:	f003 030f 	and.w	r3, r3, #15
 8003b0e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003b10:	4b32      	ldr	r3, [pc, #200]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b16:	0f1b      	lsrs	r3, r3, #28
 8003b18:	f003 0307 	and.w	r3, r3, #7
 8003b1c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	019a      	lsls	r2, r3, #6
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a1b      	ldr	r3, [r3, #32]
 8003b28:	041b      	lsls	r3, r3, #16
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	061b      	lsls	r3, r3, #24
 8003b30:	431a      	orrs	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	071b      	lsls	r3, r3, #28
 8003b36:	4929      	ldr	r1, [pc, #164]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0308 	and.w	r3, r3, #8
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d028      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b4a:	4b24      	ldr	r3, [pc, #144]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b50:	0e1b      	lsrs	r3, r3, #24
 8003b52:	f003 030f 	and.w	r3, r3, #15
 8003b56:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003b58:	4b20      	ldr	r3, [pc, #128]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b5e:	0c1b      	lsrs	r3, r3, #16
 8003b60:	f003 0303 	and.w	r3, r3, #3
 8003b64:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	019a      	lsls	r2, r3, #6
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	041b      	lsls	r3, r3, #16
 8003b70:	431a      	orrs	r2, r3
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	061b      	lsls	r3, r3, #24
 8003b76:	431a      	orrs	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	69db      	ldr	r3, [r3, #28]
 8003b7c:	071b      	lsls	r3, r3, #28
 8003b7e:	4917      	ldr	r1, [pc, #92]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003b86:	4b15      	ldr	r3, [pc, #84]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b8c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b94:	4911      	ldr	r1, [pc, #68]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a0e      	ldr	r2, [pc, #56]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ba2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ba6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ba8:	f7fd fc42 	bl	8001430 <HAL_GetTick>
 8003bac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003bae:	e008      	b.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003bb0:	f7fd fc3e 	bl	8001430 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b64      	cmp	r3, #100	@ 0x64
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e007      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003bc2:	4b06      	ldr	r3, [pc, #24]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003bca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bce:	d1ef      	bne.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3720      	adds	r7, #32
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	40023800 	.word	0x40023800

08003be0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d101      	bne.n	8003bf2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e049      	b.n	8003c86 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d106      	bne.n	8003c0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f7fd fa5c 	bl	80010c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	3304      	adds	r3, #4
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	4610      	mov	r0, r2
 8003c20:	f000 f836 	bl	8003c90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3708      	adds	r7, #8
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
	...

08003c90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b085      	sub	sp, #20
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a43      	ldr	r2, [pc, #268]	@ (8003db0 <TIM_Base_SetConfig+0x120>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d013      	beq.n	8003cd0 <TIM_Base_SetConfig+0x40>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cae:	d00f      	beq.n	8003cd0 <TIM_Base_SetConfig+0x40>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a40      	ldr	r2, [pc, #256]	@ (8003db4 <TIM_Base_SetConfig+0x124>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d00b      	beq.n	8003cd0 <TIM_Base_SetConfig+0x40>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a3f      	ldr	r2, [pc, #252]	@ (8003db8 <TIM_Base_SetConfig+0x128>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d007      	beq.n	8003cd0 <TIM_Base_SetConfig+0x40>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a3e      	ldr	r2, [pc, #248]	@ (8003dbc <TIM_Base_SetConfig+0x12c>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d003      	beq.n	8003cd0 <TIM_Base_SetConfig+0x40>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a3d      	ldr	r2, [pc, #244]	@ (8003dc0 <TIM_Base_SetConfig+0x130>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d108      	bne.n	8003ce2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4a32      	ldr	r2, [pc, #200]	@ (8003db0 <TIM_Base_SetConfig+0x120>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d02b      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cf0:	d027      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a2f      	ldr	r2, [pc, #188]	@ (8003db4 <TIM_Base_SetConfig+0x124>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d023      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a2e      	ldr	r2, [pc, #184]	@ (8003db8 <TIM_Base_SetConfig+0x128>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d01f      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a2d      	ldr	r2, [pc, #180]	@ (8003dbc <TIM_Base_SetConfig+0x12c>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d01b      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a2c      	ldr	r2, [pc, #176]	@ (8003dc0 <TIM_Base_SetConfig+0x130>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d017      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a2b      	ldr	r2, [pc, #172]	@ (8003dc4 <TIM_Base_SetConfig+0x134>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d013      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a2a      	ldr	r2, [pc, #168]	@ (8003dc8 <TIM_Base_SetConfig+0x138>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d00f      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a29      	ldr	r2, [pc, #164]	@ (8003dcc <TIM_Base_SetConfig+0x13c>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d00b      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a28      	ldr	r2, [pc, #160]	@ (8003dd0 <TIM_Base_SetConfig+0x140>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d007      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a27      	ldr	r2, [pc, #156]	@ (8003dd4 <TIM_Base_SetConfig+0x144>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d003      	beq.n	8003d42 <TIM_Base_SetConfig+0xb2>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a26      	ldr	r2, [pc, #152]	@ (8003dd8 <TIM_Base_SetConfig+0x148>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d108      	bne.n	8003d54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	689a      	ldr	r2, [r3, #8]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a0e      	ldr	r2, [pc, #56]	@ (8003db0 <TIM_Base_SetConfig+0x120>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d003      	beq.n	8003d82 <TIM_Base_SetConfig+0xf2>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a10      	ldr	r2, [pc, #64]	@ (8003dc0 <TIM_Base_SetConfig+0x130>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d103      	bne.n	8003d8a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	691a      	ldr	r2, [r3, #16]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f043 0204 	orr.w	r2, r3, #4
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	601a      	str	r2, [r3, #0]
}
 8003da2:	bf00      	nop
 8003da4:	3714      	adds	r7, #20
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	40010000 	.word	0x40010000
 8003db4:	40000400 	.word	0x40000400
 8003db8:	40000800 	.word	0x40000800
 8003dbc:	40000c00 	.word	0x40000c00
 8003dc0:	40010400 	.word	0x40010400
 8003dc4:	40014000 	.word	0x40014000
 8003dc8:	40014400 	.word	0x40014400
 8003dcc:	40014800 	.word	0x40014800
 8003dd0:	40001800 	.word	0x40001800
 8003dd4:	40001c00 	.word	0x40001c00
 8003dd8:	40002000 	.word	0x40002000

08003ddc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b085      	sub	sp, #20
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d101      	bne.n	8003df4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003df0:	2302      	movs	r3, #2
 8003df2:	e06d      	b.n	8003ed0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2202      	movs	r2, #2
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a30      	ldr	r2, [pc, #192]	@ (8003edc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d004      	beq.n	8003e28 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a2f      	ldr	r2, [pc, #188]	@ (8003ee0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d108      	bne.n	8003e3a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003e2e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	68fa      	ldr	r2, [r7, #12]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e40:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a20      	ldr	r2, [pc, #128]	@ (8003edc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d022      	beq.n	8003ea4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e66:	d01d      	beq.n	8003ea4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ee4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d018      	beq.n	8003ea4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a1c      	ldr	r2, [pc, #112]	@ (8003ee8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d013      	beq.n	8003ea4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a1a      	ldr	r2, [pc, #104]	@ (8003eec <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d00e      	beq.n	8003ea4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a15      	ldr	r2, [pc, #84]	@ (8003ee0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d009      	beq.n	8003ea4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a16      	ldr	r2, [pc, #88]	@ (8003ef0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d004      	beq.n	8003ea4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a15      	ldr	r2, [pc, #84]	@ (8003ef4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d10c      	bne.n	8003ebe <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003eaa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	68ba      	ldr	r2, [r7, #8]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003ece:	2300      	movs	r3, #0
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3714      	adds	r7, #20
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr
 8003edc:	40010000 	.word	0x40010000
 8003ee0:	40010400 	.word	0x40010400
 8003ee4:	40000400 	.word	0x40000400
 8003ee8:	40000800 	.word	0x40000800
 8003eec:	40000c00 	.word	0x40000c00
 8003ef0:	40014000 	.word	0x40014000
 8003ef4:	40001800 	.word	0x40001800

08003ef8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d101      	bne.n	8003f0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e040      	b.n	8003f8c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d106      	bne.n	8003f20 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f7fd f8f2 	bl	8001104 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2224      	movs	r2, #36	@ 0x24
 8003f24:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f022 0201 	bic.w	r2, r2, #1
 8003f34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d002      	beq.n	8003f44 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 fa8c 	bl	800445c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 f825 	bl	8003f94 <UART_SetConfig>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d101      	bne.n	8003f54 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e01b      	b.n	8003f8c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	689a      	ldr	r2, [r3, #8]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f042 0201 	orr.w	r2, r2, #1
 8003f82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 fb0b 	bl	80045a0 <UART_CheckIdleState>
 8003f8a:	4603      	mov	r3, r0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3708      	adds	r7, #8
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b088      	sub	sp, #32
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	689a      	ldr	r2, [r3, #8]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	431a      	orrs	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	431a      	orrs	r2, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	69db      	ldr	r3, [r3, #28]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	4ba6      	ldr	r3, [pc, #664]	@ (8004258 <UART_SetConfig+0x2c4>)
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	6812      	ldr	r2, [r2, #0]
 8003fc6:	6979      	ldr	r1, [r7, #20]
 8003fc8:	430b      	orrs	r3, r1
 8003fca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	68da      	ldr	r2, [r3, #12]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a1b      	ldr	r3, [r3, #32]
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	697a      	ldr	r2, [r7, #20]
 8004002:	430a      	orrs	r2, r1
 8004004:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a94      	ldr	r2, [pc, #592]	@ (800425c <UART_SetConfig+0x2c8>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d120      	bne.n	8004052 <UART_SetConfig+0xbe>
 8004010:	4b93      	ldr	r3, [pc, #588]	@ (8004260 <UART_SetConfig+0x2cc>)
 8004012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004016:	f003 0303 	and.w	r3, r3, #3
 800401a:	2b03      	cmp	r3, #3
 800401c:	d816      	bhi.n	800404c <UART_SetConfig+0xb8>
 800401e:	a201      	add	r2, pc, #4	@ (adr r2, 8004024 <UART_SetConfig+0x90>)
 8004020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004024:	08004035 	.word	0x08004035
 8004028:	08004041 	.word	0x08004041
 800402c:	0800403b 	.word	0x0800403b
 8004030:	08004047 	.word	0x08004047
 8004034:	2301      	movs	r3, #1
 8004036:	77fb      	strb	r3, [r7, #31]
 8004038:	e150      	b.n	80042dc <UART_SetConfig+0x348>
 800403a:	2302      	movs	r3, #2
 800403c:	77fb      	strb	r3, [r7, #31]
 800403e:	e14d      	b.n	80042dc <UART_SetConfig+0x348>
 8004040:	2304      	movs	r3, #4
 8004042:	77fb      	strb	r3, [r7, #31]
 8004044:	e14a      	b.n	80042dc <UART_SetConfig+0x348>
 8004046:	2308      	movs	r3, #8
 8004048:	77fb      	strb	r3, [r7, #31]
 800404a:	e147      	b.n	80042dc <UART_SetConfig+0x348>
 800404c:	2310      	movs	r3, #16
 800404e:	77fb      	strb	r3, [r7, #31]
 8004050:	e144      	b.n	80042dc <UART_SetConfig+0x348>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a83      	ldr	r2, [pc, #524]	@ (8004264 <UART_SetConfig+0x2d0>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d132      	bne.n	80040c2 <UART_SetConfig+0x12e>
 800405c:	4b80      	ldr	r3, [pc, #512]	@ (8004260 <UART_SetConfig+0x2cc>)
 800405e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004062:	f003 030c 	and.w	r3, r3, #12
 8004066:	2b0c      	cmp	r3, #12
 8004068:	d828      	bhi.n	80040bc <UART_SetConfig+0x128>
 800406a:	a201      	add	r2, pc, #4	@ (adr r2, 8004070 <UART_SetConfig+0xdc>)
 800406c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004070:	080040a5 	.word	0x080040a5
 8004074:	080040bd 	.word	0x080040bd
 8004078:	080040bd 	.word	0x080040bd
 800407c:	080040bd 	.word	0x080040bd
 8004080:	080040b1 	.word	0x080040b1
 8004084:	080040bd 	.word	0x080040bd
 8004088:	080040bd 	.word	0x080040bd
 800408c:	080040bd 	.word	0x080040bd
 8004090:	080040ab 	.word	0x080040ab
 8004094:	080040bd 	.word	0x080040bd
 8004098:	080040bd 	.word	0x080040bd
 800409c:	080040bd 	.word	0x080040bd
 80040a0:	080040b7 	.word	0x080040b7
 80040a4:	2300      	movs	r3, #0
 80040a6:	77fb      	strb	r3, [r7, #31]
 80040a8:	e118      	b.n	80042dc <UART_SetConfig+0x348>
 80040aa:	2302      	movs	r3, #2
 80040ac:	77fb      	strb	r3, [r7, #31]
 80040ae:	e115      	b.n	80042dc <UART_SetConfig+0x348>
 80040b0:	2304      	movs	r3, #4
 80040b2:	77fb      	strb	r3, [r7, #31]
 80040b4:	e112      	b.n	80042dc <UART_SetConfig+0x348>
 80040b6:	2308      	movs	r3, #8
 80040b8:	77fb      	strb	r3, [r7, #31]
 80040ba:	e10f      	b.n	80042dc <UART_SetConfig+0x348>
 80040bc:	2310      	movs	r3, #16
 80040be:	77fb      	strb	r3, [r7, #31]
 80040c0:	e10c      	b.n	80042dc <UART_SetConfig+0x348>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a68      	ldr	r2, [pc, #416]	@ (8004268 <UART_SetConfig+0x2d4>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d120      	bne.n	800410e <UART_SetConfig+0x17a>
 80040cc:	4b64      	ldr	r3, [pc, #400]	@ (8004260 <UART_SetConfig+0x2cc>)
 80040ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040d2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80040d6:	2b30      	cmp	r3, #48	@ 0x30
 80040d8:	d013      	beq.n	8004102 <UART_SetConfig+0x16e>
 80040da:	2b30      	cmp	r3, #48	@ 0x30
 80040dc:	d814      	bhi.n	8004108 <UART_SetConfig+0x174>
 80040de:	2b20      	cmp	r3, #32
 80040e0:	d009      	beq.n	80040f6 <UART_SetConfig+0x162>
 80040e2:	2b20      	cmp	r3, #32
 80040e4:	d810      	bhi.n	8004108 <UART_SetConfig+0x174>
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d002      	beq.n	80040f0 <UART_SetConfig+0x15c>
 80040ea:	2b10      	cmp	r3, #16
 80040ec:	d006      	beq.n	80040fc <UART_SetConfig+0x168>
 80040ee:	e00b      	b.n	8004108 <UART_SetConfig+0x174>
 80040f0:	2300      	movs	r3, #0
 80040f2:	77fb      	strb	r3, [r7, #31]
 80040f4:	e0f2      	b.n	80042dc <UART_SetConfig+0x348>
 80040f6:	2302      	movs	r3, #2
 80040f8:	77fb      	strb	r3, [r7, #31]
 80040fa:	e0ef      	b.n	80042dc <UART_SetConfig+0x348>
 80040fc:	2304      	movs	r3, #4
 80040fe:	77fb      	strb	r3, [r7, #31]
 8004100:	e0ec      	b.n	80042dc <UART_SetConfig+0x348>
 8004102:	2308      	movs	r3, #8
 8004104:	77fb      	strb	r3, [r7, #31]
 8004106:	e0e9      	b.n	80042dc <UART_SetConfig+0x348>
 8004108:	2310      	movs	r3, #16
 800410a:	77fb      	strb	r3, [r7, #31]
 800410c:	e0e6      	b.n	80042dc <UART_SetConfig+0x348>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a56      	ldr	r2, [pc, #344]	@ (800426c <UART_SetConfig+0x2d8>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d120      	bne.n	800415a <UART_SetConfig+0x1c6>
 8004118:	4b51      	ldr	r3, [pc, #324]	@ (8004260 <UART_SetConfig+0x2cc>)
 800411a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800411e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004122:	2bc0      	cmp	r3, #192	@ 0xc0
 8004124:	d013      	beq.n	800414e <UART_SetConfig+0x1ba>
 8004126:	2bc0      	cmp	r3, #192	@ 0xc0
 8004128:	d814      	bhi.n	8004154 <UART_SetConfig+0x1c0>
 800412a:	2b80      	cmp	r3, #128	@ 0x80
 800412c:	d009      	beq.n	8004142 <UART_SetConfig+0x1ae>
 800412e:	2b80      	cmp	r3, #128	@ 0x80
 8004130:	d810      	bhi.n	8004154 <UART_SetConfig+0x1c0>
 8004132:	2b00      	cmp	r3, #0
 8004134:	d002      	beq.n	800413c <UART_SetConfig+0x1a8>
 8004136:	2b40      	cmp	r3, #64	@ 0x40
 8004138:	d006      	beq.n	8004148 <UART_SetConfig+0x1b4>
 800413a:	e00b      	b.n	8004154 <UART_SetConfig+0x1c0>
 800413c:	2300      	movs	r3, #0
 800413e:	77fb      	strb	r3, [r7, #31]
 8004140:	e0cc      	b.n	80042dc <UART_SetConfig+0x348>
 8004142:	2302      	movs	r3, #2
 8004144:	77fb      	strb	r3, [r7, #31]
 8004146:	e0c9      	b.n	80042dc <UART_SetConfig+0x348>
 8004148:	2304      	movs	r3, #4
 800414a:	77fb      	strb	r3, [r7, #31]
 800414c:	e0c6      	b.n	80042dc <UART_SetConfig+0x348>
 800414e:	2308      	movs	r3, #8
 8004150:	77fb      	strb	r3, [r7, #31]
 8004152:	e0c3      	b.n	80042dc <UART_SetConfig+0x348>
 8004154:	2310      	movs	r3, #16
 8004156:	77fb      	strb	r3, [r7, #31]
 8004158:	e0c0      	b.n	80042dc <UART_SetConfig+0x348>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a44      	ldr	r2, [pc, #272]	@ (8004270 <UART_SetConfig+0x2dc>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d125      	bne.n	80041b0 <UART_SetConfig+0x21c>
 8004164:	4b3e      	ldr	r3, [pc, #248]	@ (8004260 <UART_SetConfig+0x2cc>)
 8004166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800416a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800416e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004172:	d017      	beq.n	80041a4 <UART_SetConfig+0x210>
 8004174:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004178:	d817      	bhi.n	80041aa <UART_SetConfig+0x216>
 800417a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800417e:	d00b      	beq.n	8004198 <UART_SetConfig+0x204>
 8004180:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004184:	d811      	bhi.n	80041aa <UART_SetConfig+0x216>
 8004186:	2b00      	cmp	r3, #0
 8004188:	d003      	beq.n	8004192 <UART_SetConfig+0x1fe>
 800418a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800418e:	d006      	beq.n	800419e <UART_SetConfig+0x20a>
 8004190:	e00b      	b.n	80041aa <UART_SetConfig+0x216>
 8004192:	2300      	movs	r3, #0
 8004194:	77fb      	strb	r3, [r7, #31]
 8004196:	e0a1      	b.n	80042dc <UART_SetConfig+0x348>
 8004198:	2302      	movs	r3, #2
 800419a:	77fb      	strb	r3, [r7, #31]
 800419c:	e09e      	b.n	80042dc <UART_SetConfig+0x348>
 800419e:	2304      	movs	r3, #4
 80041a0:	77fb      	strb	r3, [r7, #31]
 80041a2:	e09b      	b.n	80042dc <UART_SetConfig+0x348>
 80041a4:	2308      	movs	r3, #8
 80041a6:	77fb      	strb	r3, [r7, #31]
 80041a8:	e098      	b.n	80042dc <UART_SetConfig+0x348>
 80041aa:	2310      	movs	r3, #16
 80041ac:	77fb      	strb	r3, [r7, #31]
 80041ae:	e095      	b.n	80042dc <UART_SetConfig+0x348>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a2f      	ldr	r2, [pc, #188]	@ (8004274 <UART_SetConfig+0x2e0>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d125      	bne.n	8004206 <UART_SetConfig+0x272>
 80041ba:	4b29      	ldr	r3, [pc, #164]	@ (8004260 <UART_SetConfig+0x2cc>)
 80041bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041c0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80041c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80041c8:	d017      	beq.n	80041fa <UART_SetConfig+0x266>
 80041ca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80041ce:	d817      	bhi.n	8004200 <UART_SetConfig+0x26c>
 80041d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041d4:	d00b      	beq.n	80041ee <UART_SetConfig+0x25a>
 80041d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041da:	d811      	bhi.n	8004200 <UART_SetConfig+0x26c>
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d003      	beq.n	80041e8 <UART_SetConfig+0x254>
 80041e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041e4:	d006      	beq.n	80041f4 <UART_SetConfig+0x260>
 80041e6:	e00b      	b.n	8004200 <UART_SetConfig+0x26c>
 80041e8:	2301      	movs	r3, #1
 80041ea:	77fb      	strb	r3, [r7, #31]
 80041ec:	e076      	b.n	80042dc <UART_SetConfig+0x348>
 80041ee:	2302      	movs	r3, #2
 80041f0:	77fb      	strb	r3, [r7, #31]
 80041f2:	e073      	b.n	80042dc <UART_SetConfig+0x348>
 80041f4:	2304      	movs	r3, #4
 80041f6:	77fb      	strb	r3, [r7, #31]
 80041f8:	e070      	b.n	80042dc <UART_SetConfig+0x348>
 80041fa:	2308      	movs	r3, #8
 80041fc:	77fb      	strb	r3, [r7, #31]
 80041fe:	e06d      	b.n	80042dc <UART_SetConfig+0x348>
 8004200:	2310      	movs	r3, #16
 8004202:	77fb      	strb	r3, [r7, #31]
 8004204:	e06a      	b.n	80042dc <UART_SetConfig+0x348>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a1b      	ldr	r2, [pc, #108]	@ (8004278 <UART_SetConfig+0x2e4>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d138      	bne.n	8004282 <UART_SetConfig+0x2ee>
 8004210:	4b13      	ldr	r3, [pc, #76]	@ (8004260 <UART_SetConfig+0x2cc>)
 8004212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004216:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800421a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800421e:	d017      	beq.n	8004250 <UART_SetConfig+0x2bc>
 8004220:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004224:	d82a      	bhi.n	800427c <UART_SetConfig+0x2e8>
 8004226:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800422a:	d00b      	beq.n	8004244 <UART_SetConfig+0x2b0>
 800422c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004230:	d824      	bhi.n	800427c <UART_SetConfig+0x2e8>
 8004232:	2b00      	cmp	r3, #0
 8004234:	d003      	beq.n	800423e <UART_SetConfig+0x2aa>
 8004236:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800423a:	d006      	beq.n	800424a <UART_SetConfig+0x2b6>
 800423c:	e01e      	b.n	800427c <UART_SetConfig+0x2e8>
 800423e:	2300      	movs	r3, #0
 8004240:	77fb      	strb	r3, [r7, #31]
 8004242:	e04b      	b.n	80042dc <UART_SetConfig+0x348>
 8004244:	2302      	movs	r3, #2
 8004246:	77fb      	strb	r3, [r7, #31]
 8004248:	e048      	b.n	80042dc <UART_SetConfig+0x348>
 800424a:	2304      	movs	r3, #4
 800424c:	77fb      	strb	r3, [r7, #31]
 800424e:	e045      	b.n	80042dc <UART_SetConfig+0x348>
 8004250:	2308      	movs	r3, #8
 8004252:	77fb      	strb	r3, [r7, #31]
 8004254:	e042      	b.n	80042dc <UART_SetConfig+0x348>
 8004256:	bf00      	nop
 8004258:	efff69f3 	.word	0xefff69f3
 800425c:	40011000 	.word	0x40011000
 8004260:	40023800 	.word	0x40023800
 8004264:	40004400 	.word	0x40004400
 8004268:	40004800 	.word	0x40004800
 800426c:	40004c00 	.word	0x40004c00
 8004270:	40005000 	.word	0x40005000
 8004274:	40011400 	.word	0x40011400
 8004278:	40007800 	.word	0x40007800
 800427c:	2310      	movs	r3, #16
 800427e:	77fb      	strb	r3, [r7, #31]
 8004280:	e02c      	b.n	80042dc <UART_SetConfig+0x348>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a72      	ldr	r2, [pc, #456]	@ (8004450 <UART_SetConfig+0x4bc>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d125      	bne.n	80042d8 <UART_SetConfig+0x344>
 800428c:	4b71      	ldr	r3, [pc, #452]	@ (8004454 <UART_SetConfig+0x4c0>)
 800428e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004292:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004296:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800429a:	d017      	beq.n	80042cc <UART_SetConfig+0x338>
 800429c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80042a0:	d817      	bhi.n	80042d2 <UART_SetConfig+0x33e>
 80042a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042a6:	d00b      	beq.n	80042c0 <UART_SetConfig+0x32c>
 80042a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042ac:	d811      	bhi.n	80042d2 <UART_SetConfig+0x33e>
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d003      	beq.n	80042ba <UART_SetConfig+0x326>
 80042b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80042b6:	d006      	beq.n	80042c6 <UART_SetConfig+0x332>
 80042b8:	e00b      	b.n	80042d2 <UART_SetConfig+0x33e>
 80042ba:	2300      	movs	r3, #0
 80042bc:	77fb      	strb	r3, [r7, #31]
 80042be:	e00d      	b.n	80042dc <UART_SetConfig+0x348>
 80042c0:	2302      	movs	r3, #2
 80042c2:	77fb      	strb	r3, [r7, #31]
 80042c4:	e00a      	b.n	80042dc <UART_SetConfig+0x348>
 80042c6:	2304      	movs	r3, #4
 80042c8:	77fb      	strb	r3, [r7, #31]
 80042ca:	e007      	b.n	80042dc <UART_SetConfig+0x348>
 80042cc:	2308      	movs	r3, #8
 80042ce:	77fb      	strb	r3, [r7, #31]
 80042d0:	e004      	b.n	80042dc <UART_SetConfig+0x348>
 80042d2:	2310      	movs	r3, #16
 80042d4:	77fb      	strb	r3, [r7, #31]
 80042d6:	e001      	b.n	80042dc <UART_SetConfig+0x348>
 80042d8:	2310      	movs	r3, #16
 80042da:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	69db      	ldr	r3, [r3, #28]
 80042e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042e4:	d15b      	bne.n	800439e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80042e6:	7ffb      	ldrb	r3, [r7, #31]
 80042e8:	2b08      	cmp	r3, #8
 80042ea:	d828      	bhi.n	800433e <UART_SetConfig+0x3aa>
 80042ec:	a201      	add	r2, pc, #4	@ (adr r2, 80042f4 <UART_SetConfig+0x360>)
 80042ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042f2:	bf00      	nop
 80042f4:	08004319 	.word	0x08004319
 80042f8:	08004321 	.word	0x08004321
 80042fc:	08004329 	.word	0x08004329
 8004300:	0800433f 	.word	0x0800433f
 8004304:	0800432f 	.word	0x0800432f
 8004308:	0800433f 	.word	0x0800433f
 800430c:	0800433f 	.word	0x0800433f
 8004310:	0800433f 	.word	0x0800433f
 8004314:	08004337 	.word	0x08004337
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004318:	f7ff f812 	bl	8003340 <HAL_RCC_GetPCLK1Freq>
 800431c:	61b8      	str	r0, [r7, #24]
        break;
 800431e:	e013      	b.n	8004348 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004320:	f7ff f822 	bl	8003368 <HAL_RCC_GetPCLK2Freq>
 8004324:	61b8      	str	r0, [r7, #24]
        break;
 8004326:	e00f      	b.n	8004348 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004328:	4b4b      	ldr	r3, [pc, #300]	@ (8004458 <UART_SetConfig+0x4c4>)
 800432a:	61bb      	str	r3, [r7, #24]
        break;
 800432c:	e00c      	b.n	8004348 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800432e:	f7fe fef5 	bl	800311c <HAL_RCC_GetSysClockFreq>
 8004332:	61b8      	str	r0, [r7, #24]
        break;
 8004334:	e008      	b.n	8004348 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004336:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800433a:	61bb      	str	r3, [r7, #24]
        break;
 800433c:	e004      	b.n	8004348 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800433e:	2300      	movs	r3, #0
 8004340:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	77bb      	strb	r3, [r7, #30]
        break;
 8004346:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d074      	beq.n	8004438 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	005a      	lsls	r2, r3, #1
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	085b      	lsrs	r3, r3, #1
 8004358:	441a      	add	r2, r3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004362:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	2b0f      	cmp	r3, #15
 8004368:	d916      	bls.n	8004398 <UART_SetConfig+0x404>
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004370:	d212      	bcs.n	8004398 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	b29b      	uxth	r3, r3
 8004376:	f023 030f 	bic.w	r3, r3, #15
 800437a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	085b      	lsrs	r3, r3, #1
 8004380:	b29b      	uxth	r3, r3
 8004382:	f003 0307 	and.w	r3, r3, #7
 8004386:	b29a      	uxth	r2, r3
 8004388:	89fb      	ldrh	r3, [r7, #14]
 800438a:	4313      	orrs	r3, r2
 800438c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	89fa      	ldrh	r2, [r7, #14]
 8004394:	60da      	str	r2, [r3, #12]
 8004396:	e04f      	b.n	8004438 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	77bb      	strb	r3, [r7, #30]
 800439c:	e04c      	b.n	8004438 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800439e:	7ffb      	ldrb	r3, [r7, #31]
 80043a0:	2b08      	cmp	r3, #8
 80043a2:	d828      	bhi.n	80043f6 <UART_SetConfig+0x462>
 80043a4:	a201      	add	r2, pc, #4	@ (adr r2, 80043ac <UART_SetConfig+0x418>)
 80043a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043aa:	bf00      	nop
 80043ac:	080043d1 	.word	0x080043d1
 80043b0:	080043d9 	.word	0x080043d9
 80043b4:	080043e1 	.word	0x080043e1
 80043b8:	080043f7 	.word	0x080043f7
 80043bc:	080043e7 	.word	0x080043e7
 80043c0:	080043f7 	.word	0x080043f7
 80043c4:	080043f7 	.word	0x080043f7
 80043c8:	080043f7 	.word	0x080043f7
 80043cc:	080043ef 	.word	0x080043ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043d0:	f7fe ffb6 	bl	8003340 <HAL_RCC_GetPCLK1Freq>
 80043d4:	61b8      	str	r0, [r7, #24]
        break;
 80043d6:	e013      	b.n	8004400 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043d8:	f7fe ffc6 	bl	8003368 <HAL_RCC_GetPCLK2Freq>
 80043dc:	61b8      	str	r0, [r7, #24]
        break;
 80043de:	e00f      	b.n	8004400 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004458 <UART_SetConfig+0x4c4>)
 80043e2:	61bb      	str	r3, [r7, #24]
        break;
 80043e4:	e00c      	b.n	8004400 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043e6:	f7fe fe99 	bl	800311c <HAL_RCC_GetSysClockFreq>
 80043ea:	61b8      	str	r0, [r7, #24]
        break;
 80043ec:	e008      	b.n	8004400 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043f2:	61bb      	str	r3, [r7, #24]
        break;
 80043f4:	e004      	b.n	8004400 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80043f6:	2300      	movs	r3, #0
 80043f8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	77bb      	strb	r3, [r7, #30]
        break;
 80043fe:	bf00      	nop
    }

    if (pclk != 0U)
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d018      	beq.n	8004438 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	085a      	lsrs	r2, r3, #1
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	441a      	add	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	fbb2 f3f3 	udiv	r3, r2, r3
 8004418:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	2b0f      	cmp	r3, #15
 800441e:	d909      	bls.n	8004434 <UART_SetConfig+0x4a0>
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004426:	d205      	bcs.n	8004434 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	b29a      	uxth	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	60da      	str	r2, [r3, #12]
 8004432:	e001      	b.n	8004438 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004444:	7fbb      	ldrb	r3, [r7, #30]
}
 8004446:	4618      	mov	r0, r3
 8004448:	3720      	adds	r7, #32
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	40007c00 	.word	0x40007c00
 8004454:	40023800 	.word	0x40023800
 8004458:	00f42400 	.word	0x00f42400

0800445c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004468:	f003 0308 	and.w	r3, r3, #8
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00a      	beq.n	8004486 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	430a      	orrs	r2, r1
 8004484:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00a      	beq.n	80044a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	430a      	orrs	r2, r1
 80044a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00a      	beq.n	80044ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	430a      	orrs	r2, r1
 80044c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ce:	f003 0304 	and.w	r3, r3, #4
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00a      	beq.n	80044ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	430a      	orrs	r2, r1
 80044ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f0:	f003 0310 	and.w	r3, r3, #16
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00a      	beq.n	800450e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	430a      	orrs	r2, r1
 800450c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004512:	f003 0320 	and.w	r3, r3, #32
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00a      	beq.n	8004530 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	430a      	orrs	r2, r1
 800452e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004538:	2b00      	cmp	r3, #0
 800453a:	d01a      	beq.n	8004572 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	430a      	orrs	r2, r1
 8004550:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004556:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800455a:	d10a      	bne.n	8004572 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	430a      	orrs	r2, r1
 8004570:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00a      	beq.n	8004594 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	430a      	orrs	r2, r1
 8004592:	605a      	str	r2, [r3, #4]
  }
}
 8004594:	bf00      	nop
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b098      	sub	sp, #96	@ 0x60
 80045a4:	af02      	add	r7, sp, #8
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80045b0:	f7fc ff3e 	bl	8001430 <HAL_GetTick>
 80045b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0308 	and.w	r3, r3, #8
 80045c0:	2b08      	cmp	r3, #8
 80045c2:	d12e      	bne.n	8004622 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80045c8:	9300      	str	r3, [sp, #0]
 80045ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045cc:	2200      	movs	r2, #0
 80045ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f000 f88c 	bl	80046f0 <UART_WaitOnFlagUntilTimeout>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d021      	beq.n	8004622 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045e6:	e853 3f00 	ldrex	r3, [r3]
 80045ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	461a      	mov	r2, r3
 80045fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80045fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80045fe:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004600:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004602:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004604:	e841 2300 	strex	r3, r2, [r1]
 8004608:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800460a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800460c:	2b00      	cmp	r3, #0
 800460e:	d1e6      	bne.n	80045de <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2220      	movs	r2, #32
 8004614:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e062      	b.n	80046e8 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b04      	cmp	r3, #4
 800462e:	d149      	bne.n	80046c4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004630:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004634:	9300      	str	r3, [sp, #0]
 8004636:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004638:	2200      	movs	r2, #0
 800463a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 f856 	bl	80046f0 <UART_WaitOnFlagUntilTimeout>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	d03c      	beq.n	80046c4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004652:	e853 3f00 	ldrex	r3, [r3]
 8004656:	623b      	str	r3, [r7, #32]
   return(result);
 8004658:	6a3b      	ldr	r3, [r7, #32]
 800465a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800465e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	461a      	mov	r2, r3
 8004666:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004668:	633b      	str	r3, [r7, #48]	@ 0x30
 800466a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800466c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800466e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004670:	e841 2300 	strex	r3, r2, [r1]
 8004674:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004678:	2b00      	cmp	r3, #0
 800467a:	d1e6      	bne.n	800464a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	3308      	adds	r3, #8
 8004682:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	e853 3f00 	ldrex	r3, [r3]
 800468a:	60fb      	str	r3, [r7, #12]
   return(result);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f023 0301 	bic.w	r3, r3, #1
 8004692:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	3308      	adds	r3, #8
 800469a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800469c:	61fa      	str	r2, [r7, #28]
 800469e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a0:	69b9      	ldr	r1, [r7, #24]
 80046a2:	69fa      	ldr	r2, [r7, #28]
 80046a4:	e841 2300 	strex	r3, r2, [r1]
 80046a8:	617b      	str	r3, [r7, #20]
   return(result);
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d1e5      	bne.n	800467c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2220      	movs	r2, #32
 80046b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e011      	b.n	80046e8 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2220      	movs	r2, #32
 80046c8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2220      	movs	r2, #32
 80046ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80046e6:	2300      	movs	r3, #0
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3758      	adds	r7, #88	@ 0x58
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	603b      	str	r3, [r7, #0]
 80046fc:	4613      	mov	r3, r2
 80046fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004700:	e04f      	b.n	80047a2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004708:	d04b      	beq.n	80047a2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800470a:	f7fc fe91 	bl	8001430 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	429a      	cmp	r2, r3
 8004718:	d302      	bcc.n	8004720 <UART_WaitOnFlagUntilTimeout+0x30>
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d101      	bne.n	8004724 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e04e      	b.n	80047c2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0304 	and.w	r3, r3, #4
 800472e:	2b00      	cmp	r3, #0
 8004730:	d037      	beq.n	80047a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	2b80      	cmp	r3, #128	@ 0x80
 8004736:	d034      	beq.n	80047a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	2b40      	cmp	r3, #64	@ 0x40
 800473c:	d031      	beq.n	80047a2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	69db      	ldr	r3, [r3, #28]
 8004744:	f003 0308 	and.w	r3, r3, #8
 8004748:	2b08      	cmp	r3, #8
 800474a:	d110      	bne.n	800476e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2208      	movs	r2, #8
 8004752:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004754:	68f8      	ldr	r0, [r7, #12]
 8004756:	f000 f838 	bl	80047ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2208      	movs	r2, #8
 800475e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e029      	b.n	80047c2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	69db      	ldr	r3, [r3, #28]
 8004774:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004778:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800477c:	d111      	bne.n	80047a2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004786:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004788:	68f8      	ldr	r0, [r7, #12]
 800478a:	f000 f81e 	bl	80047ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2220      	movs	r2, #32
 8004792:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e00f      	b.n	80047c2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	69da      	ldr	r2, [r3, #28]
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	4013      	ands	r3, r2
 80047ac:	68ba      	ldr	r2, [r7, #8]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	bf0c      	ite	eq
 80047b2:	2301      	moveq	r3, #1
 80047b4:	2300      	movne	r3, #0
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	461a      	mov	r2, r3
 80047ba:	79fb      	ldrb	r3, [r7, #7]
 80047bc:	429a      	cmp	r2, r3
 80047be:	d0a0      	beq.n	8004702 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3710      	adds	r7, #16
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}

080047ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047ca:	b480      	push	{r7}
 80047cc:	b095      	sub	sp, #84	@ 0x54
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047da:	e853 3f00 	ldrex	r3, [r3]
 80047de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80047e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	461a      	mov	r2, r3
 80047ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80047f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80047f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80047f8:	e841 2300 	strex	r3, r2, [r1]
 80047fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80047fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1e6      	bne.n	80047d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	3308      	adds	r3, #8
 800480a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800480c:	6a3b      	ldr	r3, [r7, #32]
 800480e:	e853 3f00 	ldrex	r3, [r3]
 8004812:	61fb      	str	r3, [r7, #28]
   return(result);
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	f023 0301 	bic.w	r3, r3, #1
 800481a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	3308      	adds	r3, #8
 8004822:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004824:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004826:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004828:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800482a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800482c:	e841 2300 	strex	r3, r2, [r1]
 8004830:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004834:	2b00      	cmp	r3, #0
 8004836:	d1e5      	bne.n	8004804 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800483c:	2b01      	cmp	r3, #1
 800483e:	d118      	bne.n	8004872 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	e853 3f00 	ldrex	r3, [r3]
 800484c:	60bb      	str	r3, [r7, #8]
   return(result);
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	f023 0310 	bic.w	r3, r3, #16
 8004854:	647b      	str	r3, [r7, #68]	@ 0x44
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	461a      	mov	r2, r3
 800485c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800485e:	61bb      	str	r3, [r7, #24]
 8004860:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004862:	6979      	ldr	r1, [r7, #20]
 8004864:	69ba      	ldr	r2, [r7, #24]
 8004866:	e841 2300 	strex	r3, r2, [r1]
 800486a:	613b      	str	r3, [r7, #16]
   return(result);
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d1e6      	bne.n	8004840 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2220      	movs	r2, #32
 8004876:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004886:	bf00      	nop
 8004888:	3754      	adds	r7, #84	@ 0x54
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
	...

08004894 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004894:	b084      	sub	sp, #16
 8004896:	b580      	push	{r7, lr}
 8004898:	b084      	sub	sp, #16
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
 800489e:	f107 001c 	add.w	r0, r7, #28
 80048a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80048a6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d121      	bne.n	80048f2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	68da      	ldr	r2, [r3, #12]
 80048be:	4b21      	ldr	r3, [pc, #132]	@ (8004944 <USB_CoreInit+0xb0>)
 80048c0:	4013      	ands	r3, r2
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80048d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d105      	bne.n	80048e6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 fa92 	bl	8004e10 <USB_CoreReset>
 80048ec:	4603      	mov	r3, r0
 80048ee:	73fb      	strb	r3, [r7, #15]
 80048f0:	e010      	b.n	8004914 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	68db      	ldr	r3, [r3, #12]
 80048f6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f000 fa86 	bl	8004e10 <USB_CoreReset>
 8004904:	4603      	mov	r3, r0
 8004906:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8004914:	7fbb      	ldrb	r3, [r7, #30]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d10b      	bne.n	8004932 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f043 0206 	orr.w	r2, r3, #6
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f043 0220 	orr.w	r2, r3, #32
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004932:	7bfb      	ldrb	r3, [r7, #15]
}
 8004934:	4618      	mov	r0, r3
 8004936:	3710      	adds	r7, #16
 8004938:	46bd      	mov	sp, r7
 800493a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800493e:	b004      	add	sp, #16
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	ffbdffbf 	.word	0xffbdffbf

08004948 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f023 0201 	bic.w	r2, r3, #1
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800495c:	2300      	movs	r3, #0
}
 800495e:	4618      	mov	r0, r3
 8004960:	370c      	adds	r7, #12
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr

0800496a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b084      	sub	sp, #16
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
 8004972:	460b      	mov	r3, r1
 8004974:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004976:	2300      	movs	r3, #0
 8004978:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004986:	78fb      	ldrb	r3, [r7, #3]
 8004988:	2b01      	cmp	r3, #1
 800498a:	d115      	bne.n	80049b8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004998:	200a      	movs	r0, #10
 800499a:	f7fc fd55 	bl	8001448 <HAL_Delay>
      ms += 10U;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	330a      	adds	r3, #10
 80049a2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 fa25 	bl	8004df4 <USB_GetMode>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d01e      	beq.n	80049ee <USB_SetCurrentMode+0x84>
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2bc7      	cmp	r3, #199	@ 0xc7
 80049b4:	d9f0      	bls.n	8004998 <USB_SetCurrentMode+0x2e>
 80049b6:	e01a      	b.n	80049ee <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80049b8:	78fb      	ldrb	r3, [r7, #3]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d115      	bne.n	80049ea <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80049ca:	200a      	movs	r0, #10
 80049cc:	f7fc fd3c 	bl	8001448 <HAL_Delay>
      ms += 10U;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	330a      	adds	r3, #10
 80049d4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f000 fa0c 	bl	8004df4 <USB_GetMode>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d005      	beq.n	80049ee <USB_SetCurrentMode+0x84>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2bc7      	cmp	r3, #199	@ 0xc7
 80049e6:	d9f0      	bls.n	80049ca <USB_SetCurrentMode+0x60>
 80049e8:	e001      	b.n	80049ee <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e005      	b.n	80049fa <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2bc8      	cmp	r3, #200	@ 0xc8
 80049f2:	d101      	bne.n	80049f8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e000      	b.n	80049fa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3710      	adds	r7, #16
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
	...

08004a04 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004a04:	b084      	sub	sp, #16
 8004a06:	b580      	push	{r7, lr}
 8004a08:	b086      	sub	sp, #24
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
 8004a0e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004a12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004a16:	2300      	movs	r3, #0
 8004a18:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004a1e:	2300      	movs	r3, #0
 8004a20:	613b      	str	r3, [r7, #16]
 8004a22:	e009      	b.n	8004a38 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	3340      	adds	r3, #64	@ 0x40
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	4413      	add	r3, r2
 8004a2e:	2200      	movs	r2, #0
 8004a30:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	3301      	adds	r3, #1
 8004a36:	613b      	str	r3, [r7, #16]
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	2b0e      	cmp	r3, #14
 8004a3c:	d9f2      	bls.n	8004a24 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004a3e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d11c      	bne.n	8004a80 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004a54:	f043 0302 	orr.w	r3, r3, #2
 8004a58:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a5e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	601a      	str	r2, [r3, #0]
 8004a7e:	e005      	b.n	8004a8c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a84:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004a92:	461a      	mov	r2, r3
 8004a94:	2300      	movs	r3, #0
 8004a96:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004a98:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d10d      	bne.n	8004abc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d104      	bne.n	8004ab2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004aa8:	2100      	movs	r1, #0
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 f968 	bl	8004d80 <USB_SetDevSpeed>
 8004ab0:	e008      	b.n	8004ac4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004ab2:	2101      	movs	r1, #1
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f000 f963 	bl	8004d80 <USB_SetDevSpeed>
 8004aba:	e003      	b.n	8004ac4 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004abc:	2103      	movs	r1, #3
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f95e 	bl	8004d80 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004ac4:	2110      	movs	r1, #16
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 f8fa 	bl	8004cc0 <USB_FlushTxFifo>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f924 	bl	8004d24 <USB_FlushRxFifo>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d001      	beq.n	8004ae6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004aec:	461a      	mov	r2, r3
 8004aee:	2300      	movs	r3, #0
 8004af0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004af8:	461a      	mov	r2, r3
 8004afa:	2300      	movs	r3, #0
 8004afc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b04:	461a      	mov	r2, r3
 8004b06:	2300      	movs	r3, #0
 8004b08:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	613b      	str	r3, [r7, #16]
 8004b0e:	e043      	b.n	8004b98 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	015a      	lsls	r2, r3, #5
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	4413      	add	r3, r2
 8004b18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b22:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b26:	d118      	bne.n	8004b5a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10a      	bne.n	8004b44 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	015a      	lsls	r2, r3, #5
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	4413      	add	r3, r2
 8004b36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004b40:	6013      	str	r3, [r2, #0]
 8004b42:	e013      	b.n	8004b6c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	015a      	lsls	r2, r3, #5
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	4413      	add	r3, r2
 8004b4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b50:	461a      	mov	r2, r3
 8004b52:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004b56:	6013      	str	r3, [r2, #0]
 8004b58:	e008      	b.n	8004b6c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	015a      	lsls	r2, r3, #5
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	4413      	add	r3, r2
 8004b62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b66:	461a      	mov	r2, r3
 8004b68:	2300      	movs	r3, #0
 8004b6a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	015a      	lsls	r2, r3, #5
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4413      	add	r3, r2
 8004b74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b78:	461a      	mov	r2, r3
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	015a      	lsls	r2, r3, #5
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	4413      	add	r3, r2
 8004b86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004b90:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	3301      	adds	r3, #1
 8004b96:	613b      	str	r3, [r7, #16]
 8004b98:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d3b5      	bcc.n	8004b10 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	613b      	str	r3, [r7, #16]
 8004ba8:	e043      	b.n	8004c32 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	015a      	lsls	r2, r3, #5
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	4413      	add	r3, r2
 8004bb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004bbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004bc0:	d118      	bne.n	8004bf4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d10a      	bne.n	8004bde <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	015a      	lsls	r2, r3, #5
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	4413      	add	r3, r2
 8004bd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004bda:	6013      	str	r3, [r2, #0]
 8004bdc:	e013      	b.n	8004c06 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	015a      	lsls	r2, r3, #5
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	4413      	add	r3, r2
 8004be6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bea:	461a      	mov	r2, r3
 8004bec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004bf0:	6013      	str	r3, [r2, #0]
 8004bf2:	e008      	b.n	8004c06 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	015a      	lsls	r2, r3, #5
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c00:	461a      	mov	r2, r3
 8004c02:	2300      	movs	r3, #0
 8004c04:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	015a      	lsls	r2, r3, #5
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	4413      	add	r3, r2
 8004c0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c12:	461a      	mov	r2, r3
 8004c14:	2300      	movs	r3, #0
 8004c16:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	015a      	lsls	r2, r3, #5
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	4413      	add	r3, r2
 8004c20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c24:	461a      	mov	r2, r3
 8004c26:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004c2a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	3301      	adds	r3, #1
 8004c30:	613b      	str	r3, [r7, #16]
 8004c32:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004c36:	461a      	mov	r2, r3
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d3b5      	bcc.n	8004baa <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c44:	691b      	ldr	r3, [r3, #16]
 8004c46:	68fa      	ldr	r2, [r7, #12]
 8004c48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c50:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004c5e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004c60:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d105      	bne.n	8004c74 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	f043 0210 	orr.w	r2, r3, #16
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	699a      	ldr	r2, [r3, #24]
 8004c78:	4b0f      	ldr	r3, [pc, #60]	@ (8004cb8 <USB_DevInit+0x2b4>)
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004c80:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d005      	beq.n	8004c94 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	699b      	ldr	r3, [r3, #24]
 8004c8c:	f043 0208 	orr.w	r2, r3, #8
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004c94:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d105      	bne.n	8004ca8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	699a      	ldr	r2, [r3, #24]
 8004ca0:	4b06      	ldr	r3, [pc, #24]	@ (8004cbc <USB_DevInit+0x2b8>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004ca8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3718      	adds	r7, #24
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004cb4:	b004      	add	sp, #16
 8004cb6:	4770      	bx	lr
 8004cb8:	803c3800 	.word	0x803c3800
 8004cbc:	40000004 	.word	0x40000004

08004cc0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b085      	sub	sp, #20
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004cda:	d901      	bls.n	8004ce0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e01b      	b.n	8004d18 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	691b      	ldr	r3, [r3, #16]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	daf2      	bge.n	8004cce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	019b      	lsls	r3, r3, #6
 8004cf0:	f043 0220 	orr.w	r2, r3, #32
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004d04:	d901      	bls.n	8004d0a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e006      	b.n	8004d18 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	f003 0320 	and.w	r3, r3, #32
 8004d12:	2b20      	cmp	r3, #32
 8004d14:	d0f0      	beq.n	8004cf8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3714      	adds	r7, #20
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	3301      	adds	r3, #1
 8004d34:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004d3c:	d901      	bls.n	8004d42 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	e018      	b.n	8004d74 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	daf2      	bge.n	8004d30 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2210      	movs	r2, #16
 8004d52:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	3301      	adds	r3, #1
 8004d58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004d60:	d901      	bls.n	8004d66 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e006      	b.n	8004d74 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	f003 0310 	and.w	r3, r3, #16
 8004d6e:	2b10      	cmp	r3, #16
 8004d70:	d0f0      	beq.n	8004d54 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004d72:	2300      	movs	r3, #0
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3714      	adds	r7, #20
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	460b      	mov	r3, r1
 8004d8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	78fb      	ldrb	r3, [r7, #3]
 8004d9a:	68f9      	ldr	r1, [r7, #12]
 8004d9c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004da0:	4313      	orrs	r3, r2
 8004da2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3714      	adds	r7, #20
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b085      	sub	sp, #20
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004dcc:	f023 0303 	bic.w	r3, r3, #3
 8004dd0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	68fa      	ldr	r2, [r7, #12]
 8004ddc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004de0:	f043 0302 	orr.w	r3, r3, #2
 8004de4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3714      	adds	r7, #20
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	695b      	ldr	r3, [r3, #20]
 8004e00:	f003 0301 	and.w	r3, r3, #1
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b085      	sub	sp, #20
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	3301      	adds	r3, #1
 8004e20:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e28:	d901      	bls.n	8004e2e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e022      	b.n	8004e74 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	daf2      	bge.n	8004e1c <USB_CoreReset+0xc>

  count = 10U;
 8004e36:	230a      	movs	r3, #10
 8004e38:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8004e3a:	e002      	b.n	8004e42 <USB_CoreReset+0x32>
  {
    count--;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1f9      	bne.n	8004e3c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	691b      	ldr	r3, [r3, #16]
 8004e4c:	f043 0201 	orr.w	r2, r3, #1
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	3301      	adds	r3, #1
 8004e58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e60:	d901      	bls.n	8004e66 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e006      	b.n	8004e74 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	f003 0301 	and.w	r3, r3, #1
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d0f0      	beq.n	8004e54 <USB_CoreReset+0x44>

  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3714      	adds	r7, #20
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <arm_biquad_cascade_df2T_f32>:
 8004e80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e84:	ed2d 8b08 	vpush	{d8-d11}
 8004e88:	f890 e000 	ldrb.w	lr, [r0]
 8004e8c:	ea4f 1813 	mov.w	r8, r3, lsr #4
 8004e90:	6886      	ldr	r6, [r0, #8]
 8004e92:	3614      	adds	r6, #20
 8004e94:	6847      	ldr	r7, [r0, #4]
 8004e96:	3708      	adds	r7, #8
 8004e98:	ea4f 1988 	mov.w	r9, r8, lsl #6
 8004e9c:	eb02 0a09 	add.w	sl, r2, r9
 8004ea0:	ed56 7a05 	vldr	s15, [r6, #-20]	@ 0xffffffec
 8004ea4:	ed16 7a04 	vldr	s14, [r6, #-16]
 8004ea8:	ed56 6a03 	vldr	s13, [r6, #-12]
 8004eac:	ed16 6a02 	vldr	s12, [r6, #-8]
 8004eb0:	ed56 5a01 	vldr	s11, [r6, #-4]
 8004eb4:	46bc      	mov	ip, r7
 8004eb6:	ed57 3a02 	vldr	s7, [r7, #-8]
 8004eba:	ed17 5a01 	vldr	s10, [r7, #-4]
 8004ebe:	f1b8 0f00 	cmp.w	r8, #0
 8004ec2:	f000 816d 	beq.w	80051a0 <arm_biquad_cascade_df2T_f32+0x320>
 8004ec6:	f101 0440 	add.w	r4, r1, #64	@ 0x40
 8004eca:	f102 0040 	add.w	r0, r2, #64	@ 0x40
 8004ece:	4645      	mov	r5, r8
 8004ed0:	ed54 4a10 	vldr	s9, [r4, #-64]	@ 0xffffffc0
 8004ed4:	ed54 8a0f 	vldr	s17, [r4, #-60]	@ 0xffffffc4
 8004ed8:	ed14 9a0e 	vldr	s18, [r4, #-56]	@ 0xffffffc8
 8004edc:	ee27 4aa4 	vmul.f32	s8, s15, s9
 8004ee0:	ee74 3a23 	vadd.f32	s7, s8, s7
 8004ee4:	ed14 0a0d 	vldr	s0, [r4, #-52]	@ 0xffffffcc
 8004ee8:	ee67 aa24 	vmul.f32	s21, s14, s9
 8004eec:	ee3a 5a85 	vadd.f32	s10, s21, s10
 8004ef0:	ed14 8a0c 	vldr	s16, [r4, #-48]	@ 0xffffffd0
 8004ef4:	ee66 4aa4 	vmul.f32	s9, s13, s9
 8004ef8:	ed14 1a0b 	vldr	s2, [r4, #-44]	@ 0xffffffd4
 8004efc:	ed54 0a0a 	vldr	s1, [r4, #-40]	@ 0xffffffd8
 8004f00:	ed14 2a09 	vldr	s4, [r4, #-36]	@ 0xffffffdc
 8004f04:	ee26 4a23 	vmul.f32	s8, s12, s7
 8004f08:	ee34 5a05 	vadd.f32	s10, s8, s10
 8004f0c:	ee67 aaa8 	vmul.f32	s21, s15, s17
 8004f10:	ee75 aa2a 	vadd.f32	s21, s10, s21
 8004f14:	ed54 1a08 	vldr	s3, [r4, #-32]	@ 0xffffffe0
 8004f18:	ee25 5aa3 	vmul.f32	s10, s11, s7
 8004f1c:	ee35 5a24 	vadd.f32	s10, s10, s9
 8004f20:	ee67 4a28 	vmul.f32	s9, s14, s17
 8004f24:	ee75 4a24 	vadd.f32	s9, s10, s9
 8004f28:	ed14 3a07 	vldr	s6, [r4, #-28]	@ 0xffffffe4
 8004f2c:	ee66 9aa8 	vmul.f32	s19, s13, s17
 8004f30:	ed54 2a06 	vldr	s5, [r4, #-24]	@ 0xffffffe8
 8004f34:	ed14 5a05 	vldr	s10, [r4, #-20]	@ 0xffffffec
 8004f38:	ed14 4a04 	vldr	s8, [r4, #-16]
 8004f3c:	ee26 aa2a 	vmul.f32	s20, s12, s21
 8004f40:	ee7a 4a24 	vadd.f32	s9, s20, s9
 8004f44:	ee27 aa89 	vmul.f32	s20, s15, s18
 8004f48:	ee34 aa8a 	vadd.f32	s20, s9, s20
 8004f4c:	ed54 4a03 	vldr	s9, [r4, #-12]
 8004f50:	ee65 8aaa 	vmul.f32	s17, s11, s21
 8004f54:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8004f58:	ee67 9a09 	vmul.f32	s19, s14, s18
 8004f5c:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8004f60:	ed54 ba02 	vldr	s23, [r4, #-8]
 8004f64:	ee26 9a89 	vmul.f32	s18, s13, s18
 8004f68:	ed14 ba01 	vldr	s22, [r4, #-4]
 8004f6c:	ee66 9a0a 	vmul.f32	s19, s12, s20
 8004f70:	ee79 8aa8 	vadd.f32	s17, s19, s17
 8004f74:	ee67 9a80 	vmul.f32	s19, s15, s0
 8004f78:	ee78 9aa9 	vadd.f32	s19, s17, s19
 8004f7c:	ee65 8a8a 	vmul.f32	s17, s11, s20
 8004f80:	ee38 9a89 	vadd.f32	s18, s17, s18
 8004f84:	ee67 8a00 	vmul.f32	s17, s14, s0
 8004f88:	ee39 9a28 	vadd.f32	s18, s18, s17
 8004f8c:	ee66 8a80 	vmul.f32	s17, s13, s0
 8004f90:	ee26 0a29 	vmul.f32	s0, s12, s19
 8004f94:	ee30 9a09 	vadd.f32	s18, s0, s18
 8004f98:	ee27 0a88 	vmul.f32	s0, s15, s16
 8004f9c:	ee39 9a00 	vadd.f32	s18, s18, s0
 8004fa0:	ee25 0aa9 	vmul.f32	s0, s11, s19
 8004fa4:	ee30 0a28 	vadd.f32	s0, s0, s17
 8004fa8:	ee67 8a08 	vmul.f32	s17, s14, s16
 8004fac:	ee30 0a28 	vadd.f32	s0, s0, s17
 8004fb0:	ee26 8a88 	vmul.f32	s16, s13, s16
 8004fb4:	ee66 8a09 	vmul.f32	s17, s12, s18
 8004fb8:	ee38 0a80 	vadd.f32	s0, s17, s0
 8004fbc:	ee67 8a81 	vmul.f32	s17, s15, s2
 8004fc0:	ee70 8a28 	vadd.f32	s17, s0, s17
 8004fc4:	ee25 0a89 	vmul.f32	s0, s11, s18
 8004fc8:	ee30 8a08 	vadd.f32	s16, s0, s16
 8004fcc:	ee27 0a01 	vmul.f32	s0, s14, s2
 8004fd0:	ee38 8a00 	vadd.f32	s16, s16, s0
 8004fd4:	ee26 0a81 	vmul.f32	s0, s13, s2
 8004fd8:	ee26 1a28 	vmul.f32	s2, s12, s17
 8004fdc:	ee31 8a08 	vadd.f32	s16, s2, s16
 8004fe0:	ee27 1aa0 	vmul.f32	s2, s15, s1
 8004fe4:	ee38 8a01 	vadd.f32	s16, s16, s2
 8004fe8:	ee25 1aa8 	vmul.f32	s2, s11, s17
 8004fec:	ee31 1a00 	vadd.f32	s2, s2, s0
 8004ff0:	ee27 0a20 	vmul.f32	s0, s14, s1
 8004ff4:	ee31 1a00 	vadd.f32	s2, s2, s0
 8004ff8:	ee66 0aa0 	vmul.f32	s1, s13, s1
 8004ffc:	ee26 0a08 	vmul.f32	s0, s12, s16
 8005000:	ee30 1a01 	vadd.f32	s2, s0, s2
 8005004:	ee27 0a82 	vmul.f32	s0, s15, s4
 8005008:	ee31 0a00 	vadd.f32	s0, s2, s0
 800500c:	ee25 1a88 	vmul.f32	s2, s11, s16
 8005010:	ee71 0a20 	vadd.f32	s1, s2, s1
 8005014:	ee27 1a02 	vmul.f32	s2, s14, s4
 8005018:	ee70 0a81 	vadd.f32	s1, s1, s2
 800501c:	ee26 1a82 	vmul.f32	s2, s13, s4
 8005020:	ee26 2a00 	vmul.f32	s4, s12, s0
 8005024:	ee72 0a20 	vadd.f32	s1, s4, s1
 8005028:	ee27 2aa1 	vmul.f32	s4, s15, s3
 800502c:	ee70 0a82 	vadd.f32	s1, s1, s4
 8005030:	ee25 2a80 	vmul.f32	s4, s11, s0
 8005034:	ee32 2a01 	vadd.f32	s4, s4, s2
 8005038:	ee27 1a21 	vmul.f32	s2, s14, s3
 800503c:	ee32 2a01 	vadd.f32	s4, s4, s2
 8005040:	ee66 1aa1 	vmul.f32	s3, s13, s3
 8005044:	ee26 1a20 	vmul.f32	s2, s12, s1
 8005048:	ee31 2a02 	vadd.f32	s4, s2, s4
 800504c:	ee27 1a83 	vmul.f32	s2, s15, s6
 8005050:	ee32 1a01 	vadd.f32	s2, s4, s2
 8005054:	ee25 2aa0 	vmul.f32	s4, s11, s1
 8005058:	ee72 1a21 	vadd.f32	s3, s4, s3
 800505c:	ee27 2a03 	vmul.f32	s4, s14, s6
 8005060:	ee71 1a82 	vadd.f32	s3, s3, s4
 8005064:	ee26 2a83 	vmul.f32	s4, s13, s6
 8005068:	ee26 3a01 	vmul.f32	s6, s12, s2
 800506c:	ee73 1a21 	vadd.f32	s3, s6, s3
 8005070:	ee27 3aa2 	vmul.f32	s6, s15, s5
 8005074:	ee71 1a83 	vadd.f32	s3, s3, s6
 8005078:	ee25 3a81 	vmul.f32	s6, s11, s2
 800507c:	ee33 3a02 	vadd.f32	s6, s6, s4
 8005080:	ee27 2a22 	vmul.f32	s4, s14, s5
 8005084:	ee33 3a02 	vadd.f32	s6, s6, s4
 8005088:	ee66 2aa2 	vmul.f32	s5, s13, s5
 800508c:	ee26 2a21 	vmul.f32	s4, s12, s3
 8005090:	ee32 3a03 	vadd.f32	s6, s4, s6
 8005094:	ee27 2a85 	vmul.f32	s4, s15, s10
 8005098:	ee33 2a02 	vadd.f32	s4, s6, s4
 800509c:	ee25 3aa1 	vmul.f32	s6, s11, s3
 80050a0:	ee73 2a22 	vadd.f32	s5, s6, s5
 80050a4:	ee27 3a05 	vmul.f32	s6, s14, s10
 80050a8:	ee72 2a83 	vadd.f32	s5, s5, s6
 80050ac:	ee26 3a85 	vmul.f32	s6, s13, s10
 80050b0:	ee26 5a02 	vmul.f32	s10, s12, s4
 80050b4:	ee75 2a22 	vadd.f32	s5, s10, s5
 80050b8:	ee27 5a84 	vmul.f32	s10, s15, s8
 80050bc:	ee72 2a85 	vadd.f32	s5, s5, s10
 80050c0:	ee25 5a82 	vmul.f32	s10, s11, s4
 80050c4:	ee35 5a03 	vadd.f32	s10, s10, s6
 80050c8:	ee27 3a04 	vmul.f32	s6, s14, s8
 80050cc:	ee35 5a03 	vadd.f32	s10, s10, s6
 80050d0:	ee26 4a84 	vmul.f32	s8, s13, s8
 80050d4:	ed40 3a10 	vstr	s7, [r0, #-64]	@ 0xffffffc0
 80050d8:	ed40 aa0f 	vstr	s21, [r0, #-60]	@ 0xffffffc4
 80050dc:	ed00 aa0e 	vstr	s20, [r0, #-56]	@ 0xffffffc8
 80050e0:	ee26 3a22 	vmul.f32	s6, s12, s5
 80050e4:	ee33 5a05 	vadd.f32	s10, s6, s10
 80050e8:	ee27 3aa4 	vmul.f32	s6, s15, s9
 80050ec:	ee35 3a03 	vadd.f32	s6, s10, s6
 80050f0:	ed40 9a0d 	vstr	s19, [r0, #-52]	@ 0xffffffcc
 80050f4:	ee25 5aa2 	vmul.f32	s10, s11, s5
 80050f8:	ee35 4a04 	vadd.f32	s8, s10, s8
 80050fc:	ee67 3a24 	vmul.f32	s7, s14, s9
 8005100:	ee74 3a23 	vadd.f32	s7, s8, s7
 8005104:	ed00 9a0c 	vstr	s18, [r0, #-48]	@ 0xffffffd0
 8005108:	ee66 4aa4 	vmul.f32	s9, s13, s9
 800510c:	ed40 8a0b 	vstr	s17, [r0, #-44]	@ 0xffffffd4
 8005110:	ed00 8a0a 	vstr	s16, [r0, #-40]	@ 0xffffffd8
 8005114:	ed00 0a09 	vstr	s0, [r0, #-36]	@ 0xffffffdc
 8005118:	ed40 0a08 	vstr	s1, [r0, #-32]	@ 0xffffffe0
 800511c:	ee26 4a03 	vmul.f32	s8, s12, s6
 8005120:	ee34 4a23 	vadd.f32	s8, s8, s7
 8005124:	ee67 3aab 	vmul.f32	s7, s15, s23
 8005128:	ee74 3a23 	vadd.f32	s7, s8, s7
 800512c:	ed00 1a07 	vstr	s2, [r0, #-28]	@ 0xffffffe4
 8005130:	ee25 5a83 	vmul.f32	s10, s11, s6
 8005134:	ee75 4a24 	vadd.f32	s9, s10, s9
 8005138:	ee27 5a2b 	vmul.f32	s10, s14, s23
 800513c:	ee74 4a85 	vadd.f32	s9, s9, s10
 8005140:	ed40 1a06 	vstr	s3, [r0, #-24]	@ 0xffffffe8
 8005144:	ee66 baab 	vmul.f32	s23, s13, s23
 8005148:	ed00 2a05 	vstr	s4, [r0, #-20]	@ 0xffffffec
 800514c:	ed40 2a04 	vstr	s5, [r0, #-16]
 8005150:	ed00 3a03 	vstr	s6, [r0, #-12]
 8005154:	ee26 4a23 	vmul.f32	s8, s12, s7
 8005158:	ee74 4a24 	vadd.f32	s9, s8, s9
 800515c:	ee27 5a8b 	vmul.f32	s10, s15, s22
 8005160:	ee74 4a85 	vadd.f32	s9, s9, s10
 8005164:	ed40 3a02 	vstr	s7, [r0, #-8]
 8005168:	ee65 3aa3 	vmul.f32	s7, s11, s7
 800516c:	ee73 3aab 	vadd.f32	s7, s7, s23
 8005170:	ee27 5a0b 	vmul.f32	s10, s14, s22
 8005174:	ee73 3a85 	vadd.f32	s7, s7, s10
 8005178:	ed40 4a01 	vstr	s9, [r0, #-4]
 800517c:	ee26 5a8b 	vmul.f32	s10, s13, s22
 8005180:	ee26 4a24 	vmul.f32	s8, s12, s9
 8005184:	ee74 3a23 	vadd.f32	s7, s8, s7
 8005188:	ee65 4aa4 	vmul.f32	s9, s11, s9
 800518c:	ee34 5a85 	vadd.f32	s10, s9, s10
 8005190:	3440      	adds	r4, #64	@ 0x40
 8005192:	3040      	adds	r0, #64	@ 0x40
 8005194:	3d01      	subs	r5, #1
 8005196:	f47f ae9b 	bne.w	8004ed0 <arm_biquad_cascade_df2T_f32+0x50>
 800519a:	4449      	add	r1, r9
 800519c:	4654      	mov	r4, sl
 800519e:	e000      	b.n	80051a2 <arm_biquad_cascade_df2T_f32+0x322>
 80051a0:	4614      	mov	r4, r2
 80051a2:	f013 000f 	ands.w	r0, r3, #15
 80051a6:	d017      	beq.n	80051d8 <arm_biquad_cascade_df2T_f32+0x358>
 80051a8:	ecf1 4a01 	vldmia	r1!, {s9}
 80051ac:	ee27 4aa4 	vmul.f32	s8, s15, s9
 80051b0:	ee34 4a23 	vadd.f32	s8, s8, s7
 80051b4:	ee67 3a24 	vmul.f32	s7, s14, s9
 80051b8:	ee73 3a85 	vadd.f32	s7, s7, s10
 80051bc:	eca4 4a01 	vstmia	r4!, {s8}
 80051c0:	ee26 5aa4 	vmul.f32	s10, s13, s9
 80051c4:	ee66 4a04 	vmul.f32	s9, s12, s8
 80051c8:	ee74 3aa3 	vadd.f32	s7, s9, s7
 80051cc:	ee25 4a84 	vmul.f32	s8, s11, s8
 80051d0:	ee34 5a05 	vadd.f32	s10, s8, s10
 80051d4:	3801      	subs	r0, #1
 80051d6:	d1e7      	bne.n	80051a8 <arm_biquad_cascade_df2T_f32+0x328>
 80051d8:	ed4c 3a02 	vstr	s7, [ip, #-8]
 80051dc:	ed0c 5a01 	vstr	s10, [ip, #-4]
 80051e0:	3614      	adds	r6, #20
 80051e2:	3708      	adds	r7, #8
 80051e4:	4611      	mov	r1, r2
 80051e6:	f1be 0e01 	subs.w	lr, lr, #1
 80051ea:	f47f ae59 	bne.w	8004ea0 <arm_biquad_cascade_df2T_f32+0x20>
 80051ee:	ecbd 8b08 	vpop	{d8-d11}
 80051f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051f6:	bf00      	nop

080051f8 <arm_biquad_cascade_df2T_init_f32>:
 80051f8:	b538      	push	{r3, r4, r5, lr}
 80051fa:	4604      	mov	r4, r0
 80051fc:	4608      	mov	r0, r1
 80051fe:	461d      	mov	r5, r3
 8005200:	2100      	movs	r1, #0
 8005202:	60a2      	str	r2, [r4, #8]
 8005204:	00c2      	lsls	r2, r0, #3
 8005206:	7020      	strb	r0, [r4, #0]
 8005208:	4618      	mov	r0, r3
 800520a:	f000 f803 	bl	8005214 <memset>
 800520e:	6065      	str	r5, [r4, #4]
 8005210:	bd38      	pop	{r3, r4, r5, pc}
 8005212:	bf00      	nop

08005214 <memset>:
 8005214:	4402      	add	r2, r0
 8005216:	4603      	mov	r3, r0
 8005218:	4293      	cmp	r3, r2
 800521a:	d100      	bne.n	800521e <memset+0xa>
 800521c:	4770      	bx	lr
 800521e:	f803 1b01 	strb.w	r1, [r3], #1
 8005222:	e7f9      	b.n	8005218 <memset+0x4>

08005224 <__errno>:
 8005224:	4b01      	ldr	r3, [pc, #4]	@ (800522c <__errno+0x8>)
 8005226:	6818      	ldr	r0, [r3, #0]
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	2000000c 	.word	0x2000000c

08005230 <__libc_init_array>:
 8005230:	b570      	push	{r4, r5, r6, lr}
 8005232:	4d0d      	ldr	r5, [pc, #52]	@ (8005268 <__libc_init_array+0x38>)
 8005234:	4c0d      	ldr	r4, [pc, #52]	@ (800526c <__libc_init_array+0x3c>)
 8005236:	1b64      	subs	r4, r4, r5
 8005238:	10a4      	asrs	r4, r4, #2
 800523a:	2600      	movs	r6, #0
 800523c:	42a6      	cmp	r6, r4
 800523e:	d109      	bne.n	8005254 <__libc_init_array+0x24>
 8005240:	4d0b      	ldr	r5, [pc, #44]	@ (8005270 <__libc_init_array+0x40>)
 8005242:	4c0c      	ldr	r4, [pc, #48]	@ (8005274 <__libc_init_array+0x44>)
 8005244:	f000 fa00 	bl	8005648 <_init>
 8005248:	1b64      	subs	r4, r4, r5
 800524a:	10a4      	asrs	r4, r4, #2
 800524c:	2600      	movs	r6, #0
 800524e:	42a6      	cmp	r6, r4
 8005250:	d105      	bne.n	800525e <__libc_init_array+0x2e>
 8005252:	bd70      	pop	{r4, r5, r6, pc}
 8005254:	f855 3b04 	ldr.w	r3, [r5], #4
 8005258:	4798      	blx	r3
 800525a:	3601      	adds	r6, #1
 800525c:	e7ee      	b.n	800523c <__libc_init_array+0xc>
 800525e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005262:	4798      	blx	r3
 8005264:	3601      	adds	r6, #1
 8005266:	e7f2      	b.n	800524e <__libc_init_array+0x1e>
 8005268:	080058f0 	.word	0x080058f0
 800526c:	080058f0 	.word	0x080058f0
 8005270:	080058f0 	.word	0x080058f0
 8005274:	080058f4 	.word	0x080058f4

08005278 <checkint>:
 8005278:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800527c:	2b7e      	cmp	r3, #126	@ 0x7e
 800527e:	d910      	bls.n	80052a2 <checkint+0x2a>
 8005280:	2b96      	cmp	r3, #150	@ 0x96
 8005282:	d80c      	bhi.n	800529e <checkint+0x26>
 8005284:	2201      	movs	r2, #1
 8005286:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800528a:	fa02 f303 	lsl.w	r3, r2, r3
 800528e:	1e5a      	subs	r2, r3, #1
 8005290:	4202      	tst	r2, r0
 8005292:	d106      	bne.n	80052a2 <checkint+0x2a>
 8005294:	4203      	tst	r3, r0
 8005296:	bf14      	ite	ne
 8005298:	2001      	movne	r0, #1
 800529a:	2002      	moveq	r0, #2
 800529c:	4770      	bx	lr
 800529e:	2002      	movs	r0, #2
 80052a0:	4770      	bx	lr
 80052a2:	2000      	movs	r0, #0
 80052a4:	4770      	bx	lr
	...

080052a8 <powf>:
 80052a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80052aa:	ee10 1a10 	vmov	r1, s0
 80052ae:	ee10 4a90 	vmov	r4, s1
 80052b2:	f5a1 0200 	sub.w	r2, r1, #8388608	@ 0x800000
 80052b6:	0063      	lsls	r3, r4, #1
 80052b8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80052bc:	eef0 7a40 	vmov.f32	s15, s0
 80052c0:	eeb0 7a60 	vmov.f32	s14, s1
 80052c4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80052c8:	f06f 7280 	mvn.w	r2, #16777216	@ 0x1000000
 80052cc:	d252      	bcs.n	8005374 <powf+0xcc>
 80052ce:	4290      	cmp	r0, r2
 80052d0:	d258      	bcs.n	8005384 <powf+0xdc>
 80052d2:	2000      	movs	r0, #0
 80052d4:	f101 4340 	add.w	r3, r1, #3221225472	@ 0xc0000000
 80052d8:	f503 034d 	add.w	r3, r3, #13434880	@ 0xcd0000
 80052dc:	4a9e      	ldr	r2, [pc, #632]	@ (8005558 <powf+0x2b0>)
 80052de:	eebf 2b00 	vmov.f64	d2, #240	@ 0xbf800000 -1.0
 80052e2:	f3c3 44c3 	ubfx	r4, r3, #19, #4
 80052e6:	f36f 0316 	bfc	r3, #0, #23
 80052ea:	1ac9      	subs	r1, r1, r3
 80052ec:	eb02 1404 	add.w	r4, r2, r4, lsl #4
 80052f0:	ee07 1a90 	vmov	s15, r1
 80052f4:	ed94 5b02 	vldr	d5, [r4, #8]
 80052f8:	ed94 4b00 	vldr	d4, [r4]
 80052fc:	15db      	asrs	r3, r3, #23
 80052fe:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8005302:	ee07 3a90 	vmov	s15, r3
 8005306:	eea4 2b06 	vfma.f64	d2, d4, d6
 800530a:	ed92 1b42 	vldr	d1, [r2, #264]	@ 0x108
 800530e:	ee22 4b02 	vmul.f64	d4, d2, d2
 8005312:	ee24 0b04 	vmul.f64	d0, d4, d4
 8005316:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800531a:	ee36 6b05 	vadd.f64	d6, d6, d5
 800531e:	ed92 5b40 	vldr	d5, [r2, #256]	@ 0x100
 8005322:	ed92 3b44 	vldr	d3, [r2, #272]	@ 0x110
 8005326:	eea2 1b05 	vfma.f64	d1, d2, d5
 800532a:	ed92 5b46 	vldr	d5, [r2, #280]	@ 0x118
 800532e:	eea2 5b03 	vfma.f64	d5, d2, d3
 8005332:	ed92 3b48 	vldr	d3, [r2, #288]	@ 0x120
 8005336:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800533a:	eea2 6b03 	vfma.f64	d6, d2, d3
 800533e:	eea4 6b05 	vfma.f64	d6, d4, d5
 8005342:	eea1 6b00 	vfma.f64	d6, d1, d0
 8005346:	ee27 7b06 	vmul.f64	d7, d7, d6
 800534a:	ee17 3a90 	vmov	r3, s15
 800534e:	f3c3 32cf 	ubfx	r2, r3, #15, #16
 8005352:	f248 03bf 	movw	r3, #32959	@ 0x80bf
 8005356:	429a      	cmp	r2, r3
 8005358:	f0c0 8098 	bcc.w	800548c <powf+0x1e4>
 800535c:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 8005538 <powf+0x290>
 8005360:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005368:	dd79      	ble.n	800545e <powf+0x1b6>
 800536a:	b003      	add	sp, #12
 800536c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005370:	f000 b920 	b.w	80055b4 <__math_oflowf>
 8005374:	4290      	cmp	r0, r2
 8005376:	d330      	bcc.n	80053da <powf+0x132>
 8005378:	b12b      	cbz	r3, 8005386 <powf+0xde>
 800537a:	0049      	lsls	r1, r1, #1
 800537c:	f1b1 4f7f 	cmp.w	r1, #4278190080	@ 0xff000000
 8005380:	d808      	bhi.n	8005394 <powf+0xec>
 8005382:	e015      	b.n	80053b0 <powf+0x108>
 8005384:	b953      	cbnz	r3, 800539c <powf+0xf4>
 8005386:	f481 0180 	eor.w	r1, r1, #4194304	@ 0x400000
 800538a:	0049      	lsls	r1, r1, #1
 800538c:	f511 0f00 	cmn.w	r1, #8388608	@ 0x800000
 8005390:	f240 80ca 	bls.w	8005528 <powf+0x280>
 8005394:	ee37 0a87 	vadd.f32	s0, s15, s14
 8005398:	b003      	add	sp, #12
 800539a:	bd30      	pop	{r4, r5, pc}
 800539c:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 80053a0:	d105      	bne.n	80053ae <powf+0x106>
 80053a2:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 80053a6:	0064      	lsls	r4, r4, #1
 80053a8:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 80053ac:	e7f0      	b.n	8005390 <powf+0xe8>
 80053ae:	0049      	lsls	r1, r1, #1
 80053b0:	f1b3 4f7f 	cmp.w	r3, #4278190080	@ 0xff000000
 80053b4:	d1ee      	bne.n	8005394 <powf+0xec>
 80053b6:	f1b1 4ffe 	cmp.w	r1, #2130706432	@ 0x7f000000
 80053ba:	f000 80b5 	beq.w	8005528 <powf+0x280>
 80053be:	f1b1 4ffe 	cmp.w	r1, #2130706432	@ 0x7f000000
 80053c2:	ea6f 0404 	mvn.w	r4, r4
 80053c6:	bf34      	ite	cc
 80053c8:	2100      	movcc	r1, #0
 80053ca:	2101      	movcs	r1, #1
 80053cc:	0fe4      	lsrs	r4, r4, #31
 80053ce:	42a1      	cmp	r1, r4
 80053d0:	f040 80ad 	bne.w	800552e <powf+0x286>
 80053d4:	ee27 0a07 	vmul.f32	s0, s14, s14
 80053d8:	e7de      	b.n	8005398 <powf+0xf0>
 80053da:	004d      	lsls	r5, r1, #1
 80053dc:	1e6b      	subs	r3, r5, #1
 80053de:	4293      	cmp	r3, r2
 80053e0:	d31b      	bcc.n	800541a <powf+0x172>
 80053e2:	2900      	cmp	r1, #0
 80053e4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80053e8:	da0e      	bge.n	8005408 <powf+0x160>
 80053ea:	4620      	mov	r0, r4
 80053ec:	f7ff ff44 	bl	8005278 <checkint>
 80053f0:	2801      	cmp	r0, #1
 80053f2:	d109      	bne.n	8005408 <powf+0x160>
 80053f4:	eeb1 0a40 	vneg.f32	s0, s0
 80053f8:	b945      	cbnz	r5, 800540c <powf+0x164>
 80053fa:	2c00      	cmp	r4, #0
 80053fc:	dacc      	bge.n	8005398 <powf+0xf0>
 80053fe:	b003      	add	sp, #12
 8005400:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005404:	f000 b8dc 	b.w	80055c0 <__math_divzerof>
 8005408:	2000      	movs	r0, #0
 800540a:	e7f5      	b.n	80053f8 <powf+0x150>
 800540c:	2c00      	cmp	r4, #0
 800540e:	dac3      	bge.n	8005398 <powf+0xf0>
 8005410:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005414:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8005418:	e7be      	b.n	8005398 <powf+0xf0>
 800541a:	2900      	cmp	r1, #0
 800541c:	da1d      	bge.n	800545a <powf+0x1b2>
 800541e:	4620      	mov	r0, r4
 8005420:	f7ff ff2a 	bl	8005278 <checkint>
 8005424:	b920      	cbnz	r0, 8005430 <powf+0x188>
 8005426:	b003      	add	sp, #12
 8005428:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800542c:	f000 b8da 	b.w	80055e4 <__math_invalidf>
 8005430:	1e43      	subs	r3, r0, #1
 8005432:	4258      	negs	r0, r3
 8005434:	4158      	adcs	r0, r3
 8005436:	0400      	lsls	r0, r0, #16
 8005438:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800543c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8005440:	f4bf af48 	bcs.w	80052d4 <powf+0x2c>
 8005444:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800555c <powf+0x2b4>
 8005448:	ee27 0aa6 	vmul.f32	s0, s15, s13
 800544c:	ee10 3a10 	vmov	r3, s0
 8005450:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005454:	f1a3 6138 	sub.w	r1, r3, #192937984	@ 0xb800000
 8005458:	e73c      	b.n	80052d4 <powf+0x2c>
 800545a:	2000      	movs	r0, #0
 800545c:	e7ee      	b.n	800543c <powf+0x194>
 800545e:	ed9f 6b38 	vldr	d6, [pc, #224]	@ 8005540 <powf+0x298>
 8005462:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800546a:	dd45      	ble.n	80054f8 <powf+0x250>
 800546c:	f04f 534c 	mov.w	r3, #855638016	@ 0x33000000
 8005470:	b3d0      	cbz	r0, 80054e8 <powf+0x240>
 8005472:	9301      	str	r3, [sp, #4]
 8005474:	eddd 6a01 	vldr	s13, [sp, #4]
 8005478:	eebf 6a00 	vmov.f32	s12, #240	@ 0xbf800000 -1.0
 800547c:	ee76 6a66 	vsub.f32	s13, s12, s13
 8005480:	eef4 6a46 	vcmp.f32	s13, s12
 8005484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005488:	f47f af6f 	bne.w	800536a <powf+0xc2>
 800548c:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8005490:	4b33      	ldr	r3, [pc, #204]	@ (8005560 <powf+0x2b8>)
 8005492:	ed93 5b40 	vldr	d5, [r3, #256]	@ 0x100
 8005496:	ee37 6b05 	vadd.f64	d6, d7, d5
 800549a:	ee16 2a10 	vmov	r2, s12
 800549e:	ee36 6b45 	vsub.f64	d6, d6, d5
 80054a2:	f002 011f 	and.w	r1, r2, #31
 80054a6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80054aa:	ed93 5b42 	vldr	d5, [r3, #264]	@ 0x108
 80054ae:	ee27 4b07 	vmul.f64	d4, d7, d7
 80054b2:	ed93 6b44 	vldr	d6, [r3, #272]	@ 0x110
 80054b6:	eb03 05c1 	add.w	r5, r3, r1, lsl #3
 80054ba:	f853 4031 	ldr.w	r4, [r3, r1, lsl #3]
 80054be:	eea7 6b05 	vfma.f64	d6, d7, d5
 80054c2:	686d      	ldr	r5, [r5, #4]
 80054c4:	ed93 5b46 	vldr	d5, [r3, #280]	@ 0x118
 80054c8:	1880      	adds	r0, r0, r2
 80054ca:	2100      	movs	r1, #0
 80054cc:	190a      	adds	r2, r1, r4
 80054ce:	eb05 33c0 	add.w	r3, r5, r0, lsl #15
 80054d2:	eea7 0b05 	vfma.f64	d0, d7, d5
 80054d6:	ec43 2b17 	vmov	d7, r2, r3
 80054da:	eea6 0b04 	vfma.f64	d0, d6, d4
 80054de:	ee20 0b07 	vmul.f64	d0, d0, d7
 80054e2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80054e6:	e757      	b.n	8005398 <powf+0xf0>
 80054e8:	9300      	str	r3, [sp, #0]
 80054ea:	eddd 6a00 	vldr	s13, [sp]
 80054ee:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80054f2:	ee76 6a86 	vadd.f32	s13, s13, s12
 80054f6:	e7c3      	b.n	8005480 <powf+0x1d8>
 80054f8:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8005548 <powf+0x2a0>
 80054fc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005504:	d804      	bhi.n	8005510 <powf+0x268>
 8005506:	b003      	add	sp, #12
 8005508:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800550c:	f000 b846 	b.w	800559c <__math_uflowf>
 8005510:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8005550 <powf+0x2a8>
 8005514:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800551c:	d5b6      	bpl.n	800548c <powf+0x1e4>
 800551e:	b003      	add	sp, #12
 8005520:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005524:	f000 b840 	b.w	80055a8 <__math_may_uflowf>
 8005528:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800552c:	e734      	b.n	8005398 <powf+0xf0>
 800552e:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8005564 <powf+0x2bc>
 8005532:	e731      	b.n	8005398 <powf+0xf0>
 8005534:	f3af 8000 	nop.w
 8005538:	ffd1d571 	.word	0xffd1d571
 800553c:	405fffff 	.word	0x405fffff
 8005540:	ffa3aae2 	.word	0xffa3aae2
 8005544:	405fffff 	.word	0x405fffff
 8005548:	00000000 	.word	0x00000000
 800554c:	c062c000 	.word	0xc062c000
 8005550:	00000000 	.word	0x00000000
 8005554:	c062a000 	.word	0xc062a000
 8005558:	080057c0 	.word	0x080057c0
 800555c:	4b000000 	.word	0x4b000000
 8005560:	08005678 	.word	0x08005678
 8005564:	00000000 	.word	0x00000000

08005568 <with_errnof>:
 8005568:	b510      	push	{r4, lr}
 800556a:	ed2d 8b02 	vpush	{d8}
 800556e:	eeb0 8a40 	vmov.f32	s16, s0
 8005572:	4604      	mov	r4, r0
 8005574:	f7ff fe56 	bl	8005224 <__errno>
 8005578:	eeb0 0a48 	vmov.f32	s0, s16
 800557c:	ecbd 8b02 	vpop	{d8}
 8005580:	6004      	str	r4, [r0, #0]
 8005582:	bd10      	pop	{r4, pc}

08005584 <xflowf>:
 8005584:	b130      	cbz	r0, 8005594 <xflowf+0x10>
 8005586:	eef1 7a40 	vneg.f32	s15, s0
 800558a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800558e:	2022      	movs	r0, #34	@ 0x22
 8005590:	f7ff bfea 	b.w	8005568 <with_errnof>
 8005594:	eef0 7a40 	vmov.f32	s15, s0
 8005598:	e7f7      	b.n	800558a <xflowf+0x6>
	...

0800559c <__math_uflowf>:
 800559c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80055a4 <__math_uflowf+0x8>
 80055a0:	f7ff bff0 	b.w	8005584 <xflowf>
 80055a4:	10000000 	.word	0x10000000

080055a8 <__math_may_uflowf>:
 80055a8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80055b0 <__math_may_uflowf+0x8>
 80055ac:	f7ff bfea 	b.w	8005584 <xflowf>
 80055b0:	1a200000 	.word	0x1a200000

080055b4 <__math_oflowf>:
 80055b4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80055bc <__math_oflowf+0x8>
 80055b8:	f7ff bfe4 	b.w	8005584 <xflowf>
 80055bc:	70000000 	.word	0x70000000

080055c0 <__math_divzerof>:
 80055c0:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 80055e0 <__math_divzerof+0x20>
 80055c4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80055c8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80055cc:	2800      	cmp	r0, #0
 80055ce:	f04f 0022 	mov.w	r0, #34	@ 0x22
 80055d2:	fe47 7a87 	vseleq.f32	s15, s15, s14
 80055d6:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80055da:	f7ff bfc5 	b.w	8005568 <with_errnof>
 80055de:	bf00      	nop
 80055e0:	00000000 	.word	0x00000000

080055e4 <__math_invalidf>:
 80055e4:	eef0 7a40 	vmov.f32	s15, s0
 80055e8:	ee30 7a40 	vsub.f32	s14, s0, s0
 80055ec:	eef4 7a67 	vcmp.f32	s15, s15
 80055f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055f4:	ee87 0a07 	vdiv.f32	s0, s14, s14
 80055f8:	d602      	bvs.n	8005600 <__math_invalidf+0x1c>
 80055fa:	2021      	movs	r0, #33	@ 0x21
 80055fc:	f7ff bfb4 	b.w	8005568 <with_errnof>
 8005600:	4770      	bx	lr
	...

08005604 <sqrtf>:
 8005604:	b508      	push	{r3, lr}
 8005606:	ed2d 8b02 	vpush	{d8}
 800560a:	eeb0 8a40 	vmov.f32	s16, s0
 800560e:	f000 f817 	bl	8005640 <__ieee754_sqrtf>
 8005612:	eeb4 8a48 	vcmp.f32	s16, s16
 8005616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800561a:	d60c      	bvs.n	8005636 <sqrtf+0x32>
 800561c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800563c <sqrtf+0x38>
 8005620:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8005624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005628:	d505      	bpl.n	8005636 <sqrtf+0x32>
 800562a:	f7ff fdfb 	bl	8005224 <__errno>
 800562e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8005632:	2321      	movs	r3, #33	@ 0x21
 8005634:	6003      	str	r3, [r0, #0]
 8005636:	ecbd 8b02 	vpop	{d8}
 800563a:	bd08      	pop	{r3, pc}
 800563c:	00000000 	.word	0x00000000

08005640 <__ieee754_sqrtf>:
 8005640:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8005644:	4770      	bx	lr
	...

08005648 <_init>:
 8005648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800564a:	bf00      	nop
 800564c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800564e:	bc08      	pop	{r3}
 8005650:	469e      	mov	lr, r3
 8005652:	4770      	bx	lr

08005654 <_fini>:
 8005654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005656:	bf00      	nop
 8005658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800565a:	bc08      	pop	{r3}
 800565c:	469e      	mov	lr, r3
 800565e:	4770      	bx	lr
