<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_pmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_pmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__pmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_PMC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_PMC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_pmc.html">   46</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_pmc.html#a72952b8a0217b365e0144e56f1e04894">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_pmc.html#a72952b8a0217b365e0144e56f1e04894">PMC_SCER</a>;      </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_pmc.html#a5cf4a33fca8000045c35c80075a2db05">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_pmc.html#a5cf4a33fca8000045c35c80075a2db05">PMC_SCDR</a>;      </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_pmc.html#a7fd49b209cc502fea917e031a260c55f">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_pmc.html#a7fd49b209cc502fea917e031a260c55f">PMC_SCSR</a>;      </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_pmc.html#a4564f937e1c95d38b3a97bb289015cf5">   50</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[1];</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_pmc.html#ac181c7e9fe667b9565fdec44e8b1511b">   51</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_pmc.html#ac181c7e9fe667b9565fdec44e8b1511b">PMC_PCER0</a>;     </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_pmc.html#a7c3c409ee29f398768997489d8b88fce">   52</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_pmc.html#a7c3c409ee29f398768997489d8b88fce">PMC_PCDR0</a>;     </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_pmc.html#a6327ad954a2d289a00a960510c4aca90">   53</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_pmc.html#a6327ad954a2d289a00a960510c4aca90">PMC_PCSR0</a>;     </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_pmc.html#a47b7b3a8e33acb3ce89c92f3bb147b30">   54</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_pmc.html#a47b7b3a8e33acb3ce89c92f3bb147b30">CKGR_UCKR</a>;     </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_pmc.html#a4867a8cd09adc42c7c62757773b5da2f">   55</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_pmc.html#a4867a8cd09adc42c7c62757773b5da2f">CKGR_MOR</a>;      </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_pmc.html#a205276908e23ebaaf2a19359598d5311">   56</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_pmc.html#a205276908e23ebaaf2a19359598d5311">CKGR_MCFR</a>;     </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_pmc.html#a1232399c8ac398d1a700a6414f879df9">   57</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_pmc.html#a1232399c8ac398d1a700a6414f879df9">CKGR_PLLAR</a>;    </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_pmc.html#a50663b9bd8cd286acdcf7c422caa0f8d">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[1];</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_pmc.html#a0ab78d68fcdebd7ee737e5839e89a60c">   59</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_pmc.html#a0ab78d68fcdebd7ee737e5839e89a60c">PMC_MCKR</a>;      </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_pmc.html#a2445e73737653258cdced99b4bbff359">   60</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[1];</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_pmc.html#ae5f6cbbfcb0c8de5e0986810e96af861">   61</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_pmc.html#ae5f6cbbfcb0c8de5e0986810e96af861">PMC_USB</a>;       </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_pmc.html#aa8279ecb965bce452273f2896198c959">   62</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[1];</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_pmc.html#a3b988c2ff5672e2b0cba66098553f719">   63</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PMC_PCK[3];    </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_pmc.html#a4fa782b3e9d5cf08624aebcaa9ab58f5">   64</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved5[5];</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_pmc.html#ad12bb9382dedacadcd8560b29c68b489">   65</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_pmc.html#ad12bb9382dedacadcd8560b29c68b489">PMC_IER</a>;       </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_pmc.html#a7244f11f0bd49d0ba70332f6eafdd706">   66</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_pmc.html#a7244f11f0bd49d0ba70332f6eafdd706">PMC_IDR</a>;       </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_pmc.html#ad0f4c0c10cb25e158a49fa5806ffedfa">   67</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_pmc.html#ad0f4c0c10cb25e158a49fa5806ffedfa">PMC_SR</a>;        </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_pmc.html#abd611751703e813877b7b5905a3d3cbb">   68</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_pmc.html#abd611751703e813877b7b5905a3d3cbb">PMC_IMR</a>;       </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_pmc.html#a109ebe8a9c4259dc0e5ff3ec93569529">   69</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_pmc.html#a109ebe8a9c4259dc0e5ff3ec93569529">PMC_FSMR</a>;      </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_pmc.html#a4ec6a44595c8e9a08eaf3c6d5481ca43">   70</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_pmc.html#a4ec6a44595c8e9a08eaf3c6d5481ca43">PMC_FSPR</a>;      </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_pmc.html#a212d12b55c101f76762f83a838d77179">   71</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_pmc.html#a212d12b55c101f76762f83a838d77179">PMC_FOCR</a>;      </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_pmc.html#a6ad7446c099b9e4d80c9994193f6f607">   72</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved6[26];</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_pmc.html#a0737ee4af2ab8f1e6819970e3369187a">   73</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_pmc.html#a0737ee4af2ab8f1e6819970e3369187a">PMC_WPMR</a>;      </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_pmc.html#aa7ecfda9fced001c4e99c082415b5af0">   74</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_pmc.html#aa7ecfda9fced001c4e99c082415b5af0">PMC_WPSR</a>;      </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_pmc.html#a0a3ca4b8cc5835a038dc9b7a801fa507">   75</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved7[5];</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_pmc.html#a10368a907ce10268163009f08b546ad2">   76</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_pmc.html#a10368a907ce10268163009f08b546ad2">PMC_PCER1</a>;     </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct_pmc.html#a8c5d15d09f3f86dad156489ca35f2521">   77</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_pmc.html#a8c5d15d09f3f86dad156489ca35f2521">PMC_PCDR1</a>;     </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_pmc.html#a506de9ef39521a7974519462971a679f">   78</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_pmc.html#a506de9ef39521a7974519462971a679f">PMC_PCSR1</a>;     </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_pmc.html#a606cac582792f4c96f23f36f3f0541cd">   79</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_pmc.html#a606cac582792f4c96f23f36f3f0541cd">PMC_PCR</a>;       </div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;} <a class="code" href="struct_pmc.html">Pmc</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* -------- PMC_SCER : (PMC Offset: 0x0000) System Clock Enable Register -------- */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad10e537ae47de13e907698fe41b0c320">   83</a></span>&#160;<span class="preprocessor">#define PMC_SCER_UOTGCLK (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gae45b5a1bc47f5ae6c583a28e0abbf008">   84</a></span>&#160;<span class="preprocessor">#define PMC_SCER_PCK0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga7e4fb5bfac14f33c79cd9c544b615a24">   85</a></span>&#160;<span class="preprocessor">#define PMC_SCER_PCK1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga50b5c54beb192dbe558ca65acf0b4302">   86</a></span>&#160;<span class="preprocessor">#define PMC_SCER_PCK2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_SCDR : (PMC Offset: 0x0004) System Clock Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga2d4417bb255642ceea1ecf6890c7fb63">   88</a></span>&#160;<span class="preprocessor">#define PMC_SCDR_UOTGCLK (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga9369a0afa9e84879986ef3520e5c336f">   89</a></span>&#160;<span class="preprocessor">#define PMC_SCDR_PCK0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga6e56788de94ca08e9da777cc2a1c325d">   90</a></span>&#160;<span class="preprocessor">#define PMC_SCDR_PCK1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga83c2dc788d1adb2240ff22467939144a">   91</a></span>&#160;<span class="preprocessor">#define PMC_SCDR_PCK2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_SCSR : (PMC Offset: 0x0008) System Clock Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga36ca252a1a7bda64ff25d0a7fcc8b48d">   93</a></span>&#160;<span class="preprocessor">#define PMC_SCSR_UOTGCLK (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga6eabb3e97d15e03c3d972905170d971c">   94</a></span>&#160;<span class="preprocessor">#define PMC_SCSR_PCK0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaeb9d3d3ebc60d5e7c5770b2ff71c6279">   95</a></span>&#160;<span class="preprocessor">#define PMC_SCSR_PCK1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gab940ccf3130ecb8a67ca288ac82e6ee6">   96</a></span>&#160;<span class="preprocessor">#define PMC_SCSR_PCK2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_PCER0 : (PMC Offset: 0x0010) Peripheral Clock Enable Register 0 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga50bf870593a8108ce8bcb1cb74a9e648">   98</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gafc645ee494813beef0cee4210f3bef17">   99</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac86c70a489c9aa30a6a9c5eae3826df2">  100</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac0bc9a1ec692b78cfd68d939818338f3">  101</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaab2f3a832cd0498bb6935bce2fa87cdf">  102</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga65f9177c03d2f671c8eb80a60592defb">  103</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga7cf79cd20d5b5286d828f43bbea5bdb6">  104</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gabda1de707ed60eb6cf4989c63f0c834c">  105</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gab8555796956459c17ec1dc31e355b6cd">  106</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gab4a377380f7e755be2648d7654a65a63">  107</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3232ab38b8975e656d135e27448d81a7">  108</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad4d053d7ffc769945e31e107cd6fba9a">  109</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga303297a5080043b0d08026a64c8bf34e">  110</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga02bd71144f0f7ad42a84ceb5ca6a8c5b">  111</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga65f9480e45fe7a869db6702512974aee">  112</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID16 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gae1740051655ee2a6807a4d3cb76dfedf">  113</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID17 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga26ffd6621b0af52c4472d3c36e446cd5">  114</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID18 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga5abd1e01358b05a90ad9b9adbe752b8a">  115</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID19 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaa43417148b073c33fb18fd616349c2b5">  116</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID20 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga9218ee3952c7faf08fcf57dcdb048dc4">  117</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID21 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gadd9a53ca98b106c89b2030db798f552a">  118</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID22 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga6074e54836382f35b5c9395216721a99">  119</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID23 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga80fc1f134d2e50a72f6a57051916d292">  120</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID24 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga54a55914b35bcefbd742d2d195680159">  121</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID25 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1a3ea1a1ccd31883a7f21a25ad988deb">  122</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID26 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga8e4d278157b4876dfae3a3219188c267">  123</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID27 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3941f6eb675de75097b0324b62f6f23f">  124</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID28 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga9427ce030d0f8e9f86f64bf9678422e3">  125</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID29 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga6cf8e6dd627939d699ac9d52591d07b1">  126</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID30 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga6610934096cd9e4f8a23008eaf04cd14">  127</a></span>&#160;<span class="preprocessor">#define PMC_PCER0_PID31 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_PCDR0 : (PMC Offset: 0x0014) Peripheral Clock Disable Register 0 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gab961244a4fb1bd1cbd70876de331f244">  129</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaf96e89fe7314006142316ef7bf9469a8">  130</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaea87d14d9bae06ab31028983e7b61d4e">  131</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga0c6cf3575b61d52c7aa6cd829eb6628d">  132</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga12bd7f6d848de7ec76508f87cc87fba5">  133</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga007a9be3093ab69525848e66e294a2cb">  134</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad51b57c4777549ebbfdf58083d35ca51">  135</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaee7c6613e881c945c7eaf34adfe2d135">  136</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaf5392fde667e854ed58e3a72a8b19b66">  137</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga051069f82e9c06bf6619a7fa8a25cb6e">  138</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad2fcc7f49522909d0106d76a63d1b12f">  139</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac04c996cfaec7ab9e5518f4780882300">  140</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga30a0e016edb59302453ffd1fb0ce1960">  141</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gae7739b10f4ea282433695fdcdcfefd2f">  142</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1eed6205a0bc82ecfe67ebd13b87aef6">  143</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID16 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga974498919696992853b770e0964d67a1">  144</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID17 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga814f727de74d228f9867629151bed75b">  145</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID18 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga29a26637a1fdeebb00f4bcfa73b5febd">  146</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID19 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaba1d7adee6dd0218f0460abe8f92b49d">  147</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID20 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gada72b4a586589df146915a903e3123c3">  148</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID21 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga0adbf36c7daec359873b705fb066c366">  149</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID22 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad2563764739c10422a7051bee751da88">  150</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID23 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3e3e3730708d08656a1d6b2c35a96970">  151</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID24 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga5388a9602d3a894175478b7b06e71d76">  152</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID25 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad50968f0a06aa7996f16c45b27677d0f">  153</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID26 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga4f9c57c50a8ed27f7ef2e66cfc882904">  154</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID27 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga6077450b98a779a6571f10d81a03c969">  155</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID28 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga45862a0e2479a91173b9a590d9551ae6">  156</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID29 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga768994204340beaecd1e260a78f31f89">  157</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID30 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga402a2d5157dcf2d1aef78715c8e09e1e">  158</a></span>&#160;<span class="preprocessor">#define PMC_PCDR0_PID31 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_PCSR0 : (PMC Offset: 0x0018) Peripheral Clock Status Register 0 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gacc694e5b26fcb206643e08c6b84a1a35">  160</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gabc9bd93dd7e6bcd5c352211a80557a4d">  161</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1d1ff66e0639338b18c4394c027c72bd">  162</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1c7410903b5099c0b2d2d8a0dbd3dbf6">  163</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga5d3a6a3147a11c25d85f3c59099c6f53">  164</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaf0489b06cf0cb06ef115099fdf56fc3e">  165</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaaa314397c89a5ab032c464267b2d99ed">  166</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga2211d038ad027c64e82e69ff1ee493b1">  167</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gae545f7dc0353b4cf88af68fa9485ef68">  168</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga50a5281db7e153aba3eb684fa9ed8c08">  169</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga9aca76ffce362c706493978431ce1106">  170</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga01eac87ecf73e7ee98d611510a8837f0">  171</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3d29d6cfbb023335de514a64a26c1ee4">  172</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gacb793429ed63936101432afe9641d310">  173</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gae1dd25d22f25f8d536fc793f9ba7cacd">  174</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID16 (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga5f42d67ad6601e60109af27d2eb91f2f">  175</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID17 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga703eff24f099c4efae05d4a0506798a8">  176</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID18 (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaee2fed0a8f85d8b1d61d2f39548705f8">  177</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID19 (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga2ac7444ae97845536c9af7cd365c3289">  178</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID20 (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga00f250bdc8809d1c713a62a87af554bf">  179</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID21 (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga9f9e1312fdc6c1b4306a64364fb85ab1">  180</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID22 (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad403672a67189b08f3b0107c98acf5f9">  181</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID23 (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaa120bcc76213cd738ad4554e68551aa7">  182</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID24 (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga2f3f0a6002b2c947f21b638d92ba3254">  183</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID25 (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga75bd60df10907917a4c8f6d1b8c64bbe">  184</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID26 (0x1u &lt;&lt; 26) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaf258aa130d9c532be355c183873e67a2">  185</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID27 (0x1u &lt;&lt; 27) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3f6889a313e24f63fb6c479534539535">  186</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID28 (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gabe1ff287c30c03e44cd9e76ae90bdf02">  187</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID29 (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga9fab50748c6e80609be228b4a39a7486">  188</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID30 (0x1u &lt;&lt; 30) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga737a1566079f4040ca78725ec7a8c660">  189</a></span>&#160;<span class="preprocessor">#define PMC_PCSR0_PID31 (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CKGR_UCKR : (PMC Offset: 0x001C) UTMI Clock Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac7013a00c3320706c12c78df0f4ff60b">  191</a></span>&#160;<span class="preprocessor">#define CKGR_UCKR_UPLLEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1180ec278f43f0996eed363aa2a045f3">  192</a></span>&#160;<span class="preprocessor">#define CKGR_UCKR_UPLLCOUNT_Pos 20</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga61f75d9c80b8106bfab1d3a066decf1f">  193</a></span>&#160;<span class="preprocessor">#define CKGR_UCKR_UPLLCOUNT_Msk (0xfu &lt;&lt; CKGR_UCKR_UPLLCOUNT_Pos) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga8e7ef32a11772717dde8d372f1843ad4">  194</a></span>&#160;<span class="preprocessor">#define CKGR_UCKR_UPLLCOUNT(value) ((CKGR_UCKR_UPLLCOUNT_Msk &amp; ((value) &lt;&lt; CKGR_UCKR_UPLLCOUNT_Pos)))</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* -------- CKGR_MOR : (PMC Offset: 0x0020) Main Oscillator Register -------- */</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gab26d4c9e71b22e36955d8cf672d2b5ce">  196</a></span>&#160;<span class="preprocessor">#define CKGR_MOR_MOSCXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gae14b847f323d0724a35baa93f5ed7933">  197</a></span>&#160;<span class="preprocessor">#define CKGR_MOR_MOSCXTBY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaf83c14c0c2fc1939f462489c9e7ff28c">  198</a></span>&#160;<span class="preprocessor">#define CKGR_MOR_MOSCRCEN (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga6ddfe10886fe88f837175d289c52e01a">  199</a></span>&#160;<span class="preprocessor">#define CKGR_MOR_MOSCRCF_Pos 4</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga47c8566caa7fc1d692a8000a5e4c08ad">  200</a></span>&#160;<span class="preprocessor">#define CKGR_MOR_MOSCRCF_Msk (0x7u &lt;&lt; CKGR_MOR_MOSCRCF_Pos) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga537fab2d22074bcb009fcf2201aa6ab1">  201</a></span>&#160;<span class="preprocessor">#define   CKGR_MOR_MOSCRCF_4_MHz (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1f689250243e92d6e635f265e6ff1951">  202</a></span>&#160;<span class="preprocessor">#define   CKGR_MOR_MOSCRCF_8_MHz (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaaeb3752f6e7cfeb60df9fd3821614451">  203</a></span>&#160;<span class="preprocessor">#define   CKGR_MOR_MOSCRCF_12_MHz (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaf210d79c682c0e27d838dfb5118a5308">  204</a></span>&#160;<span class="preprocessor">#define CKGR_MOR_MOSCXTST_Pos 8</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga5ff66bbd6a365c48d29c17698727d42b">  205</a></span>&#160;<span class="preprocessor">#define CKGR_MOR_MOSCXTST_Msk (0xffu &lt;&lt; CKGR_MOR_MOSCXTST_Pos) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga6ff4c5a00cbdfc5bad9f7f2a482e2ef2">  206</a></span>&#160;<span class="preprocessor">#define CKGR_MOR_MOSCXTST(value) ((CKGR_MOR_MOSCXTST_Msk &amp; ((value) &lt;&lt; CKGR_MOR_MOSCXTST_Pos)))</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gabe1c311954dbe32313393c58b1818e1f">  207</a></span>&#160;<span class="preprocessor">#define CKGR_MOR_KEY_Pos 16</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga026bbc782ee33799a044b54036d1cecc">  208</a></span>&#160;<span class="preprocessor">#define CKGR_MOR_KEY_Msk (0xffu &lt;&lt; CKGR_MOR_KEY_Pos) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gae1b69b2332a2f424eecbd61f6d038fbd">  209</a></span>&#160;<span class="preprocessor">#define CKGR_MOR_KEY(value) ((CKGR_MOR_KEY_Msk &amp; ((value) &lt;&lt; CKGR_MOR_KEY_Pos)))</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaa1d09a0e1aea4606def1a71287833035">  210</a></span>&#160;<span class="preprocessor">#define CKGR_MOR_MOSCSEL (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gadb0661f3af5679f457c07a3a3ace4af4">  211</a></span>&#160;<span class="preprocessor">#define CKGR_MOR_CFDEN (0x1u &lt;&lt; 25) </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CKGR_MCFR : (PMC Offset: 0x0024) Main Clock Frequency Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad686e71166d30ed77a919900cd438b4b">  213</a></span>&#160;<span class="preprocessor">#define CKGR_MCFR_MAINF_Pos 0</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga57b367ae43ea4e0e406c54672607eaf8">  214</a></span>&#160;<span class="preprocessor">#define CKGR_MCFR_MAINF_Msk (0xffffu &lt;&lt; CKGR_MCFR_MAINF_Pos) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga7e1266d112bc784de35e25c613f827eb">  215</a></span>&#160;<span class="preprocessor">#define CKGR_MCFR_MAINFRDY (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- CKGR_PLLAR : (PMC Offset: 0x0028) PLLA Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga6bea4fc8db6a33b79eddde5a59232816">  217</a></span>&#160;<span class="preprocessor">#define CKGR_PLLAR_DIVA_Pos 0</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gab28dc8be7b52a0a8eb5031a21f1991d0">  218</a></span>&#160;<span class="preprocessor">#define CKGR_PLLAR_DIVA_Msk (0xffu &lt;&lt; CKGR_PLLAR_DIVA_Pos) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga37e2da797562a8a8e9e59e3ec7a04528">  219</a></span>&#160;<span class="preprocessor">#define CKGR_PLLAR_DIVA(value) ((CKGR_PLLAR_DIVA_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_DIVA_Pos)))</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga79c2a1a20693793a073171ca87cbca62">  220</a></span>&#160;<span class="preprocessor">#define CKGR_PLLAR_PLLACOUNT_Pos 8</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1f07433c2360f33bb966516a27e485f1">  221</a></span>&#160;<span class="preprocessor">#define CKGR_PLLAR_PLLACOUNT_Msk (0x3fu &lt;&lt; CKGR_PLLAR_PLLACOUNT_Pos) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3d075b69defd1b528e1530c80b57172b">  222</a></span>&#160;<span class="preprocessor">#define CKGR_PLLAR_PLLACOUNT(value) ((CKGR_PLLAR_PLLACOUNT_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_PLLACOUNT_Pos)))</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga5435361dc5246da74e4019012ed9a474">  223</a></span>&#160;<span class="preprocessor">#define CKGR_PLLAR_MULA_Pos 16</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac720bcb52bfadc5d76f43d76acce85c7">  224</a></span>&#160;<span class="preprocessor">#define CKGR_PLLAR_MULA_Msk (0x7ffu &lt;&lt; CKGR_PLLAR_MULA_Pos) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga0784e6083209f155caeea714db658656">  225</a></span>&#160;<span class="preprocessor">#define CKGR_PLLAR_MULA(value) ((CKGR_PLLAR_MULA_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_MULA_Pos)))</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaed80bc1a380b51a350df524311967a3e">  226</a></span>&#160;<span class="preprocessor">#define CKGR_PLLAR_ONE (0x1u &lt;&lt; 29) </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_MCKR : (PMC Offset: 0x0030) Master Clock Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gade7a71e6c8aabb95838f2d0f08f1a4f1">  228</a></span>&#160;<span class="preprocessor">#define PMC_MCKR_CSS_Pos 0</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaf5490e2702410b788902efcf7fc1876c">  229</a></span>&#160;<span class="preprocessor">#define PMC_MCKR_CSS_Msk (0x3u &lt;&lt; PMC_MCKR_CSS_Pos) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac30f30d82aa0a8e6ffd94e278d561b84">  230</a></span>&#160;<span class="preprocessor">#define   PMC_MCKR_CSS_SLOW_CLK (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1083253fbc37fcfcc9aa078dbc35f067">  231</a></span>&#160;<span class="preprocessor">#define   PMC_MCKR_CSS_MAIN_CLK (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga87abdef35a28f8c1adc1167682ad875f">  232</a></span>&#160;<span class="preprocessor">#define   PMC_MCKR_CSS_PLLA_CLK (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga53f178db8b1b9ca8eaac6e2475ff1ec2">  233</a></span>&#160;<span class="preprocessor">#define   PMC_MCKR_CSS_UPLL_CLK (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga28624e80bd61898c81fad61c5f9e5991">  234</a></span>&#160;<span class="preprocessor">#define PMC_MCKR_PRES_Pos 4</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gadc14167dbb6ea635a41df3b41c8b9e84">  235</a></span>&#160;<span class="preprocessor">#define PMC_MCKR_PRES_Msk (0x7u &lt;&lt; PMC_MCKR_PRES_Pos) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga87c51808043d0df9e79baf64dcd172df">  236</a></span>&#160;<span class="preprocessor">#define   PMC_MCKR_PRES_CLK_1 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1e304039640aaab4c22e5226c0b21f41">  237</a></span>&#160;<span class="preprocessor">#define   PMC_MCKR_PRES_CLK_2 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga0e5f5657a40b36bdb8cf9c194d071b78">  238</a></span>&#160;<span class="preprocessor">#define   PMC_MCKR_PRES_CLK_4 (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac6733179b1d3014df5d1a5e39faebf3c">  239</a></span>&#160;<span class="preprocessor">#define   PMC_MCKR_PRES_CLK_8 (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga0d7ab99a5fd4c91a6b9d73c60cabdb51">  240</a></span>&#160;<span class="preprocessor">#define   PMC_MCKR_PRES_CLK_16 (0x4u &lt;&lt; 4) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga6fc17a93badac7dbfd366a583312c04f">  241</a></span>&#160;<span class="preprocessor">#define   PMC_MCKR_PRES_CLK_32 (0x5u &lt;&lt; 4) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad808a234a1b8256c9849e73ce629c087">  242</a></span>&#160;<span class="preprocessor">#define   PMC_MCKR_PRES_CLK_64 (0x6u &lt;&lt; 4) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga8e626b5b53297fc7304e8ca9a74e0778">  243</a></span>&#160;<span class="preprocessor">#define   PMC_MCKR_PRES_CLK_3 (0x7u &lt;&lt; 4) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaac1ee9749d74badd777b828712e78d81">  244</a></span>&#160;<span class="preprocessor">#define PMC_MCKR_PLLADIV2 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga81cf9541c8611091050ddd024ef47e62">  245</a></span>&#160;<span class="preprocessor">#define PMC_MCKR_UPLLDIV2 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_USB : (PMC Offset: 0x0038) USB Clock Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga0c8663e766b5d400fbd2e36964217aba">  247</a></span>&#160;<span class="preprocessor">#define PMC_USB_USBS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaa1bfcde618f6dc70280dfadd16dd7254">  248</a></span>&#160;<span class="preprocessor">#define PMC_USB_USBDIV_Pos 8</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gabb062c3f15ab096e8ea86a30d4ba7293">  249</a></span>&#160;<span class="preprocessor">#define PMC_USB_USBDIV_Msk (0xfu &lt;&lt; PMC_USB_USBDIV_Pos) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3cfa88f5a6b2b7603b3edf9672e5a7f3">  250</a></span>&#160;<span class="preprocessor">#define PMC_USB_USBDIV(value) ((PMC_USB_USBDIV_Msk &amp; ((value) &lt;&lt; PMC_USB_USBDIV_Pos)))</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* -------- PMC_PCK[3] : (PMC Offset: 0x0040) Programmable Clock 0 Register -------- */</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaeb2591f58195c0810f323ea1da2ea7cc">  252</a></span>&#160;<span class="preprocessor">#define PMC_PCK_CSS_Pos 0</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga674cfaca042723467fab0808cc17fa46">  253</a></span>&#160;<span class="preprocessor">#define PMC_PCK_CSS_Msk (0x7u &lt;&lt; PMC_PCK_CSS_Pos) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga82909c82066c3acdf728698a4136265c">  254</a></span>&#160;<span class="preprocessor">#define   PMC_PCK_CSS_SLOW_CLK (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga9d28f7ac2092e8157abf6e51a2b4dd8d">  255</a></span>&#160;<span class="preprocessor">#define   PMC_PCK_CSS_MAIN_CLK (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac5e3d2765373040015ea301e7b0fee2b">  256</a></span>&#160;<span class="preprocessor">#define   PMC_PCK_CSS_PLLA_CLK (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaeb21991bf625a3dad555154dcec09e5f">  257</a></span>&#160;<span class="preprocessor">#define   PMC_PCK_CSS_UPLL_CLK (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga34161a5c27e914a675d3d0d99be23f6c">  258</a></span>&#160;<span class="preprocessor">#define   PMC_PCK_CSS_MCK (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga0663939c288405899b6589d76646ff39">  259</a></span>&#160;<span class="preprocessor">#define PMC_PCK_PRES_Pos 4</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga439054fdd388062e467306a8eb85f3b4">  260</a></span>&#160;<span class="preprocessor">#define PMC_PCK_PRES_Msk (0x7u &lt;&lt; PMC_PCK_PRES_Pos) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaba96b1f56a9e3d701b59b54b64f103e2">  261</a></span>&#160;<span class="preprocessor">#define   PMC_PCK_PRES_CLK_1 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad05118a343a478e9cf56d7aba682aa16">  262</a></span>&#160;<span class="preprocessor">#define   PMC_PCK_PRES_CLK_2 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gae89e0e45a8aaeeab1907e7a9eb0f8b9d">  263</a></span>&#160;<span class="preprocessor">#define   PMC_PCK_PRES_CLK_4 (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga80accd7bdbb4ffd96ce17f1b25312354">  264</a></span>&#160;<span class="preprocessor">#define   PMC_PCK_PRES_CLK_8 (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga13c7ca8e17d1dc9e2c8b19faa77d1558">  265</a></span>&#160;<span class="preprocessor">#define   PMC_PCK_PRES_CLK_16 (0x4u &lt;&lt; 4) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gab9cbcbb0a3c229364e460b3f8042ec68">  266</a></span>&#160;<span class="preprocessor">#define   PMC_PCK_PRES_CLK_32 (0x5u &lt;&lt; 4) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga463d8a0aaf69b933e114599799b4fda4">  267</a></span>&#160;<span class="preprocessor">#define   PMC_PCK_PRES_CLK_64 (0x6u &lt;&lt; 4) </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_IER : (PMC Offset: 0x0060) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga335fb6de7476031032d6ed677216309a">  269</a></span>&#160;<span class="preprocessor">#define PMC_IER_MOSCXTS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1da390828a1550403f3d5e2024d32907">  270</a></span>&#160;<span class="preprocessor">#define PMC_IER_LOCKA (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga253504df313ab46d981bfb0658fce97b">  271</a></span>&#160;<span class="preprocessor">#define PMC_IER_MCKRDY (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gabf9d65e372bbce8affd7f28278d3e2d4">  272</a></span>&#160;<span class="preprocessor">#define PMC_IER_LOCKU (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaf4dc63611af547b0f83ab274c2d4752e">  273</a></span>&#160;<span class="preprocessor">#define PMC_IER_PCKRDY0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaeeab0f98979c5b8f870eeee57982c244">  274</a></span>&#160;<span class="preprocessor">#define PMC_IER_PCKRDY1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga24a074ed0f89ac6b1509943b02659d3b">  275</a></span>&#160;<span class="preprocessor">#define PMC_IER_PCKRDY2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga49fddd4922d096f93940f1315798b2f0">  276</a></span>&#160;<span class="preprocessor">#define PMC_IER_MOSCSELS (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga7be59432ed75edc559d72c9c76105086">  277</a></span>&#160;<span class="preprocessor">#define PMC_IER_MOSCRCS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaa104b6a188d4891de1fab952412f6493">  278</a></span>&#160;<span class="preprocessor">#define PMC_IER_CFDEV (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_IDR : (PMC Offset: 0x0064) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga091e3936658c1e6f5c29d7b58c956b85">  280</a></span>&#160;<span class="preprocessor">#define PMC_IDR_MOSCXTS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga0379bad346c549e83793fb36f3705cd1">  281</a></span>&#160;<span class="preprocessor">#define PMC_IDR_LOCKA (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad923488932cac3d9d6f156b7ccc78e52">  282</a></span>&#160;<span class="preprocessor">#define PMC_IDR_MCKRDY (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga313fb194776f6a326f91150df714f990">  283</a></span>&#160;<span class="preprocessor">#define PMC_IDR_LOCKU (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac6c95ab23e8b9ad179d3db96fa6c5d7b">  284</a></span>&#160;<span class="preprocessor">#define PMC_IDR_PCKRDY0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga41d50baa84ca59665f79584f6c769f54">  285</a></span>&#160;<span class="preprocessor">#define PMC_IDR_PCKRDY1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3b5f0b5c79321b5b99ab7f2fdeda0ed1">  286</a></span>&#160;<span class="preprocessor">#define PMC_IDR_PCKRDY2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga4b8f0026fb52e9ef54f6fa9711251a47">  287</a></span>&#160;<span class="preprocessor">#define PMC_IDR_MOSCSELS (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga0f474ee8ee020e8615af78dc15a94f4f">  288</a></span>&#160;<span class="preprocessor">#define PMC_IDR_MOSCRCS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad5c4de338e4ef9731b57b234acc8aec2">  289</a></span>&#160;<span class="preprocessor">#define PMC_IDR_CFDEV (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_SR : (PMC Offset: 0x0068) Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga8fc9ea4663e676dba2f1ce4025589743">  291</a></span>&#160;<span class="preprocessor">#define PMC_SR_MOSCXTS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga67cebbfa3dfaf290083553d717b48101">  292</a></span>&#160;<span class="preprocessor">#define PMC_SR_LOCKA (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gae742c07d37e3011571a705ca768a5fee">  293</a></span>&#160;<span class="preprocessor">#define PMC_SR_MCKRDY (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad6d4d9511d87b4e9375d3773c2bf6715">  294</a></span>&#160;<span class="preprocessor">#define PMC_SR_LOCKU (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3457d80fc8da68f5e954ab338f49fa22">  295</a></span>&#160;<span class="preprocessor">#define PMC_SR_OSCSELS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga93e796516593a50d41d0aed02d2f0a27">  296</a></span>&#160;<span class="preprocessor">#define PMC_SR_PCKRDY0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga02a40065bfafdb6c76cb8618e00091c1">  297</a></span>&#160;<span class="preprocessor">#define PMC_SR_PCKRDY1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga838da836c3f0f5774e9ecae5138efe5c">  298</a></span>&#160;<span class="preprocessor">#define PMC_SR_PCKRDY2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac975de9eb7b93e8ad0b11e7cd6241c4e">  299</a></span>&#160;<span class="preprocessor">#define PMC_SR_MOSCSELS (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gae3934311ed8c252aa3a4e4efe277988a">  300</a></span>&#160;<span class="preprocessor">#define PMC_SR_MOSCRCS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3adcbc5d4ac14b059a8fa1bdc190b0b0">  301</a></span>&#160;<span class="preprocessor">#define PMC_SR_CFDEV (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga76baf0ac10e0387d96168f44b4580dff">  302</a></span>&#160;<span class="preprocessor">#define PMC_SR_CFDS (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga643598dc51cd165a73738e4de195df0e">  303</a></span>&#160;<span class="preprocessor">#define PMC_SR_FOS (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_IMR : (PMC Offset: 0x006C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gafb541277a0491ee6609499bd2ad386a5">  305</a></span>&#160;<span class="preprocessor">#define PMC_IMR_MOSCXTS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga9e55e86c417c7f7886ba379e13bde6e9">  306</a></span>&#160;<span class="preprocessor">#define PMC_IMR_LOCKA (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga10cbc612871c8036495de27989a24a82">  307</a></span>&#160;<span class="preprocessor">#define PMC_IMR_MCKRDY (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga7d5e62937cfdd130411b5d257da309a5">  308</a></span>&#160;<span class="preprocessor">#define PMC_IMR_LOCKU (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga31f003d970a773e7eb1649c26aed0a68">  309</a></span>&#160;<span class="preprocessor">#define PMC_IMR_PCKRDY0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac34959a795514620271d158871cf835d">  310</a></span>&#160;<span class="preprocessor">#define PMC_IMR_PCKRDY1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga900f4f1c6b07e3713ce4a4935eea5fee">  311</a></span>&#160;<span class="preprocessor">#define PMC_IMR_PCKRDY2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga42aecdc82c4cbec841e4d8a23fdc8bcb">  312</a></span>&#160;<span class="preprocessor">#define PMC_IMR_MOSCSELS (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3af16d5749c9d5fccbd0a6f736b1b431">  313</a></span>&#160;<span class="preprocessor">#define PMC_IMR_MOSCRCS (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gabc35a7393eef5393b500fc89a154cafc">  314</a></span>&#160;<span class="preprocessor">#define PMC_IMR_CFDEV (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_FSMR : (PMC Offset: 0x0070) Fast Startup Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga12706f73e66ce05cbb86fcc4a90ffcb2">  316</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga9ea2a7647ca3147fd349b666b3da4a3a">  317</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gabfc48683196af6e41928ef97958820bc">  318</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga209ebf830fe0d38dec72a4157c8c0285">  319</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga6ca1b1aa6cc30dfe611abc2f68c1225f">  320</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga9bac35f07a6ff0faaf033f61b161f936">  321</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3b6da1895ec35cc9df97901ed644ecdb">  322</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaf4ff7e1da5eae4aac4516b218b6c82b3">  323</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3fd561c6fba11d73551dafa5258d3f9a">  324</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga2257ec0dcad9ff51bda665ecbb7aea49">  325</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga5003254f665d4a31d5cf8868f3d75d4c">  326</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga56915eed4e2722adbf69dd25a728251e">  327</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaf32ce4526f38defc5cf83c0f03befa2e">  328</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga965c157ebdda78a7ed073b5babd25c33">  329</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga105482e512c6b4f25b3f3b94226b173b">  330</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga8a3c7b207ee6621a33cd069df0a57575">  331</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_FSTT15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3dbc26d096503b7121ca9e3fa7f94174">  332</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_RTTAL (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga369c2d741e5ae3b191e5c7d37c9c6537">  333</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_RTCAL (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga2205d0a70bd2d92ff7c5e0316e132d0d">  334</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_USBAL (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac6c8b1159a9727ccc4ebf3cc2adb7e76">  335</a></span>&#160;<span class="preprocessor">#define PMC_FSMR_LPM (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_FSPR : (PMC Offset: 0x0074) Fast Startup Polarity Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga813b8b86e05864b604df5c1285ba13da">  337</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga8e7974990c3071500c1e5fab42781591">  338</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaf932ab6bc83c9041e57bf1670f477385">  339</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1d8ee2db1a6fdb081cb43a505f13f69e">  340</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gace394bf7a6669894004a5686b22314ee">  341</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gafe90d4e41210a882dd735eb1805cc6ca">  342</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga7ba8d250dfcbbb84f799bcdd3e90e241">  343</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gacd1d93773f32f90714a2bbc198389259">  344</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga013fa142ef5a0c3688621ff0a61e00cf">  345</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP8 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gad69238d377d7efe27c2037844a09b1ba">  346</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP9 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaeb1604c6625a840d69f9b5f00448434a">  347</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP10 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaf2c300cdc4856c2dd7d1e1969886cb9b">  348</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP11 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga687949a08c29554e21890356c019e2d8">  349</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP12 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gab0cb8b39ace8a891b00b8bc8d961acdd">  350</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP13 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga4d6fe77d7d37e36ab3e289aaa9b9ab31">  351</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP14 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaeb71bc909c4ed234066c0acbe8aa2452">  352</a></span>&#160;<span class="preprocessor">#define PMC_FSPR_FSTP15 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_FOCR : (PMC Offset: 0x0078) Fault Output Clear Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga45165c3f02e78973fb1943d7300c05dd">  354</a></span>&#160;<span class="preprocessor">#define PMC_FOCR_FOCLR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_WPMR : (PMC Offset: 0x00E4) Write Protect Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga48aab300f7348660f60362ea150d8785">  356</a></span>&#160;<span class="preprocessor">#define PMC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga38712ee521ca33d2e4d647f0d2dee5a6">  357</a></span>&#160;<span class="preprocessor">#define PMC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga7993dd58082347fe479bc9f11305dd0d">  358</a></span>&#160;<span class="preprocessor">#define PMC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; PMC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaff36f7adbf79a28e57035aa693eee538">  359</a></span>&#160;<span class="preprocessor">#define PMC_WPMR_WPKEY(value) ((PMC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; PMC_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/* -------- PMC_WPSR : (PMC Offset: 0x00E8) Write Protect Status Register -------- */</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga4eb4746cafdee36e702df0223bb3c640">  361</a></span>&#160;<span class="preprocessor">#define PMC_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gab50493400c3fe8a610a347d121608173">  362</a></span>&#160;<span class="preprocessor">#define PMC_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaa6e7c3d8111b1ec2f9a121a57567cb3d">  363</a></span>&#160;<span class="preprocessor">#define PMC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; PMC_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_PCER1 : (PMC Offset: 0x0100) Peripheral Clock Enable Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga66cb47558a79d06f4ccb4b4fbb957092">  365</a></span>&#160;<span class="preprocessor">#define PMC_PCER1_PID32 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga2b289cda9d73d1dc89f77652c47d07e3">  366</a></span>&#160;<span class="preprocessor">#define PMC_PCER1_PID33 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga667300685def2feb8fc59e4f697b5303">  367</a></span>&#160;<span class="preprocessor">#define PMC_PCER1_PID34 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1b948b248ef5e094e651f27189438e31">  368</a></span>&#160;<span class="preprocessor">#define PMC_PCER1_PID35 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga2f43ec74e2b620a6075789277fd2451b">  369</a></span>&#160;<span class="preprocessor">#define PMC_PCER1_PID36 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga583fd8155a9f5bc35ab5b04dd96e80cf">  370</a></span>&#160;<span class="preprocessor">#define PMC_PCER1_PID37 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gae69129bbdb8c849cc5ca3acad6371fe9">  371</a></span>&#160;<span class="preprocessor">#define PMC_PCER1_PID38 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1c7216243d711d21942db3dc40e13a37">  372</a></span>&#160;<span class="preprocessor">#define PMC_PCER1_PID39 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaffc82d0968fe793572be10036edb19ac">  373</a></span>&#160;<span class="preprocessor">#define PMC_PCER1_PID40 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga1fc7447315dc95102828c4e6e1dd8019">  374</a></span>&#160;<span class="preprocessor">#define PMC_PCER1_PID41 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga675b4fb7ad79afa1f77aee029fdf6a8e">  375</a></span>&#160;<span class="preprocessor">#define PMC_PCER1_PID42 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga31ba26a0baa8670c5e0d577215519597">  376</a></span>&#160;<span class="preprocessor">#define PMC_PCER1_PID43 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga3a00699253fb906fe0afed7b8521b7fa">  377</a></span>&#160;<span class="preprocessor">#define PMC_PCER1_PID44 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_PCDR1 : (PMC Offset: 0x0104) Peripheral Clock Disable Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga08dc38fb4008717cfc5b7b7543c4c111">  379</a></span>&#160;<span class="preprocessor">#define PMC_PCDR1_PID32 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga2f67bfc10261d8258d34bab378a218c9">  380</a></span>&#160;<span class="preprocessor">#define PMC_PCDR1_PID33 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gafc8c916c52c1485f8425208b606399fc">  381</a></span>&#160;<span class="preprocessor">#define PMC_PCDR1_PID34 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gab1fd1c1d986befa79913baf342cd3e72">  382</a></span>&#160;<span class="preprocessor">#define PMC_PCDR1_PID35 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gab6d0108dcda3985cd018dbd807a50385">  383</a></span>&#160;<span class="preprocessor">#define PMC_PCDR1_PID36 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga710106c0e561196af743f9c85af4b78e">  384</a></span>&#160;<span class="preprocessor">#define PMC_PCDR1_PID37 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga6fbbf62c3121247092fb361a0c35d824">  385</a></span>&#160;<span class="preprocessor">#define PMC_PCDR1_PID38 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaa857e9321c2268a3cef83b1bb0db20d7">  386</a></span>&#160;<span class="preprocessor">#define PMC_PCDR1_PID39 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gadab304c1c9edb8155d57794c47cbd685">  387</a></span>&#160;<span class="preprocessor">#define PMC_PCDR1_PID40 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga52fe068b9d6fd474e5f1707b56c7883a">  388</a></span>&#160;<span class="preprocessor">#define PMC_PCDR1_PID41 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga6328fea6a1498e418929236d13559ce5">  389</a></span>&#160;<span class="preprocessor">#define PMC_PCDR1_PID42 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga8ed300dd920a60d2423d86a29169bdb3">  390</a></span>&#160;<span class="preprocessor">#define PMC_PCDR1_PID43 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac2ab1d5927f0583554980a304862ad5b">  391</a></span>&#160;<span class="preprocessor">#define PMC_PCDR1_PID44 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_PCSR1 : (PMC Offset: 0x0108) Peripheral Clock Status Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac91dd4748028ff9dad647ff84b3acbbc">  393</a></span>&#160;<span class="preprocessor">#define PMC_PCSR1_PID32 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaeff1666f3a8f372b6af6bc8af62dacc6">  394</a></span>&#160;<span class="preprocessor">#define PMC_PCSR1_PID33 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga8fe23cc1946583f4a447c6299cc61288">  395</a></span>&#160;<span class="preprocessor">#define PMC_PCSR1_PID34 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga644183de00f6e592a704fb8a191c4933">  396</a></span>&#160;<span class="preprocessor">#define PMC_PCSR1_PID35 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga02ddcb8598f5b8356f2bff607c8b7707">  397</a></span>&#160;<span class="preprocessor">#define PMC_PCSR1_PID36 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga09363ca3d3b19afa460a10b7b1e13519">  398</a></span>&#160;<span class="preprocessor">#define PMC_PCSR1_PID37 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gab9aafed6d59fedbcb74cc0326cac9335">  399</a></span>&#160;<span class="preprocessor">#define PMC_PCSR1_PID38 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga178ad1f09dcf76d9589ecf5fe4b852cf">  400</a></span>&#160;<span class="preprocessor">#define PMC_PCSR1_PID39 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gabc733017d6d15847ef4a5923cd440bee">  401</a></span>&#160;<span class="preprocessor">#define PMC_PCSR1_PID40 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gab818df8c851c2004e980467587acc827">  402</a></span>&#160;<span class="preprocessor">#define PMC_PCSR1_PID41 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaa9dabc6093c0bf2f44a76f602881e210">  403</a></span>&#160;<span class="preprocessor">#define PMC_PCSR1_PID42 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga373fe9910cd34f16ddfe94f47b70b156">  404</a></span>&#160;<span class="preprocessor">#define PMC_PCSR1_PID43 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga39088bffa9395fcc9a36b177be66f004">  405</a></span>&#160;<span class="preprocessor">#define PMC_PCSR1_PID44 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PMC_PCR : (PMC Offset: 0x010C) Peripheral Control Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga435fc45f68e0a8a295241d98a3f8b00f">  407</a></span>&#160;<span class="preprocessor">#define PMC_PCR_PID_Pos 0</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaf039e52fe45d6ab29e9d68282bf9f46b">  408</a></span>&#160;<span class="preprocessor">#define PMC_PCR_PID_Msk (0x3fu &lt;&lt; PMC_PCR_PID_Pos) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga60f274a3ab96fb5c227814e9ada4b7c0">  409</a></span>&#160;<span class="preprocessor">#define PMC_PCR_PID(value) ((PMC_PCR_PID_Msk &amp; ((value) &lt;&lt; PMC_PCR_PID_Pos)))</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gadf6b73be6a88b6a8351569abe3d56b14">  410</a></span>&#160;<span class="preprocessor">#define PMC_PCR_CMD (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga724abaec82ce89685e504c203d5e01aa">  411</a></span>&#160;<span class="preprocessor">#define PMC_PCR_DIV_Pos 16</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gac7578cd299bbf94b2d6e5f972eb8164e">  412</a></span>&#160;<span class="preprocessor">#define PMC_PCR_DIV_Msk (0x3u &lt;&lt; PMC_PCR_DIV_Pos) </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga67e38cb1540e7e4caecf0b3af845c371">  413</a></span>&#160;<span class="preprocessor">#define   PMC_PCR_DIV_PERIPH_DIV_MCK (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gadfdf671d020f6d5b7191639bff08b815">  414</a></span>&#160;<span class="preprocessor">#define   PMC_PCR_DIV_PERIPH_DIV2_MCK (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#ga04148dd7077407c8fe14f4f0d0c26339">  415</a></span>&#160;<span class="preprocessor">#define   PMC_PCR_DIV_PERIPH_DIV4_MCK (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___p_m_c.html#gaad56a2b89ddb060b1438188ededa22f6">  416</a></span>&#160;<span class="preprocessor">#define PMC_PCR_EN (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;}</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_PMC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="struct_pmc_html_a7c3c409ee29f398768997489d8b88fce"><div class="ttname"><a href="struct_pmc.html#a7c3c409ee29f398768997489d8b88fce">Pmc::PMC_PCDR0</a></div><div class="ttdeci">WoReg PMC_PCDR0</div><div class="ttdoc">(Pmc Offset: 0x0014) Peripheral Clock Disable Register 0 </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00052">component_pmc.h:52</a></div></div>
<div class="ttc" id="struct_pmc_html"><div class="ttname"><a href="struct_pmc.html">Pmc</a></div><div class="ttdoc">Pmc hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00046">component_pmc.h:46</a></div></div>
<div class="ttc" id="struct_pmc_html_a0ab78d68fcdebd7ee737e5839e89a60c"><div class="ttname"><a href="struct_pmc.html#a0ab78d68fcdebd7ee737e5839e89a60c">Pmc::PMC_MCKR</a></div><div class="ttdeci">RwReg PMC_MCKR</div><div class="ttdoc">(Pmc Offset: 0x0030) Master Clock Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00059">component_pmc.h:59</a></div></div>
<div class="ttc" id="struct_pmc_html_ac181c7e9fe667b9565fdec44e8b1511b"><div class="ttname"><a href="struct_pmc.html#ac181c7e9fe667b9565fdec44e8b1511b">Pmc::PMC_PCER0</a></div><div class="ttdeci">WoReg PMC_PCER0</div><div class="ttdoc">(Pmc Offset: 0x0010) Peripheral Clock Enable Register 0 </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00051">component_pmc.h:51</a></div></div>
<div class="ttc" id="struct_pmc_html_abd611751703e813877b7b5905a3d3cbb"><div class="ttname"><a href="struct_pmc.html#abd611751703e813877b7b5905a3d3cbb">Pmc::PMC_IMR</a></div><div class="ttdeci">RoReg PMC_IMR</div><div class="ttdoc">(Pmc Offset: 0x006C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00068">component_pmc.h:68</a></div></div>
<div class="ttc" id="struct_pmc_html_a506de9ef39521a7974519462971a679f"><div class="ttname"><a href="struct_pmc.html#a506de9ef39521a7974519462971a679f">Pmc::PMC_PCSR1</a></div><div class="ttdeci">RoReg PMC_PCSR1</div><div class="ttdoc">(Pmc Offset: 0x0108) Peripheral Clock Status Register 1 </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00078">component_pmc.h:78</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="struct_pmc_html_ae5f6cbbfcb0c8de5e0986810e96af861"><div class="ttname"><a href="struct_pmc.html#ae5f6cbbfcb0c8de5e0986810e96af861">Pmc::PMC_USB</a></div><div class="ttdeci">RwReg PMC_USB</div><div class="ttdoc">(Pmc Offset: 0x0038) USB Clock Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00061">component_pmc.h:61</a></div></div>
<div class="ttc" id="struct_pmc_html_ad0f4c0c10cb25e158a49fa5806ffedfa"><div class="ttname"><a href="struct_pmc.html#ad0f4c0c10cb25e158a49fa5806ffedfa">Pmc::PMC_SR</a></div><div class="ttdeci">RoReg PMC_SR</div><div class="ttdoc">(Pmc Offset: 0x0068) Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00067">component_pmc.h:67</a></div></div>
<div class="ttc" id="struct_pmc_html_aa7ecfda9fced001c4e99c082415b5af0"><div class="ttname"><a href="struct_pmc.html#aa7ecfda9fced001c4e99c082415b5af0">Pmc::PMC_WPSR</a></div><div class="ttdeci">RoReg PMC_WPSR</div><div class="ttdoc">(Pmc Offset: 0x00E8) Write Protect Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00074">component_pmc.h:74</a></div></div>
<div class="ttc" id="struct_pmc_html_a212d12b55c101f76762f83a838d77179"><div class="ttname"><a href="struct_pmc.html#a212d12b55c101f76762f83a838d77179">Pmc::PMC_FOCR</a></div><div class="ttdeci">WoReg PMC_FOCR</div><div class="ttdoc">(Pmc Offset: 0x0078) Fault Output Clear Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00071">component_pmc.h:71</a></div></div>
<div class="ttc" id="struct_pmc_html_a10368a907ce10268163009f08b546ad2"><div class="ttname"><a href="struct_pmc.html#a10368a907ce10268163009f08b546ad2">Pmc::PMC_PCER1</a></div><div class="ttdeci">WoReg PMC_PCER1</div><div class="ttdoc">(Pmc Offset: 0x0100) Peripheral Clock Enable Register 1 </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00076">component_pmc.h:76</a></div></div>
<div class="ttc" id="struct_pmc_html_a8c5d15d09f3f86dad156489ca35f2521"><div class="ttname"><a href="struct_pmc.html#a8c5d15d09f3f86dad156489ca35f2521">Pmc::PMC_PCDR1</a></div><div class="ttdeci">WoReg PMC_PCDR1</div><div class="ttdoc">(Pmc Offset: 0x0104) Peripheral Clock Disable Register 1 </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00077">component_pmc.h:77</a></div></div>
<div class="ttc" id="struct_pmc_html_a6327ad954a2d289a00a960510c4aca90"><div class="ttname"><a href="struct_pmc.html#a6327ad954a2d289a00a960510c4aca90">Pmc::PMC_PCSR0</a></div><div class="ttdeci">RoReg PMC_PCSR0</div><div class="ttdoc">(Pmc Offset: 0x0018) Peripheral Clock Status Register 0 </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00053">component_pmc.h:53</a></div></div>
<div class="ttc" id="struct_pmc_html_ad12bb9382dedacadcd8560b29c68b489"><div class="ttname"><a href="struct_pmc.html#ad12bb9382dedacadcd8560b29c68b489">Pmc::PMC_IER</a></div><div class="ttdeci">WoReg PMC_IER</div><div class="ttdoc">(Pmc Offset: 0x0060) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00065">component_pmc.h:65</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_pmc_html_a7fd49b209cc502fea917e031a260c55f"><div class="ttname"><a href="struct_pmc.html#a7fd49b209cc502fea917e031a260c55f">Pmc::PMC_SCSR</a></div><div class="ttdeci">RoReg PMC_SCSR</div><div class="ttdoc">(Pmc Offset: 0x0008) System Clock Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00049">component_pmc.h:49</a></div></div>
<div class="ttc" id="struct_pmc_html_a109ebe8a9c4259dc0e5ff3ec93569529"><div class="ttname"><a href="struct_pmc.html#a109ebe8a9c4259dc0e5ff3ec93569529">Pmc::PMC_FSMR</a></div><div class="ttdeci">RwReg PMC_FSMR</div><div class="ttdoc">(Pmc Offset: 0x0070) Fast Startup Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00069">component_pmc.h:69</a></div></div>
<div class="ttc" id="struct_pmc_html_a72952b8a0217b365e0144e56f1e04894"><div class="ttname"><a href="struct_pmc.html#a72952b8a0217b365e0144e56f1e04894">Pmc::PMC_SCER</a></div><div class="ttdeci">WoReg PMC_SCER</div><div class="ttdoc">(Pmc Offset: 0x0000) System Clock Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00047">component_pmc.h:47</a></div></div>
<div class="ttc" id="struct_pmc_html_a1232399c8ac398d1a700a6414f879df9"><div class="ttname"><a href="struct_pmc.html#a1232399c8ac398d1a700a6414f879df9">Pmc::CKGR_PLLAR</a></div><div class="ttdeci">RwReg CKGR_PLLAR</div><div class="ttdoc">(Pmc Offset: 0x0028) PLLA Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00057">component_pmc.h:57</a></div></div>
<div class="ttc" id="struct_pmc_html_a47b7b3a8e33acb3ce89c92f3bb147b30"><div class="ttname"><a href="struct_pmc.html#a47b7b3a8e33acb3ce89c92f3bb147b30">Pmc::CKGR_UCKR</a></div><div class="ttdeci">RwReg CKGR_UCKR</div><div class="ttdoc">(Pmc Offset: 0x001C) UTMI Clock Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00054">component_pmc.h:54</a></div></div>
<div class="ttc" id="struct_pmc_html_a4867a8cd09adc42c7c62757773b5da2f"><div class="ttname"><a href="struct_pmc.html#a4867a8cd09adc42c7c62757773b5da2f">Pmc::CKGR_MOR</a></div><div class="ttdeci">RwReg CKGR_MOR</div><div class="ttdoc">(Pmc Offset: 0x0020) Main Oscillator Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00055">component_pmc.h:55</a></div></div>
<div class="ttc" id="struct_pmc_html_a4ec6a44595c8e9a08eaf3c6d5481ca43"><div class="ttname"><a href="struct_pmc.html#a4ec6a44595c8e9a08eaf3c6d5481ca43">Pmc::PMC_FSPR</a></div><div class="ttdeci">RwReg PMC_FSPR</div><div class="ttdoc">(Pmc Offset: 0x0074) Fast Startup Polarity Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00070">component_pmc.h:70</a></div></div>
<div class="ttc" id="struct_pmc_html_a7244f11f0bd49d0ba70332f6eafdd706"><div class="ttname"><a href="struct_pmc.html#a7244f11f0bd49d0ba70332f6eafdd706">Pmc::PMC_IDR</a></div><div class="ttdeci">WoReg PMC_IDR</div><div class="ttdoc">(Pmc Offset: 0x0064) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00066">component_pmc.h:66</a></div></div>
<div class="ttc" id="struct_pmc_html_a606cac582792f4c96f23f36f3f0541cd"><div class="ttname"><a href="struct_pmc.html#a606cac582792f4c96f23f36f3f0541cd">Pmc::PMC_PCR</a></div><div class="ttdeci">RwReg PMC_PCR</div><div class="ttdoc">(Pmc Offset: 0x010C) Peripheral Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00079">component_pmc.h:79</a></div></div>
<div class="ttc" id="struct_pmc_html_a5cf4a33fca8000045c35c80075a2db05"><div class="ttname"><a href="struct_pmc.html#a5cf4a33fca8000045c35c80075a2db05">Pmc::PMC_SCDR</a></div><div class="ttdeci">WoReg PMC_SCDR</div><div class="ttdoc">(Pmc Offset: 0x0004) System Clock Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00048">component_pmc.h:48</a></div></div>
<div class="ttc" id="struct_pmc_html_a0737ee4af2ab8f1e6819970e3369187a"><div class="ttname"><a href="struct_pmc.html#a0737ee4af2ab8f1e6819970e3369187a">Pmc::PMC_WPMR</a></div><div class="ttdeci">RwReg PMC_WPMR</div><div class="ttdoc">(Pmc Offset: 0x00E4) Write Protect Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00073">component_pmc.h:73</a></div></div>
<div class="ttc" id="struct_pmc_html_a205276908e23ebaaf2a19359598d5311"><div class="ttname"><a href="struct_pmc.html#a205276908e23ebaaf2a19359598d5311">Pmc::CKGR_MCFR</a></div><div class="ttdeci">RoReg CKGR_MCFR</div><div class="ttdoc">(Pmc Offset: 0x0024) Main Clock Frequency Register </div><div class="ttdef"><b>Definition:</b> <a href="component__pmc_8h_source.html#l00056">component_pmc.h:56</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
