<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="DSS_HW_ACC_PARAM" id="DSS_HW_ACC_PARAM">
  
  
  <register acronym="PARAM1_0" description="Parameter-set 0 (1st parameter-set out of 16), Register 0" id="PARAM1_0" offset="0x0" width="32">
    
  <bitfield begin="31" description="Reserved for future use" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Configures the output mode of the FFT Engine path.  Refer REG_FFTOUT_MODE in the system spec document. 0xb - Default output (i.e., main data path output is sent out - eg. FFT or Log-Mag output) 10b - Statistics output - Max statistics is sent out (Max valiue on the I arm, Max index on the Q arm) 11b - Statistics output - Sum statistics is sent out" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Configures the mode of operation of the accelerator for the current parameter-set.  Refer REG_ACCEL_MODE in the system spec document. 00b - FFT Engine path  01b - CFAR Engine path 10b - Reserved for future use 11b - NULL mode" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Configuration for the Complex Multiplier block.  Refer REG_CMULT_MODE in the system spec document.  000b - Disabled 001b to 111b - Enabled in one of 7 different modes (as explained in the system spec document)" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Enable/Disable for Magnitude computation.  Refer REG_ABS_EN in the system spec document. When enabled, the magnitude of the input samples coming in to the Log-Magnitude block is calculated and sent out on the I-arm of the output.  The Q-arm is made zeros." end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Enable/Disable for Log2 computation.  Refer REG_LOG2_EN in the system spec document. When enabled, the Log2 of the magnitude of the input samples coming in to the Log-Magnitude block is calculated and sent out on the I-arm of the output.  The Q-arm is made zeros." end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Enable/Disable for Windowing operation.  Refer REG_WINDOW_EN in the system spec document." end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Enable/Disable for FFT computation.  Refer REG_FFT_EN in the system spec document." end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Enable/Disable for BPM removal operation.  Refer REG_BPM_EN in the system spec document. If set (i.e., enabled), then BPM removal is performed prior to feeding samples to the core computational unit." end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Selects which of the 16 DMA channels (allocated to the Radar Accelerator) should be triggered upon completion of the accelerator operation for the current parameter-set.  Refer REG_ACC2DMA_TRIGDST in the system spec document." end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Enable/disable trigger to DMA upon completion of the computational operations for the current parameter-set.  Refer REG_DMATRIGEN in the system spec document.   If enabled, the accelerator will trigger a specified DMA channel, so that the output samples can be shipped to R4F memory or Shared memory.  There is a separate 4-bit register (see below), which is used to select which of the 16 DMA channels should be triggered upon completion of the accelerator operation for the current parameter-set." end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Enable/disable interrupt to the R4F upon completion of the computational operations for the current parameter-set.  Refer REG_INTREN in the system spec document.  If enabled, the R4F will receive an interrupt from the Accelerator at the completion of the current parameter-set." end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="This register is only relevant when TRIGMODE = 011b (DMA based trigger).  This register selects the bit number in REG_DMA2ACCTRIG for the state machine to monitor in order to trigger the operation for the current parameter-set." end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Configures the trigger mode to start the computational operations for this parameter-set.  Refer REG_TRIGMODE in the system spec document. 000b - Immediate trigger 001b - R4F based software trigger (In this mode, R4F writes a single register bit REG_CR42ACCTRIG to trigger the operation for the current parameter-set.  The triggering is based on the state machine monitoring this register bit to be set) 010b - Ping-pong switch based trigger (Whenever the DFE switches from ping-to-pong buffer, or pong-to-ping buffer) 011b - DMA based trigger (In this mode, DMA writes a specific one-hot signature in the 16-bit register REG_DMA2ACCTRIG to trigger the operation for the current parameter-set.  The triggering is based on the state machine monitoring bit number DMA2ACC_CHANNEL_TRIGSRC to be set)" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM1_1" description="Parameter-set 0 (1st parameter-set out of 16), Register 1" id="PARAM1_1" offset="0x4" width="32">
    
  <bitfield begin="31" description="Destination memory start address from which output samples should be written to. Refer REG_DSTADDR in the system spec  document." end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Source memory start address from which to pick input samples from.  Refer REG_SRCADDR in the system spec document." end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM1_2" description="Parameter-set 0 (1st parameter-set out of 16), Register 2" id="PARAM1_2" offset="0x8" width="32">
    
  <bitfield begin="31" description="Enable/Disable Conjugation of the output samples.  Refer REG_DSTCONJ in the system spec document. 0 = No conjugation, 1 = Enable conjugation This register only makes sense for complex output case (i.e., Log-Mag is not enabled).   It is useful in conjunction with SRCCONJ to derive an IFFT mode (by conjugating at both input and output)" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Signed or Unsigned data in the destination memory.  Refer REG_DSTSIGNED in the system spec document. This register enables the output formatter to perform the correct sign-extension and/or saturation operation when writing the 24-bit output as 16-bit aligned or 32-bit aligned data in the destination memory." end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="16-bit or 32-bit alignment of data in destination memory.  Refer REG_DST16b32b in the system spec document. 0 = 16-bit aligned, 1 = 32-bit aligned" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Real or Complex data in the destination memory.  Refer REG_DSTREAL in the system spec document. 0 = Complex output, 1 = Real output Real output is generally useful when Magnitude or Log-Magnitude computation is enabled." end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Destination sample count.  Refer REG_DSTACNT in the system spec document. Zero-based count of number of samples till which to write to the destination memory for each iteration.  Note that this must be equal to or less than REG_SRCANT+any zero pads (applicable in case of FFT).  Note that the actual number of samples written to destination memory would be REG_DSTACNT+1-REG_DST_SKIP_INIT." end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Enable/Disable Conjugation of the input samples.  Refer REG_SRCCONJ in the system spec document. 0 = No conjugation, 1 = Enable conjugation This register only makes sense for complex input case.   It is useful in conjunction with DSTCONJ to derive an IFFT mode (by conjugating at both input and output)" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Signed or Unsigned data in the source memory.  Refer REG_SRCSIGNED in the system spec document. This register is only relevant for 16-bit aligned data in source memory, because that is when sign-extension may be required to convert to internal 24-bit width. 0 = Unsigned, 1 = Signed." end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="16-bit or 32-bit alignment of data in source memory.  Refer REG_SRC16b32b in the system spec document. 0 = 16-bit aligned, 1 = 32-bit aligned" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Real or Complex data in the source memory.  Refer REG_SRCREAL in the system spec document. 0 = Complex input, 1 = Real input" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Source sample count.  Refer REG_SRCACNT in the system spec document. Zero-based count of number of samples to read from the source memory for each iteration." end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM1_3" description="Parameter-set 0 (1st parameter-set out of 16), Register 3" id="PARAM1_3" offset="0xC" width="32">
    
  <bitfield begin="31" description="Destination sample index increment.  Refer REG_DSTAINDX in the system spec document. Specifies the number of bytes separating adjacent samples in the destination memory." end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Source sample index increment.  Refer REG_SRCAINDX in the system spec document. Specifies the number of bytes separating adjacent samples in the source memory." end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM1_4" description="Parameter-set 0 (1st parameter-set out of 16), Register 4" id="PARAM1_4" offset="0x10" width="32">
    
  <bitfield begin="31" description="Destination Offset across successive iterations.  Refer REG_DSTBINDX in the system spec document. Specifies the number of bytes separating the start address of samples for successive iterations in the destination memory." end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Source Offset across successive iterations.  Refer REG_SRCBINDX in the system spec document. Specifies the number of bytes separating the start address of samples for successive iterations in the source memory." end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM1_5" description="Parameter-set 0 (1st parameter-set out of 16), Register 5" id="PARAM1_5" offset="0x14" width="32">
    
  <bitfield begin="31" description="Reserved for future use" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Destination skip sample count.  Refer REG_DST_SKIP_INIT in the system spec document. Number of samples to skip in the beginning (for each iteration) before writing samples to the destination memory." end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Output scaling.  Refer REG_DSTSCAL in the system spec document. Specifies a programmable scaling, via right bit-shift, from 0 bits to 8 bits, for the output samples." end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Input scaling.  Refer REG_SRCSCAL in the system spec document. Specifies a programmable scaling, via right bit-shift, from 0 bits to 8 bits, for the input samples." end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Number of iterations.  Refer REG_BCNT in the system spec document." end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM1_6" description="Parameter-set 0 (1st parameter-set out of 16), Register 6" id="PARAM1_6" offset="0x18" width="32">
    
  <bitfield begin="31" description="Specifies the butterfly scaling for each of the 10 butterfly stages.  Refer REG_BFLY_SCALING in the system spec document." end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Specifies the starting address of the window function in the Window RAM.  Refer REG_WINDOW_START in the system spec document." end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Specifies the starting phase of the BPM pattern to be applied.  Refer REG_BPMPHASE in the system spec document." end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Enable/Disable for interference zeroing out.  Refer REG_INTERF_THRESH_EN in the system spec document. If set, then input samples with large magnitude are zeroed out.   Also see REG_INTERF_THRESH register which is a common register, not part of the parameter-set." end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Indicates whether the window function is symmetric or not.  Refer REG_WIMSYMM in the system spec document. If this register bit is set, only the first half the window coefficients are expected to be present in the window RAM.  The same coefficients are read in reverse direction for the second half." end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Specifies FFT size.  Actual FFT size is equal to 2 raised to the register value.  Refer REG_FFTSIZE in the system spec document. For example, FFTSIZE = 0110b corresponds to actual FFT size of 2^6 = 64. Supported values are [1..10], which correspond to FFT sizes [2..1024]." end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Must be kept as 00b.  Reserved for future use. (This was originally meant for bit-packing , such as bitwidths of 18-bits, 21-bits, etc. which is no longer supported)." end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM1_7" description="Parameter-set 0 (1st parameter-set out of 16), Register 7" id="PARAM1_7" offset="0x1C" width="32">
    
  <bitfield begin="31" description="Indicates at what number (power-of-2) the sample counter value should wraparound, when using circular shift.  Refer REG_CIRCSHIFTWRAP in the system spec document." end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Configures linear interpolation for the window coefficients, which is relevant for large-size FFT computation (i.e., FFT sizes of 2K, 4K) that is obtained via stitching multiple smaller-size FFTs.  Refer REG_WINDOW_INTERP_FRACTION in the system spec document." end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Configures the nature of frequency de-rotation done in the Complex Multiplier block.  This meaning of this register depends on the Complex Multipler mode of operation.  Refer REG_TWIDINCR in the system spec document." end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Specifies the circular shift (offset in samples) that should be applied to the sequence of input samples before feeding them to the core computational unit.  Refer REG_SRCSHIFT in the system spec document." end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM2_0" description="Parameter-set 1 (2nd parameter-set out of 16), Register 0" id="PARAM2_0" offset="0x20" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM2_1" description="Parameter-set 1 (2nd parameter-set out of 16), Register 1" id="PARAM2_1" offset="0x24" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM2_2" description="Parameter-set 1 (2nd parameter-set out of 16), Register 2" id="PARAM2_2" offset="0x28" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM2_3" description="Parameter-set 1 (2nd parameter-set out of 16), Register 3" id="PARAM2_3" offset="0x2C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM2_4" description="Parameter-set 1 (2nd parameter-set out of 16), Register 4" id="PARAM2_4" offset="0x30" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM2_5" description="Parameter-set 1 (2nd parameter-set out of 16), Register 5" id="PARAM2_5" offset="0x34" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM2_6" description="Parameter-set 1 (2nd parameter-set out of 16), Register 6" id="PARAM2_6" offset="0x38" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM2_7" description="Parameter-set 1 (2nd parameter-set out of 16), Register 7" id="PARAM2_7" offset="0x3C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM3_0" description="Parameter-set 2 (3rd parameter-set out of 16), Register 0" id="PARAM3_0" offset="0x40" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM3_1" description="Parameter-set 2 (3rd parameter-set out of 16), Register 1" id="PARAM3_1" offset="0x44" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM3_2" description="Parameter-set 2 (3rd parameter-set out of 16), Register 2" id="PARAM3_2" offset="0x48" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM3_3" description="Parameter-set 2 (3rd parameter-set out of 16), Register 3" id="PARAM3_3" offset="0x4C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM3_4" description="Parameter-set 2 (3rd parameter-set out of 16), Register 4" id="PARAM3_4" offset="0x50" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM3_5" description="Parameter-set 2 (3rd parameter-set out of 16), Register 5" id="PARAM3_5" offset="0x54" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM3_6" description="Parameter-set 2 (3rd parameter-set out of 16), Register 6" id="PARAM3_6" offset="0x58" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM3_7" description="Parameter-set 2 (3rd parameter-set out of 16), Register 7" id="PARAM3_7" offset="0x5C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM4_0" description="Parameter-set 3 (4th parameter-set out of 16), Register 0" id="PARAM4_0" offset="0x60" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM4_1" description="Parameter-set 3 (4th parameter-set out of 16), Register 1" id="PARAM4_1" offset="0x64" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM4_2" description="Parameter-set 3 (4th parameter-set out of 16), Register 2" id="PARAM4_2" offset="0x68" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM4_3" description="Parameter-set 3 (4th parameter-set out of 16), Register 3" id="PARAM4_3" offset="0x6C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM4_4" description="Parameter-set 3 (4th parameter-set out of 16), Register 4" id="PARAM4_4" offset="0x70" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM4_5" description="Parameter-set 3 (4th parameter-set out of 16), Register 5" id="PARAM4_5" offset="0x74" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM4_6" description="Parameter-set 3 (4th parameter-set out of 16), Register 6" id="PARAM4_6" offset="0x78" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM4_7" description="Parameter-set 3 (4th parameter-set out of 16), Register 7" id="PARAM4_7" offset="0x7C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM5_0" description="Parameter-set 4 (5th parameter-set out of 16), Register 0" id="PARAM5_0" offset="0x80" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM5_1" description="Parameter-set 4 (5th parameter-set out of 16), Register 1" id="PARAM5_1" offset="0x84" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM5_2" description="Parameter-set 4 (5th parameter-set out of 16), Register 2" id="PARAM5_2" offset="0x88" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM5_3" description="Parameter-set 4 (5th parameter-set out of 16), Register 3" id="PARAM5_3" offset="0x8C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM5_4" description="Parameter-set 4 (5th parameter-set out of 16), Register 4" id="PARAM5_4" offset="0x90" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM5_5" description="Parameter-set 4 (5th parameter-set out of 16), Register 5" id="PARAM5_5" offset="0x94" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM5_6" description="Parameter-set 4 (5th parameter-set out of 16), Register 6" id="PARAM5_6" offset="0x98" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM5_7" description="Parameter-set 4 (5th parameter-set out of 16), Register 7" id="PARAM5_7" offset="0x9C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM6_0" description="Parameter-set 5 (6th parameter-set out of 16), Register 0" id="PARAM6_0" offset="0xA0" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM6_1" description="Parameter-set 5 (6th parameter-set out of 16), Register 1" id="PARAM6_1" offset="0xA4" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM6_2" description="Parameter-set 5 (6th parameter-set out of 16), Register 2" id="PARAM6_2" offset="0xA8" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM6_3" description="Parameter-set 5 (6th parameter-set out of 16), Register 3" id="PARAM6_3" offset="0xAC" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM6_4" description="Parameter-set 5 (6th parameter-set out of 16), Register 4" id="PARAM6_4" offset="0xB0" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM6_5" description="Parameter-set 5 (6th parameter-set out of 16), Register 5" id="PARAM6_5" offset="0xB4" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM6_6" description="Parameter-set 5 (6th parameter-set out of 16), Register 6" id="PARAM6_6" offset="0xB8" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM6_7" description="Parameter-set 5 (6th parameter-set out of 16), Register 7" id="PARAM6_7" offset="0xBC" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM7_0" description="Parameter-set 6 (7th parameter-set out of 16), Register 0" id="PARAM7_0" offset="0xC0" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM7_1" description="Parameter-set 6 (7th parameter-set out of 16), Register 1" id="PARAM7_1" offset="0xC4" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM7_2" description="Parameter-set 6 (7th parameter-set out of 16), Register 2" id="PARAM7_2" offset="0xC8" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM7_3" description="Parameter-set 6 (7th parameter-set out of 16), Register 3" id="PARAM7_3" offset="0xCC" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM7_4" description="Parameter-set 6 (7th parameter-set out of 16), Register 4" id="PARAM7_4" offset="0xD0" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM7_5" description="Parameter-set 6 (7th parameter-set out of 16), Register 5" id="PARAM7_5" offset="0xD4" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM7_6" description="Parameter-set 6 (7th parameter-set out of 16), Register 6" id="PARAM7_6" offset="0xD8" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM7_7" description="Parameter-set 6 (7th parameter-set out of 16), Register 7" id="PARAM7_7" offset="0xDC" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM8_0" description="Parameter-set 7 (8th parameter-set out of 16), Register 0" id="PARAM8_0" offset="0xE0" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM8_1" description="Parameter-set 7 (8th parameter-set out of 16), Register 1" id="PARAM8_1" offset="0xE4" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM8_2" description="Parameter-set 7 (8th parameter-set out of 16), Register 2" id="PARAM8_2" offset="0xE8" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM8_3" description="Parameter-set 7 (8th parameter-set out of 16), Register 3" id="PARAM8_3" offset="0xEC" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM8_4" description="Parameter-set 7 (8th parameter-set out of 16), Register 4" id="PARAM8_4" offset="0xF0" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM8_5" description="Parameter-set 7 (8th parameter-set out of 16), Register 5" id="PARAM8_5" offset="0xF4" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM8_6" description="Parameter-set 7 (8th parameter-set out of 16), Register 6" id="PARAM8_6" offset="0xF8" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM8_7" description="Parameter-set 7 (8th parameter-set out of 16), Register 7" id="PARAM8_7" offset="0xFC" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM9_0" description="Parameter-set 8 (9th parameter-set out of 16), Register 0" id="PARAM9_0" offset="0x100" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM9_1" description="Parameter-set 8 (9th parameter-set out of 16), Register 1" id="PARAM9_1" offset="0x104" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM9_2" description="Parameter-set 8 (9th parameter-set out of 16), Register 2" id="PARAM9_2" offset="0x108" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM9_3" description="Parameter-set 8 (9th parameter-set out of 16), Register 3" id="PARAM9_3" offset="0x10C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM9_4" description="Parameter-set 8 (9th parameter-set out of 16), Register 4" id="PARAM9_4" offset="0x110" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM9_5" description="Parameter-set 8 (9th parameter-set out of 16), Register 5" id="PARAM9_5" offset="0x114" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM9_6" description="Parameter-set 8 (9th parameter-set out of 16), Register 6" id="PARAM9_6" offset="0x118" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM9_7" description="Parameter-set 8 (9th parameter-set out of 16), Register 7" id="PARAM9_7" offset="0x11C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM10_0" description="Parameter-set 9 (10th parameter-set out of 16), Register 0" id="PARAM10_0" offset="0x120" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM10_1" description="Parameter-set 9 (10th parameter-set out of 16), Register 1" id="PARAM10_1" offset="0x124" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM10_2" description="Parameter-set 9 (10th parameter-set out of 16), Register 2" id="PARAM10_2" offset="0x128" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM10_3" description="Parameter-set 9 (10th parameter-set out of 16), Register 3" id="PARAM10_3" offset="0x12C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM10_4" description="Parameter-set 9 (10th parameter-set out of 16), Register 4" id="PARAM10_4" offset="0x130" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM10_5" description="Parameter-set 9 (10th parameter-set out of 16), Register 5" id="PARAM10_5" offset="0x134" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM10_6" description="Parameter-set 9 (10th parameter-set out of 16), Register 6" id="PARAM10_6" offset="0x138" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM10_7" description="Parameter-set 9 (10th parameter-set out of 16), Register 7" id="PARAM10_7" offset="0x13C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM11_0" description="Parameter-set 10 (11th parameter-set out of 16), Register 0" id="PARAM11_0" offset="0x140" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM11_1" description="Parameter-set 10 (11th parameter-set out of 16), Register 1" id="PARAM11_1" offset="0x144" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM11_2" description="Parameter-set 10 (11th parameter-set out of 16), Register 2" id="PARAM11_2" offset="0x148" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM11_3" description="Parameter-set 10 (11th parameter-set out of 16), Register 3" id="PARAM11_3" offset="0x14C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM11_4" description="Parameter-set 10 (11th parameter-set out of 16), Register 4" id="PARAM11_4" offset="0x150" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM11_5" description="Parameter-set 10 (11th parameter-set out of 16), Register 5" id="PARAM11_5" offset="0x154" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM11_6" description="Parameter-set 10 (11th parameter-set out of 16), Register 6" id="PARAM11_6" offset="0x158" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM11_7" description="Parameter-set 10 (11th parameter-set out of 16), Register 7" id="PARAM11_7" offset="0x15C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM12_0" description="Parameter-set 11 (12th parameter-set out of 16), Register 0" id="PARAM12_0" offset="0x160" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM12_1" description="Parameter-set 11 (12th parameter-set out of 16), Register 1" id="PARAM12_1" offset="0x164" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM12_2" description="Parameter-set 11 (12th parameter-set out of 16), Register 2" id="PARAM12_2" offset="0x168" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM12_3" description="Parameter-set 11 (12th parameter-set out of 16), Register 3" id="PARAM12_3" offset="0x16C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM12_4" description="Parameter-set 11 (12th parameter-set out of 16), Register 4" id="PARAM12_4" offset="0x170" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM12_5" description="Parameter-set 11 (12th parameter-set out of 16), Register 5" id="PARAM12_5" offset="0x174" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM12_6" description="Parameter-set 11 (12th parameter-set out of 16), Register 6" id="PARAM12_6" offset="0x178" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM12_7" description="Parameter-set 11 (12th parameter-set out of 16), Register 7" id="PARAM12_7" offset="0x17C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM13_0" description="Parameter-set 12 (13th parameter-set out of 16), Register 0" id="PARAM13_0" offset="0x180" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM13_1" description="Parameter-set 12 (13th parameter-set out of 16), Register 1" id="PARAM13_1" offset="0x184" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM13_2" description="Parameter-set 12 (13th parameter-set out of 16), Register 2" id="PARAM13_2" offset="0x188" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM13_3" description="Parameter-set 12 (13th parameter-set out of 16), Register 3" id="PARAM13_3" offset="0x18C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM13_4" description="Parameter-set 12 (13th parameter-set out of 16), Register 4" id="PARAM13_4" offset="0x190" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM13_5" description="Parameter-set 12 (13th parameter-set out of 16), Register 5" id="PARAM13_5" offset="0x194" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM13_6" description="Parameter-set 12 (13th parameter-set out of 16), Register 6" id="PARAM13_6" offset="0x198" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM13_7" description="Parameter-set 12 (13th parameter-set out of 16), Register 7" id="PARAM13_7" offset="0x19C" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM14_0" description="Parameter-set 13 (14th parameter-set out of 16), Register 0" id="PARAM14_0" offset="0x1A0" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM14_1" description="Parameter-set 13 (14th parameter-set out of 16), Register 1" id="PARAM14_1" offset="0x1A4" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM14_2" description="Parameter-set 13 (14th parameter-set out of 16), Register 2" id="PARAM14_2" offset="0x1A8" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM14_3" description="Parameter-set 13 (14th parameter-set out of 16), Register 3" id="PARAM14_3" offset="0x1AC" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM14_4" description="Parameter-set 13 (14th parameter-set out of 16), Register 4" id="PARAM14_4" offset="0x1B0" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM14_5" description="Parameter-set 13 (14th parameter-set out of 16), Register 5" id="PARAM14_5" offset="0x1B4" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM14_6" description="Parameter-set 13 (14th parameter-set out of 16), Register 6" id="PARAM14_6" offset="0x1B8" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM14_7" description="Parameter-set 13 (14th parameter-set out of 16), Register 7" id="PARAM14_7" offset="0x1BC" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM15_0" description="Parameter-set 14 (15th parameter-set out of 16), Register 0" id="PARAM15_0" offset="0x1C0" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM15_1" description="Parameter-set 14 (15th parameter-set out of 16), Register 1" id="PARAM15_1" offset="0x1C4" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM15_2" description="Parameter-set 14 (15th parameter-set out of 16), Register 2" id="PARAM15_2" offset="0x1C8" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM15_3" description="Parameter-set 14 (15th parameter-set out of 16), Register 3" id="PARAM15_3" offset="0x1CC" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM15_4" description="Parameter-set 14 (15th parameter-set out of 16), Register 4" id="PARAM15_4" offset="0x1D0" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM15_5" description="Parameter-set 14 (15th parameter-set out of 16), Register 5" id="PARAM15_5" offset="0x1D4" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM15_6" description="Parameter-set 14 (15th parameter-set out of 16), Register 6" id="PARAM15_6" offset="0x1D8" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM15_7" description="Parameter-set 14 (15th parameter-set out of 16), Register 7" id="PARAM15_7" offset="0x1DC" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM16_0" description="Parameter-set 15 (16th parameter-set out of 16), Register 0" id="PARAM16_0" offset="0x1E0" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="25" id="NU" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="Refer to PARAM1* Description" end="23" id="FFT_OUTPUT_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description="Refer to PARAM1* Description" end="21" id="ACCEL_MODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description="Refer to PARAM1* Description" end="18" id="CMULT_MODE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description="Refer to PARAM1* Description" end="17" id="ABS_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Refer to PARAM1* Description" end="16" id="LOG2EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="WINDOW_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="FFT_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="BPM_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="9" id="ACC2DMA_CHANNEL_TRIGDST" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="8" description="Refer to PARAM1* Description" end="8" id="DMATRIGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="CR4INTREN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="3" id="DMA2ACC_CHANNEL_TRIGSRC" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="2" description="Refer to PARAM1* Description" end="0" id="TRIGMODE" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PARAM16_1" description="Parameter-set 15 (16th parameter-set out of 16), Register 1" id="PARAM16_1" offset="0x1E4" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTADDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCADDR" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM16_2" description="Parameter-set 15 (16th parameter-set out of 16), Register 2" id="PARAM16_2" offset="0x1E8" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="31" id="DSTCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Refer to PARAM1* Description" end="30" id="DSTSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="29" id="DST16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Refer to PARAM1* Description" end="28" id="DSTREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="16" id="DSTACNT" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="15" id="SRCCONJ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Refer to PARAM1* Description" end="14" id="SRCSIGNED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Refer to PARAM1* Description" end="13" id="SRC16b32b" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Refer to PARAM1* Description" end="12" id="SRCREAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="SRCACNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM16_3" description="Parameter-set 15 (16th parameter-set out of 16), Register 3" id="PARAM16_3" offset="0x1EC" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTAINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCAINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM16_4" description="Parameter-set 15 (16th parameter-set out of 16), Register 4" id="PARAM16_4" offset="0x1F0" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="16" id="DSTBINDX" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="0" id="SRCBINDX" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PARAM16_5" description="Parameter-set 15 (16th parameter-set out of 16), Register 5" id="PARAM16_5" offset="0x1F4" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="30" id="NU" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="Refer to PARAM1* Description" end="20" id="REG_DST_SKIP_INIT" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="19" description="Refer to PARAM1* Description" end="16" id="REG_DSTSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Refer to PARAM1* Description" end="12" id="REG_SRCSCAL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="REG_BCNT" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PARAM16_6" description="Parameter-set 15 (16th parameter-set out of 16), Register 6" id="PARAM16_6" offset="0x1F8" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="22" id="BFLY_SCALING" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="21" description="Refer to PARAM1* Description" end="12" id="WINDOW_START" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="8" id="BPMPHASE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Refer to PARAM1* Description" end="7" id="INTERF_THRESH_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Refer to PARAM1* Description" end="6" id="WINSYMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Refer to PARAM1* Description" end="2" id="FFTSIZE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="1" description="Refer to PARAM1* Description" end="0" id="DSTWIDTH" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PARAM16_7" description="Parameter-set 15 (16th parameter-set out of 16), Register 7" id="PARAM16_7" offset="0x1FC" width="32">
    
  <bitfield begin="31" description="Refer to PARAM1* Description" end="28" id="CIRCSHIFTWRAP" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Refer to PARAM1* Description" end="26" id="WINDOW_INTERP_FRACTION" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description="Refer to PARAM1* Description" end="12" id="TWIDINCR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="11" description="Refer to PARAM1* Description" end="0" id="CIRCIRSHIFT" rwaccess="RW" width="12"></bitfield>
  </register>
</module>
