<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: circt::ImportVerilogOptions Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   &#160;<span id="projectnumber">19.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacecirct.html">circt</a></li><li class="navelem"><a class="el" href="structcirct_1_1ImportVerilogOptions.html">ImportVerilogOptions</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structcirct_1_1ImportVerilogOptions-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">circt::ImportVerilogOptions Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Options that control how Verilog input files are parsed and processed.  
 <a href="structcirct_1_1ImportVerilogOptions.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for circt::ImportVerilogOptions:</div>
<div class="dyncontent">
<div class="center"><img src="structcirct_1_1ImportVerilogOptions__coll__graph.png" border="0" usemap="#acirct_1_1ImportVerilogOptions_coll__map" alt="Collaboration graph"/></div>
<map name="acirct_1_1ImportVerilogOptions_coll__map" id="acirct_1_1ImportVerilogOptions_coll__map">
<area shape="rect" title="Options that control how Verilog input files are parsed and processed." alt="" coords="381,299,577,325"/>
<area shape="rect" title=" " alt="" coords="61,17,120,44"/>
<area shape="rect" title=" " alt="" coords="24,107,157,133"/>
<area shape="rect" title=" " alt="" coords="11,297,170,324"/>
<area shape="rect" title=" " alt="" coords="5,348,176,375"/>
<area shape="rect" title=" " alt="" coords="11,405,170,432"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a7d31816410042e8e2c34b115059b8d36"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36">Mode</a> { <a class="el" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36a5fc8554e87d699a9b6aab1a34459227b">OnlyLint</a>
, <a class="el" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36aa5d34e474b1988b2124dfdf608f75e7f">OnlyParse</a>
, <a class="el" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36abbd47109890259c0127154db1af26c75">Full</a>
 }</td></tr>
<tr class="memdesc:a7d31816410042e8e2c34b115059b8d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Limit importing to linting or parsing only.  <a href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36">More...</a><br /></td></tr>
<tr class="separator:a7d31816410042e8e2c34b115059b8d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a689f5b04c5b4443c2e5e1ad0c0095135"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36">Mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a689f5b04c5b4443c2e5e1ad0c0095135">mode</a> = <a class="el" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36abbd47109890259c0127154db1af26c75">Mode::Full</a></td></tr>
<tr class="separator:a689f5b04c5b4443c2e5e1ad0c0095135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba2268732da5efc297f33843c2ac7a1"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a7ba2268732da5efc297f33843c2ac7a1">includeDirs</a></td></tr>
<tr class="memdesc:a7ba2268732da5efc297f33843c2ac7a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of include directories in which to search for files.  <a href="structcirct_1_1ImportVerilogOptions.html#a7ba2268732da5efc297f33843c2ac7a1">More...</a><br /></td></tr>
<tr class="separator:a7ba2268732da5efc297f33843c2ac7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7586394f5e1b9277d3187f7e6fdc7e80"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a7586394f5e1b9277d3187f7e6fdc7e80">includeSystemDirs</a></td></tr>
<tr class="memdesc:a7586394f5e1b9277d3187f7e6fdc7e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of system include directories in which to search for files.  <a href="structcirct_1_1ImportVerilogOptions.html#a7586394f5e1b9277d3187f7e6fdc7e80">More...</a><br /></td></tr>
<tr class="separator:a7586394f5e1b9277d3187f7e6fdc7e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a923bd2420dced5b608d4a4e19696dc"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a3a923bd2420dced5b608d4a4e19696dc">libDirs</a></td></tr>
<tr class="memdesc:a3a923bd2420dced5b608d4a4e19696dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of library directories in which to search for missing modules.  <a href="structcirct_1_1ImportVerilogOptions.html#a3a923bd2420dced5b608d4a4e19696dc">More...</a><br /></td></tr>
<tr class="separator:a3a923bd2420dced5b608d4a4e19696dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cee52ec8120a5891fec3cb62edd685b"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a1cee52ec8120a5891fec3cb62edd685b">libExts</a></td></tr>
<tr class="memdesc:a1cee52ec8120a5891fec3cb62edd685b"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of extensions that will be used to search for library files.  <a href="structcirct_1_1ImportVerilogOptions.html#a1cee52ec8120a5891fec3cb62edd685b">More...</a><br /></td></tr>
<tr class="separator:a1cee52ec8120a5891fec3cb62edd685b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4480868ea56f8fcd02e6831267b4f5"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a8a4480868ea56f8fcd02e6831267b4f5">excludeExts</a></td></tr>
<tr class="memdesc:a8a4480868ea56f8fcd02e6831267b4f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of extensions that will be used to exclude files.  <a href="structcirct_1_1ImportVerilogOptions.html#a8a4480868ea56f8fcd02e6831267b4f5">More...</a><br /></td></tr>
<tr class="separator:a8a4480868ea56f8fcd02e6831267b4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a165b3f1df810d2b54348b93fc9bed513"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a165b3f1df810d2b54348b93fc9bed513">ignoreDirectives</a></td></tr>
<tr class="memdesc:a165b3f1df810d2b54348b93fc9bed513"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of preprocessor directives to be ignored.  <a href="structcirct_1_1ImportVerilogOptions.html#a165b3f1df810d2b54348b93fc9bed513">More...</a><br /></td></tr>
<tr class="separator:a165b3f1df810d2b54348b93fc9bed513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f08115619696c88dbec65566930adea"><td class="memItemLeft" align="right" valign="top">std::optional&lt; uint32_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a0f08115619696c88dbec65566930adea">maxIncludeDepth</a></td></tr>
<tr class="memdesc:a0f08115619696c88dbec65566930adea"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum depth of included files before an error is issued.  <a href="structcirct_1_1ImportVerilogOptions.html#a0f08115619696c88dbec65566930adea">More...</a><br /></td></tr>
<tr class="separator:a0f08115619696c88dbec65566930adea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e986bc4fe87f402b8173c0cae2b984f"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a2e986bc4fe87f402b8173c0cae2b984f">defines</a></td></tr>
<tr class="memdesc:a2e986bc4fe87f402b8173c0cae2b984f"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of macros that should be defined in each compilation unit.  <a href="structcirct_1_1ImportVerilogOptions.html#a2e986bc4fe87f402b8173c0cae2b984f">More...</a><br /></td></tr>
<tr class="separator:a2e986bc4fe87f402b8173c0cae2b984f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89cb8f3de0c2dabf45be90aed2300bdd"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a89cb8f3de0c2dabf45be90aed2300bdd">undefines</a></td></tr>
<tr class="memdesc:a89cb8f3de0c2dabf45be90aed2300bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of macros that should be undefined in each compilation unit.  <a href="structcirct_1_1ImportVerilogOptions.html#a89cb8f3de0c2dabf45be90aed2300bdd">More...</a><br /></td></tr>
<tr class="separator:a89cb8f3de0c2dabf45be90aed2300bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da9c2bf50500654b576d5dc83e7d3ac"><td class="memItemLeft" align="right" valign="top">std::optional&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a1da9c2bf50500654b576d5dc83e7d3ac">librariesInheritMacros</a></td></tr>
<tr class="memdesc:a1da9c2bf50500654b576d5dc83e7d3ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">If true, library files will inherit macro definitions from primary source files.  <a href="structcirct_1_1ImportVerilogOptions.html#a1da9c2bf50500654b576d5dc83e7d3ac">More...</a><br /></td></tr>
<tr class="separator:a1da9c2bf50500654b576d5dc83e7d3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc08a3f377a1cc4e4b8f74abfa09263"><td class="memItemLeft" align="right" valign="top">std::optional&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#aebc08a3f377a1cc4e4b8f74abfa09263">timeScale</a></td></tr>
<tr class="memdesc:aebc08a3f377a1cc4e4b8f74abfa09263"><td class="mdescLeft">&#160;</td><td class="mdescRight">A string that indicates the default time scale to use for any design elements that don't specify one explicitly.  <a href="structcirct_1_1ImportVerilogOptions.html#aebc08a3f377a1cc4e4b8f74abfa09263">More...</a><br /></td></tr>
<tr class="separator:aebc08a3f377a1cc4e4b8f74abfa09263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06976127bcc62ee4f18b504f7731ae8f"><td class="memItemLeft" align="right" valign="top">std::optional&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a06976127bcc62ee4f18b504f7731ae8f">allowUseBeforeDeclare</a></td></tr>
<tr class="memdesc:a06976127bcc62ee4f18b504f7731ae8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">If true, allow various to be referenced before they are declared.  <a href="structcirct_1_1ImportVerilogOptions.html#a06976127bcc62ee4f18b504f7731ae8f">More...</a><br /></td></tr>
<tr class="separator:a06976127bcc62ee4f18b504f7731ae8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeb70a800501494631a2422b79dcf85c"><td class="memItemLeft" align="right" valign="top">std::optional&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#adeb70a800501494631a2422b79dcf85c">ignoreUnknownModules</a></td></tr>
<tr class="memdesc:adeb70a800501494631a2422b79dcf85c"><td class="mdescLeft">&#160;</td><td class="mdescRight">If true, ignore errors about unknown modules.  <a href="structcirct_1_1ImportVerilogOptions.html#adeb70a800501494631a2422b79dcf85c">More...</a><br /></td></tr>
<tr class="separator:adeb70a800501494631a2422b79dcf85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af811fb9a8c2d1d681158c7d5240f220e"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#af811fb9a8c2d1d681158c7d5240f220e">topModules</a></td></tr>
<tr class="memdesc:af811fb9a8c2d1d681158c7d5240f220e"><td class="mdescLeft">&#160;</td><td class="mdescRight">If non-empty, specifies the list of modules that should serve as the top modules in the design.  <a href="structcirct_1_1ImportVerilogOptions.html#af811fb9a8c2d1d681158c7d5240f220e">More...</a><br /></td></tr>
<tr class="separator:af811fb9a8c2d1d681158c7d5240f220e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb9c84f69c2ac14d7675629ce1c4d17"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#abeb9c84f69c2ac14d7675629ce1c4d17">paramOverrides</a></td></tr>
<tr class="memdesc:abeb9c84f69c2ac14d7675629ce1c4d17"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of top-level module parameters to override, of the form <code>&lt;name&gt;=&lt;value&gt;</code>.  <a href="structcirct_1_1ImportVerilogOptions.html#abeb9c84f69c2ac14d7675629ce1c4d17">More...</a><br /></td></tr>
<tr class="separator:abeb9c84f69c2ac14d7675629ce1c4d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce1023e96fd57c4bc3c6b4ad00e1167"><td class="memItemLeft" align="right" valign="top">std::optional&lt; uint32_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#afce1023e96fd57c4bc3c6b4ad00e1167">errorLimit</a></td></tr>
<tr class="memdesc:afce1023e96fd57c4bc3c6b4ad00e1167"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of errors to print before giving up.  <a href="structcirct_1_1ImportVerilogOptions.html#afce1023e96fd57c4bc3c6b4ad00e1167">More...</a><br /></td></tr>
<tr class="separator:afce1023e96fd57c4bc3c6b4ad00e1167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f481101738ab46c57933091aca6159"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a10f481101738ab46c57933091aca6159">warningOptions</a></td></tr>
<tr class="memdesc:a10f481101738ab46c57933091aca6159"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of warning options that will be passed to the DiagnosticEngine.  <a href="structcirct_1_1ImportVerilogOptions.html#a10f481101738ab46c57933091aca6159">More...</a><br /></td></tr>
<tr class="separator:a10f481101738ab46c57933091aca6159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502f7c930d7e4ff86ce5a9b5b56412f1"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a502f7c930d7e4ff86ce5a9b5b56412f1">suppressWarningsPaths</a></td></tr>
<tr class="memdesc:a502f7c930d7e4ff86ce5a9b5b56412f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of paths in which to suppress warnings.  <a href="structcirct_1_1ImportVerilogOptions.html#a502f7c930d7e4ff86ce5a9b5b56412f1">More...</a><br /></td></tr>
<tr class="separator:a502f7c930d7e4ff86ce5a9b5b56412f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c0b9968d3f1c5d8e2143980926ece4"><td class="memItemLeft" align="right" valign="top">std::optional&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a37c0b9968d3f1c5d8e2143980926ece4">singleUnit</a></td></tr>
<tr class="memdesc:a37c0b9968d3f1c5d8e2143980926ece4"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set to true, all source files will be treated as part of a single compilation unit, meaning all of their text will be merged together.  <a href="structcirct_1_1ImportVerilogOptions.html#a37c0b9968d3f1c5d8e2143980926ece4">More...</a><br /></td></tr>
<tr class="separator:a37c0b9968d3f1c5d8e2143980926ece4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040b93dc522f471ea91a6dbbb24310b7"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a040b93dc522f471ea91a6dbbb24310b7">libraryFiles</a></td></tr>
<tr class="memdesc:a040b93dc522f471ea91a6dbbb24310b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of library files to include in the compilation.  <a href="structcirct_1_1ImportVerilogOptions.html#a040b93dc522f471ea91a6dbbb24310b7">More...</a><br /></td></tr>
<tr class="separator:a040b93dc522f471ea91a6dbbb24310b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Options that control how Verilog input files are parsed and processed. </p>
<p>See <code>slang::driver::Driver::Options</code> for inspiration. Also check out <code>Driver::addStandardArgs()</code> for some inspiration on how to expose these on the command line. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00036">36</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a7d31816410042e8e2c34b115059b8d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d31816410042e8e2c34b115059b8d36">&#9670;&nbsp;</a></span>Mode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36">circt::ImportVerilogOptions::Mode</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Limit importing to linting or parsing only. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a7d31816410042e8e2c34b115059b8d36a5fc8554e87d699a9b6aab1a34459227b"></a>OnlyLint&#160;</td><td class="fielddoc"><p>Only lint the input, without elaboration and lowering to CIRCT IR. </p>
</td></tr>
<tr><td class="fieldname"><a id="a7d31816410042e8e2c34b115059b8d36aa5d34e474b1988b2124dfdf608f75e7f"></a>OnlyParse&#160;</td><td class="fielddoc"><p>Only parse and elaborate the input, without mapping to CIRCT IR. </p>
</td></tr>
<tr><td class="fieldname"><a id="a7d31816410042e8e2c34b115059b8d36abbd47109890259c0127154db1af26c75"></a>Full&#160;</td><td class="fielddoc"><p>Perform a full import and mapping to CIRCT IR. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00038">38</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a06976127bcc62ee4f18b504f7731ae8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06976127bcc62ee4f18b504f7731ae8f">&#9670;&nbsp;</a></span>allowUseBeforeDeclare</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt;bool&gt; circt::ImportVerilogOptions::allowUseBeforeDeclare</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If true, allow various to be referenced before they are declared. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00096">96</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a2e986bc4fe87f402b8173c0cae2b984f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e986bc4fe87f402b8173c0cae2b984f">&#9670;&nbsp;</a></span>defines</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; circt::ImportVerilogOptions::defines</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of macros that should be defined in each compilation unit. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00078">78</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="afce1023e96fd57c4bc3c6b4ad00e1167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce1023e96fd57c4bc3c6b4ad00e1167">&#9670;&nbsp;</a></span>errorLimit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt;uint32_t&gt; circt::ImportVerilogOptions::errorLimit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The maximum number of errors to print before giving up. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00115">115</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a8a4480868ea56f8fcd02e6831267b4f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4480868ea56f8fcd02e6831267b4f5">&#9670;&nbsp;</a></span>excludeExts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; circt::ImportVerilogOptions::excludeExts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of extensions that will be used to exclude files. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00065">65</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a165b3f1df810d2b54348b93fc9bed513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a165b3f1df810d2b54348b93fc9bed513">&#9670;&nbsp;</a></span>ignoreDirectives</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; circt::ImportVerilogOptions::ignoreDirectives</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of preprocessor directives to be ignored. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00068">68</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="adeb70a800501494631a2422b79dcf85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeb70a800501494631a2422b79dcf85c">&#9670;&nbsp;</a></span>ignoreUnknownModules</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt;bool&gt; circt::ImportVerilogOptions::ignoreUnknownModules</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If true, ignore errors about unknown modules. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00099">99</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a7ba2268732da5efc297f33843c2ac7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ba2268732da5efc297f33843c2ac7a1">&#9670;&nbsp;</a></span>includeDirs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; circt::ImportVerilogOptions::includeDirs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of include directories in which to search for files. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00053">53</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a7586394f5e1b9277d3187f7e6fdc7e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7586394f5e1b9277d3187f7e6fdc7e80">&#9670;&nbsp;</a></span>includeSystemDirs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; circt::ImportVerilogOptions::includeSystemDirs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of system include directories in which to search for files. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00056">56</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a3a923bd2420dced5b608d4a4e19696dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a923bd2420dced5b608d4a4e19696dc">&#9670;&nbsp;</a></span>libDirs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; circt::ImportVerilogOptions::libDirs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of library directories in which to search for missing modules. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00059">59</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a1cee52ec8120a5891fec3cb62edd685b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cee52ec8120a5891fec3cb62edd685b">&#9670;&nbsp;</a></span>libExts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; circt::ImportVerilogOptions::libExts</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of extensions that will be used to search for library files. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00062">62</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a1da9c2bf50500654b576d5dc83e7d3ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da9c2bf50500654b576d5dc83e7d3ac">&#9670;&nbsp;</a></span>librariesInheritMacros</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt;bool&gt; circt::ImportVerilogOptions::librariesInheritMacros</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If true, library files will inherit macro definitions from primary source files. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00085">85</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a040b93dc522f471ea91a6dbbb24310b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a040b93dc522f471ea91a6dbbb24310b7">&#9670;&nbsp;</a></span>libraryFiles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; circt::ImportVerilogOptions::libraryFiles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of library files to include in the compilation. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00132">132</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a0f08115619696c88dbec65566930adea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f08115619696c88dbec65566930adea">&#9670;&nbsp;</a></span>maxIncludeDepth</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt;uint32_t&gt; circt::ImportVerilogOptions::maxIncludeDepth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The maximum depth of included files before an error is issued. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00075">75</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a689f5b04c5b4443c2e5e1ad0c0095135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a689f5b04c5b4443c2e5e1ad0c0095135">&#9670;&nbsp;</a></span>mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36">Mode</a> circt::ImportVerilogOptions::mode = <a class="el" href="structcirct_1_1ImportVerilogOptions.html#a7d31816410042e8e2c34b115059b8d36abbd47109890259c0127154db1af26c75">Mode::Full</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00046">46</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="abeb9c84f69c2ac14d7675629ce1c4d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb9c84f69c2ac14d7675629ce1c4d17">&#9670;&nbsp;</a></span>paramOverrides</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; circt::ImportVerilogOptions::paramOverrides</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of top-level module parameters to override, of the form <code>&lt;name&gt;=&lt;value&gt;</code>. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00108">108</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a37c0b9968d3f1c5d8e2143980926ece4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c0b9968d3f1c5d8e2143980926ece4">&#9670;&nbsp;</a></span>singleUnit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt;bool&gt; circt::ImportVerilogOptions::singleUnit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If set to true, all source files will be treated as part of a single compilation unit, meaning all of their text will be merged together. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00129">129</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a502f7c930d7e4ff86ce5a9b5b56412f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502f7c930d7e4ff86ce5a9b5b56412f1">&#9670;&nbsp;</a></span>suppressWarningsPaths</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; circt::ImportVerilogOptions::suppressWarningsPaths</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of paths in which to suppress warnings. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00121">121</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="aebc08a3f377a1cc4e4b8f74abfa09263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc08a3f377a1cc4e4b8f74abfa09263">&#9670;&nbsp;</a></span>timeScale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt;std::string&gt; circt::ImportVerilogOptions::timeScale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A string that indicates the default time scale to use for any design elements that don't specify one explicitly. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00093">93</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="af811fb9a8c2d1d681158c7d5240f220e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af811fb9a8c2d1d681158c7d5240f220e">&#9670;&nbsp;</a></span>topModules</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; circt::ImportVerilogOptions::topModules</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If non-empty, specifies the list of modules that should serve as the top modules in the design. </p>
<p>If empty, this will be automatically determined based on which modules are unreferenced elsewhere. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00104">104</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a89cb8f3de0c2dabf45be90aed2300bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89cb8f3de0c2dabf45be90aed2300bdd">&#9670;&nbsp;</a></span>undefines</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; circt::ImportVerilogOptions::undefines</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of macros that should be undefined in each compilation unit. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00081">81</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<a id="a10f481101738ab46c57933091aca6159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f481101738ab46c57933091aca6159">&#9670;&nbsp;</a></span>warningOptions</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;std::string&gt; circt::ImportVerilogOptions::warningOptions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of warning options that will be passed to the DiagnosticEngine. </p>

<p class="definition">Definition at line <a class="el" href="ImportVerilog_8h_source.html#l00118">118</a> of file <a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/runner/work/circt-www/circt-www/circt_src/include/circt/Conversion/<a class="el" href="ImportVerilog_8h_source.html">ImportVerilog.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Mar 28 2024 00:06:56 for CIRCT by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
