#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5851c5a20b20 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
v0x5851c5a870f0_0 .var "clk", 0 0;
v0x5851c5a871e0_0 .var "reset", 0 0;
S_0x5851c5a20cb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 15, 2 15 0, S_0x5851c5a20b20;
 .timescale -9 -10;
v0x5851c5a38f60_0 .var/i "i", 31 0;
S_0x5851c5a7dc40 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 19, 2 19 0, S_0x5851c5a20b20;
 .timescale -9 -10;
v0x5851c5a63b90_0 .var/i "i", 31 0;
S_0x5851c5a7de80 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 23, 2 23 0, S_0x5851c5a20b20;
 .timescale -9 -10;
v0x5851c5a7e060_0 .var/i "i", 31 0;
S_0x5851c5a7e140 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 32, 2 32 0, S_0x5851c5a20b20;
 .timescale -9 -10;
v0x5851c5a7e320_0 .var/i "i", 31 0;
S_0x5851c5a7e420 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 2 36, 2 36 0, S_0x5851c5a20b20;
 .timescale -9 -10;
v0x5851c5a7e650_0 .var/i "i", 31 0;
S_0x5851c5a7e750 .scope module, "datapath" "Datapath" 2 6, 2 52 0, S_0x5851c5a20b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x5851c5a87390 .functor AND 1, v0x5851c5a80960_0, v0x5851c5a7fd20_0, C4<1>, C4<1>;
v0x5851c5a85a60_0 .net "ALUControl", 3 0, v0x5851c5a80160_0;  1 drivers
v0x5851c5a85b90_0 .net "ALUOp", 2 0, v0x5851c5a807e0_0;  1 drivers
v0x5851c5a85ca0_0 .net "ALUResult", 31 0, v0x5851c5a7fa70_0;  1 drivers
v0x5851c5a85d40_0 .net "ALUSrc", 0 0, v0x5851c5a808c0_0;  1 drivers
v0x5851c5a85e30_0 .net "Branch", 0 0, v0x5851c5a80960_0;  1 drivers
v0x5851c5a85f20_0 .net "MUXOut0", 31 0, v0x5851c5a833c0_0;  1 drivers
v0x5851c5a86010_0 .net "MUXOut1", 31 0, v0x5851c5a83a90_0;  1 drivers
v0x5851c5a86120_0 .net "MUXOut2", 31 0, v0x5851c5a84160_0;  1 drivers
v0x5851c5a86230_0 .net "MemRead", 0 0, v0x5851c5a80a30_0;  1 drivers
v0x5851c5a86360_0 .net "MemWrite", 0 0, v0x5851c5a80af0_0;  1 drivers
v0x5851c5a86450_0 .net "MemtoReg", 0 0, v0x5851c5a80c00_0;  1 drivers
v0x5851c5a86540_0 .net "PCOut", 31 0, v0x5851c5a846b0_0;  1 drivers
v0x5851c5a86690_0 .net "RegWrite", 0 0, v0x5851c5a80cc0_0;  1 drivers
v0x5851c5a86730_0 .net "addout0", 31 0, L_0x5851c5a872f0;  1 drivers
v0x5851c5a86840_0 .net "addout1", 31 0, L_0x5851c5a97460;  1 drivers
v0x5851c5a86950_0 .net "clk", 0 0, v0x5851c5a870f0_0;  1 drivers
v0x5851c5a869f0_0 .net "immediate", 31 0, v0x5851c5a82120_0;  1 drivers
v0x5851c5a86ba0_0 .net "instruction", 31 0, v0x5851c5a826b0_0;  1 drivers
v0x5851c5a86cb0_0 .net "readData", 31 0, v0x5851c5a81a30_0;  1 drivers
v0x5851c5a86dc0_0 .net "readData1", 31 0, v0x5851c5a853e0_0;  1 drivers
v0x5851c5a86ed0_0 .net "readData2", 31 0, v0x5851c5a854a0_0;  1 drivers
v0x5851c5a86f90_0 .net "reset", 0 0, v0x5851c5a871e0_0;  1 drivers
v0x5851c5a87030_0 .net "zero", 0 0, v0x5851c5a7fd20_0;  1 drivers
L_0x5851c5a97500 .part v0x5851c5a826b0_0, 12, 3;
L_0x5851c5a975a0 .part v0x5851c5a826b0_0, 0, 7;
L_0x5851c5a97a90 .part v0x5851c5a826b0_0, 15, 5;
L_0x5851c5a97b80 .part v0x5851c5a826b0_0, 20, 5;
L_0x5851c5a97c70 .part v0x5851c5a826b0_0, 7, 5;
S_0x5851c5a7e950 .scope module, "add0" "Add" 2 69, 3 1 0, S_0x5851c5a7e750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5851c5a7ebc0_0 .net "a", 31 0, v0x5851c5a846b0_0;  alias, 1 drivers
L_0x755d7d386018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5851c5a7ecc0_0 .net "b", 31 0, L_0x755d7d386018;  1 drivers
v0x5851c5a7eda0_0 .net "result", 31 0, L_0x5851c5a872f0;  alias, 1 drivers
L_0x5851c5a872f0 .arith/sum 32, v0x5851c5a846b0_0, L_0x755d7d386018;
S_0x5851c5a7eee0 .scope module, "add1" "Add" 2 70, 3 1 0, S_0x5851c5a7e750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5851c5a7f110_0 .net "a", 31 0, v0x5851c5a846b0_0;  alias, 1 drivers
v0x5851c5a7f1f0_0 .net "b", 31 0, v0x5851c5a82120_0;  alias, 1 drivers
v0x5851c5a7f2b0_0 .net "result", 31 0, L_0x5851c5a97460;  alias, 1 drivers
L_0x5851c5a97460 .arith/sum 32, v0x5851c5a846b0_0, v0x5851c5a82120_0;
S_0x5851c5a7f3f0 .scope module, "alu" "ALU" 2 71, 4 1 0, S_0x5851c5a7e750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_0x5851c59e4c40 .param/l "ADD" 1 4 11, C4<0010>;
P_0x5851c59e4c80 .param/l "AND" 1 4 12, C4<0000>;
P_0x5851c59e4cc0 .param/l "BNE" 1 4 15, C4<0110>;
P_0x5851c59e4d00 .param/l "LB" 1 4 9, C4<0010>;
P_0x5851c59e4d40 .param/l "ORI" 1 4 13, C4<0001>;
P_0x5851c59e4d80 .param/l "SB" 1 4 10, C4<0010>;
P_0x5851c59e4dc0 .param/l "SLL" 1 4 14, C4<1000>;
v0x5851c5a7f970_0 .net "ALUControl", 3 0, v0x5851c5a80160_0;  alias, 1 drivers
v0x5851c5a7fa70_0 .var "ALUResult", 31 0;
v0x5851c5a7fb50_0 .net "a", 31 0, v0x5851c5a853e0_0;  alias, 1 drivers
v0x5851c5a7fc40_0 .net "b", 31 0, v0x5851c5a833c0_0;  alias, 1 drivers
v0x5851c5a7fd20_0 .var "zero", 0 0;
E_0x5851c5a1d8d0 .event edge, v0x5851c5a7f970_0, v0x5851c5a7fb50_0, v0x5851c5a7fc40_0, v0x5851c5a7fa70_0;
S_0x5851c5a7fed0 .scope module, "alucontrol" "ALUControl" 2 72, 5 1 0, S_0x5851c5a7e750;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x5851c5a80160_0 .var "ALUControl", 3 0;
v0x5851c5a80240_0 .net "ALUOp", 2 0, v0x5851c5a807e0_0;  alias, 1 drivers
v0x5851c5a80300_0 .net "instruction", 2 0, L_0x5851c5a97500;  1 drivers
E_0x5851c5a06d50 .event edge, v0x5851c5a80240_0, v0x5851c5a80300_0;
S_0x5851c5a80470 .scope module, "control" "Control" 2 73, 6 1 0, S_0x5851c5a7e750;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0x5851c5a807e0_0 .var "ALUOp", 2 0;
v0x5851c5a808c0_0 .var "ALUSrc", 0 0;
v0x5851c5a80960_0 .var "Branch", 0 0;
v0x5851c5a80a30_0 .var "MemRead", 0 0;
v0x5851c5a80af0_0 .var "MemWrite", 0 0;
v0x5851c5a80c00_0 .var "MemtoReg", 0 0;
v0x5851c5a80cc0_0 .var "RegWrite", 0 0;
v0x5851c5a80d80_0 .net "instruction", 6 0, L_0x5851c5a975a0;  1 drivers
E_0x5851c5a61f40 .event edge, v0x5851c5a80d80_0;
S_0x5851c5a80fb0 .scope module, "datamemory" "DataMemory" 2 74, 7 1 0, S_0x5851c5a7e750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v0x5851c5a81310_0 .net "MemRead", 0 0, v0x5851c5a80a30_0;  alias, 1 drivers
v0x5851c5a81400_0 .net "MemWrite", 0 0, v0x5851c5a80af0_0;  alias, 1 drivers
v0x5851c5a814d0_0 .net "address", 31 0, v0x5851c5a7fa70_0;  alias, 1 drivers
v0x5851c5a815d0 .array "memory", 31 0, 31 0;
v0x5851c5a81a30_0 .var "readData", 31 0;
v0x5851c5a81b60_0 .net "writeData", 31 0, v0x5851c5a854a0_0;  alias, 1 drivers
v0x5851c5a815d0_0 .array/port v0x5851c5a815d0, 0;
v0x5851c5a815d0_1 .array/port v0x5851c5a815d0, 1;
E_0x5851c5a63ac0/0 .event edge, v0x5851c5a80a30_0, v0x5851c5a7fa70_0, v0x5851c5a815d0_0, v0x5851c5a815d0_1;
v0x5851c5a815d0_2 .array/port v0x5851c5a815d0, 2;
v0x5851c5a815d0_3 .array/port v0x5851c5a815d0, 3;
v0x5851c5a815d0_4 .array/port v0x5851c5a815d0, 4;
v0x5851c5a815d0_5 .array/port v0x5851c5a815d0, 5;
E_0x5851c5a63ac0/1 .event edge, v0x5851c5a815d0_2, v0x5851c5a815d0_3, v0x5851c5a815d0_4, v0x5851c5a815d0_5;
v0x5851c5a815d0_6 .array/port v0x5851c5a815d0, 6;
v0x5851c5a815d0_7 .array/port v0x5851c5a815d0, 7;
v0x5851c5a815d0_8 .array/port v0x5851c5a815d0, 8;
v0x5851c5a815d0_9 .array/port v0x5851c5a815d0, 9;
E_0x5851c5a63ac0/2 .event edge, v0x5851c5a815d0_6, v0x5851c5a815d0_7, v0x5851c5a815d0_8, v0x5851c5a815d0_9;
v0x5851c5a815d0_10 .array/port v0x5851c5a815d0, 10;
v0x5851c5a815d0_11 .array/port v0x5851c5a815d0, 11;
v0x5851c5a815d0_12 .array/port v0x5851c5a815d0, 12;
v0x5851c5a815d0_13 .array/port v0x5851c5a815d0, 13;
E_0x5851c5a63ac0/3 .event edge, v0x5851c5a815d0_10, v0x5851c5a815d0_11, v0x5851c5a815d0_12, v0x5851c5a815d0_13;
v0x5851c5a815d0_14 .array/port v0x5851c5a815d0, 14;
v0x5851c5a815d0_15 .array/port v0x5851c5a815d0, 15;
v0x5851c5a815d0_16 .array/port v0x5851c5a815d0, 16;
v0x5851c5a815d0_17 .array/port v0x5851c5a815d0, 17;
E_0x5851c5a63ac0/4 .event edge, v0x5851c5a815d0_14, v0x5851c5a815d0_15, v0x5851c5a815d0_16, v0x5851c5a815d0_17;
v0x5851c5a815d0_18 .array/port v0x5851c5a815d0, 18;
v0x5851c5a815d0_19 .array/port v0x5851c5a815d0, 19;
v0x5851c5a815d0_20 .array/port v0x5851c5a815d0, 20;
v0x5851c5a815d0_21 .array/port v0x5851c5a815d0, 21;
E_0x5851c5a63ac0/5 .event edge, v0x5851c5a815d0_18, v0x5851c5a815d0_19, v0x5851c5a815d0_20, v0x5851c5a815d0_21;
v0x5851c5a815d0_22 .array/port v0x5851c5a815d0, 22;
v0x5851c5a815d0_23 .array/port v0x5851c5a815d0, 23;
v0x5851c5a815d0_24 .array/port v0x5851c5a815d0, 24;
v0x5851c5a815d0_25 .array/port v0x5851c5a815d0, 25;
E_0x5851c5a63ac0/6 .event edge, v0x5851c5a815d0_22, v0x5851c5a815d0_23, v0x5851c5a815d0_24, v0x5851c5a815d0_25;
v0x5851c5a815d0_26 .array/port v0x5851c5a815d0, 26;
v0x5851c5a815d0_27 .array/port v0x5851c5a815d0, 27;
v0x5851c5a815d0_28 .array/port v0x5851c5a815d0, 28;
v0x5851c5a815d0_29 .array/port v0x5851c5a815d0, 29;
E_0x5851c5a63ac0/7 .event edge, v0x5851c5a815d0_26, v0x5851c5a815d0_27, v0x5851c5a815d0_28, v0x5851c5a815d0_29;
v0x5851c5a815d0_30 .array/port v0x5851c5a815d0, 30;
v0x5851c5a815d0_31 .array/port v0x5851c5a815d0, 31;
E_0x5851c5a63ac0/8 .event edge, v0x5851c5a815d0_30, v0x5851c5a815d0_31, v0x5851c5a80af0_0, v0x5851c5a81b60_0;
E_0x5851c5a63ac0 .event/or E_0x5851c5a63ac0/0, E_0x5851c5a63ac0/1, E_0x5851c5a63ac0/2, E_0x5851c5a63ac0/3, E_0x5851c5a63ac0/4, E_0x5851c5a63ac0/5, E_0x5851c5a63ac0/6, E_0x5851c5a63ac0/7, E_0x5851c5a63ac0/8;
S_0x5851c5a81ce0 .scope module, "immgen" "ImmGen" 2 75, 8 1 0, S_0x5851c5a7e750;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_0x5851c5a63f00 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_0x5851c5a63f40 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_0x5851c5a63f80 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_0x5851c5a63fc0 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v0x5851c5a82120_0 .var "immediate", 31 0;
v0x5851c5a82200_0 .net "instruction", 31 0, v0x5851c5a826b0_0;  alias, 1 drivers
E_0x5851c5a820a0 .event edge, v0x5851c5a82200_0;
S_0x5851c5a82320 .scope module, "instructionmemory" "InstructionMemory" 2 76, 9 1 0, S_0x5851c5a7e750;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0x5851c5a826b0_0 .var "instruction", 31 0;
v0x5851c5a827c0 .array "memory", 31 0, 31 0;
v0x5851c5a82d70_0 .net "readAddress", 31 0, v0x5851c5a846b0_0;  alias, 1 drivers
v0x5851c5a827c0_0 .array/port v0x5851c5a827c0, 0;
v0x5851c5a827c0_1 .array/port v0x5851c5a827c0, 1;
v0x5851c5a827c0_2 .array/port v0x5851c5a827c0, 2;
E_0x5851c5a82540/0 .event edge, v0x5851c5a7ebc0_0, v0x5851c5a827c0_0, v0x5851c5a827c0_1, v0x5851c5a827c0_2;
v0x5851c5a827c0_3 .array/port v0x5851c5a827c0, 3;
v0x5851c5a827c0_4 .array/port v0x5851c5a827c0, 4;
v0x5851c5a827c0_5 .array/port v0x5851c5a827c0, 5;
v0x5851c5a827c0_6 .array/port v0x5851c5a827c0, 6;
E_0x5851c5a82540/1 .event edge, v0x5851c5a827c0_3, v0x5851c5a827c0_4, v0x5851c5a827c0_5, v0x5851c5a827c0_6;
v0x5851c5a827c0_7 .array/port v0x5851c5a827c0, 7;
v0x5851c5a827c0_8 .array/port v0x5851c5a827c0, 8;
v0x5851c5a827c0_9 .array/port v0x5851c5a827c0, 9;
v0x5851c5a827c0_10 .array/port v0x5851c5a827c0, 10;
E_0x5851c5a82540/2 .event edge, v0x5851c5a827c0_7, v0x5851c5a827c0_8, v0x5851c5a827c0_9, v0x5851c5a827c0_10;
v0x5851c5a827c0_11 .array/port v0x5851c5a827c0, 11;
v0x5851c5a827c0_12 .array/port v0x5851c5a827c0, 12;
v0x5851c5a827c0_13 .array/port v0x5851c5a827c0, 13;
v0x5851c5a827c0_14 .array/port v0x5851c5a827c0, 14;
E_0x5851c5a82540/3 .event edge, v0x5851c5a827c0_11, v0x5851c5a827c0_12, v0x5851c5a827c0_13, v0x5851c5a827c0_14;
v0x5851c5a827c0_15 .array/port v0x5851c5a827c0, 15;
v0x5851c5a827c0_16 .array/port v0x5851c5a827c0, 16;
v0x5851c5a827c0_17 .array/port v0x5851c5a827c0, 17;
v0x5851c5a827c0_18 .array/port v0x5851c5a827c0, 18;
E_0x5851c5a82540/4 .event edge, v0x5851c5a827c0_15, v0x5851c5a827c0_16, v0x5851c5a827c0_17, v0x5851c5a827c0_18;
v0x5851c5a827c0_19 .array/port v0x5851c5a827c0, 19;
v0x5851c5a827c0_20 .array/port v0x5851c5a827c0, 20;
v0x5851c5a827c0_21 .array/port v0x5851c5a827c0, 21;
v0x5851c5a827c0_22 .array/port v0x5851c5a827c0, 22;
E_0x5851c5a82540/5 .event edge, v0x5851c5a827c0_19, v0x5851c5a827c0_20, v0x5851c5a827c0_21, v0x5851c5a827c0_22;
v0x5851c5a827c0_23 .array/port v0x5851c5a827c0, 23;
v0x5851c5a827c0_24 .array/port v0x5851c5a827c0, 24;
v0x5851c5a827c0_25 .array/port v0x5851c5a827c0, 25;
v0x5851c5a827c0_26 .array/port v0x5851c5a827c0, 26;
E_0x5851c5a82540/6 .event edge, v0x5851c5a827c0_23, v0x5851c5a827c0_24, v0x5851c5a827c0_25, v0x5851c5a827c0_26;
v0x5851c5a827c0_27 .array/port v0x5851c5a827c0, 27;
v0x5851c5a827c0_28 .array/port v0x5851c5a827c0, 28;
v0x5851c5a827c0_29 .array/port v0x5851c5a827c0, 29;
v0x5851c5a827c0_30 .array/port v0x5851c5a827c0, 30;
E_0x5851c5a82540/7 .event edge, v0x5851c5a827c0_27, v0x5851c5a827c0_28, v0x5851c5a827c0_29, v0x5851c5a827c0_30;
v0x5851c5a827c0_31 .array/port v0x5851c5a827c0, 31;
E_0x5851c5a82540/8 .event edge, v0x5851c5a827c0_31;
E_0x5851c5a82540 .event/or E_0x5851c5a82540/0, E_0x5851c5a82540/1, E_0x5851c5a82540/2, E_0x5851c5a82540/3, E_0x5851c5a82540/4, E_0x5851c5a82540/5, E_0x5851c5a82540/6, E_0x5851c5a82540/7, E_0x5851c5a82540/8;
S_0x5851c5a82ef0 .scope module, "mux0" "Mux" 2 77, 10 1 0, S_0x5851c5a7e750;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5851c5a83130_0 .net "Control", 0 0, v0x5851c5a808c0_0;  alias, 1 drivers
v0x5851c5a83220_0 .net "in0", 31 0, v0x5851c5a854a0_0;  alias, 1 drivers
v0x5851c5a832f0_0 .net "in1", 31 0, v0x5851c5a82120_0;  alias, 1 drivers
v0x5851c5a833c0_0 .var "out", 31 0;
E_0x5851c5a830d0 .event edge, v0x5851c5a808c0_0, v0x5851c5a7f1f0_0, v0x5851c5a81b60_0;
S_0x5851c5a834f0 .scope module, "mux1" "Mux" 2 78, 10 1 0, S_0x5851c5a7e750;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5851c5a837c0_0 .net "Control", 0 0, L_0x5851c5a87390;  1 drivers
v0x5851c5a838a0_0 .net "in0", 31 0, L_0x5851c5a872f0;  alias, 1 drivers
v0x5851c5a83990_0 .net "in1", 31 0, L_0x5851c5a97460;  alias, 1 drivers
v0x5851c5a83a90_0 .var "out", 31 0;
E_0x5851c5a83740 .event edge, v0x5851c5a837c0_0, v0x5851c5a7f2b0_0, v0x5851c5a7eda0_0;
S_0x5851c5a83be0 .scope module, "mux2" "Mux" 2 79, 10 1 0, S_0x5851c5a7e750;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5851c5a83eb0_0 .net "Control", 0 0, v0x5851c5a80c00_0;  alias, 1 drivers
v0x5851c5a83fa0_0 .net "in0", 31 0, v0x5851c5a7fa70_0;  alias, 1 drivers
v0x5851c5a84090_0 .net "in1", 31 0, v0x5851c5a81a30_0;  alias, 1 drivers
v0x5851c5a84160_0 .var "out", 31 0;
E_0x5851c5a83e30 .event edge, v0x5851c5a80c00_0, v0x5851c5a81a30_0, v0x5851c5a7fa70_0;
S_0x5851c5a842d0 .scope module, "pc" "PC" 2 80, 11 1 0, S_0x5851c5a7e750;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v0x5851c5a845a0_0 .net "PCIn", 31 0, v0x5851c5a83a90_0;  alias, 1 drivers
v0x5851c5a846b0_0 .var "PCOut", 31 0;
v0x5851c5a84750_0 .net "clk", 0 0, v0x5851c5a870f0_0;  alias, 1 drivers
v0x5851c5a84820_0 .net "reset", 0 0, v0x5851c5a871e0_0;  alias, 1 drivers
E_0x5851c5a84520 .event posedge, v0x5851c5a84750_0;
S_0x5851c5a84990 .scope module, "registers" "Registers" 2 81, 12 1 0, S_0x5851c5a7e750;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x5851c5a84da0_0 .net "RegWrite", 0 0, v0x5851c5a80cc0_0;  alias, 1 drivers
v0x5851c5a84e60_0 .net *"_ivl_11", 31 0, L_0x5851c5a978b0;  1 drivers
v0x5851c5a84f20_0 .net *"_ivl_13", 6 0, L_0x5851c5a97950;  1 drivers
L_0x755d7d3860a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5851c5a85010_0 .net *"_ivl_16", 1 0, L_0x755d7d3860a8;  1 drivers
v0x5851c5a850f0_0 .net *"_ivl_2", 31 0, L_0x5851c5a976d0;  1 drivers
v0x5851c5a85220_0 .net *"_ivl_4", 6 0, L_0x5851c5a97770;  1 drivers
L_0x755d7d386060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5851c5a85300_0 .net *"_ivl_7", 1 0, L_0x755d7d386060;  1 drivers
v0x5851c5a853e0_0 .var "readData1", 31 0;
v0x5851c5a854a0_0 .var "readData2", 31 0;
v0x5851c5a85540_0 .net "readReg1", 4 0, L_0x5851c5a97a90;  1 drivers
v0x5851c5a85620_0 .net "readReg2", 4 0, L_0x5851c5a97b80;  1 drivers
v0x5851c5a85700 .array "registers", 31 0, 31 0;
v0x5851c5a857c0_0 .net "writeData", 31 0, v0x5851c5a84160_0;  alias, 1 drivers
v0x5851c5a85880_0 .net "writeReg", 4 0, L_0x5851c5a97c70;  1 drivers
E_0x5851c5a84c60 .event edge, v0x5851c5a80cc0_0, v0x5851c5a84160_0, v0x5851c5a85880_0;
E_0x5851c5a84ce0 .event edge, L_0x5851c5a978b0, v0x5851c5a85620_0;
E_0x5851c5a84d40 .event edge, L_0x5851c5a976d0, v0x5851c5a85540_0;
L_0x5851c5a976d0 .array/port v0x5851c5a85700, L_0x5851c5a97770;
L_0x5851c5a97770 .concat [ 5 2 0 0], L_0x5851c5a97a90, L_0x755d7d386060;
L_0x5851c5a978b0 .array/port v0x5851c5a85700, L_0x5851c5a97950;
L_0x5851c5a97950 .concat [ 5 2 0 0], L_0x5851c5a97b80, L_0x755d7d3860a8;
    .scope S_0x5851c5a7f3f0;
T_0 ;
    %wait E_0x5851c5a1d8d0;
    %load/vec4 v0x5851c5a7f970_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5851c5a7fa70_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x5851c5a7fb50_0;
    %load/vec4 v0x5851c5a7fc40_0;
    %add;
    %store/vec4 v0x5851c5a7fa70_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x5851c5a7fb50_0;
    %load/vec4 v0x5851c5a7fc40_0;
    %add;
    %store/vec4 v0x5851c5a7fa70_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x5851c5a7fb50_0;
    %load/vec4 v0x5851c5a7fc40_0;
    %add;
    %store/vec4 v0x5851c5a7fa70_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x5851c5a7fb50_0;
    %load/vec4 v0x5851c5a7fc40_0;
    %and;
    %store/vec4 v0x5851c5a7fa70_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5851c5a7fb50_0;
    %load/vec4 v0x5851c5a7fc40_0;
    %or;
    %store/vec4 v0x5851c5a7fa70_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5851c5a7fb50_0;
    %ix/getv 4, v0x5851c5a7fc40_0;
    %shiftl 4;
    %store/vec4 v0x5851c5a7fa70_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x5851c5a7fb50_0;
    %load/vec4 v0x5851c5a7fc40_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x5851c5a7fa70_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5851c5a7fa70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x5851c5a7fd20_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5851c5a7fed0;
T_1 ;
    %wait E_0x5851c5a06d50;
    %load/vec4 v0x5851c5a80240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5851c5a80160_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5851c5a80160_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5851c5a80160_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5851c5a80300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5851c5a80160_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5851c5a80160_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5851c5a80160_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5851c5a80160_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5851c5a80160_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5851c5a80470;
T_2 ;
    %wait E_0x5851c5a61f40;
    %load/vec4 v0x5851c5a80d80_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80c00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5851c5a807e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a808c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80cc0_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5851c5a80a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5851c5a80c00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5851c5a807e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5851c5a808c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5851c5a80cc0_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80c00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5851c5a807e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5851c5a80af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5851c5a808c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80cc0_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80c00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5851c5a807e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a808c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5851c5a80cc0_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80c00_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5851c5a807e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5851c5a808c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5851c5a80cc0_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5851c5a80960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80c00_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5851c5a807e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a808c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a80cc0_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5851c5a80fb0;
T_3 ;
    %wait E_0x5851c5a63ac0;
    %load/vec4 v0x5851c5a81310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x5851c5a814d0_0;
    %load/vec4a v0x5851c5a815d0, 4;
    %store/vec4 v0x5851c5a81a30_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5851c5a81400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5851c5a81b60_0;
    %ix/getv 4, v0x5851c5a814d0_0;
    %store/vec4a v0x5851c5a815d0, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5851c5a81ce0;
T_4 ;
    %wait E_0x5851c5a820a0;
    %load/vec4 v0x5851c5a82200_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5851c5a82120_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5851c5a82200_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5851c5a82200_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5851c5a82120_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5851c5a82200_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5851c5a82200_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5851c5a82120_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5851c5a82200_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5851c5a82200_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5851c5a82200_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5851c5a82120_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5851c5a82200_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5851c5a82200_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5851c5a82200_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5851c5a82200_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5851c5a82200_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a82120_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5851c5a82320;
T_5 ;
    %wait E_0x5851c5a82540;
    %load/vec4 v0x5851c5a82d70_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x5851c5a827c0, 4;
    %store/vec4 v0x5851c5a826b0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5851c5a82ef0;
T_6 ;
    %wait E_0x5851c5a830d0;
    %load/vec4 v0x5851c5a83130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5851c5a832f0_0;
    %store/vec4 v0x5851c5a833c0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5851c5a83220_0;
    %store/vec4 v0x5851c5a833c0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5851c5a834f0;
T_7 ;
    %wait E_0x5851c5a83740;
    %load/vec4 v0x5851c5a837c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5851c5a83990_0;
    %store/vec4 v0x5851c5a83a90_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5851c5a838a0_0;
    %store/vec4 v0x5851c5a83a90_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5851c5a83be0;
T_8 ;
    %wait E_0x5851c5a83e30;
    %load/vec4 v0x5851c5a83eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5851c5a84090_0;
    %store/vec4 v0x5851c5a84160_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5851c5a83fa0_0;
    %store/vec4 v0x5851c5a84160_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5851c5a842d0;
T_9 ;
    %wait E_0x5851c5a84520;
    %load/vec4 v0x5851c5a84820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5851c5a846b0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5851c5a845a0_0;
    %store/vec4 v0x5851c5a846b0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5851c5a84990;
T_10 ;
    %wait E_0x5851c5a84d40;
    %load/vec4 v0x5851c5a85540_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5851c5a85700, 4;
    %store/vec4 v0x5851c5a853e0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5851c5a84990;
T_11 ;
    %wait E_0x5851c5a84ce0;
    %load/vec4 v0x5851c5a85620_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5851c5a85700, 4;
    %store/vec4 v0x5851c5a854a0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5851c5a84990;
T_12 ;
    %wait E_0x5851c5a84c60;
    %load/vec4 v0x5851c5a84da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5851c5a857c0_0;
    %load/vec4 v0x5851c5a85880_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5851c5a85700, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5851c5a20b20;
T_13 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v0x5851c5a815d0 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x5851c5a827c0 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v0x5851c5a85700 {0 0 0};
    %vpi_call 2 13 "$display", "Program Counter = %2d", v0x5851c5a846b0_0 {0 0 0};
    %vpi_call 2 14 "$display", "Instruction = %h", v0x5851c5a826b0_0 {0 0 0};
    %fork t_1, S_0x5851c5a20cb0;
    %jmp t_0;
    .scope S_0x5851c5a20cb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5851c5a38f60_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5851c5a38f60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 16 "$display", "DataMemory [%2d] = %d", v0x5851c5a38f60_0, &A<v0x5851c5a815d0, v0x5851c5a38f60_0 > {0 0 0};
    %load/vec4 v0x5851c5a38f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5851c5a38f60_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x5851c5a20b20;
t_0 %join;
    %vpi_call 2 18 "$display" {0 0 0};
    %fork t_3, S_0x5851c5a7dc40;
    %jmp t_2;
    .scope S_0x5851c5a7dc40;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5851c5a63b90_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x5851c5a63b90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 2 20 "$display", "InstructionMemory [%2d] = %h", v0x5851c5a63b90_0, &A<v0x5851c5a827c0, v0x5851c5a63b90_0 > {0 0 0};
    %load/vec4 v0x5851c5a63b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5851c5a63b90_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x5851c5a20b20;
t_2 %join;
    %vpi_call 2 22 "$display" {0 0 0};
    %fork t_5, S_0x5851c5a7de80;
    %jmp t_4;
    .scope S_0x5851c5a7de80;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5851c5a7e060_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x5851c5a7e060_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_call 2 24 "$display", "Register [%2d] = %d", v0x5851c5a7e060_0, &A<v0x5851c5a85700, v0x5851c5a7e060_0 > {0 0 0};
    %load/vec4 v0x5851c5a7e060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5851c5a7e060_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0x5851c5a20b20;
t_4 %join;
    %vpi_call 2 26 "$display" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5851c5a20b20;
T_14 ;
    %wait E_0x5851c5a820a0;
    %vpi_call 2 30 "$display", "Program Counter = %2d", v0x5851c5a846b0_0 {0 0 0};
    %vpi_call 2 31 "$display", "Instruction = %h", v0x5851c5a826b0_0 {0 0 0};
    %fork t_7, S_0x5851c5a7e140;
    %jmp t_6;
    .scope S_0x5851c5a7e140;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5851c5a7e320_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x5851c5a7e320_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 33 "$display", "DataMemory [%2d] = %d", v0x5851c5a7e320_0, &A<v0x5851c5a815d0, v0x5851c5a7e320_0 > {0 0 0};
    %load/vec4 v0x5851c5a7e320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5851c5a7e320_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0x5851c5a20b20;
t_6 %join;
    %vpi_call 2 35 "$display" {0 0 0};
    %fork t_9, S_0x5851c5a7e420;
    %jmp t_8;
    .scope S_0x5851c5a7e420;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5851c5a7e650_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x5851c5a7e650_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call 2 37 "$display", "Register [%2d] = %d", v0x5851c5a7e650_0, &A<v0x5851c5a85700, v0x5851c5a7e650_0 > {0 0 0};
    %load/vec4 v0x5851c5a7e650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5851c5a7e650_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0x5851c5a20b20;
t_8 %join;
    %vpi_call 2 39 "$display" {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5851c5a20b20;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a870f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5851c5a871e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5851c5a871e0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5851c5a20b20;
T_16 ;
    %delay 10, 0;
    %load/vec4 v0x5851c5a870f0_0;
    %inv;
    %store/vec4 v0x5851c5a870f0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
