13:41:23 INFO  : Registering command handlers for SDK TCF services
13:41:24 INFO  : Launching XSCT server: xsct.bat -interactive E:\S9\P04_SD_BOOT\SD_BOOT.sdk\temp_xsdb_launch_script.tcl
13:41:28 INFO  : XSCT server has started successfully.
13:41:29 INFO  : Successfully done setting XSCT server connection channel  
13:41:29 INFO  : Successfully done setting SDK workspace  
13:41:29 INFO  : Processing command line option -hwspec E:/S9/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper.hdf.
13:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:37 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
13:47:37 INFO  : 'jtag frequency' command is executed.
13:47:37 INFO  : Sourcing of 'E:/S9/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:47:37 INFO  : Context for 'APU' is selected.
13:47:37 INFO  : Hardware design information is loaded from 'E:/S9/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_0/system.hdf'.
13:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:37 INFO  : Context for 'APU' is selected.
13:47:37 INFO  : 'stop' command is executed.
13:47:37 INFO  : 'ps7_init' command is executed.
13:47:37 INFO  : 'ps7_post_config' command is executed.
13:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:38 INFO  : The application 'E:/S9/P04_SD_BOOT/SD_BOOT.sdk/SD_BOOT/Debug/SD_BOOT.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/S9/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw E:/S9/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow E:/S9/P04_SD_BOOT/SD_BOOT.sdk/SD_BOOT/Debug/SD_BOOT.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:38 INFO  : 'con' command is executed.
13:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

13:47:38 INFO  : Launch script is exported to file 'E:\S9\P04_SD_BOOT\SD_BOOT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_sd_boot.elf_on_local.tcl'
13:48:28 INFO  : Refreshed build settings on project SD_BOOT
13:50:11 INFO  : Invoking Bootgen: bootgen -image SD_BOOT.bif -arch zynq -o E:\S9\P04_SD_BOOT\SD_BOOT.sdk\SD_BOOT\bootimage\BOOT.bin
13:50:11 INFO  : Creating new bif file E:\S9\P04_SD_BOOT\SD_BOOT.sdk\SD_BOOT\bootimage\SD_BOOT.bif
13:50:13 INFO  : Bootgen command execution is done.
13:52:13 INFO  : Disconnected from the channel tcfchan#1.
19:50:48 INFO  : Registering command handlers for SDK TCF services
19:50:50 INFO  : Launching XSCT server: xsct.bat -interactive H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\temp_xsdb_launch_script.tcl
19:51:01 INFO  : XSCT server has started successfully.
19:51:01 INFO  : Successfully done setting XSCT server connection channel  
19:51:02 INFO  : Successfully done setting SDK workspace  
19:51:02 INFO  : Processing command line option -hwspec H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper.hdf.
20:01:15 INFO  : Refreshed build settings on project EthTest
20:03:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:52 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
20:03:52 INFO  : 'jtag frequency' command is executed.
20:03:52 INFO  : Sourcing of 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:03:52 INFO  : Context for 'APU' is selected.
20:03:52 INFO  : Hardware design information is loaded from 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/system.hdf'.
20:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:52 INFO  : Context for 'APU' is selected.
20:03:53 INFO  : 'stop' command is executed.
20:03:54 INFO  : 'ps7_init' command is executed.
20:03:54 INFO  : 'ps7_post_config' command is executed.
20:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:56 INFO  : The application 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/EthTest/Debug/EthTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/EthTest/Debug/EthTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:56 INFO  : 'con' command is executed.
20:03:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

20:03:56 INFO  : Launch script is exported to file 'H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ethtest.elf_on_local.tcl'
20:05:10 INFO  : Refreshed build settings on project EthTest
20:07:12 INFO  : Disconnected from the channel tcfchan#1.
20:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:13 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
20:07:13 INFO  : 'jtag frequency' command is executed.
20:07:13 INFO  : Sourcing of 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:07:13 INFO  : Context for 'APU' is selected.
20:07:13 INFO  : Hardware design information is loaded from 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/system.hdf'.
20:07:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:13 INFO  : Context for 'APU' is selected.
20:07:13 INFO  : 'stop' command is executed.
20:07:14 INFO  : 'ps7_init' command is executed.
20:07:14 INFO  : 'ps7_post_config' command is executed.
20:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:16 INFO  : The application 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/EthTest/Debug/EthTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/EthTest/Debug/EthTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:17 INFO  : 'con' command is executed.
20:07:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

20:07:17 INFO  : Launch script is exported to file 'H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ethtest.elf_on_local.tcl'
20:13:25 INFO  : Refreshed build settings on project EthTest
20:16:22 INFO  : Disconnected from the channel tcfchan#2.
20:16:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:23 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
20:16:23 INFO  : 'jtag frequency' command is executed.
20:16:23 INFO  : Sourcing of 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:16:23 INFO  : Context for 'APU' is selected.
20:16:23 INFO  : Hardware design information is loaded from 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/system.hdf'.
20:16:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:23 INFO  : Context for 'APU' is selected.
20:16:23 INFO  : 'stop' command is executed.
20:16:24 INFO  : 'ps7_init' command is executed.
20:16:24 INFO  : 'ps7_post_config' command is executed.
20:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:26 INFO  : The application 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/EthTest/Debug/EthTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/EthTest/Debug/EthTest.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:27 INFO  : 'con' command is executed.
20:16:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

20:16:27 INFO  : Launch script is exported to file 'H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_ethtest.elf_on_local.tcl'
20:23:00 INFO  : Inferring section assignments and sizes from elf file: H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\FSBL\Debug\FSBL.elf
20:29:10 INFO  : Refreshed build settings on project FSBL
20:31:00 INFO  : Disconnected from the channel tcfchan#3.
20:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:01 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
20:31:01 INFO  : 'jtag frequency' command is executed.
20:31:01 INFO  : Sourcing of 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:31:01 INFO  : Context for 'APU' is selected.
20:31:01 INFO  : Hardware design information is loaded from 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/system.hdf'.
20:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:01 INFO  : Context for 'APU' is selected.
20:31:02 INFO  : 'stop' command is executed.
20:31:02 INFO  : 'ps7_init' command is executed.
20:31:02 INFO  : 'ps7_post_config' command is executed.
20:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:04 INFO  : The application 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/FSBL/Debug/FSBL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/FSBL/Debug/FSBL.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:04 INFO  : 'con' command is executed.
20:31:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

20:31:04 INFO  : Launch script is exported to file 'H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
20:32:52 INFO  : Invoking Bootgen: bootgen -image FSBL.bif -arch zynq -o H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\FSBL\bootimage\BOOT.bin
20:32:52 INFO  : Creating new bif file H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\FSBL\bootimage\FSBL.bif
20:32:56 INFO  : Bootgen command execution is done.
20:33:37 INFO  : Disconnected from the channel tcfchan#4.
20:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:39 INFO  : Jtag cable 'Platform Cable USB 00001abcffac01' is selected.
20:33:39 INFO  : 'jtag frequency' command is executed.
20:33:39 INFO  : Sourcing of 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/ps7_init.tcl' is done.
20:33:39 INFO  : Context for 'APU' is selected.
20:33:39 INFO  : Hardware design information is loaded from 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/system.hdf'.
20:33:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:39 INFO  : Context for 'APU' is selected.
20:33:39 INFO  : 'stop' command is executed.
20:33:40 INFO  : 'ps7_init' command is executed.
20:33:40 INFO  : 'ps7_post_config' command is executed.
20:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:42 INFO  : The application 'H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/FSBL/Debug/FSBL.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
loadhw -hw H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
dow H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/FSBL/Debug/FSBL.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:42 INFO  : 'con' command is executed.
20:33:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00001abcffac01"} -index 0
con
----------------End of Script----------------

20:33:42 INFO  : Launch script is exported to file 'H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
20:38:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:53 INFO  : Invoking Bootgen: bootgen -image FSBL.bif -arch zynq -o F:\BOOT.bin -w on
20:47:53 INFO  : Overwriting existing bif file H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\FSBL\bootimage\FSBL.bif
20:47:58 INFO  : Bootgen command execution is done.
21:22:06 INFO  : Disconnected from the channel tcfchan#5.
21:23:01 INFO  : Launching XSCT server: xsct.bat -interactive H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\temp_xsdb_launch_script.tcl
21:23:06 INFO  : XSCT server has started successfully.
21:23:06 INFO  : Successfully done setting XSCT server connection channel  
21:23:06 INFO  : Successfully done setting SDK workspace  
21:23:15 INFO  : Registering command handlers for SDK TCF services
21:23:16 INFO  : Processing command line option -hwspec H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper.hdf.
21:23:17 INFO  : Checking for hwspec changes in the project zynq_wrapper_hw_platform_1.
21:23:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1694888563711,  Project:1694882988592
21:23:17 INFO  : The hardware specification for project 'zynq_wrapper_hw_platform_1' is different from H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper.hdf.
21:23:22 INFO  : Copied contents of H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper.hdf into \zynq_wrapper_hw_platform_1\system.hdf.
21:23:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:23:52 INFO  : 
21:24:26 INFO  : 
21:24:27 INFO  : Updating hardware inferred compiler options for EthTest.
21:24:28 INFO  : Updating hardware inferred compiler options for FSBL.
21:24:28 INFO  : Clearing existing target manager status.
21:27:18 INFO  : Invoking Bootgen: bootgen -image FSBL.bif -arch zynq -o F:\BOOT.bin -w on
21:27:18 INFO  : Overwriting existing bif file H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\FSBL\bootimage\FSBL.bif
21:27:23 INFO  : Bootgen command execution is done.
22:23:00 INFO  : No changes in MSS file content so not generating sources.
21:19:56 INFO  : Registering command handlers for SDK TCF services
21:19:58 INFO  : Launching XSCT server: xsct.bat -interactive H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\temp_xsdb_launch_script.tcl
21:20:09 INFO  : XSCT server has started successfully.
21:20:09 INFO  : Successfully done setting XSCT server connection channel  
21:20:09 INFO  : Successfully done setting SDK workspace  
21:20:10 INFO  : Processing command line option -hwspec H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper.hdf.
21:20:10 INFO  : Checking for hwspec changes in the project zynq_wrapper_hw_platform_1.
21:20:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1694974722938,  Project:1694888563711
21:20:19 INFO  : The hardware specification for project 'zynq_wrapper_hw_platform_1' is different from H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper.hdf.
21:20:23 INFO  : Copied contents of H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper.hdf into \zynq_wrapper_hw_platform_1\system.hdf.
21:20:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:21:01 INFO  : 
21:21:27 INFO  : 
21:21:28 INFO  : Updating hardware inferred compiler options for EthTest.
21:21:29 INFO  : Updating hardware inferred compiler options for FSBL.
21:21:29 INFO  : Clearing existing target manager status.
23:02:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1692415758795,  Project:1694974722938
23:02:22 INFO  : Project zynq_wrapper_hw_platform_1's source hardware specification located at H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:04:30 INFO  : Copied contents of H:/FPGA/S9miner_sample-master/P04_SD_BOOT/SD_BOOT.sdk/zynq_wrapper.hdf into \zynq_wrapper_hw_platform_1\system.hdf.
23:04:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:05:07 INFO  : 
23:05:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: Отказано в доступе: "H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\FSBL_bsp/ps7_cortexa9_0"

23:05:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

23:05:09 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

23:05:10 ERROR : Error updating BSP project MSS files.
23:05:10 INFO  : Updating hardware inferred compiler options for EthTest.
23:05:11 INFO  : Updating hardware inferred compiler options for FSBL.
23:05:11 INFO  : Clearing existing target manager status.
23:16:27 INFO  : Refreshed build settings on project FSBL
23:27:16 INFO  : Invoking Bootgen: bootgen -image FSBL.bif -arch zynq -o F:\BOOT.bin -w on
23:27:16 INFO  : Overwriting existing bif file H:\FPGA\S9miner_sample-master\P04_SD_BOOT\SD_BOOT.sdk\FSBL\bootimage\FSBL.bif
23:27:25 INFO  : Bootgen command execution is done.
23:53:56 INFO  : Saving BSP preferences.
00:23:11 INFO  : Saving repository preferences.
00:23:11 INFO  : Reading in cores from local repositories: 
		 H:\Xilinx\device-tree-xlnx
00:23:11 INFO  : Cleaning BSP projects in the workspace.
00:23:35 INFO  : Saving repository preferences.
00:23:38 INFO  : Saving hardware specification preferences.
00:23:38 INFO  : Starting the monitor for source hardware specification changes.
00:23:38 INFO  : Saving repository preferences.
00:23:38 INFO  : Saving BSP preferences.
00:59:49 INFO  : No changes in MSS file content so not generating sources.
