{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78027,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0124887,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.019726,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.019751,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0122948,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.019751,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.0859881,
	"finish__clock__skew__setup": 0.146738,
	"finish__clock__skew__hold": 0.146738,
	"finish__timing__drv__max_slew_limit": -0.0723259,
	"finish__timing__drv__max_slew": 7,
	"finish__timing__drv__max_cap_limit": -0.0931481,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.123746,
	"finish__power__switching__total": 0.125309,
	"finish__power__leakage__total": 2.38535e-07,
	"finish__power__total": 0.249055,
	"finish__design__io": 47,
	"finish__design__die__area": 852825,
	"finish__design__core__area": 846657,
	"finish__design__instance__count": 58675,
	"finish__design__instance__area": 517713,
	"finish__design__instance__count__stdcell": 58675,
	"finish__design__instance__area__stdcell": 517713,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.611479,
	"finish__design__instance__utilization__stdcell": 0.611479
}