<stg><name>dut</name>


<trans_list>

<trans id="197" from="1" to="2">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="2" to="3">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="3" to="4">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="4" to="81">
<condition id="261">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="4" to="5">
<condition id="338">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="5" to="6">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="6" to="7">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="7" to="8">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="8" to="9">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="9" to="10">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="10" to="11">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="11" to="12">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="12" to="13">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="13" to="14">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="14" to="15">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="15" to="16">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="16" to="17">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="17" to="18">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="18" to="19">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="19" to="20">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="20" to="21">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="21" to="22">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="22" to="23">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="23" to="24">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="24" to="25">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="25" to="26">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="26" to="27">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="27" to="28">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="28" to="29">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="29" to="30">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="30" to="31">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="31" to="32">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="32" to="33">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="33" to="34">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="34" to="35">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="35" to="36">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="36" to="37">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="37" to="38">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="38" to="39">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="39" to="40">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="40" to="41">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="41" to="42">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="42" to="43">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="43" to="44">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="44" to="45">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="45" to="46">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="46" to="47">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="47" to="48">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="48" to="49">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="49" to="50">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="50" to="51">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="51" to="52">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="52" to="53">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="53" to="54">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="54" to="55">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="55" to="56">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="56" to="57">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="57" to="58">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="58" to="59">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="59" to="60">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="60" to="61">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="61" to="62">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="62" to="63">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="63" to="64">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="64" to="65">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="65" to="66">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="66" to="67">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="67" to="68">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="68" to="69">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="69" to="70">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="70" to="71">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="71" to="72">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="72" to="73">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="73" to="74">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="74" to="75">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="75" to="76">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="76" to="77">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="77" to="78">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="78" to="79">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="79" to="80">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="80" to="4">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_V = alloca i32

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 1, i32* %tmp_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="85" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str18, [1 x i8]* @p_str19, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str20)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str14, [1 x i8]* @p_str15, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str16)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_V_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_i = phi i32 [ %tmp_V_5, %0 ], [ %tmp, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %x_pn_i = phi i32 [ %tmp_V_4, %0 ], [ %tmp_6_i, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="x_pn_i"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_i = icmp eq i32 %p_i, 0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_i, label %power2.exit, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="32">
<![CDATA[
:0  %tmp_1 = trunc i32 %p_i to i1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_1, label %3, label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i:0  %y_assign_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_i, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge.i:1  %tmp = zext i31 %y_assign_1 to i32

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="103" st_id="6" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="104" st_id="7" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="109" st_id="12" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="110" st_id="13" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="111" st_id="14" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="112" st_id="15" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="113" st_id="16" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="114" st_id="17" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="115" st_id="18" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="116" st_id="19" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="117" st_id="20" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="118" st_id="21" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="119" st_id="22" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="120" st_id="23" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="121" st_id="24" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="122" st_id="25" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="123" st_id="26" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="124" st_id="27" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="125" st_id="28" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="126" st_id="29" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="127" st_id="30" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="128" st_id="31" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="129" st_id="32" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="130" st_id="33" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="131" st_id="34" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="132" st_id="35" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="133" st_id="36" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="134" st_id="37" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="135" st_id="38" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="136" st_id="39" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_assign_1 = urem i32 %x_pn_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="137" st_id="39" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:2  %tmp_6_i = mul i32 %x_assign_1, %x_assign_1

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="138" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_V_load_1 = load i32* %tmp_V

]]></node>
<StgValue><ssdm name="tmp_V_load_1"/></StgValue>
</operation>

<operation id="139" st_id="40" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3_i = mul i32 %x_assign_1, %tmp_V_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="140" st_id="40" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:2  %tmp_6_i = mul i32 %x_assign_1, %x_assign_1

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="141" st_id="41" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3_i = mul i32 %x_assign_1, %tmp_V_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="142" st_id="41" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:2  %tmp_6_i = mul i32 %x_assign_1, %x_assign_1

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="143" st_id="42" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3_i = mul i32 %x_assign_1, %tmp_V_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="144" st_id="42" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:2  %tmp_6_i = mul i32 %x_assign_1, %x_assign_1

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="145" st_id="43" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3_i = mul i32 %x_assign_1, %tmp_V_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="146" st_id="43" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:2  %tmp_6_i = mul i32 %x_assign_1, %x_assign_1

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="147" st_id="44" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3_i = mul i32 %x_assign_1, %tmp_V_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="148" st_id="44" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i:2  %tmp_6_i = mul i32 %x_assign_1, %x_assign_1

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="149" st_id="45" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3_i = mul i32 %x_assign_1, %tmp_V_load_1

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="150" st_id="45" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="151" st_id="46" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="152" st_id="47" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="153" st_id="48" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="154" st_id="49" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="155" st_id="50" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="156" st_id="51" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="157" st_id="52" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="158" st_id="53" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="159" st_id="54" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="160" st_id="55" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="161" st_id="56" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="162" st_id="57" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="163" st_id="58" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="164" st_id="59" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="165" st_id="60" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="166" st_id="61" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="167" st_id="62" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="168" st_id="63" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="169" st_id="64" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="170" st_id="65" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="171" st_id="66" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="172" st_id="67" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="173" st_id="68" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="174" st_id="69" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="175" st_id="70" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="176" st_id="71" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="177" st_id="72" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="178" st_id="73" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="179" st_id="74" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="180" st_id="75" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="181" st_id="76" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="182" st_id="77" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="183" st_id="78" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="184" st_id="79" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="185" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="187" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 32, i32 16, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="80" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %res = urem i32 %tmp_3_i, %tmp_V_6

]]></node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="190" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %res, i32* %tmp_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.i:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str, i32 %tmp_4_i) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="193" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:4  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="194" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32">
<![CDATA[
power2.exit:0  %tmp_V_load = load i32* %tmp_V

]]></node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="195" st_id="81" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
power2.exit:1  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V_load)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0">
<![CDATA[
power2.exit:2  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
