// Seed: 1476154066
module module_0 #(
    parameter id_15 = 32'd71,
    parameter id_5  = 32'd81
) (
    output supply0 id_0,
    output wire id_1,
    input tri1 id_2
);
  assign id_0 = id_2;
  wand id_4;
  wire _id_5;
  wire [-1 : -1] id_6;
  logic id_7;
  assign id_4 = {id_5{id_5}};
  parameter id_8 = "";
  wire [1 : id_5] id_9;
  logic [7:0][-1 : 1] id_10;
  wire id_11, id_12, id_13, id_14, _id_15;
  assign module_1.id_8 = 0;
  assign id_4 = 1;
  tri0 id_16 = -1 + id_10[-1'b0];
  static logic [id_15 : -1  !=?  1] id_17;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd50,
    parameter id_3  = 32'd36
) (
    input tri1 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input supply1 _id_3
    , id_10,
    input wor id_4,
    input tri0 id_5,
    output logic id_6,
    output wire id_7,
    output wand id_8
);
  logic id_11;
  wire [-1 : id_3] id_12;
  localparam id_13 = -1;
  always id_10 <= id_10;
  assign id_11 = -1;
  always id_6 = 1;
  assign id_12 = $signed(id_13);
  ;
  tri0 id_14;
  assign id_14 = 1;
  wire id_15;
  defparam id_13.id_13 = 1;
  xor primCall (id_2, id_13, id_15, id_10, id_14);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_5
  );
endmodule
