
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000052  00800100  00000f3c  00000fd0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f3c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001a  00800152  00800152  00001022  2**0
                  ALLOC
  3 .debug_aranges 00000040  00000000  00000000  00001022  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000002bf  00000000  00000000  00001062  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000f5c  00000000  00000000  00001321  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000046d  00000000  00000000  0000227d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000e02  00000000  00000000  000026ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000260  00000000  00000000  000034ec  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000417  00000000  00000000  0000374c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000853  00000000  00000000  00003b63  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000c8  00000000  00000000  000043b6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	22 c0       	rjmp	.+68     	; 0x46 <__ctors_end>
   2:	3c c0       	rjmp	.+120    	; 0x7c <__bad_interrupt>
   4:	3b c0       	rjmp	.+118    	; 0x7c <__bad_interrupt>
   6:	3a c0       	rjmp	.+116    	; 0x7c <__bad_interrupt>
   8:	39 c0       	rjmp	.+114    	; 0x7c <__bad_interrupt>
   a:	38 c0       	rjmp	.+112    	; 0x7c <__bad_interrupt>
   c:	37 c0       	rjmp	.+110    	; 0x7c <__bad_interrupt>
   e:	36 c0       	rjmp	.+108    	; 0x7c <__bad_interrupt>
  10:	35 c0       	rjmp	.+106    	; 0x7c <__bad_interrupt>
  12:	51 c4       	rjmp	.+2210   	; 0x8b6 <__vector_9>
  14:	33 c0       	rjmp	.+102    	; 0x7c <__bad_interrupt>
  16:	32 c0       	rjmp	.+100    	; 0x7c <__bad_interrupt>
  18:	31 c0       	rjmp	.+98     	; 0x7c <__bad_interrupt>
  1a:	23 c4       	rjmp	.+2118   	; 0x862 <__vector_13>
  1c:	2f c0       	rjmp	.+94     	; 0x7c <__bad_interrupt>
  1e:	2e c0       	rjmp	.+92     	; 0x7c <__bad_interrupt>
  20:	dc c3       	rjmp	.+1976   	; 0x7da <__vector_16>
  22:	2c c0       	rjmp	.+88     	; 0x7c <__bad_interrupt>
  24:	aa c3       	rjmp	.+1876   	; 0x77a <__vector_18>
  26:	2a c0       	rjmp	.+84     	; 0x7c <__bad_interrupt>
  28:	29 c0       	rjmp	.+82     	; 0x7c <__bad_interrupt>
  2a:	28 c0       	rjmp	.+80     	; 0x7c <__bad_interrupt>
  2c:	27 c0       	rjmp	.+78     	; 0x7c <__bad_interrupt>
  2e:	26 c0       	rjmp	.+76     	; 0x7c <__bad_interrupt>
  30:	25 c0       	rjmp	.+74     	; 0x7c <__bad_interrupt>
  32:	24 c0       	rjmp	.+72     	; 0x7c <__bad_interrupt>
  34:	52 c3       	rjmp	.+1700   	; 0x6da <A7139_SetPowerLevel+0x22>
  36:	55 c3       	rjmp	.+1706   	; 0x6e2 <A7139_SetPowerLevel+0x2a>
  38:	58 c3       	rjmp	.+1712   	; 0x6ea <A7139_SetPowerLevel+0x32>
  3a:	5b c3       	rjmp	.+1718   	; 0x6f2 <A7139_SetPowerLevel+0x3a>
  3c:	5e c3       	rjmp	.+1724   	; 0x6fa <A7139_SetPowerLevel+0x42>
  3e:	61 c3       	rjmp	.+1730   	; 0x702 <A7139_SetPowerLevel+0x4a>
  40:	64 c3       	rjmp	.+1736   	; 0x70a <A7139_SetPowerLevel+0x52>
  42:	67 c3       	rjmp	.+1742   	; 0x712 <A7139_SetPowerLevel+0x5a>
  44:	6a c3       	rjmp	.+1748   	; 0x71a <A7139_SetPowerLevel+0x62>

00000046 <__ctors_end>:
  46:	11 24       	eor	r1, r1
  48:	1f be       	out	0x3f, r1	; 63
  4a:	cf ef       	ldi	r28, 0xFF	; 255
  4c:	d2 e0       	ldi	r29, 0x02	; 2
  4e:	de bf       	out	0x3e, r29	; 62
  50:	cd bf       	out	0x3d, r28	; 61

00000052 <__do_copy_data>:
  52:	11 e0       	ldi	r17, 0x01	; 1
  54:	a0 e0       	ldi	r26, 0x00	; 0
  56:	b1 e0       	ldi	r27, 0x01	; 1
  58:	ec e3       	ldi	r30, 0x3C	; 60
  5a:	ff e0       	ldi	r31, 0x0F	; 15
  5c:	02 c0       	rjmp	.+4      	; 0x62 <.do_copy_data_start>

0000005e <.do_copy_data_loop>:
  5e:	05 90       	lpm	r0, Z+
  60:	0d 92       	st	X+, r0

00000062 <.do_copy_data_start>:
  62:	a2 35       	cpi	r26, 0x52	; 82
  64:	b1 07       	cpc	r27, r17
  66:	d9 f7       	brne	.-10     	; 0x5e <.do_copy_data_loop>

00000068 <__do_clear_bss>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a2 e5       	ldi	r26, 0x52	; 82
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	01 c0       	rjmp	.+2      	; 0x72 <.do_clear_bss_start>

00000070 <.do_clear_bss_loop>:
  70:	1d 92       	st	X+, r1

00000072 <.do_clear_bss_start>:
  72:	ac 36       	cpi	r26, 0x6C	; 108
  74:	b1 07       	cpc	r27, r17
  76:	e1 f7       	brne	.-8      	; 0x70 <.do_clear_bss_loop>
  78:	7f d4       	rcall	.+2302   	; 0x978 <main>
  7a:	5e c7       	rjmp	.+3772   	; 0xf38 <_exit>

0000007c <__bad_interrupt>:
  7c:	c1 cf       	rjmp	.-126    	; 0x0 <__vectors>

0000007e <SPIx_WriteByte>:
const Uint16  A7139Config_PageA[];
const Uint16  A7139Config_PageB[];
const Uint16  A7139Config[];

void SPIx_WriteByte(unsigned char src)
{
  7e:	28 2f       	mov	r18, r24
    unsigned char i;
    SPI_DATA_OUT;
  80:	22 9a       	sbi	0x04, 2	; 4
  82:	90 e0       	ldi	r25, 0x00	; 0
    for (i = 0; i < 8; i++)
    {
        if (src & 0x80)
  84:	27 ff       	sbrs	r18, 7
  86:	02 c0       	rjmp	.+4      	; 0x8c <SPIx_WriteByte+0xe>
            SPI_DATA_H;
  88:	2a 9a       	sbi	0x05, 2	; 5
  8a:	03 c0       	rjmp	.+6      	; 0x92 <SPIx_WriteByte+0x14>
        else
            SPI_DATA_L;
  8c:	85 b1       	in	r24, 0x05	; 5
  8e:	88 7f       	andi	r24, 0xF8	; 248
  90:	85 b9       	out	0x05, r24	; 5
        asm("nop");
  92:	00 00       	nop
        SPI_SCK_H;
  94:	40 9a       	sbi	0x08, 0	; 8
        asm("nop");
  96:	00 00       	nop
        SPI_SCK_L;
  98:	40 98       	cbi	0x08, 0	; 8

void SPIx_WriteByte(unsigned char src)
{
    unsigned char i;
    SPI_DATA_OUT;
    for (i = 0; i < 8; i++)
  9a:	9f 5f       	subi	r25, 0xFF	; 255
  9c:	98 30       	cpi	r25, 0x08	; 8
  9e:	11 f0       	breq	.+4      	; 0xa4 <SPIx_WriteByte+0x26>
            SPI_DATA_L;
        asm("nop");
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
        src <<= 1;
  a0:	22 0f       	add	r18, r18
  a2:	f0 cf       	rjmp	.-32     	; 0x84 <SPIx_WriteByte+0x6>
  a4:	08 95       	ret

000000a6 <SPIx_ReadByte>:
}

unsigned char SPIx_ReadByte(void)
{
    unsigned char i, tmp=0;
    SPI_DATA_IN;
  a6:	84 b1       	in	r24, 0x04	; 4
  a8:	88 7f       	andi	r24, 0xF8	; 248
  aa:	84 b9       	out	0x04, r24	; 4
  ac:	90 e0       	ldi	r25, 0x00	; 0
  ae:	80 e0       	ldi	r24, 0x00	; 0
    for (i = 0; i < 8; i++)
    {
        if (SPI_DATA_HL)
  b0:	1a 9b       	sbis	0x03, 2	; 3
  b2:	03 c0       	rjmp	.+6      	; 0xba <SPIx_ReadByte+0x14>
            tmp = (tmp << 1) | 0x01;
  b4:	88 0f       	add	r24, r24
  b6:	81 60       	ori	r24, 0x01	; 1
  b8:	01 c0       	rjmp	.+2      	; 0xbc <SPIx_ReadByte+0x16>
        else
            tmp = tmp << 1;
  ba:	88 0f       	add	r24, r24
        asm("nop");
  bc:	00 00       	nop
        SPI_SCK_H;
  be:	40 9a       	sbi	0x08, 0	; 8
        asm("nop");
  c0:	00 00       	nop
        SPI_SCK_L;
  c2:	40 98       	cbi	0x08, 0	; 8

unsigned char SPIx_ReadByte(void)
{
    unsigned char i, tmp=0;
    SPI_DATA_IN;
    for (i = 0; i < 8; i++)
  c4:	9f 5f       	subi	r25, 0xFF	; 255
  c6:	98 30       	cpi	r25, 0x08	; 8
  c8:	99 f7       	brne	.-26     	; 0xb0 <SPIx_ReadByte+0xa>
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
    }
    return tmp;
}
  ca:	08 95       	ret

000000cc <SPIx_WriteWord>:

void SPIx_WriteWord(Uint16 src)
{
  cc:	9c 01       	movw	r18, r24
    unsigned char i = 0;
    SPI_DATA_OUT;
  ce:	22 9a       	sbi	0x04, 2	; 4
  d0:	90 e0       	ldi	r25, 0x00	; 0
    for (i = 0; i < 16; i++)
    {
        if (src & 0x8000)
  d2:	37 ff       	sbrs	r19, 7
  d4:	02 c0       	rjmp	.+4      	; 0xda <SPIx_WriteWord+0xe>
            SPI_DATA_H;
  d6:	2a 9a       	sbi	0x05, 2	; 5
  d8:	03 c0       	rjmp	.+6      	; 0xe0 <SPIx_WriteWord+0x14>
        else
            SPI_DATA_L;
  da:	85 b1       	in	r24, 0x05	; 5
  dc:	88 7f       	andi	r24, 0xF8	; 248
  de:	85 b9       	out	0x05, r24	; 5
        SPI_SCK_H;
  e0:	40 9a       	sbi	0x08, 0	; 8
        asm("nop");
  e2:	00 00       	nop
        SPI_SCK_L;
  e4:	40 98       	cbi	0x08, 0	; 8

void SPIx_WriteWord(Uint16 src)
{
    unsigned char i = 0;
    SPI_DATA_OUT;
    for (i = 0; i < 16; i++)
  e6:	9f 5f       	subi	r25, 0xFF	; 255
  e8:	90 31       	cpi	r25, 0x10	; 16
  ea:	19 f0       	breq	.+6      	; 0xf2 <SPIx_WriteWord+0x26>
        else
            SPI_DATA_L;
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
        src <<= 1;
  ec:	22 0f       	add	r18, r18
  ee:	33 1f       	adc	r19, r19
  f0:	f0 cf       	rjmp	.-32     	; 0xd2 <SPIx_WriteWord+0x6>
  f2:	08 95       	ret

000000f4 <SPIx_ReadWord>:

Uint16 SPIx_ReadWord(void)
{
    unsigned int regVal = 0;
    unsigned char i = 0;
    SPI_DATA_IN;
  f4:	84 b1       	in	r24, 0x04	; 4
  f6:	88 7f       	andi	r24, 0xF8	; 248
  f8:	84 b9       	out	0x04, r24	; 4
  fa:	20 e0       	ldi	r18, 0x00	; 0
  fc:	30 e0       	ldi	r19, 0x00	; 0
  fe:	40 e0       	ldi	r20, 0x00	; 0
 100:	c9 01       	movw	r24, r18
 102:	88 0f       	add	r24, r24
 104:	99 1f       	adc	r25, r25
    for (i = 0; i < 16; i++)
    {
        if (SPI_DATA_HL)
 106:	1a 9b       	sbis	0x03, 2	; 3
 108:	03 c0       	rjmp	.+6      	; 0x110 <SPIx_ReadWord+0x1c>
            regVal = (regVal << 1) | 0x01;
 10a:	9c 01       	movw	r18, r24
 10c:	21 60       	ori	r18, 0x01	; 1
 10e:	01 c0       	rjmp	.+2      	; 0x112 <SPIx_ReadWord+0x1e>
        else
            regVal = regVal << 1;
 110:	9c 01       	movw	r18, r24
        SPI_SCK_H;
 112:	40 9a       	sbi	0x08, 0	; 8
        asm("nop");
 114:	00 00       	nop
        SPI_SCK_L;
 116:	40 98       	cbi	0x08, 0	; 8
Uint16 SPIx_ReadWord(void)
{
    unsigned int regVal = 0;
    unsigned char i = 0;
    SPI_DATA_IN;
    for (i = 0; i < 16; i++)
 118:	4f 5f       	subi	r20, 0xFF	; 255
 11a:	40 31       	cpi	r20, 0x10	; 16
 11c:	89 f7       	brne	.-30     	; 0x100 <SPIx_ReadWord+0xc>
        SPI_SCK_H;
        asm("nop");
        SPI_SCK_L;
    }
    return regVal;
}
 11e:	c9 01       	movw	r24, r18
 120:	08 95       	ret

00000122 <A7139_WriteReg>:

static void A7139_WriteReg(Uint8 regAddr, Uint16 regVal)
{
 122:	0f 93       	push	r16
 124:	1f 93       	push	r17
 126:	8b 01       	movw	r16, r22
    SPI_SCS_L;
 128:	41 98       	cbi	0x08, 1	; 8
    regAddr |= CMD_Reg_W;
    SPIx_WriteByte(regAddr);
 12a:	a9 df       	rcall	.-174    	; 0x7e <SPIx_WriteByte>
    
    SPIx_WriteWord(regVal);
 12c:	c8 01       	movw	r24, r16
 12e:	ce df       	rcall	.-100    	; 0xcc <SPIx_WriteWord>
    SPI_SCS_H;
 130:	41 9a       	sbi	0x08, 1	; 8
}
 132:	1f 91       	pop	r17
 134:	0f 91       	pop	r16
 136:	08 95       	ret

00000138 <A7139_ReadReg>:

Uint16 A7139_ReadReg(Uint8 regAddr)
{
    Uint16 regVal;
    SPI_SCS_L;
 138:	41 98       	cbi	0x08, 1	; 8
    regAddr |= CMD_Reg_R;
    SPIx_WriteByte(regAddr);
 13a:	80 68       	ori	r24, 0x80	; 128
 13c:	a0 df       	rcall	.-192    	; 0x7e <SPIx_WriteByte>
    asm("nop");
 13e:	00 00       	nop
    regVal=SPIx_ReadWord();
 140:	d9 df       	rcall	.-78     	; 0xf4 <SPIx_ReadWord>
    SPI_SCS_H;
 142:	41 9a       	sbi	0x08, 1	; 8
    return regVal;
}
 144:	08 95       	ret

00000146 <A7139_WritePageA>:

static void A7139_WritePageA(Uint8 address, Uint16 dataWord)
{
 146:	0f 93       	push	r16
 148:	1f 93       	push	r17
 14a:	8b 01       	movw	r16, r22
    Uint16 tmp;
    tmp = address;
    tmp = ((tmp << 12) | A7139Config[CRYSTAL_REG]);
 14c:	78 2f       	mov	r23, r24
 14e:	72 95       	swap	r23
 150:	70 7f       	andi	r23, 0xF0	; 240
 152:	60 e0       	ldi	r22, 0x00	; 0
    A7139_WriteReg(CRYSTAL_REG, tmp);
 154:	61 61       	ori	r22, 0x11	; 17
 156:	87 e0       	ldi	r24, 0x07	; 7
 158:	e4 df       	rcall	.-56     	; 0x122 <A7139_WriteReg>
    A7139_WriteReg(PAGEA_REG, dataWord);
 15a:	88 e0       	ldi	r24, 0x08	; 8
 15c:	b8 01       	movw	r22, r16
 15e:	e1 df       	rcall	.-62     	; 0x122 <A7139_WriteReg>
}
 160:	1f 91       	pop	r17
 162:	0f 91       	pop	r16
 164:	08 95       	ret

00000166 <A7139_WritePageB>:

static void A7139_WritePageB(Uint8 address, Uint16 dataWord)
{
 166:	0f 93       	push	r16
 168:	1f 93       	push	r17
 16a:	8b 01       	movw	r16, r22
    Uint16 tmp;
    tmp = address;
    tmp = ((tmp << 7) | A7139Config[CRYSTAL_REG]);
 16c:	68 2f       	mov	r22, r24
 16e:	70 e0       	ldi	r23, 0x00	; 0
 170:	76 95       	lsr	r23
 172:	76 2f       	mov	r23, r22
 174:	66 27       	eor	r22, r22
 176:	77 95       	ror	r23
 178:	67 95       	ror	r22
    A7139_WriteReg(CRYSTAL_REG, tmp);
 17a:	61 61       	ori	r22, 0x11	; 17
 17c:	87 e0       	ldi	r24, 0x07	; 7
 17e:	d1 df       	rcall	.-94     	; 0x122 <A7139_WriteReg>
    A7139_WriteReg(PAGEB_REG, dataWord);
 180:	89 e0       	ldi	r24, 0x09	; 9
 182:	b8 01       	movw	r22, r16
 184:	ce df       	rcall	.-100    	; 0x122 <A7139_WriteReg>
}
 186:	1f 91       	pop	r17
 188:	0f 91       	pop	r16
 18a:	08 95       	ret

0000018c <A7139_ReadPageA>:

static Uint16 A7139_ReadPageA(Uint8 address)
{
    Uint16 tmp;
    tmp = address;
    tmp = ((tmp << 12) | A7139Config[CRYSTAL_REG]);
 18c:	78 2f       	mov	r23, r24
 18e:	72 95       	swap	r23
 190:	70 7f       	andi	r23, 0xF0	; 240
 192:	60 e0       	ldi	r22, 0x00	; 0
    A7139_WriteReg(CRYSTAL_REG, tmp);
 194:	61 61       	ori	r22, 0x11	; 17
 196:	87 e0       	ldi	r24, 0x07	; 7
 198:	c4 df       	rcall	.-120    	; 0x122 <A7139_WriteReg>
    tmp = A7139_ReadReg(PAGEA_REG);
 19a:	88 e0       	ldi	r24, 0x08	; 8
 19c:	cd df       	rcall	.-102    	; 0x138 <A7139_ReadReg>
    return tmp;
}
 19e:	08 95       	ret

000001a0 <A7139_RCOSC_Cal>:
    //FPA[15:0] = 0x0000
    A7139_WritePageB(IF2_PAGEB,0x0000);
}

static Uint8 A7139_RCOSC_Cal(void)
{
 1a0:	1f 93       	push	r17
 1a2:	cf 93       	push	r28
 1a4:	df 93       	push	r29
    Uint8  retry = 0xFF;
    Uint16 calbrtVal,t_retry=0xFFFF;
    //RCOSC_E[4:4] = 1,enable internal RC Oscillator
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0010);
 1a6:	82 e0       	ldi	r24, 0x02	; 2
 1a8:	60 e1       	ldi	r22, 0x10	; 16
 1aa:	78 ef       	ldi	r23, 0xF8	; 248
 1ac:	cc df       	rcall	.-104    	; 0x146 <A7139_WritePageA>
 1ae:	cf ef       	ldi	r28, 0xFF	; 255
 1b0:	df ef       	ldi	r29, 0xFF	; 255
 1b2:	1f ef       	ldi	r17, 0xFF	; 255
    do{
        //ENCAL[0:0] = 1,then start RC OSC Calbrt
        A7139_WritePageA(WCAL_PAGEA, A7139Config_PageA[WCAL_PAGEA] | 0x0001);
 1b4:	8f e0       	ldi	r24, 0x0F	; 15
 1b6:	61 e0       	ldi	r22, 0x01	; 1
 1b8:	70 e0       	ldi	r23, 0x00	; 0
 1ba:	c5 df       	rcall	.-118    	; 0x146 <A7139_WritePageA>
        do{
            calbrtVal = A7139_ReadPageA(WCAL_PAGEA) & 0x0001;
 1bc:	8f e0       	ldi	r24, 0x0F	; 15
 1be:	e6 df       	rcall	.-52     	; 0x18c <A7139_ReadPageA>
        }while(calbrtVal && t_retry--);
 1c0:	80 ff       	sbrs	r24, 0
 1c2:	05 c0       	rjmp	.+10     	; 0x1ce <A7139_RCOSC_Cal+0x2e>
 1c4:	21 97       	sbiw	r28, 0x01	; 1
 1c6:	8f ef       	ldi	r24, 0xFF	; 255
 1c8:	cf 3f       	cpi	r28, 0xFF	; 255
 1ca:	d8 07       	cpc	r29, r24
 1cc:	b9 f7       	brne	.-18     	; 0x1bc <A7139_RCOSC_Cal+0x1c>
        //read NUMLH[9:1]
        calbrtVal = (A7139_ReadPageA(WCAL_PAGEA) & 0x03FF) >> 1;
 1ce:	8f e0       	ldi	r24, 0x0F	; 15
 1d0:	dd df       	rcall	.-70     	; 0x18c <A7139_ReadPageA>
        if(calbrtVal>186 && calbrtVal<198)
 1d2:	93 70       	andi	r25, 0x03	; 3
 1d4:	96 95       	lsr	r25
 1d6:	87 95       	ror	r24
 1d8:	8b 5b       	subi	r24, 0xBB	; 187
 1da:	90 40       	sbci	r25, 0x00	; 0
 1dc:	0b 97       	sbiw	r24, 0x0b	; 11
 1de:	30 f0       	brcs	.+12     	; 0x1ec <A7139_RCOSC_Cal+0x4c>
            return OK_RCOSC_CAL;
    }while(retry--);
 1e0:	11 23       	and	r17, r17
 1e2:	11 f4       	brne	.+4      	; 0x1e8 <A7139_RCOSC_Cal+0x48>
 1e4:	84 e0       	ldi	r24, 0x04	; 4
 1e6:	03 c0       	rjmp	.+6      	; 0x1ee <A7139_RCOSC_Cal+0x4e>
 1e8:	11 50       	subi	r17, 0x01	; 1
 1ea:	e4 cf       	rjmp	.-56     	; 0x1b4 <A7139_RCOSC_Cal+0x14>
 1ec:	85 e0       	ldi	r24, 0x05	; 5
    return ERR_RCOSC_CAL;
}
 1ee:	df 91       	pop	r29
 1f0:	cf 91       	pop	r28
 1f2:	1f 91       	pop	r17
 1f4:	08 95       	ret

000001f6 <StrobeCmd>:

void StrobeCmd(Uint8 cmd)
{
    SPI_SCS_L;
 1f6:	41 98       	cbi	0x08, 1	; 8
    SPIx_WriteByte(cmd);
 1f8:	42 df       	rcall	.-380    	; 0x7e <SPIx_WriteByte>
    SPI_SCS_H;
 1fa:	41 9a       	sbi	0x08, 1	; 8
}
 1fc:	08 95       	ret

000001fe <A7139_SetCID>:
    _delay_ms(15);
    return A7139_Cal();		  //IF and VCO calibration
}

Uint8 A7139_SetCID(Uint32 id)
{
 1fe:	ef 92       	push	r14
 200:	ff 92       	push	r15
 202:	0f 93       	push	r16
 204:	1f 93       	push	r17
 206:	7b 01       	movw	r14, r22
 208:	8c 01       	movw	r16, r24
    SPI_SCS_L;
 20a:	41 98       	cbi	0x08, 1	; 8
    SPIx_WriteByte(CMD_CID_W);
 20c:	80 e2       	ldi	r24, 0x20	; 32
 20e:	37 df       	rcall	.-402    	; 0x7e <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)(id>>24));
 210:	81 2f       	mov	r24, r17
 212:	99 27       	eor	r25, r25
 214:	aa 27       	eor	r26, r26
 216:	bb 27       	eor	r27, r27
 218:	32 df       	rcall	.-412    	; 0x7e <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)(id>>16));
 21a:	c8 01       	movw	r24, r16
 21c:	aa 27       	eor	r26, r26
 21e:	bb 27       	eor	r27, r27
 220:	2e df       	rcall	.-420    	; 0x7e <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)(id>>8));
 222:	bb 27       	eor	r27, r27
 224:	a1 2f       	mov	r26, r17
 226:	90 2f       	mov	r25, r16
 228:	8f 2d       	mov	r24, r15
 22a:	29 df       	rcall	.-430    	; 0x7e <SPIx_WriteByte>
    SPIx_WriteByte((Uint8)id);
 22c:	8e 2d       	mov	r24, r14
 22e:	27 df       	rcall	.-434    	; 0x7e <SPIx_WriteByte>
    SPI_SCS_H;
 230:	41 9a       	sbi	0x08, 1	; 8
    return 0;
}
 232:	80 e0       	ldi	r24, 0x00	; 0
 234:	1f 91       	pop	r17
 236:	0f 91       	pop	r16
 238:	ff 90       	pop	r15
 23a:	ef 90       	pop	r14
 23c:	08 95       	ret

0000023e <A7139_Init>:
    SPIx_WriteByte(cmd);
    SPI_SCS_H;
}

Uint8 A7139_Init(float rfFreq)
{
 23e:	6f 92       	push	r6
 240:	7f 92       	push	r7
 242:	8f 92       	push	r8
 244:	9f 92       	push	r9
 246:	af 92       	push	r10
 248:	bf 92       	push	r11
 24a:	cf 92       	push	r12
 24c:	df 92       	push	r13
 24e:	ef 92       	push	r14
 250:	ff 92       	push	r15
 252:	0f 93       	push	r16
 254:	1f 93       	push	r17
 256:	cf 93       	push	r28
 258:	df 93       	push	r29
 25a:	3b 01       	movw	r6, r22
 25c:	4c 01       	movw	r8, r24
    SPI_SCS_H;
 25e:	41 9a       	sbi	0x08, 1	; 8
    SPI_SCK_L;
 260:	40 98       	cbi	0x08, 0	; 8
    SPI_DATA_H;
 262:	2a 9a       	sbi	0x05, 2	; 5
    StrobeCmd(CMD_RF_RST);	  //reset A7139 chip
 264:	80 e7       	ldi	r24, 0x70	; 112
 266:	c7 df       	rcall	.-114    	; 0x1f6 <StrobeCmd>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 268:	80 e0       	ldi	r24, 0x00	; 0
 26a:	98 e4       	ldi	r25, 0x48	; 72
 26c:	01 97       	sbiw	r24, 0x01	; 1
 26e:	f1 f7       	brne	.-4      	; 0x26c <A7139_Init+0x2e>
 270:	c0 e0       	ldi	r28, 0x00	; 0
 272:	d1 e0       	ldi	r29, 0x01	; 1
 274:	00 e0       	ldi	r16, 0x00	; 0

static void A7139_Config(void)
{
    Uint8 i;
    for(i=0; i<8; i++)
        A7139_WriteReg(i, A7139Config[i]);
 276:	69 91       	ld	r22, Y+
 278:	79 91       	ld	r23, Y+
 27a:	80 2f       	mov	r24, r16
 27c:	52 df       	rcall	.-348    	; 0x122 <A7139_WriteReg>
}

static void A7139_Config(void)
{
    Uint8 i;
    for(i=0; i<8; i++)
 27e:	0f 5f       	subi	r16, 0xFF	; 255
 280:	08 30       	cpi	r16, 0x08	; 8
 282:	c9 f7       	brne	.-14     	; 0x276 <A7139_Init+0x38>
 284:	c4 e1       	ldi	r28, 0x14	; 20
 286:	d1 e0       	ldi	r29, 0x01	; 1
 288:	0a e0       	ldi	r16, 0x0A	; 10
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
        A7139_WriteReg(i, A7139Config[i]);
 28a:	69 91       	ld	r22, Y+
 28c:	79 91       	ld	r23, Y+
 28e:	80 2f       	mov	r24, r16
 290:	48 df       	rcall	.-368    	; 0x122 <A7139_WriteReg>
static void A7139_Config(void)
{
    Uint8 i;
    for(i=0; i<8; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
 292:	0f 5f       	subi	r16, 0xFF	; 255
 294:	00 31       	cpi	r16, 0x10	; 16
 296:	c9 f7       	brne	.-14     	; 0x28a <A7139_Init+0x4c>
 298:	c0 e2       	ldi	r28, 0x20	; 32
 29a:	d1 e0       	ldi	r29, 0x01	; 1
 29c:	00 e0       	ldi	r16, 0x00	; 0
        A7139_WriteReg(i, A7139Config[i]);
    for(i=0; i<16; i++)
        A7139_WritePageA(i, A7139Config_PageA[i]);
 29e:	69 91       	ld	r22, Y+
 2a0:	79 91       	ld	r23, Y+
 2a2:	80 2f       	mov	r24, r16
 2a4:	50 df       	rcall	.-352    	; 0x146 <A7139_WritePageA>
    Uint8 i;
    for(i=0; i<8; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=0; i<16; i++)
 2a6:	0f 5f       	subi	r16, 0xFF	; 255
 2a8:	00 31       	cpi	r16, 0x10	; 16
 2aa:	c9 f7       	brne	.-14     	; 0x29e <A7139_Init+0x60>
 2ac:	c0 e4       	ldi	r28, 0x40	; 64
 2ae:	d1 e0       	ldi	r29, 0x01	; 1
 2b0:	00 e0       	ldi	r16, 0x00	; 0
        A7139_WritePageA(i, A7139Config_PageA[i]);
    for(i=0; i<5; i++)
        A7139_WritePageB(i, A7139Config_PageB[i]);
 2b2:	69 91       	ld	r22, Y+
 2b4:	79 91       	ld	r23, Y+
 2b6:	80 2f       	mov	r24, r16
 2b8:	56 df       	rcall	.-340    	; 0x166 <A7139_WritePageB>
        A7139_WriteReg(i, A7139Config[i]);
    for(i=10; i<16; i++)
        A7139_WriteReg(i, A7139Config[i]);
    for(i=0; i<16; i++)
        A7139_WritePageA(i, A7139Config_PageA[i]);
    for(i=0; i<5; i++)
 2ba:	0f 5f       	subi	r16, 0xFF	; 255
 2bc:	05 30       	cpi	r16, 0x05	; 5
 2be:	c9 f7       	brne	.-14     	; 0x2b2 <A7139_Init+0x74>
 2c0:	80 e0       	ldi	r24, 0x00	; 0
 2c2:	98 e4       	ldi	r25, 0x48	; 72
 2c4:	01 97       	sbiw	r24, 0x01	; 1
 2c6:	f1 f7       	brne	.-4      	; 0x2c4 <A7139_Init+0x86>
    SPI_DATA_H;
    StrobeCmd(CMD_RF_RST);	  //reset A7139 chip
    _delay_ms(10);
    A7139_Config();			  //config A7139 chip
    _delay_ms(10);			  //for crystal stabilized
    A7139_SetCID(0x0A7139A8); //set CID code
 2c8:	68 ea       	ldi	r22, 0xA8	; 168
 2ca:	79 e3       	ldi	r23, 0x39	; 57
 2cc:	81 e7       	ldi	r24, 0x71	; 113
 2ce:	9a e0       	ldi	r25, 0x0A	; 10
 2d0:	96 df       	rcall	.-212    	; 0x1fe <A7139_SetCID>
 2d2:	83 e3       	ldi	r24, 0x33	; 51
 2d4:	97 e0       	ldi	r25, 0x07	; 7
 2d6:	01 97       	sbiw	r24, 0x01	; 1
 2d8:	f1 f7       	brne	.-4      	; 0x2d6 <A7139_Init+0x98>
    return 0;
}

static void A7139_SetFreq(float rfFreq)
{
    float  divFreq = rfFreq / 12.800f;
 2da:	c4 01       	movw	r24, r8
 2dc:	b3 01       	movw	r22, r6
 2de:	2d ec       	ldi	r18, 0xCD	; 205
 2e0:	3c ec       	ldi	r19, 0xCC	; 204
 2e2:	4c e4       	ldi	r20, 0x4C	; 76
 2e4:	51 e4       	ldi	r21, 0x41	; 65
 2e6:	78 d4       	rcall	.+2288   	; 0xbd8 <__divsf3>
 2e8:	5b 01       	movw	r10, r22
 2ea:	6c 01       	movw	r12, r24
    Uint8  intFreq = (Uint8)(divFreq); //integer part
 2ec:	dd d4       	rcall	.+2490   	; 0xca8 <__fixunssfsi>
 2ee:	e6 2e       	mov	r14, r22
    float  fltFreq = divFreq - intFreq * 1.000f; //fraction part
    Uint16 fpFreg	= (Uint16)(fltFreq * 65536);  //FP register val
    Uint16 orgVal;
    StrobeCmd(CMD_STBY); //enter stand-by mode
 2f0:	84 e1       	ldi	r24, 0x14	; 20
 2f2:	81 df       	rcall	.-254    	; 0x1f6 <StrobeCmd>
    //AFC[15:15] = 0
    orgVal = A7139Config[PLL3_REG] & 0x7FFF;
    A7139_WriteReg(PLL3_REG,orgVal);
 2f4:	83 e0       	ldi	r24, 0x03	; 3
 2f6:	60 e0       	ldi	r22, 0x00	; 0
 2f8:	70 e0       	ldi	r23, 0x00	; 0
 2fa:	13 df       	rcall	.-474    	; 0x122 <A7139_WriteReg>
    //RFC[15:12] = 0000
    orgVal = A7139Config[PLL6_REG] & 0x0FFF;
    A7139_WriteReg(PLL6_REG,orgVal);
 2fc:	86 e0       	ldi	r24, 0x06	; 6
 2fe:	60 e0       	ldi	r22, 0x00	; 0
 300:	70 e0       	ldi	r23, 0x00	; 0
 302:	0f df       	rcall	.-482    	; 0x122 <A7139_WriteReg>
    //MD1[12:12]=0,1
    if(rfFreq < 860)	//433-510
 304:	c4 01       	movw	r24, r8
 306:	b3 01       	movw	r22, r6
 308:	20 e0       	ldi	r18, 0x00	; 0
 30a:	30 e0       	ldi	r19, 0x00	; 0
 30c:	47 e5       	ldi	r20, 0x57	; 87
 30e:	54 e4       	ldi	r21, 0x44	; 68
 310:	5f d4       	rcall	.+2238   	; 0xbd0 <__cmpsf2>
 312:	88 23       	and	r24, r24
 314:	1c f4       	brge	.+6      	; 0x31c <__stack+0x1d>
 316:	60 e2       	ldi	r22, 0x20	; 32
 318:	7a e0       	ldi	r23, 0x0A	; 10
 31a:	02 c0       	rjmp	.+4      	; 0x320 <__stack+0x21>
 31c:	60 e2       	ldi	r22, 0x20	; 32
 31e:	7a e1       	ldi	r23, 0x1A	; 26
        orgVal = A7139Config[PLL4_REG] & 0xEFFF;
    else	 //868-915
        orgVal = A7139Config[PLL4_REG] | 0x1000;
    A7139_WriteReg(PLL4_REG,orgVal);
 320:	84 e0       	ldi	r24, 0x04	; 4
 322:	ff de       	rcall	.-514    	; 0x122 <A7139_WriteReg>
    //IP[8:0] = intg
    orgVal = A7139Config[PLL1_REG] & 0xFF00;
    A7139_WriteReg(PLL1_REG,orgVal|intFreq);
 324:	ff 24       	eor	r15, r15
 326:	b7 01       	movw	r22, r14
 328:	7a 60       	ori	r23, 0x0A	; 10
 32a:	81 e0       	ldi	r24, 0x01	; 1
 32c:	fa de       	rcall	.-524    	; 0x122 <A7139_WriteReg>
    //FP[15:0] =  fpFreg
    A7139_WriteReg(PLL2_REG,fpFreg);
 32e:	00 27       	eor	r16, r16
 330:	f7 fc       	sbrc	r15, 7
 332:	00 95       	com	r16
 334:	10 2f       	mov	r17, r16
 336:	c8 01       	movw	r24, r16
 338:	b7 01       	movw	r22, r14
 33a:	e4 d4       	rcall	.+2504   	; 0xd04 <__floatsisf>
 33c:	9b 01       	movw	r18, r22
 33e:	ac 01       	movw	r20, r24
 340:	c6 01       	movw	r24, r12
 342:	b5 01       	movw	r22, r10
 344:	e0 d3       	rcall	.+1984   	; 0xb06 <__subsf3>
 346:	20 e0       	ldi	r18, 0x00	; 0
 348:	30 e0       	ldi	r19, 0x00	; 0
 34a:	40 e8       	ldi	r20, 0x80	; 128
 34c:	57 e4       	ldi	r21, 0x47	; 71
 34e:	8a d5       	rcall	.+2836   	; 0xe64 <__mulsf3>
 350:	ab d4       	rcall	.+2390   	; 0xca8 <__fixunssfsi>
 352:	9b 01       	movw	r18, r22
 354:	ac 01       	movw	r20, r24
 356:	82 e0       	ldi	r24, 0x02	; 2
 358:	b9 01       	movw	r22, r18
 35a:	e3 de       	rcall	.-570    	; 0x122 <A7139_WriteReg>
    //FPA[15:0] = 0x0000
    A7139_WritePageB(IF2_PAGEB,0x0000);
 35c:	82 e0       	ldi	r24, 0x02	; 2
 35e:	60 e0       	ldi	r22, 0x00	; 0
 360:	70 e0       	ldi	r23, 0x00	; 0
 362:	01 df       	rcall	.-510    	; 0x166 <A7139_WritePageB>
 364:	80 e0       	ldi	r24, 0x00	; 0
 366:	9c e6       	ldi	r25, 0x6C	; 108
 368:	01 97       	sbiw	r24, 0x01	; 1
 36a:	f1 f7       	brne	.-4      	; 0x368 <__stack+0x69>
    Uint8 fb, fcd, fbcf;	//IF Filter
    Uint8 vb,vbcf;			//VCO Current
    Uint8 vcb, vccf;		//VCO Band
    Uint16 tmp;
    //IF calibration procedure @STB state
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0802);			//IF Filter & VCO Current Calibration
 36c:	8f e0       	ldi	r24, 0x0F	; 15
 36e:	62 ec       	ldi	r22, 0xC2	; 194
 370:	78 e2       	ldi	r23, 0x28	; 40
 372:	d7 de       	rcall	.-594    	; 0x122 <A7139_WriteReg>
    do{
        tmp = A7139_ReadReg(MODE_REG);
 374:	8f e0       	ldi	r24, 0x0F	; 15
 376:	e0 de       	rcall	.-576    	; 0x138 <A7139_ReadReg>
    }while(tmp & 0x0802);
 378:	82 70       	andi	r24, 0x02	; 2
 37a:	98 70       	andi	r25, 0x08	; 8
 37c:	89 2b       	or	r24, r25
 37e:	d1 f7       	brne	.-12     	; 0x374 <__stack+0x75>
    //for check(IF Filter)
    tmp = A7139_ReadReg(CALIBRATION_REG);
 380:	8e e0       	ldi	r24, 0x0E	; 14
 382:	da de       	rcall	.-588    	; 0x138 <A7139_ReadReg>
 384:	8c 01       	movw	r16, r24
    if(fbcf)
    {
        return ERR_CAL;
    }
    //for check(VCO Current)
    tmp = A7139_ReadPageA(VCB_PAGEA);
 386:	8a e0       	ldi	r24, 0x0A	; 10
 388:	01 df       	rcall	.-510    	; 0x18c <A7139_ReadPageA>
    vcb = tmp & 0x0F;
    vccf = (tmp>>4) & 0x01;
    if(vccf)
 38a:	f4 e0       	ldi	r31, 0x04	; 4
 38c:	96 95       	lsr	r25
 38e:	87 95       	ror	r24
 390:	fa 95       	dec	r31
 392:	e1 f7       	brne	.-8      	; 0x38c <__stack+0x8d>
 394:	e4 e0       	ldi	r30, 0x04	; 4
 396:	16 95       	lsr	r17
 398:	07 95       	ror	r16
 39a:	ea 95       	dec	r30
 39c:	e1 f7       	brne	.-8      	; 0x396 <__stack+0x97>
 39e:	80 2b       	or	r24, r16
 3a0:	80 fd       	sbrc	r24, 0
 3a2:	32 c0       	rjmp	.+100    	; 0x408 <__stack+0x109>
    {
        return ERR_CAL;
    }
    //RSSI Calibration procedure @STB state
    A7139_WriteReg(ADC_REG, 0x4C00);									//set ADC average=64
 3a4:	8c e0       	ldi	r24, 0x0C	; 12
 3a6:	60 e0       	ldi	r22, 0x00	; 0
 3a8:	7c e4       	ldi	r23, 0x4C	; 76
 3aa:	bb de       	rcall	.-650    	; 0x122 <A7139_WriteReg>
    A7139_WritePageA(WOR2_PAGEA, 0xF800);								//set RSSC_D=40us and RS_DLY=80us
 3ac:	82 e0       	ldi	r24, 0x02	; 2
 3ae:	60 e0       	ldi	r22, 0x00	; 0
 3b0:	78 ef       	ldi	r23, 0xF8	; 248
 3b2:	c9 de       	rcall	.-622    	; 0x146 <A7139_WritePageA>
    A7139_WritePageA(TX1_PAGEA, A7139Config_PageA[TX1_PAGEA] | 0xE000);	//set RC_DLY=1.5ms
 3b4:	80 e0       	ldi	r24, 0x00	; 0
 3b6:	66 e0       	ldi	r22, 0x06	; 6
 3b8:	77 ef       	ldi	r23, 0xF7	; 247
 3ba:	c5 de       	rcall	.-630    	; 0x146 <A7139_WritePageA>
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x1000);			//RSSI Calibration
 3bc:	8f e0       	ldi	r24, 0x0F	; 15
 3be:	60 ec       	ldi	r22, 0xC0	; 192
 3c0:	70 e3       	ldi	r23, 0x30	; 48
 3c2:	af de       	rcall	.-674    	; 0x122 <A7139_WriteReg>
    do{
        tmp = A7139_ReadReg(MODE_REG);
 3c4:	8f e0       	ldi	r24, 0x0F	; 15
 3c6:	b8 de       	rcall	.-656    	; 0x138 <A7139_ReadReg>
    }while(tmp & 0x1000);
 3c8:	94 fd       	sbrc	r25, 4
 3ca:	fc cf       	rjmp	.-8      	; 0x3c4 <__stack+0xc5>
    A7139_WriteReg(ADC_REG, A7139Config[ADC_REG]);
 3cc:	8c e0       	ldi	r24, 0x0C	; 12
 3ce:	60 e0       	ldi	r22, 0x00	; 0
 3d0:	74 e4       	ldi	r23, 0x44	; 68
 3d2:	a7 de       	rcall	.-690    	; 0x122 <A7139_WriteReg>
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA]);
 3d4:	82 e0       	ldi	r24, 0x02	; 2
 3d6:	60 e0       	ldi	r22, 0x00	; 0
 3d8:	78 ef       	ldi	r23, 0xF8	; 248
 3da:	b5 de       	rcall	.-662    	; 0x146 <A7139_WritePageA>
    A7139_WritePageA(TX1_PAGEA, A7139Config_PageA[TX1_PAGEA]);
 3dc:	80 e0       	ldi	r24, 0x00	; 0
 3de:	66 e0       	ldi	r22, 0x06	; 6
 3e0:	77 ef       	ldi	r23, 0xF7	; 247
 3e2:	b1 de       	rcall	.-670    	; 0x146 <A7139_WritePageA>
    //VCO calibration procedure @STB state
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0004);		// VCO Band Calibration
 3e4:	8f e0       	ldi	r24, 0x0F	; 15
 3e6:	64 ec       	ldi	r22, 0xC4	; 196
 3e8:	70 e2       	ldi	r23, 0x20	; 32
 3ea:	9b de       	rcall	.-714    	; 0x122 <A7139_WriteReg>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
 3ec:	02 e0       	ldi	r16, 0x02	; 2
    do{
        tmp = A7139_ReadReg(MODE_REG);
 3ee:	8f e0       	ldi	r24, 0x0F	; 15
 3f0:	a3 de       	rcall	.-698    	; 0x138 <A7139_ReadReg>
 3f2:	90 2f       	mov	r25, r16
 3f4:	9a 95       	dec	r25
 3f6:	f1 f7       	brne	.-4      	; 0x3f4 <__stack+0xf5>
        _delay_us(1);
    }while(tmp & 0x0004);	// for check(VCO Band)
 3f8:	82 fd       	sbrc	r24, 2
 3fa:	f9 cf       	rjmp	.-14     	; 0x3ee <__stack+0xef>

    tmp = A7139_ReadReg(CALIBRATION_REG);
 3fc:	8e e0       	ldi	r24, 0x0E	; 14
 3fe:	9c de       	rcall	.-712    	; 0x138 <A7139_ReadReg>
    vb = (tmp >>5) & 0x07;
    vbcf = (tmp >>8) & 0x01;
    if(vbcf)				// VCO Band Auto Calibration failed
 400:	90 fd       	sbrc	r25, 0
 402:	02 c0       	rjmp	.+4      	; 0x408 <__stack+0x109>
 404:	80 e0       	ldi	r24, 0x00	; 0
 406:	01 c0       	rjmp	.+2      	; 0x40a <__stack+0x10b>
 408:	84 e0       	ldi	r24, 0x04	; 4
    _delay_ms(1);
    A7139_SetFreq(rfFreq);	  //set Freq
    //A7139_SetDataRate(10);
    _delay_ms(15);
    return A7139_Cal();		  //IF and VCO calibration
}
 40a:	df 91       	pop	r29
 40c:	cf 91       	pop	r28
 40e:	1f 91       	pop	r17
 410:	0f 91       	pop	r16
 412:	ff 90       	pop	r15
 414:	ef 90       	pop	r14
 416:	df 90       	pop	r13
 418:	cf 90       	pop	r12
 41a:	bf 90       	pop	r11
 41c:	af 90       	pop	r10
 41e:	9f 90       	pop	r9
 420:	8f 90       	pop	r8
 422:	7f 90       	pop	r7
 424:	6f 90       	pop	r6
 426:	08 95       	ret

00000428 <A7139_ReadCID>:
    SPI_SCS_H;
    return 0;
}

Uint8 A7139_ReadCID(unsigned char *id)
{
 428:	ef 92       	push	r14
 42a:	ff 92       	push	r15
 42c:	0f 93       	push	r16
 42e:	1f 93       	push	r17
 430:	7c 01       	movw	r14, r24
    SPI_SCS_L;
 432:	41 98       	cbi	0x08, 1	; 8
    SPIx_WriteByte(CMD_CID_R);
 434:	80 ea       	ldi	r24, 0xA0	; 160
 436:	23 de       	rcall	.-954    	; 0x7e <SPIx_WriteByte>
    *(id++) = SPIx_ReadByte();
 438:	36 de       	rcall	.-916    	; 0xa6 <SPIx_ReadByte>
 43a:	f7 01       	movw	r30, r14
 43c:	81 93       	st	Z+, r24
 43e:	8f 01       	movw	r16, r30
    *(id++) = SPIx_ReadByte();
 440:	32 de       	rcall	.-924    	; 0xa6 <SPIx_ReadByte>
 442:	f7 01       	movw	r30, r14
 444:	81 83       	std	Z+1, r24	; 0x01
    *(id++) = SPIx_ReadByte();
 446:	2f de       	rcall	.-930    	; 0xa6 <SPIx_ReadByte>
 448:	f8 01       	movw	r30, r16
 44a:	81 83       	std	Z+1, r24	; 0x01
    *(id++) = SPIx_ReadByte();
 44c:	2c de       	rcall	.-936    	; 0xa6 <SPIx_ReadByte>
Uint8 A7139_ReadCID(unsigned char *id)
{
    SPI_SCS_L;
    SPIx_WriteByte(CMD_CID_R);
    *(id++) = SPIx_ReadByte();
    *(id++) = SPIx_ReadByte();
 44e:	0f 5f       	subi	r16, 0xFF	; 255
 450:	1f 4f       	sbci	r17, 0xFF	; 255
    *(id++) = SPIx_ReadByte();
    *(id++) = SPIx_ReadByte();
 452:	f8 01       	movw	r30, r16
 454:	81 83       	std	Z+1, r24	; 0x01
    SPI_SCS_H;
 456:	41 9a       	sbi	0x08, 1	; 8
    return 0;
}
 458:	80 e0       	ldi	r24, 0x00	; 0
 45a:	1f 91       	pop	r17
 45c:	0f 91       	pop	r16
 45e:	ff 90       	pop	r15
 460:	ef 90       	pop	r14
 462:	08 95       	ret

00000464 <A7139_ReadPID>:
Uint16 A7139_ReadPID(void)
{
    Uint16 pid;
    Uint16 pagAddr = TX2_PAGEB << 7;
    pagAddr|=A7139Config[CRYSTAL_REG] & 0xF7CF;
    A7139_WriteReg(CRYSTAL_REG, pagAddr);
 464:	87 e0       	ldi	r24, 0x07	; 7
 466:	61 e0       	ldi	r22, 0x01	; 1
 468:	70 e0       	ldi	r23, 0x00	; 0
 46a:	5b de       	rcall	.-842    	; 0x122 <A7139_WriteReg>
    pid = A7139_ReadReg(PAGEB_REG);
 46c:	89 e0       	ldi	r24, 0x09	; 9
 46e:	64 de       	rcall	.-824    	; 0x138 <A7139_ReadReg>
    return pid;
}
 470:	08 95       	ret

00000472 <A7139_SetDataRate>:

Uint8 A7139_SetDataRate(Uint8 datRate)
{
 472:	1f 93       	push	r17
 474:	18 2f       	mov	r17, r24
    //enter stand by mode
    StrobeCmd(CMD_STBY);
 476:	84 e1       	ldi	r24, 0x14	; 20
 478:	be de       	rcall	.-644    	; 0x1f6 <StrobeCmd>
    //set xs[0:0] = 0 to disable XTAL
    A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] & 0xFFFE );
 47a:	87 e0       	ldi	r24, 0x07	; 7
 47c:	60 e1       	ldi	r22, 0x10	; 16
 47e:	70 e0       	ldi	r23, 0x00	; 0
 480:	50 de       	rcall	.-864    	; 0x122 <A7139_WriteReg>
    switch(datRate)
 482:	12 33       	cpi	r17, 0x32	; 50
 484:	c9 f0       	breq	.+50     	; 0x4b8 <A7139_SetDataRate+0x46>
 486:	13 33       	cpi	r17, 0x33	; 51
 488:	28 f4       	brcc	.+10     	; 0x494 <A7139_SetDataRate+0x22>
 48a:	12 30       	cpi	r17, 0x02	; 2
 48c:	41 f0       	breq	.+16     	; 0x49e <A7139_SetDataRate+0x2c>
 48e:	1a 30       	cpi	r17, 0x0A	; 10
 490:	f9 f4       	brne	.+62     	; 0x4d0 <A7139_SetDataRate+0x5e>
 492:	09 c0       	rjmp	.+18     	; 0x4a6 <A7139_SetDataRate+0x34>
 494:	14 36       	cpi	r17, 0x64	; 100
 496:	a1 f0       	breq	.+40     	; 0x4c0 <A7139_SetDataRate+0x4e>
 498:	16 39       	cpi	r17, 0x96	; 150
 49a:	d1 f4       	brne	.+52     	; 0x4d0 <A7139_SetDataRate+0x5e>
 49c:	1f c0       	rjmp	.+62     	; 0x4dc <A7139_SetDataRate+0x6a>
    case 2:
    {
        //CSC[2:0]=[011],Fcsck=3.2MHz
        //IFBW[3:2]=[00],50kHz
        //SDR[15:9]=0x18,DCK=2Kps
        A7139_WriteReg(SYSTEMCLOCK_REG,0x3023);
 49e:	80 e0       	ldi	r24, 0x00	; 0
 4a0:	63 e2       	ldi	r22, 0x23	; 35
 4a2:	70 e3       	ldi	r23, 0x30	; 48
 4a4:	03 c0       	rjmp	.+6      	; 0x4ac <A7139_SetDataRate+0x3a>
    case 10:
    {
        //CSC[2:0]=[011],Fcsck=3.2MHz
        //IFBW[3:2]=[00],50kHz
        //SDR[15:9]=0x04,DCK=10Kps
        A7139_WriteReg(SYSTEMCLOCK_REG,0x0823);
 4a6:	80 e0       	ldi	r24, 0x00	; 0
 4a8:	63 e2       	ldi	r22, 0x23	; 35
 4aa:	78 e0       	ldi	r23, 0x08	; 8
 4ac:	3a de       	rcall	.-908    	; 0x122 <A7139_WriteReg>
        A7139_WriteReg(RX1_REG,0x18D0);
 4ae:	8a e0       	ldi	r24, 0x0A	; 10
 4b0:	60 ed       	ldi	r22, 0xD0	; 208
 4b2:	78 e1       	ldi	r23, 0x18	; 24
 4b4:	36 de       	rcall	.-916    	; 0x122 <A7139_WriteReg>
 4b6:	12 c0       	rjmp	.+36     	; 0x4dc <A7139_SetDataRate+0x6a>
    case 50:
    {
        //CSC[2:0]=[011],Fcsck=3.2MHz
        //IFBW[3:2]=[00],100Kps
        //SDR[15:9]=0x00,DCK=50kHz
        A7139_WriteReg(SYSTEMCLOCK_REG,0x0023);
 4b8:	80 e0       	ldi	r24, 0x00	; 0
 4ba:	63 e2       	ldi	r22, 0x23	; 35
 4bc:	70 e0       	ldi	r23, 0x00	; 0
 4be:	f6 cf       	rjmp	.-20     	; 0x4ac <A7139_SetDataRate+0x3a>
    case 100:
    {
        //CSC[2:0]=[001] ,Fcsck=6.4MHz
        //IFBW[3:2]=[01],50kHz
        //SDR[15:9]=0x00,DCK=100Kps
        A7139_WriteReg(SYSTEMCLOCK_REG,0x0021);
 4c0:	80 e0       	ldi	r24, 0x00	; 0
 4c2:	61 e2       	ldi	r22, 0x21	; 33
 4c4:	70 e0       	ldi	r23, 0x00	; 0
 4c6:	2d de       	rcall	.-934    	; 0x122 <A7139_WriteReg>
        A7139_WriteReg(RX1_REG,0x18D4);
 4c8:	8a e0       	ldi	r24, 0x0A	; 10
 4ca:	64 ed       	ldi	r22, 0xD4	; 212
 4cc:	78 e1       	ldi	r23, 0x18	; 24
 4ce:	f2 cf       	rjmp	.-28     	; 0x4b4 <A7139_SetDataRate+0x42>
        //DMOS=1,IFBW=150KHz
    }
        break;
    default:
        // set xs[0:0] = 1 to open XTAL
        A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] | 0x0001 );
 4d0:	87 e0       	ldi	r24, 0x07	; 7
 4d2:	61 e1       	ldi	r22, 0x11	; 17
 4d4:	70 e0       	ldi	r23, 0x00	; 0
 4d6:	25 de       	rcall	.-950    	; 0x122 <A7139_WriteReg>
 4d8:	81 e0       	ldi	r24, 0x01	; 1
 4da:	09 c0       	rjmp	.+18     	; 0x4ee <A7139_SetDataRate+0x7c>
        return ERR_PARAM;
    }
    // set xs[0:0] = 1 to enable XTAL
    A7139_WriteReg(CRYSTAL_REG,A7139Config[CRYSTAL_REG] | 0x0001 );
 4dc:	87 e0       	ldi	r24, 0x07	; 7
 4de:	61 e1       	ldi	r22, 0x11	; 17
 4e0:	70 e0       	ldi	r23, 0x00	; 0
 4e2:	1f de       	rcall	.-962    	; 0x122 <A7139_WriteReg>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 4e4:	80 e0       	ldi	r24, 0x00	; 0
 4e6:	98 e4       	ldi	r25, 0x48	; 72
 4e8:	01 97       	sbiw	r24, 0x01	; 1
 4ea:	f1 f7       	brne	.-4      	; 0x4e8 <A7139_SetDataRate+0x76>
 4ec:	80 e0       	ldi	r24, 0x00	; 0
    _delay_ms(10);
    return 0;
}
 4ee:	1f 91       	pop	r17
 4f0:	08 95       	ret

000004f2 <A7139_WriteFIFO>:

void A7139_WriteFIFO(unsigned char *buf,unsigned char len)
{
 4f2:	ff 92       	push	r15
 4f4:	0f 93       	push	r16
 4f6:	1f 93       	push	r17
 4f8:	cf 93       	push	r28
 4fa:	df 93       	push	r29
 4fc:	18 2f       	mov	r17, r24
 4fe:	09 2f       	mov	r16, r25
 500:	f6 2e       	mov	r15, r22
    Uint8 i;
    StrobeCmd(CMD_TFR);			// 重置Tx数据指针位置
 502:	80 e6       	ldi	r24, 0x60	; 96
 504:	78 de       	rcall	.-784    	; 0x1f6 <StrobeCmd>
    SPI_SCS_L;
 506:	41 98       	cbi	0x08, 1	; 8
    SPIx_WriteByte(CMD_FIFO_W);	// 送出“写FIFO缓存区”的命令
 508:	80 e4       	ldi	r24, 0x40	; 64
 50a:	b9 dd       	rcall	.-1166   	; 0x7e <SPIx_WriteByte>
 50c:	21 2f       	mov	r18, r17
 50e:	30 2f       	mov	r19, r16
 510:	c9 01       	movw	r24, r18
 512:	ec 01       	movw	r28, r24
 514:	10 e0       	ldi	r17, 0x00	; 0
 516:	03 c0       	rjmp	.+6      	; 0x51e <A7139_WriteFIFO+0x2c>
    for(i=0; i <len; i++)
        SPIx_WriteByte(buf[i]);
 518:	89 91       	ld	r24, Y+
 51a:	b1 dd       	rcall	.-1182   	; 0x7e <SPIx_WriteByte>
{
    Uint8 i;
    StrobeCmd(CMD_TFR);			// 重置Tx数据指针位置
    SPI_SCS_L;
    SPIx_WriteByte(CMD_FIFO_W);	// 送出“写FIFO缓存区”的命令
    for(i=0; i <len; i++)
 51c:	1f 5f       	subi	r17, 0xFF	; 255
 51e:	1f 15       	cp	r17, r15
 520:	d8 f3       	brcs	.-10     	; 0x518 <A7139_WriteFIFO+0x26>
        SPIx_WriteByte(buf[i]);
    SPI_SCS_H;
 522:	41 9a       	sbi	0x08, 1	; 8
}
 524:	df 91       	pop	r29
 526:	cf 91       	pop	r28
 528:	1f 91       	pop	r17
 52a:	0f 91       	pop	r16
 52c:	ff 90       	pop	r15
 52e:	08 95       	ret

00000530 <A7139_ReadFIFO>:


unsigned char A7139_ReadFIFO(unsigned char* buf)
{
 530:	0f 93       	push	r16
 532:	1f 93       	push	r17
 534:	cf 93       	push	r28
 536:	df 93       	push	r29
 538:	ec 01       	movw	r28, r24
    unsigned char i=0;
    unsigned char len = 0;
    unsigned char temp = 0;
    StrobeCmd(CMD_RFR);				// 重置Rx数据指针位置
 53a:	80 ee       	ldi	r24, 0xE0	; 224
 53c:	5c de       	rcall	.-840    	; 0x1f6 <StrobeCmd>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
 53e:	8c e0       	ldi	r24, 0x0C	; 12
 540:	8a 95       	dec	r24
 542:	f1 f7       	brne	.-4      	; 0x540 <A7139_ReadFIFO+0x10>
    _delay_us(5);
    SPI_SCS_L;
 544:	41 98       	cbi	0x08, 1	; 8
    SPIx_WriteByte(CMD_FIFO_R);		// 送出“读FIFO缓存区”的命令
 546:	80 ec       	ldi	r24, 0xC0	; 192
 548:	9a dd       	rcall	.-1228   	; 0x7e <SPIx_WriteByte>
    temp = SPIx_ReadByte();			// pack head
 54a:	ad dd       	rcall	.-1190   	; 0xa6 <SPIx_ReadByte>
    if(temp == 0xFC)
 54c:	8c 3f       	cpi	r24, 0xFC	; 252
 54e:	11 f0       	breq	.+4      	; 0x554 <A7139_ReadFIFO+0x24>
 550:	00 e0       	ldi	r16, 0x00	; 0
 552:	0f c0       	rjmp	.+30     	; 0x572 <A7139_ReadFIFO+0x42>
    {	
		buf[i++]=temp;
 554:	88 83       	st	Y, r24
        len = SPIx_ReadByte();		// pack data lenght
 556:	a7 dd       	rcall	.-1202   	; 0xa6 <SPIx_ReadByte>
 558:	08 2f       	mov	r16, r24
		buf[i++]=len;
 55a:	89 83       	std	Y+1, r24	; 0x01
        if(len > 0 && len < 16)
 55c:	81 50       	subi	r24, 0x01	; 1
 55e:	8f 30       	cpi	r24, 0x0F	; 15
 560:	40 f4       	brcc	.+16     	; 0x572 <A7139_ReadFIFO+0x42>
 562:	12 e0       	ldi	r17, 0x02	; 2
 564:	03 c0       	rjmp	.+6      	; 0x56c <A7139_ReadFIFO+0x3c>
        {
            for(; i <len; i++)	
                buf[i] = SPIx_ReadByte();	// 从A7139内部的FIFO缓冲区中读取数据
 566:	9f dd       	rcall	.-1218   	; 0xa6 <SPIx_ReadByte>
 568:	89 83       	std	Y+1, r24	; 0x01
		buf[i++]=temp;
        len = SPIx_ReadByte();		// pack data lenght
		buf[i++]=len;
        if(len > 0 && len < 16)
        {
            for(; i <len; i++)	
 56a:	1f 5f       	subi	r17, 0xFF	; 255
 56c:	21 96       	adiw	r28, 0x01	; 1
 56e:	10 17       	cp	r17, r16
 570:	d0 f3       	brcs	.-12     	; 0x566 <A7139_ReadFIFO+0x36>
                buf[i] = SPIx_ReadByte();	// 从A7139内部的FIFO缓冲区中读取数据
        }
    }
    SPI_SCS_H;
 572:	41 9a       	sbi	0x08, 1	; 8
    return len;
}
 574:	80 2f       	mov	r24, r16
 576:	df 91       	pop	r29
 578:	cf 91       	pop	r28
 57a:	1f 91       	pop	r17
 57c:	0f 91       	pop	r16
 57e:	08 95       	ret

00000580 <A7139_SetPackLen>:

Uint8 A7139_SetPackLen(Uint8 len)
{
 580:	0f 93       	push	r16
 582:	1f 93       	push	r17
 584:	08 2f       	mov	r16, r24
    Uint16 pagVal;
    StrobeCmd(CMD_STBY);
 586:	84 e1       	ldi	r24, 0x14	; 20
 588:	36 de       	rcall	.-916    	; 0x1f6 <StrobeCmd>
    //FEP[7:0]
    pagVal = A7139Config_PageA[FIFO_PAGEA] & 0xFF00;
    A7139_WritePageA(FIFO_PAGEA,pagVal|(len-1));
 58a:	10 e0       	ldi	r17, 0x00	; 0
 58c:	01 50       	subi	r16, 0x01	; 1
 58e:	10 40       	sbci	r17, 0x00	; 0
 590:	8d e0       	ldi	r24, 0x0D	; 13
 592:	b8 01       	movw	r22, r16
 594:	d8 dd       	rcall	.-1104   	; 0x146 <A7139_WritePageA>
    //FEP[13:8]
    pagVal = A7139Config_PageA[VCB_PAGEA] & 0xC0FF;
    A7139_WritePageA(VCB_PAGEA,pagVal);
 596:	8a e0       	ldi	r24, 0x0A	; 10
 598:	64 e0       	ldi	r22, 0x04	; 4
 59a:	70 e0       	ldi	r23, 0x00	; 0
 59c:	d4 dd       	rcall	.-1112   	; 0x146 <A7139_WritePageA>
    return 0;
}
 59e:	80 e0       	ldi	r24, 0x00	; 0
 5a0:	1f 91       	pop	r17
 5a2:	0f 91       	pop	r16
 5a4:	08 95       	ret

000005a6 <A7139_IsBatteryLow>:

Uint8 A7139_IsBatteryLow(Uint8 low2_x)
{
 5a6:	1f 93       	push	r17
 5a8:	18 2f       	mov	r17, r24
    Uint16 pagVal;
    if(low2_x<0 || low2_x>7)
 5aa:	88 30       	cpi	r24, 0x08	; 8
 5ac:	88 f4       	brcc	.+34     	; 0x5d0 <A7139_IsBatteryLow+0x2a>
        return ERR_PARAM;
    StrobeCmd(CMD_STBY);
 5ae:	84 e1       	ldi	r24, 0x14	; 20
 5b0:	22 de       	rcall	.-956    	; 0x1f6 <StrobeCmd>
    //BVT[3:1] BDS[0:0]
    pagVal= A7139Config[PM_PAGEA] & 0xFFF0;
    A7139_WritePageA(PM_PAGEA,pagVal | (low2_x << 1) | 0x01);
 5b2:	61 2f       	mov	r22, r17
 5b4:	70 e0       	ldi	r23, 0x00	; 0
 5b6:	66 0f       	add	r22, r22
 5b8:	77 1f       	adc	r23, r23
 5ba:	61 62       	ori	r22, 0x21	; 33
 5bc:	7a 60       	ori	r23, 0x0A	; 10
 5be:	84 e0       	ldi	r24, 0x04	; 4
 5c0:	c2 dd       	rcall	.-1148   	; 0x146 <A7139_WritePageA>
 5c2:	88 e1       	ldi	r24, 0x18	; 24
 5c4:	8a 95       	dec	r24
 5c6:	f1 f7       	brne	.-4      	; 0x5c4 <A7139_IsBatteryLow+0x1e>
    _delay_us(10); //delay 5us at least
    //read VBD[7:7]
    return !((A7139_ReadPageA(WOR1_PAGEA) & 0x0080) >> 7);
 5c8:	81 e0       	ldi	r24, 0x01	; 1
 5ca:	e0 dd       	rcall	.-1088   	; 0x18c <A7139_ReadPageA>
 5cc:	90 e0       	ldi	r25, 0x00	; 0
 5ce:	87 ff       	sbrs	r24, 7
 5d0:	91 e0       	ldi	r25, 0x01	; 1
}
 5d2:	89 2f       	mov	r24, r25
 5d4:	1f 91       	pop	r17
 5d6:	08 95       	ret

000005d8 <A7139_GetRSSI>:

Uint8 A7139_GetRSSI(void)
{	
 5d8:	cf 93       	push	r28
 5da:	df 93       	push	r29
    Uint16  rssi;
    Uint16 t_retry = 0xFFFF;
    StrobeCmd(CMD_RX);
 5dc:	88 e1       	ldi	r24, 0x18	; 24
 5de:	0b de       	rcall	.-1002   	; 0x1f6 <StrobeCmd>
    A7139_WriteReg(ADC_REG,A7139Config[ADC_REG] & 0xFCFF);
 5e0:	8c e0       	ldi	r24, 0x0C	; 12
 5e2:	60 e0       	ldi	r22, 0x00	; 0
 5e4:	74 e4       	ldi	r23, 0x44	; 68
 5e6:	9d dd       	rcall	.-1222   	; 0x122 <A7139_WriteReg>
    A7139_WriteReg(MODE_REG,A7139_ReadReg(MODE_REG) | 0x0001);	// ADCM[0:0] = 1
 5e8:	8f e0       	ldi	r24, 0x0F	; 15
 5ea:	a6 dd       	rcall	.-1204   	; 0x138 <A7139_ReadReg>
 5ec:	bc 01       	movw	r22, r24
 5ee:	61 60       	ori	r22, 0x01	; 1
 5f0:	8f e0       	ldi	r24, 0x0F	; 15
 5f2:	97 dd       	rcall	.-1234   	; 0x122 <A7139_WriteReg>
 5f4:	cf ef       	ldi	r28, 0xFF	; 255
 5f6:	df ef       	ldi	r29, 0xFF	; 255
    do{
        rssi = A7139_ReadReg(MODE_REG) & 0x0001; //ADCM auto clear when measurement done
 5f8:	8f e0       	ldi	r24, 0x0F	; 15
 5fa:	9e dd       	rcall	.-1220   	; 0x138 <A7139_ReadReg>

    }while(t_retry-- && rssi);
 5fc:	21 97       	sbiw	r28, 0x01	; 1
 5fe:	9f ef       	ldi	r25, 0xFF	; 255
 600:	cf 3f       	cpi	r28, 0xFF	; 255
 602:	d9 07       	cpc	r29, r25
 604:	11 f0       	breq	.+4      	; 0x60a <A7139_GetRSSI+0x32>
 606:	80 fd       	sbrc	r24, 0
 608:	f7 cf       	rjmp	.-18     	; 0x5f8 <A7139_GetRSSI+0x20>
    if(t_retry>0)
 60a:	cd 2b       	or	r28, r29
 60c:	19 f4       	brne	.+6      	; 0x614 <A7139_GetRSSI+0x3c>
 60e:	c0 e0       	ldi	r28, 0x00	; 0
 610:	d0 e0       	ldi	r29, 0x00	; 0
 612:	04 c0       	rjmp	.+8      	; 0x61c <A7139_GetRSSI+0x44>
        rssi=(A7139_ReadReg(RX2_REG) & 0x01FF);  //ADCO[8:0]: RSSI value
 614:	8b e0       	ldi	r24, 0x0B	; 11
 616:	90 dd       	rcall	.-1248   	; 0x138 <A7139_ReadReg>
 618:	ec 01       	movw	r28, r24
 61a:	d1 70       	andi	r29, 0x01	; 1
    else
        rssi = ERR_GET_RSSI;
    StrobeCmd(CMD_STBY);
 61c:	84 e1       	ldi	r24, 0x14	; 20
 61e:	eb dd       	rcall	.-1066   	; 0x1f6 <StrobeCmd>
    return rssi;
}
 620:	8c 2f       	mov	r24, r28
 622:	df 91       	pop	r29
 624:	cf 91       	pop	r28
 626:	08 95       	ret

00000628 <A7139_WOT>:

Uint8 A7139_WOT(void)
{
    if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 628:	bb dd       	rcall	.-1162   	; 0x1a0 <A7139_RCOSC_Cal>
 62a:	84 30       	cpi	r24, 0x04	; 4
 62c:	99 f0       	breq	.+38     	; 0x654 <A7139_WOT+0x2c>
        return ERR_RCOSC_CAL;
    StrobeCmd(CMD_STBY);
 62e:	84 e1       	ldi	r24, 0x14	; 20
 630:	e2 dd       	rcall	.-1084   	; 0x1f6 <StrobeCmd>
    //GIO1=FSYNC, GIO2=WTR
    A7139_WritePageA(GIO_PAGEA, 0x0045);
 632:	88 e0       	ldi	r24, 0x08	; 8
 634:	65 e4       	ldi	r22, 0x45	; 69
 636:	70 e0       	ldi	r23, 0x00	; 0
 638:	86 dd       	rcall	.-1268   	; 0x146 <A7139_WritePageA>
    //setup WOT Sleep time
    A7139_WritePageA(WOR1_PAGEA, 0x027f);
 63a:	81 e0       	ldi	r24, 0x01	; 1
 63c:	6f e7       	ldi	r22, 0x7F	; 127
 63e:	72 e0       	ldi	r23, 0x02	; 2
 640:	82 dd       	rcall	.-1276   	; 0x146 <A7139_WritePageA>
    //WMODE=1 select WOT function
    A7139_WriteReg(PIN_REG, A7139Config[PIN_REG] | 0x0400);
 642:	8d e0       	ldi	r24, 0x0D	; 13
 644:	60 e0       	ldi	r22, 0x00	; 0
 646:	7c e0       	ldi	r23, 0x0C	; 12
 648:	6c dd       	rcall	.-1320   	; 0x122 <A7139_WriteReg>
    //WORE=1 to enable WOT function
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);
 64a:	8f e0       	ldi	r24, 0x0F	; 15
 64c:	60 ec       	ldi	r22, 0xC0	; 192
 64e:	72 e2       	ldi	r23, 0x22	; 34
 650:	68 dd       	rcall	.-1328   	; 0x122 <A7139_WriteReg>
 652:	80 e0       	ldi	r24, 0x00	; 0
    //while(1); //注意此处为死循环，代码只为演示之用，用户必须按业务实际逻辑进行需改
    return 0;
}
 654:	08 95       	ret

00000656 <A7139_WOR_BySync>:

Uint8 A7139_WOR_BySync(void)
{
    StrobeCmd(CMD_STBY);		//GIO1=FSYNC, GIO2=WTR
 656:	84 e1       	ldi	r24, 0x14	; 20
 658:	ce dd       	rcall	.-1124   	; 0x1f6 <StrobeCmd>
    A7139_WritePageA(GIO_PAGEA, 0x0045);
 65a:	88 e0       	ldi	r24, 0x08	; 8
 65c:	65 e4       	ldi	r22, 0x45	; 69
 65e:	70 e0       	ldi	r23, 0x00	; 0
 660:	72 dd       	rcall	.-1308   	; 0x146 <A7139_WritePageA>
    A7139_WritePageA(WOR1_PAGEA, 0xFF06);	//setup WOR Sleep time and Rx time  active:15.6ms sleep:554ms
 662:	81 e0       	ldi	r24, 0x01	; 1
 664:	66 e0       	ldi	r22, 0x06	; 6
 666:	7f ef       	ldi	r23, 0xFF	; 255
 668:	6e dd       	rcall	.-1316   	; 0x146 <A7139_WritePageA>
    if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 66a:	9a dd       	rcall	.-1228   	; 0x1a0 <A7139_RCOSC_Cal>
 66c:	84 30       	cpi	r24, 0x04	; 4
 66e:	49 f0       	breq	.+18     	; 0x682 <A7139_WOR_BySync+0x2c>
        return ERR_RCOSC_CAL;
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0010);	//enable RC OSC & WOR by sync
 670:	82 e0       	ldi	r24, 0x02	; 2
 672:	60 e1       	ldi	r22, 0x10	; 16
 674:	78 ef       	ldi	r23, 0xF8	; 248
 676:	67 dd       	rcall	.-1330   	; 0x146 <A7139_WritePageA>
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);
 678:	8f e0       	ldi	r24, 0x0F	; 15
 67a:	60 ec       	ldi	r22, 0xC0	; 192
 67c:	72 e2       	ldi	r23, 0x22	; 34
 67e:	51 dd       	rcall	.-1374   	; 0x122 <A7139_WriteReg>
 680:	80 e0       	ldi	r24, 0x00	; 0

    return 0;
}
 682:	08 95       	ret

00000684 <A7139_WOR_ByPreamble>:

Uint8 A7139_WOR_ByPreamble(void)
{
    StrobeCmd(CMD_STBY);
 684:	84 e1       	ldi	r24, 0x14	; 20
 686:	b7 dd       	rcall	.-1170   	; 0x1f6 <StrobeCmd>
 688:	81 e3       	ldi	r24, 0x31	; 49
 68a:	8a 95       	dec	r24
 68c:	f1 f7       	brne	.-4      	; 0x68a <A7139_WOR_ByPreamble+0x6>
    _delay_us(20);
    //	A7139_WritePageA(GIO_PAGEA, 0x004D);	//GIO1=PMDO, GIO2=WTR
    A7139_WritePageA(GIO_PAGEA, 0x0047);	// 0043
 68e:	88 e0       	ldi	r24, 0x08	; 8
 690:	67 e4       	ldi	r22, 0x47	; 71
 692:	70 e0       	ldi	r23, 0x00	; 0
 694:	58 dd       	rcall	.-1360   	; 0x146 <A7139_WritePageA>
    //Real WOR Active Period = (WOR_AC[5:0]+1) x 244us,XTAL and Regulator Settling Time
    //Note : Be aware that Xtal settling time requirement includes initial tolerance,
    //       temperature drift, aging and crystal loading.
    A7139_WritePageA(WOR1_PAGEA, 0x9860);	//setup WOR Sleep time and Rx time	active:9.5ms sleep:758ms
 696:	81 e0       	ldi	r24, 0x01	; 1
 698:	60 e6       	ldi	r22, 0x60	; 96
 69a:	78 e9       	ldi	r23, 0x98	; 152
 69c:	54 dd       	rcall	.-1368   	; 0x146 <A7139_WritePageA>
    //RC Oscillator Calibration
    if(A7139_RCOSC_Cal()==ERR_RCOSC_CAL)
 69e:	80 dd       	rcall	.-1280   	; 0x1a0 <A7139_RCOSC_Cal>
 6a0:	84 30       	cpi	r24, 0x04	; 4
 6a2:	49 f0       	breq	.+18     	; 0x6b6 <A7139_WOR_ByPreamble+0x32>
        return ERR_RCOSC_CAL;
    A7139_WritePageA(WOR2_PAGEA, A7139Config_PageA[WOR2_PAGEA] | 0x0030);	// enable RC OSC & WOR by preamble
 6a4:	82 e0       	ldi	r24, 0x02	; 2
 6a6:	60 e3       	ldi	r22, 0x30	; 48
 6a8:	78 ef       	ldi	r23, 0xF8	; 248
 6aa:	4d dd       	rcall	.-1382   	; 0x146 <A7139_WritePageA>
    A7139_WriteReg(MODE_REG, A7139Config[MODE_REG] | 0x0200);				// WORE=1 to enable WOR function
 6ac:	8f e0       	ldi	r24, 0x0F	; 15
 6ae:	60 ec       	ldi	r22, 0xC0	; 192
 6b0:	72 e2       	ldi	r23, 0x22	; 34
 6b2:	37 dd       	rcall	.-1426   	; 0x122 <A7139_WriteReg>
 6b4:	80 e0       	ldi	r24, 0x00	; 0

    return 0;
}
 6b6:	08 95       	ret

000006b8 <A7139_SetPowerLevel>:

Uint8 A7139_SetPowerLevel(Uint8 pwrLev)
{
 6b8:	1f 93       	push	r17
 6ba:	18 2f       	mov	r17, r24
    Uint16 pagVal= A7139Config_PageB[TX2_PAGEB] & 0xFF80;
    StrobeCmd(CMD_STBY);
 6bc:	84 e1       	ldi	r24, 0x14	; 20
 6be:	9b dd       	rcall	.-1226   	; 0x1f6 <StrobeCmd>
 6c0:	81 e3       	ldi	r24, 0x31	; 49
 6c2:	8a 95       	dec	r24
 6c4:	f1 f7       	brne	.-4      	; 0x6c2 <A7139_SetPowerLevel+0xa>
    _delay_us(20);
    switch(pwrLev)
 6c6:	e1 2f       	mov	r30, r17
 6c8:	f0 e0       	ldi	r31, 0x00	; 0
 6ca:	e9 30       	cpi	r30, 0x09	; 9
 6cc:	f1 05       	cpc	r31, r1
 6ce:	18 f4       	brcc	.+6      	; 0x6d6 <A7139_SetPowerLevel+0x1e>
 6d0:	e6 5e       	subi	r30, 0xE6	; 230
 6d2:	ff 4f       	sbci	r31, 0xFF	; 255
 6d4:	09 94       	ijmp
 6d6:	81 e0       	ldi	r24, 0x01	; 1
 6d8:	25 c0       	rjmp	.+74     	; 0x724 <A7139_SetPowerLevel+0x6c>
    {
    case 0:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x01);	//-1.1dBm
 6da:	80 e0       	ldi	r24, 0x00	; 0
 6dc:	61 e0       	ldi	r22, 0x01	; 1
 6de:	73 e0       	ldi	r23, 0x03	; 3
 6e0:	1f c0       	rjmp	.+62     	; 0x720 <A7139_SetPowerLevel+0x68>
        break;
    case 1:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x09);	//1.2dBm
 6e2:	80 e0       	ldi	r24, 0x00	; 0
 6e4:	69 e0       	ldi	r22, 0x09	; 9
 6e6:	73 e0       	ldi	r23, 0x03	; 3
 6e8:	1b c0       	rjmp	.+54     	; 0x720 <A7139_SetPowerLevel+0x68>
        break;
    case 2:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x0A);	//4.8dBm
 6ea:	80 e0       	ldi	r24, 0x00	; 0
 6ec:	6a e0       	ldi	r22, 0x0A	; 10
 6ee:	73 e0       	ldi	r23, 0x03	; 3
 6f0:	17 c0       	rjmp	.+46     	; 0x720 <A7139_SetPowerLevel+0x68>
        break;
    case 3:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x61);	//6.7dBm
 6f2:	80 e0       	ldi	r24, 0x00	; 0
 6f4:	61 e6       	ldi	r22, 0x61	; 97
 6f6:	73 e0       	ldi	r23, 0x03	; 3
 6f8:	13 c0       	rjmp	.+38     	; 0x720 <A7139_SetPowerLevel+0x68>
        break;
    case 4:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x2A);	//10.9dBm
 6fa:	80 e0       	ldi	r24, 0x00	; 0
 6fc:	6a e2       	ldi	r22, 0x2A	; 42
 6fe:	73 e0       	ldi	r23, 0x03	; 3
 700:	0f c0       	rjmp	.+30     	; 0x720 <A7139_SetPowerLevel+0x68>
        break;
    case 5:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x1C);	//13.2dBm
 702:	80 e0       	ldi	r24, 0x00	; 0
 704:	6c e1       	ldi	r22, 0x1C	; 28
 706:	73 e0       	ldi	r23, 0x03	; 3
 708:	0b c0       	rjmp	.+22     	; 0x720 <A7139_SetPowerLevel+0x68>
        break;
    case 6:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x26);	//18dBm
 70a:	80 e0       	ldi	r24, 0x00	; 0
 70c:	66 e2       	ldi	r22, 0x26	; 38
 70e:	73 e0       	ldi	r23, 0x03	; 3
 710:	07 c0       	rjmp	.+14     	; 0x720 <A7139_SetPowerLevel+0x68>
        break;
    case 7:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x3E);	//20dBm
 712:	80 e0       	ldi	r24, 0x00	; 0
 714:	6e e3       	ldi	r22, 0x3E	; 62
 716:	73 e0       	ldi	r23, 0x03	; 3
 718:	03 c0       	rjmp	.+6      	; 0x720 <A7139_SetPowerLevel+0x68>
        break;
    case 8:
        A7139_WritePageB(TX2_PAGEB, pagVal| 0x5F);  //21dBm
 71a:	80 e0       	ldi	r24, 0x00	; 0
 71c:	6f e5       	ldi	r22, 0x5F	; 95
 71e:	73 e0       	ldi	r23, 0x03	; 3
 720:	22 dd       	rcall	.-1468   	; 0x166 <A7139_WritePageB>
 722:	80 e0       	ldi	r24, 0x00	; 0
        break;
    default:
        return ERR_PARAM;
    }
    return 0;
}
 724:	1f 91       	pop	r17
 726:	08 95       	ret

00000728 <PortInit>:
#define T0_ON	{ TCCR0B|=1<<CS02; TIMSK0|=1<<TOIE0;}
#define T0_OFF	{ TCCR0B=0; TIMSK0&=~1<<TOIE0;}

void PortInit(void)
{
    DDRB = 0B00000100;		// PB0->GIO2
 728:	84 e0       	ldi	r24, 0x04	; 4
 72a:	84 b9       	out	0x04, r24	; 4
    PORTB= 0B00000000;
 72c:	15 b8       	out	0x05, r1	; 5
    PINB = 0x00;
 72e:	13 b8       	out	0x03, r1	; 3

    DDRD = 0B00000000;		// PD2->GIO1
 730:	1a b8       	out	0x0a, r1	; 10
    PORTD= 0B00000000;
 732:	1b b8       	out	0x0b, r1	; 11
    PIND = 0x00;
 734:	19 b8       	out	0x09, r1	; 9

    DDRC = 0B00000111;			
 736:	87 e0       	ldi	r24, 0x07	; 7
 738:	87 b9       	out	0x07, r24	; 7
    PORTC= 0B00000000;
 73a:	18 b8       	out	0x08, r1	; 8
    PINC = 0x00;
 73c:	16 b8       	out	0x06, r1	; 6
}
 73e:	08 95       	ret

00000740 <UartInit>:

void UartInit(void)
{
    UBRR0H = (F_CPU / BAUD / 16 - 1) / 256;
 740:	10 92 c5 00 	sts	0x00C5, r1
    UBRR0L = (F_CPU / BAUD / 16 - 1) % 256;
 744:	83 e0       	ldi	r24, 0x03	; 3
 746:	80 93 c4 00 	sts	0x00C4, r24
    UCSR0B = 1<<RXEN0 | 1<<TXEN0 | 1<<RXCIE0;
 74a:	88 e9       	ldi	r24, 0x98	; 152
 74c:	80 93 c1 00 	sts	0x00C1, r24
    UCSR0C = 1<<UCSZ00 | 1<<UCSZ01;
 750:	86 e0       	ldi	r24, 0x06	; 6
 752:	80 93 c2 00 	sts	0x00C2, r24
}
 756:	08 95       	ret

00000758 <U0Send>:
	}
    return A7139_ReadFIFO(buf);
}

void U0Send(unsigned char* data,unsigned char len)
{
 758:	58 2f       	mov	r21, r24
 75a:	28 2f       	mov	r18, r24
 75c:	39 2f       	mov	r19, r25
 75e:	f9 01       	movw	r30, r18
 760:	07 c0       	rjmp	.+14     	; 0x770 <U0Send+0x18>
    unsigned char i;
    for(i=0; i<len; i++)
    {
        while(!(UCSR0A & (1 << UDRE0)));
 762:	80 91 c0 00 	lds	r24, 0x00C0
 766:	85 ff       	sbrs	r24, 5
 768:	fc cf       	rjmp	.-8      	; 0x762 <U0Send+0xa>
        UDR0 = *(data++);
 76a:	81 91       	ld	r24, Z+
 76c:	80 93 c6 00 	sts	0x00C6, r24
}

void U0Send(unsigned char* data,unsigned char len)
{
    unsigned char i;
    for(i=0; i<len; i++)
 770:	8e 2f       	mov	r24, r30
 772:	85 1b       	sub	r24, r21
 774:	86 17       	cp	r24, r22
 776:	a8 f3       	brcs	.-22     	; 0x762 <U0Send+0xa>
    {
        while(!(UCSR0A & (1 << UDRE0)));
        UDR0 = *(data++);
    }
}
 778:	08 95       	ret

0000077a <__vector_18>:
		memset(uBuf,0x00,U0Count);
	U0Count = 0;
}

ISR(USART_RX_vect)
{
 77a:	1f 92       	push	r1
 77c:	0f 92       	push	r0
 77e:	0f b6       	in	r0, 0x3f	; 63
 780:	0f 92       	push	r0
 782:	11 24       	eor	r1, r1
 784:	8f 93       	push	r24
 786:	9f 93       	push	r25
 788:	ef 93       	push	r30
 78a:	ff 93       	push	r31
	T2_ON;
 78c:	80 91 b1 00 	lds	r24, 0x00B1
 790:	85 60       	ori	r24, 0x05	; 5
 792:	80 93 b1 00 	sts	0x00B1, r24
 796:	80 91 70 00 	lds	r24, 0x0070
 79a:	81 60       	ori	r24, 0x01	; 1
 79c:	80 93 70 00 	sts	0x0070, r24
 7a0:	10 92 b2 00 	sts	0x00B2, r1
    unsigned char tmp;
    tmp = UDR0;
 7a4:	90 91 c6 00 	lds	r25, 0x00C6
    uBuf[U0Count++] = tmp;
 7a8:	80 91 67 01 	lds	r24, 0x0167
 7ac:	e8 2f       	mov	r30, r24
 7ae:	f0 e0       	ldi	r31, 0x00	; 0
 7b0:	ed 5a       	subi	r30, 0xAD	; 173
 7b2:	fe 4f       	sbci	r31, 0xFE	; 254
 7b4:	90 83       	st	Z, r25
 7b6:	8f 5f       	subi	r24, 0xFF	; 255
 7b8:	80 93 67 01 	sts	0x0167, r24
    if(U0Count >= 16)
 7bc:	80 91 67 01 	lds	r24, 0x0167
 7c0:	80 31       	cpi	r24, 0x10	; 16
 7c2:	10 f0       	brcs	.+4      	; 0x7c8 <__vector_18+0x4e>
        U0Count = 0;
 7c4:	10 92 67 01 	sts	0x0167, r1
	
}
 7c8:	ff 91       	pop	r31
 7ca:	ef 91       	pop	r30
 7cc:	9f 91       	pop	r25
 7ce:	8f 91       	pop	r24
 7d0:	0f 90       	pop	r0
 7d2:	0f be       	out	0x3f, r0	; 63
 7d4:	0f 90       	pop	r0
 7d6:	1f 90       	pop	r1
 7d8:	18 95       	reti

000007da <__vector_16>:
volatile unsigned char total = 15;
unsigned char count = 0;
volatile unsigned char T0Flag = 0;

ISR(TIMER0_OVF_vect)		// 8.85ms
{
 7da:	1f 92       	push	r1
 7dc:	0f 92       	push	r0
 7de:	0f b6       	in	r0, 0x3f	; 63
 7e0:	0f 92       	push	r0
 7e2:	11 24       	eor	r1, r1
 7e4:	8f 93       	push	r24
 7e6:	9f 93       	push	r25
    if(count++ > total)
 7e8:	80 91 69 01 	lds	r24, 0x0169
 7ec:	90 91 51 01 	lds	r25, 0x0151
 7f0:	8f 5f       	subi	r24, 0xFF	; 255
 7f2:	80 93 69 01 	sts	0x0169, r24
 7f6:	81 50       	subi	r24, 0x01	; 1
 7f8:	98 17       	cp	r25, r24
 7fa:	a8 f4       	brcc	.+42     	; 0x826 <__vector_16+0x4c>
    {
        count = 0;
 7fc:	10 92 69 01 	sts	0x0169, r1
        if(T0Flag)			// 接收间隔
 800:	80 91 6a 01 	lds	r24, 0x016A
 804:	88 23       	and	r24, r24
 806:	11 f0       	breq	.+4      	; 0x80c <__vector_16+0x32>
            total = 6;
 808:	86 e0       	ldi	r24, 0x06	; 6
 80a:	01 c0       	rjmp	.+2      	; 0x80e <__vector_16+0x34>
        else
            total = 15;
 80c:	8f e0       	ldi	r24, 0x0F	; 15
 80e:	80 93 51 01 	sts	0x0151, r24
        T0Flag ^= 0x01;
 812:	80 91 6a 01 	lds	r24, 0x016A
 816:	91 e0       	ldi	r25, 0x01	; 1
 818:	89 27       	eor	r24, r25
 81a:	80 93 6a 01 	sts	0x016A, r24
		LED_BLINK;
 81e:	88 b1       	in	r24, 0x08	; 8
 820:	94 e0       	ldi	r25, 0x04	; 4
 822:	89 27       	eor	r24, r25
 824:	88 b9       	out	0x08, r24	; 8
    }
}
 826:	9f 91       	pop	r25
 828:	8f 91       	pop	r24
 82a:	0f 90       	pop	r0
 82c:	0f be       	out	0x3f, r0	; 63
 82e:	0f 90       	pop	r0
 830:	1f 90       	pop	r1
 832:	18 95       	reti

00000834 <StopScan>:

volatile unsigned char t1Count = 0;
void StopScan(void)
{
	T1_OFF;
 834:	10 92 81 00 	sts	0x0081, r1
 838:	ef e6       	ldi	r30, 0x6F	; 111
 83a:	f0 e0       	ldi	r31, 0x00	; 0
 83c:	80 81       	ld	r24, Z
 83e:	8e 7f       	andi	r24, 0xFE	; 254
 840:	80 83       	st	Z, r24
	T0_OFF;
 842:	15 bc       	out	0x25, r1	; 37
 844:	ee e6       	ldi	r30, 0x6E	; 110
 846:	f0 e0       	ldi	r31, 0x00	; 0
 848:	80 81       	ld	r24, Z
 84a:	8e 7f       	andi	r24, 0xFE	; 254
 84c:	80 83       	st	Z, r24
	T0Flag = sFlag = 0;
 84e:	10 92 52 01 	sts	0x0152, r1
 852:	80 91 52 01 	lds	r24, 0x0152
 856:	80 93 6a 01 	sts	0x016A, r24
	LED_OFF;
 85a:	42 98       	cbi	0x08, 2	; 8
	t1Count=0;
 85c:	10 92 6b 01 	sts	0x016B, r1
}
 860:	08 95       	ret

00000862 <__vector_13>:

ISR(TIMER1_OVF_vect)		// 18s
{
 862:	1f 92       	push	r1
 864:	0f 92       	push	r0
 866:	0f b6       	in	r0, 0x3f	; 63
 868:	0f 92       	push	r0
 86a:	11 24       	eor	r1, r1
 86c:	2f 93       	push	r18
 86e:	3f 93       	push	r19
 870:	4f 93       	push	r20
 872:	5f 93       	push	r21
 874:	6f 93       	push	r22
 876:	7f 93       	push	r23
 878:	8f 93       	push	r24
 87a:	9f 93       	push	r25
 87c:	af 93       	push	r26
 87e:	bf 93       	push	r27
 880:	ef 93       	push	r30
 882:	ff 93       	push	r31
	if(t1Count++ > 0)
 884:	80 91 6b 01 	lds	r24, 0x016B
 888:	8f 5f       	subi	r24, 0xFF	; 255
 88a:	80 93 6b 01 	sts	0x016B, r24
 88e:	81 50       	subi	r24, 0x01	; 1
 890:	09 f0       	breq	.+2      	; 0x894 <__vector_13+0x32>
		StopScan();
 892:	d0 df       	rcall	.-96     	; 0x834 <StopScan>
}
 894:	ff 91       	pop	r31
 896:	ef 91       	pop	r30
 898:	bf 91       	pop	r27
 89a:	af 91       	pop	r26
 89c:	9f 91       	pop	r25
 89e:	8f 91       	pop	r24
 8a0:	7f 91       	pop	r23
 8a2:	6f 91       	pop	r22
 8a4:	5f 91       	pop	r21
 8a6:	4f 91       	pop	r20
 8a8:	3f 91       	pop	r19
 8aa:	2f 91       	pop	r18
 8ac:	0f 90       	pop	r0
 8ae:	0f be       	out	0x3f, r0	; 63
 8b0:	0f 90       	pop	r0
 8b2:	1f 90       	pop	r1
 8b4:	18 95       	reti

000008b6 <__vector_9>:
volatile unsigned char U0Count = 0;

volatile unsigned char U0Ready = 0;

ISR(TIMER2_OVF_vect)			// UART0 timeout
{
 8b6:	1f 92       	push	r1
 8b8:	0f 92       	push	r0
 8ba:	0f b6       	in	r0, 0x3f	; 63
 8bc:	0f 92       	push	r0
 8be:	11 24       	eor	r1, r1
 8c0:	2f 93       	push	r18
 8c2:	3f 93       	push	r19
 8c4:	4f 93       	push	r20
 8c6:	5f 93       	push	r21
 8c8:	6f 93       	push	r22
 8ca:	7f 93       	push	r23
 8cc:	8f 93       	push	r24
 8ce:	9f 93       	push	r25
 8d0:	af 93       	push	r26
 8d2:	bf 93       	push	r27
 8d4:	ef 93       	push	r30
 8d6:	ff 93       	push	r31
    T2_OFF;
 8d8:	10 92 b1 00 	sts	0x00B1, r1
 8dc:	80 91 70 00 	lds	r24, 0x0070
 8e0:	8e 7f       	andi	r24, 0xFE	; 254
 8e2:	80 93 70 00 	sts	0x0070, r24
	if(U0Count == 7)
 8e6:	80 91 67 01 	lds	r24, 0x0167
 8ea:	87 30       	cpi	r24, 0x07	; 7
 8ec:	61 f4       	brne	.+24     	; 0x906 <__vector_9+0x50>
	{
		memcpy(tBuf,uBuf,7);
 8ee:	aa e4       	ldi	r26, 0x4A	; 74
 8f0:	b1 e0       	ldi	r27, 0x01	; 1
 8f2:	e3 e5       	ldi	r30, 0x53	; 83
 8f4:	f1 e0       	ldi	r31, 0x01	; 1
 8f6:	01 90       	ld	r0, Z+
 8f8:	0d 92       	st	X+, r0
 8fa:	81 50       	subi	r24, 0x01	; 1
 8fc:	e1 f7       	brne	.-8      	; 0x8f6 <__vector_9+0x40>
		U0Ready = 1;
 8fe:	81 e0       	ldi	r24, 0x01	; 1
 900:	80 93 68 01 	sts	0x0168, r24
 904:	09 c0       	rjmp	.+18     	; 0x918 <__vector_9+0x62>
	}
	else
		memset(uBuf,0x00,U0Count);
 906:	40 91 67 01 	lds	r20, 0x0167
 90a:	23 e5       	ldi	r18, 0x53	; 83
 90c:	31 e0       	ldi	r19, 0x01	; 1
 90e:	c9 01       	movw	r24, r18
 910:	60 e0       	ldi	r22, 0x00	; 0
 912:	70 e0       	ldi	r23, 0x00	; 0
 914:	50 e0       	ldi	r21, 0x00	; 0
 916:	09 d3       	rcall	.+1554   	; 0xf2a <memset>
	U0Count = 0;
 918:	10 92 67 01 	sts	0x0167, r1
}
 91c:	ff 91       	pop	r31
 91e:	ef 91       	pop	r30
 920:	bf 91       	pop	r27
 922:	af 91       	pop	r26
 924:	9f 91       	pop	r25
 926:	8f 91       	pop	r24
 928:	7f 91       	pop	r23
 92a:	6f 91       	pop	r22
 92c:	5f 91       	pop	r21
 92e:	4f 91       	pop	r20
 930:	3f 91       	pop	r19
 932:	2f 91       	pop	r18
 934:	0f 90       	pop	r0
 936:	0f be       	out	0x3f, r0	; 63
 938:	0f 90       	pop	r0
 93a:	1f 90       	pop	r1
 93c:	18 95       	reti

0000093e <RecvData>:
    _delay_us(10);
    while(GIO2);
}
volatile unsigned char sFlag = 0;
unsigned char RecvData(unsigned char *buf)
{
 93e:	cf 93       	push	r28
 940:	df 93       	push	r29
 942:	ec 01       	movw	r28, r24
    StrobeCmd(CMD_RX);
 944:	88 e1       	ldi	r24, 0x18	; 24
 946:	57 dc       	rcall	.-1874   	; 0x1f6 <StrobeCmd>
 948:	88 e1       	ldi	r24, 0x18	; 24
 94a:	8a 95       	dec	r24
 94c:	f1 f7       	brne	.-4      	; 0x94a <RecvData+0xc>
 94e:	04 c0       	rjmp	.+8      	; 0x958 <RecvData+0x1a>
    _delay_us(10);
    while(GIO2)
	{
		if(sFlag==0)
 950:	80 91 52 01 	lds	r24, 0x0152
 954:	88 23       	and	r24, r24
 956:	21 f0       	breq	.+8      	; 0x960 <RecvData+0x22>
volatile unsigned char sFlag = 0;
unsigned char RecvData(unsigned char *buf)
{
    StrobeCmd(CMD_RX);
    _delay_us(10);
    while(GIO2)
 958:	18 99       	sbic	0x03, 0	; 3
 95a:	fa cf       	rjmp	.-12     	; 0x950 <RecvData+0x12>
	{
		if(sFlag==0)
			return 0;
	}
    return A7139_ReadFIFO(buf);
 95c:	ce 01       	movw	r24, r28
 95e:	e8 dd       	rcall	.-1072   	; 0x530 <A7139_ReadFIFO>
}
 960:	df 91       	pop	r29
 962:	cf 91       	pop	r28
 964:	08 95       	ret

00000966 <A7139Send>:
    UCSR0C = 1<<UCSZ00 | 1<<UCSZ01;
}

void A7139Send(unsigned char *buf,unsigned char len)
{
    A7139_WriteFIFO(buf,len);
 966:	c5 dd       	rcall	.-1142   	; 0x4f2 <A7139_WriteFIFO>
    StrobeCmd(CMD_TX);
 968:	8a e1       	ldi	r24, 0x1A	; 26
 96a:	45 dc       	rcall	.-1910   	; 0x1f6 <StrobeCmd>
 96c:	88 e1       	ldi	r24, 0x18	; 24
 96e:	8a 95       	dec	r24
 970:	f1 f7       	brne	.-4      	; 0x96e <A7139Send+0x8>
    _delay_us(10);
    while(GIO2);
 972:	18 99       	sbic	0x03, 0	; 3
 974:	fe cf       	rjmp	.-4      	; 0x972 <A7139Send+0xc>
}
 976:	08 95       	ret

00000978 <main>:
	if(t1Count++ > 0)
		StopScan();
}

int main(void)
{
 978:	df 92       	push	r13
 97a:	ef 92       	push	r14
 97c:	ff 92       	push	r15
 97e:	0f 93       	push	r16
 980:	1f 93       	push	r17
 982:	df 93       	push	r29
 984:	cf 93       	push	r28
 986:	cd b7       	in	r28, 0x3d	; 61
 988:	de b7       	in	r29, 0x3e	; 62
 98a:	64 97       	sbiw	r28, 0x14	; 20
 98c:	0f b6       	in	r0, 0x3f	; 63
 98e:	f8 94       	cli
 990:	de bf       	out	0x3e, r29	; 62
 992:	0f be       	out	0x3f, r0	; 63
 994:	cd bf       	out	0x3d, r28	; 61
	unsigned char rBuf[16] = {0};
 996:	fe 01       	movw	r30, r28
 998:	35 96       	adiw	r30, 0x05	; 5
 99a:	80 e1       	ldi	r24, 0x10	; 16
 99c:	df 01       	movw	r26, r30
 99e:	1d 92       	st	X+, r1
 9a0:	8a 95       	dec	r24
 9a2:	e9 f7       	brne	.-6      	; 0x99e <main+0x26>
    unsigned char tmp = 0;
	unsigned char rLen = 0;
	unsigned char cid[4] = {0};
 9a4:	19 82       	std	Y+1, r1	; 0x01
 9a6:	1a 82       	std	Y+2, r1	; 0x02
 9a8:	1b 82       	std	Y+3, r1	; 0x03
 9aa:	1c 82       	std	Y+4, r1	; 0x04
	unsigned char bcf = 0;
    cli();
 9ac:	f8 94       	cli
    PortInit();
 9ae:	bc de       	rcall	.-648    	; 0x728 <PortInit>
    PINC = 0x00;
}

void UartInit(void)
{
    UBRR0H = (F_CPU / BAUD / 16 - 1) / 256;
 9b0:	10 92 c5 00 	sts	0x00C5, r1
    UBRR0L = (F_CPU / BAUD / 16 - 1) % 256;
 9b4:	83 e0       	ldi	r24, 0x03	; 3
 9b6:	80 93 c4 00 	sts	0x00C4, r24
    UCSR0B = 1<<RXEN0 | 1<<TXEN0 | 1<<RXCIE0;
 9ba:	88 e9       	ldi	r24, 0x98	; 152
 9bc:	80 93 c1 00 	sts	0x00C1, r24
    UCSR0C = 1<<UCSZ00 | 1<<UCSZ01;
 9c0:	86 e0       	ldi	r24, 0x06	; 6
 9c2:	80 93 c2 00 	sts	0x00C2, r24
	unsigned char cid[4] = {0};
	unsigned char bcf = 0;
    cli();
    PortInit();
    UartInit();
	LED_BLINK;
 9c6:	88 b1       	in	r24, 0x08	; 8
 9c8:	94 e0       	ldi	r25, 0x04	; 4
 9ca:	89 27       	eor	r24, r25
 9cc:	88 b9       	out	0x08, r24	; 8
 9ce:	80 ed       	ldi	r24, 0xD0	; 208
 9d0:	97 e0       	ldi	r25, 0x07	; 7
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 9d2:	28 eb       	ldi	r18, 0xB8	; 184
 9d4:	30 e0       	ldi	r19, 0x00	; 0
 9d6:	f9 01       	movw	r30, r18
 9d8:	31 97       	sbiw	r30, 0x01	; 1
 9da:	f1 f7       	brne	.-4      	; 0x9d8 <main+0x60>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 9dc:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 9de:	d9 f7       	brne	.-10     	; 0x9d6 <main+0x5e>
	_delay_ms(200);
	LED_BLINK;
 9e0:	88 b1       	in	r24, 0x08	; 8
 9e2:	94 e0       	ldi	r25, 0x04	; 4
 9e4:	89 27       	eor	r24, r25
 9e6:	88 b9       	out	0x08, r24	; 8
 9e8:	08 eb       	ldi	r16, 0xB8	; 184
 9ea:	10 e0       	ldi	r17, 0x00	; 0
	
    do
    {
        tmp = A7139_Init(470.001f); 		// A7139初始化
 9ec:	61 e2       	ldi	r22, 0x21	; 33
 9ee:	70 e0       	ldi	r23, 0x00	; 0
 9f0:	8b ee       	ldi	r24, 0xEB	; 235
 9f2:	93 e4       	ldi	r25, 0x43	; 67
 9f4:	24 dc       	rcall	.-1976   	; 0x23e <A7139_Init>
 9f6:	28 ee       	ldi	r18, 0xE8	; 232
 9f8:	33 e0       	ldi	r19, 0x03	; 3
 9fa:	f8 01       	movw	r30, r16
 9fc:	31 97       	sbiw	r30, 0x01	; 1
 9fe:	f1 f7       	brne	.-4      	; 0x9fc <main+0x84>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 a00:	21 50       	subi	r18, 0x01	; 1
 a02:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 a04:	d1 f7       	brne	.-12     	; 0x9fa <main+0x82>
        _delay_ms(100);
    }while(tmp);
 a06:	88 23       	and	r24, r24
 a08:	89 f7       	brne	.-30     	; 0x9ec <main+0x74>
    A7139_SetPowerLevel(8);		// 功率设置函数，参数范围0-8，0最小功率，8功率最大
 a0a:	88 e0       	ldi	r24, 0x08	; 8
 a0c:	55 de       	rcall	.-854    	; 0x6b8 <A7139_SetPowerLevel>
    A7139_SetPackLen(7);
 a0e:	87 e0       	ldi	r24, 0x07	; 7
 a10:	b7 dd       	rcall	.-1170   	; 0x580 <A7139_SetPackLen>
	A7139_ReadCID(cid);
 a12:	ce 01       	movw	r24, r28
 a14:	01 96       	adiw	r24, 0x01	; 1
 a16:	08 dd       	rcall	.-1520   	; 0x428 <A7139_ReadCID>
//	U0Send(cid,4);
	sei();
 a18:	78 94       	sei
 a1a:	00 e0       	ldi	r16, 0x00	; 0
				StrobeCmd(CMD_RX);
				while(!GIO1 && T0Flag);
				{
					if(T0Flag)
					{
						if((rLen=RecvData(rBuf))>0)
 a1c:	85 e0       	ldi	r24, 0x05	; 5
 a1e:	e8 2e       	mov	r14, r24
 a20:	f1 2c       	mov	r15, r1
 a22:	ec 0e       	add	r14, r28
 a24:	fd 1e       	adc	r15, r29
					bcf = 0;
				else
					bcf = 1;
				T1_ON;
				T0_ON;
				sFlag = 1;
 a26:	dd 24       	eor	r13, r13
 a28:	d3 94       	inc	r13
//	U0Send(cid,4);
	sei();

    while(1)
    {
		if(sFlag)
 a2a:	80 91 52 01 	lds	r24, 0x0152
 a2e:	88 23       	and	r24, r24
 a30:	29 f5       	brne	.+74     	; 0xa7c <main+0x104>
 a32:	2c c0       	rjmp	.+88     	; 0xa8c <main+0x114>
		{
			while(T0Flag)
			{
				StrobeCmd(CMD_RX);
 a34:	88 e1       	ldi	r24, 0x18	; 24
 a36:	df db       	rcall	.-2114   	; 0x1f6 <StrobeCmd>
				while(!GIO1 && T0Flag);
 a38:	4a 99       	sbic	0x09, 2	; 9
 a3a:	04 c0       	rjmp	.+8      	; 0xa44 <main+0xcc>
 a3c:	80 91 6a 01 	lds	r24, 0x016A
 a40:	88 23       	and	r24, r24
 a42:	d1 f7       	brne	.-12     	; 0xa38 <main+0xc0>
				{
					if(T0Flag)
 a44:	80 91 6a 01 	lds	r24, 0x016A
 a48:	88 23       	and	r24, r24
 a4a:	b1 f0       	breq	.+44     	; 0xa78 <main+0x100>
					{
						if((rLen=RecvData(rBuf))>0)
 a4c:	c7 01       	movw	r24, r14
 a4e:	77 df       	rcall	.-274    	; 0x93e <RecvData>
 a50:	18 2f       	mov	r17, r24
 a52:	88 23       	and	r24, r24
 a54:	89 f0       	breq	.+34     	; 0xa78 <main+0x100>
						{
							if(rLen==7)
 a56:	87 30       	cpi	r24, 0x07	; 7
 a58:	79 f4       	brne	.+30     	; 0xa78 <main+0x100>
							{
								if(rBuf[0]==0xFC && rBuf[6]==0xFF)
 a5a:	8d 81       	ldd	r24, Y+5	; 0x05
 a5c:	8c 3f       	cpi	r24, 0xFC	; 252
 a5e:	61 f4       	brne	.+24     	; 0xa78 <main+0x100>
 a60:	8b 85       	ldd	r24, Y+11	; 0x0b
 a62:	8f 3f       	cpi	r24, 0xFF	; 255
 a64:	49 f4       	brne	.+18     	; 0xa78 <main+0x100>
								{
									U0Send(rBuf,rLen);
 a66:	c7 01       	movw	r24, r14
 a68:	67 e0       	ldi	r22, 0x07	; 7
 a6a:	76 de       	rcall	.-788    	; 0x758 <U0Send>
									memset(rBuf,0x00,rLen);
 a6c:	f7 01       	movw	r30, r14
 a6e:	11 92       	st	Z+, r1
 a70:	1a 95       	dec	r17
 a72:	e9 f7       	brne	.-6      	; 0xa6e <main+0xf6>
									if(bcf)
 a74:	01 11       	cpse	r16, r1
										StopScan();
 a76:	de de       	rcall	.-580    	; 0x834 <StopScan>
								}
							}
						}
					}
				}
				StrobeCmd(CMD_STBY);
 a78:	84 e1       	ldi	r24, 0x14	; 20
 a7a:	bd db       	rcall	.-2182   	; 0x1f6 <StrobeCmd>

    while(1)
    {
		if(sFlag)
		{
			while(T0Flag)
 a7c:	80 91 6a 01 	lds	r24, 0x016A
 a80:	88 23       	and	r24, r24
 a82:	c1 f6       	brne	.-80     	; 0xa34 <main+0xbc>
						}
					}
				}
				StrobeCmd(CMD_STBY);
			}
			A7139Send(tBuf,7);
 a84:	8a e4       	ldi	r24, 0x4A	; 74
 a86:	91 e0       	ldi	r25, 0x01	; 1
 a88:	67 e0       	ldi	r22, 0x07	; 7
 a8a:	6d df       	rcall	.-294    	; 0x966 <A7139Send>
		}
		if(U0Ready)
 a8c:	80 91 68 01 	lds	r24, 0x0168
 a90:	88 23       	and	r24, r24
 a92:	59 f2       	breq	.-106    	; 0xa2a <main+0xb2>
		{
			if(tBuf[0]==0xFE && tBuf[6]==0xFF && tBuf[1]==0x07)
 a94:	80 91 4a 01 	lds	r24, 0x014A
 a98:	8e 3f       	cpi	r24, 0xFE	; 254
 a9a:	91 f5       	brne	.+100    	; 0xb00 <main+0x188>
 a9c:	80 91 50 01 	lds	r24, 0x0150
 aa0:	8f 3f       	cpi	r24, 0xFF	; 255
 aa2:	71 f5       	brne	.+92     	; 0xb00 <main+0x188>
 aa4:	80 91 4b 01 	lds	r24, 0x014B
 aa8:	87 30       	cpi	r24, 0x07	; 7
 aaa:	51 f5       	brne	.+84     	; 0xb00 <main+0x188>
			{
				if(tBuf[2]==0xFF && tBuf[3]==0xFF && tBuf[4]==0xFF && tBuf[5]==0xFF)
 aac:	80 91 4c 01 	lds	r24, 0x014C
 ab0:	8f 3f       	cpi	r24, 0xFF	; 255
 ab2:	69 f4       	brne	.+26     	; 0xace <main+0x156>
 ab4:	80 91 4d 01 	lds	r24, 0x014D
 ab8:	8f 3f       	cpi	r24, 0xFF	; 255
 aba:	49 f4       	brne	.+18     	; 0xace <main+0x156>
 abc:	80 91 4e 01 	lds	r24, 0x014E
 ac0:	8f 3f       	cpi	r24, 0xFF	; 255
 ac2:	29 f4       	brne	.+10     	; 0xace <main+0x156>
 ac4:	00 e0       	ldi	r16, 0x00	; 0
 ac6:	80 91 4f 01 	lds	r24, 0x014F
 aca:	8f 3f       	cpi	r24, 0xFF	; 255
 acc:	09 f0       	breq	.+2      	; 0xad0 <main+0x158>
 ace:	01 e0       	ldi	r16, 0x01	; 1
					bcf = 0;
				else
					bcf = 1;
				T1_ON;
 ad0:	80 91 81 00 	lds	r24, 0x0081
 ad4:	85 60       	ori	r24, 0x05	; 5
 ad6:	80 93 81 00 	sts	0x0081, r24
 ada:	80 91 6f 00 	lds	r24, 0x006F
 ade:	81 60       	ori	r24, 0x01	; 1
 ae0:	80 93 6f 00 	sts	0x006F, r24
 ae4:	10 92 85 00 	sts	0x0085, r1
 ae8:	10 92 84 00 	sts	0x0084, r1
				T0_ON;
 aec:	85 b5       	in	r24, 0x25	; 37
 aee:	84 60       	ori	r24, 0x04	; 4
 af0:	85 bd       	out	0x25, r24	; 37
 af2:	80 91 6e 00 	lds	r24, 0x006E
 af6:	81 60       	ori	r24, 0x01	; 1
 af8:	80 93 6e 00 	sts	0x006E, r24
				sFlag = 1;
 afc:	d0 92 52 01 	sts	0x0152, r13
			}
			U0Ready = 0;
 b00:	10 92 68 01 	sts	0x0168, r1
 b04:	92 cf       	rjmp	.-220    	; 0xa2a <main+0xb2>

00000b06 <__subsf3>:
 b06:	50 58       	subi	r21, 0x80	; 128

00000b08 <__addsf3>:
 b08:	bb 27       	eor	r27, r27
 b0a:	aa 27       	eor	r26, r26
 b0c:	0e d0       	rcall	.+28     	; 0xb2a <__addsf3x>
 b0e:	70 c1       	rjmp	.+736    	; 0xdf0 <__fp_round>
 b10:	61 d1       	rcall	.+706    	; 0xdd4 <__fp_pscA>
 b12:	30 f0       	brcs	.+12     	; 0xb20 <__addsf3+0x18>
 b14:	66 d1       	rcall	.+716    	; 0xde2 <__fp_pscB>
 b16:	20 f0       	brcs	.+8      	; 0xb20 <__addsf3+0x18>
 b18:	31 f4       	brne	.+12     	; 0xb26 <__addsf3+0x1e>
 b1a:	9f 3f       	cpi	r25, 0xFF	; 255
 b1c:	11 f4       	brne	.+4      	; 0xb22 <__addsf3+0x1a>
 b1e:	1e f4       	brtc	.+6      	; 0xb26 <__addsf3+0x1e>
 b20:	56 c1       	rjmp	.+684    	; 0xdce <__fp_nan>
 b22:	0e f4       	brtc	.+2      	; 0xb26 <__addsf3+0x1e>
 b24:	e0 95       	com	r30
 b26:	e7 fb       	bst	r30, 7
 b28:	4c c1       	rjmp	.+664    	; 0xdc2 <__fp_inf>

00000b2a <__addsf3x>:
 b2a:	e9 2f       	mov	r30, r25
 b2c:	72 d1       	rcall	.+740    	; 0xe12 <__fp_split3>
 b2e:	80 f3       	brcs	.-32     	; 0xb10 <__addsf3+0x8>
 b30:	ba 17       	cp	r27, r26
 b32:	62 07       	cpc	r22, r18
 b34:	73 07       	cpc	r23, r19
 b36:	84 07       	cpc	r24, r20
 b38:	95 07       	cpc	r25, r21
 b3a:	18 f0       	brcs	.+6      	; 0xb42 <__addsf3x+0x18>
 b3c:	71 f4       	brne	.+28     	; 0xb5a <__addsf3x+0x30>
 b3e:	9e f5       	brtc	.+102    	; 0xba6 <__addsf3x+0x7c>
 b40:	8a c1       	rjmp	.+788    	; 0xe56 <__fp_zero>
 b42:	0e f4       	brtc	.+2      	; 0xb46 <__addsf3x+0x1c>
 b44:	e0 95       	com	r30
 b46:	0b 2e       	mov	r0, r27
 b48:	ba 2f       	mov	r27, r26
 b4a:	a0 2d       	mov	r26, r0
 b4c:	0b 01       	movw	r0, r22
 b4e:	b9 01       	movw	r22, r18
 b50:	90 01       	movw	r18, r0
 b52:	0c 01       	movw	r0, r24
 b54:	ca 01       	movw	r24, r20
 b56:	a0 01       	movw	r20, r0
 b58:	11 24       	eor	r1, r1
 b5a:	ff 27       	eor	r31, r31
 b5c:	59 1b       	sub	r21, r25
 b5e:	99 f0       	breq	.+38     	; 0xb86 <__addsf3x+0x5c>
 b60:	59 3f       	cpi	r21, 0xF9	; 249
 b62:	50 f4       	brcc	.+20     	; 0xb78 <__addsf3x+0x4e>
 b64:	50 3e       	cpi	r21, 0xE0	; 224
 b66:	68 f1       	brcs	.+90     	; 0xbc2 <__addsf3x+0x98>
 b68:	1a 16       	cp	r1, r26
 b6a:	f0 40       	sbci	r31, 0x00	; 0
 b6c:	a2 2f       	mov	r26, r18
 b6e:	23 2f       	mov	r18, r19
 b70:	34 2f       	mov	r19, r20
 b72:	44 27       	eor	r20, r20
 b74:	58 5f       	subi	r21, 0xF8	; 248
 b76:	f3 cf       	rjmp	.-26     	; 0xb5e <__addsf3x+0x34>
 b78:	46 95       	lsr	r20
 b7a:	37 95       	ror	r19
 b7c:	27 95       	ror	r18
 b7e:	a7 95       	ror	r26
 b80:	f0 40       	sbci	r31, 0x00	; 0
 b82:	53 95       	inc	r21
 b84:	c9 f7       	brne	.-14     	; 0xb78 <__addsf3x+0x4e>
 b86:	7e f4       	brtc	.+30     	; 0xba6 <__addsf3x+0x7c>
 b88:	1f 16       	cp	r1, r31
 b8a:	ba 0b       	sbc	r27, r26
 b8c:	62 0b       	sbc	r22, r18
 b8e:	73 0b       	sbc	r23, r19
 b90:	84 0b       	sbc	r24, r20
 b92:	ba f0       	brmi	.+46     	; 0xbc2 <__addsf3x+0x98>
 b94:	91 50       	subi	r25, 0x01	; 1
 b96:	a1 f0       	breq	.+40     	; 0xbc0 <__addsf3x+0x96>
 b98:	ff 0f       	add	r31, r31
 b9a:	bb 1f       	adc	r27, r27
 b9c:	66 1f       	adc	r22, r22
 b9e:	77 1f       	adc	r23, r23
 ba0:	88 1f       	adc	r24, r24
 ba2:	c2 f7       	brpl	.-16     	; 0xb94 <__addsf3x+0x6a>
 ba4:	0e c0       	rjmp	.+28     	; 0xbc2 <__addsf3x+0x98>
 ba6:	ba 0f       	add	r27, r26
 ba8:	62 1f       	adc	r22, r18
 baa:	73 1f       	adc	r23, r19
 bac:	84 1f       	adc	r24, r20
 bae:	48 f4       	brcc	.+18     	; 0xbc2 <__addsf3x+0x98>
 bb0:	87 95       	ror	r24
 bb2:	77 95       	ror	r23
 bb4:	67 95       	ror	r22
 bb6:	b7 95       	ror	r27
 bb8:	f7 95       	ror	r31
 bba:	9e 3f       	cpi	r25, 0xFE	; 254
 bbc:	08 f0       	brcs	.+2      	; 0xbc0 <__addsf3x+0x96>
 bbe:	b3 cf       	rjmp	.-154    	; 0xb26 <__addsf3+0x1e>
 bc0:	93 95       	inc	r25
 bc2:	88 0f       	add	r24, r24
 bc4:	08 f0       	brcs	.+2      	; 0xbc8 <__addsf3x+0x9e>
 bc6:	99 27       	eor	r25, r25
 bc8:	ee 0f       	add	r30, r30
 bca:	97 95       	ror	r25
 bcc:	87 95       	ror	r24
 bce:	08 95       	ret

00000bd0 <__cmpsf2>:
 bd0:	d4 d0       	rcall	.+424    	; 0xd7a <__fp_cmp>
 bd2:	08 f4       	brcc	.+2      	; 0xbd6 <__cmpsf2+0x6>
 bd4:	81 e0       	ldi	r24, 0x01	; 1
 bd6:	08 95       	ret

00000bd8 <__divsf3>:
 bd8:	0c d0       	rcall	.+24     	; 0xbf2 <__divsf3x>
 bda:	0a c1       	rjmp	.+532    	; 0xdf0 <__fp_round>
 bdc:	02 d1       	rcall	.+516    	; 0xde2 <__fp_pscB>
 bde:	40 f0       	brcs	.+16     	; 0xbf0 <__divsf3+0x18>
 be0:	f9 d0       	rcall	.+498    	; 0xdd4 <__fp_pscA>
 be2:	30 f0       	brcs	.+12     	; 0xbf0 <__divsf3+0x18>
 be4:	21 f4       	brne	.+8      	; 0xbee <__divsf3+0x16>
 be6:	5f 3f       	cpi	r21, 0xFF	; 255
 be8:	19 f0       	breq	.+6      	; 0xbf0 <__divsf3+0x18>
 bea:	eb c0       	rjmp	.+470    	; 0xdc2 <__fp_inf>
 bec:	51 11       	cpse	r21, r1
 bee:	34 c1       	rjmp	.+616    	; 0xe58 <__fp_szero>
 bf0:	ee c0       	rjmp	.+476    	; 0xdce <__fp_nan>

00000bf2 <__divsf3x>:
 bf2:	0f d1       	rcall	.+542    	; 0xe12 <__fp_split3>
 bf4:	98 f3       	brcs	.-26     	; 0xbdc <__divsf3+0x4>

00000bf6 <__divsf3_pse>:
 bf6:	99 23       	and	r25, r25
 bf8:	c9 f3       	breq	.-14     	; 0xbec <__divsf3+0x14>
 bfa:	55 23       	and	r21, r21
 bfc:	b1 f3       	breq	.-20     	; 0xbea <__divsf3+0x12>
 bfe:	95 1b       	sub	r25, r21
 c00:	55 0b       	sbc	r21, r21
 c02:	bb 27       	eor	r27, r27
 c04:	aa 27       	eor	r26, r26
 c06:	62 17       	cp	r22, r18
 c08:	73 07       	cpc	r23, r19
 c0a:	84 07       	cpc	r24, r20
 c0c:	38 f0       	brcs	.+14     	; 0xc1c <__divsf3_pse+0x26>
 c0e:	9f 5f       	subi	r25, 0xFF	; 255
 c10:	5f 4f       	sbci	r21, 0xFF	; 255
 c12:	22 0f       	add	r18, r18
 c14:	33 1f       	adc	r19, r19
 c16:	44 1f       	adc	r20, r20
 c18:	aa 1f       	adc	r26, r26
 c1a:	a9 f3       	breq	.-22     	; 0xc06 <__divsf3_pse+0x10>
 c1c:	33 d0       	rcall	.+102    	; 0xc84 <__divsf3_pse+0x8e>
 c1e:	0e 2e       	mov	r0, r30
 c20:	3a f0       	brmi	.+14     	; 0xc30 <__divsf3_pse+0x3a>
 c22:	e0 e8       	ldi	r30, 0x80	; 128
 c24:	30 d0       	rcall	.+96     	; 0xc86 <__divsf3_pse+0x90>
 c26:	91 50       	subi	r25, 0x01	; 1
 c28:	50 40       	sbci	r21, 0x00	; 0
 c2a:	e6 95       	lsr	r30
 c2c:	00 1c       	adc	r0, r0
 c2e:	ca f7       	brpl	.-14     	; 0xc22 <__divsf3_pse+0x2c>
 c30:	29 d0       	rcall	.+82     	; 0xc84 <__divsf3_pse+0x8e>
 c32:	fe 2f       	mov	r31, r30
 c34:	27 d0       	rcall	.+78     	; 0xc84 <__divsf3_pse+0x8e>
 c36:	66 0f       	add	r22, r22
 c38:	77 1f       	adc	r23, r23
 c3a:	88 1f       	adc	r24, r24
 c3c:	bb 1f       	adc	r27, r27
 c3e:	26 17       	cp	r18, r22
 c40:	37 07       	cpc	r19, r23
 c42:	48 07       	cpc	r20, r24
 c44:	ab 07       	cpc	r26, r27
 c46:	b0 e8       	ldi	r27, 0x80	; 128
 c48:	09 f0       	breq	.+2      	; 0xc4c <__divsf3_pse+0x56>
 c4a:	bb 0b       	sbc	r27, r27
 c4c:	80 2d       	mov	r24, r0
 c4e:	bf 01       	movw	r22, r30
 c50:	ff 27       	eor	r31, r31
 c52:	93 58       	subi	r25, 0x83	; 131
 c54:	5f 4f       	sbci	r21, 0xFF	; 255
 c56:	2a f0       	brmi	.+10     	; 0xc62 <__divsf3_pse+0x6c>
 c58:	9e 3f       	cpi	r25, 0xFE	; 254
 c5a:	51 05       	cpc	r21, r1
 c5c:	68 f0       	brcs	.+26     	; 0xc78 <__divsf3_pse+0x82>
 c5e:	b1 c0       	rjmp	.+354    	; 0xdc2 <__fp_inf>
 c60:	fb c0       	rjmp	.+502    	; 0xe58 <__fp_szero>
 c62:	5f 3f       	cpi	r21, 0xFF	; 255
 c64:	ec f3       	brlt	.-6      	; 0xc60 <__divsf3_pse+0x6a>
 c66:	98 3e       	cpi	r25, 0xE8	; 232
 c68:	dc f3       	brlt	.-10     	; 0xc60 <__divsf3_pse+0x6a>
 c6a:	86 95       	lsr	r24
 c6c:	77 95       	ror	r23
 c6e:	67 95       	ror	r22
 c70:	b7 95       	ror	r27
 c72:	f7 95       	ror	r31
 c74:	9f 5f       	subi	r25, 0xFF	; 255
 c76:	c9 f7       	brne	.-14     	; 0xc6a <__divsf3_pse+0x74>
 c78:	88 0f       	add	r24, r24
 c7a:	91 1d       	adc	r25, r1
 c7c:	96 95       	lsr	r25
 c7e:	87 95       	ror	r24
 c80:	97 f9       	bld	r25, 7
 c82:	08 95       	ret
 c84:	e1 e0       	ldi	r30, 0x01	; 1
 c86:	66 0f       	add	r22, r22
 c88:	77 1f       	adc	r23, r23
 c8a:	88 1f       	adc	r24, r24
 c8c:	bb 1f       	adc	r27, r27
 c8e:	62 17       	cp	r22, r18
 c90:	73 07       	cpc	r23, r19
 c92:	84 07       	cpc	r24, r20
 c94:	ba 07       	cpc	r27, r26
 c96:	20 f0       	brcs	.+8      	; 0xca0 <__divsf3_pse+0xaa>
 c98:	62 1b       	sub	r22, r18
 c9a:	73 0b       	sbc	r23, r19
 c9c:	84 0b       	sbc	r24, r20
 c9e:	ba 0b       	sbc	r27, r26
 ca0:	ee 1f       	adc	r30, r30
 ca2:	88 f7       	brcc	.-30     	; 0xc86 <__divsf3_pse+0x90>
 ca4:	e0 95       	com	r30
 ca6:	08 95       	ret

00000ca8 <__fixunssfsi>:
 ca8:	bc d0       	rcall	.+376    	; 0xe22 <__fp_splitA>
 caa:	88 f0       	brcs	.+34     	; 0xcce <__fixunssfsi+0x26>
 cac:	9f 57       	subi	r25, 0x7F	; 127
 cae:	90 f0       	brcs	.+36     	; 0xcd4 <__fixunssfsi+0x2c>
 cb0:	b9 2f       	mov	r27, r25
 cb2:	99 27       	eor	r25, r25
 cb4:	b7 51       	subi	r27, 0x17	; 23
 cb6:	a0 f0       	brcs	.+40     	; 0xce0 <__fixunssfsi+0x38>
 cb8:	d1 f0       	breq	.+52     	; 0xcee <__fixunssfsi+0x46>
 cba:	66 0f       	add	r22, r22
 cbc:	77 1f       	adc	r23, r23
 cbe:	88 1f       	adc	r24, r24
 cc0:	99 1f       	adc	r25, r25
 cc2:	1a f0       	brmi	.+6      	; 0xcca <__fixunssfsi+0x22>
 cc4:	ba 95       	dec	r27
 cc6:	c9 f7       	brne	.-14     	; 0xcba <__fixunssfsi+0x12>
 cc8:	12 c0       	rjmp	.+36     	; 0xcee <__fixunssfsi+0x46>
 cca:	b1 30       	cpi	r27, 0x01	; 1
 ccc:	81 f0       	breq	.+32     	; 0xcee <__fixunssfsi+0x46>
 cce:	c3 d0       	rcall	.+390    	; 0xe56 <__fp_zero>
 cd0:	b1 e0       	ldi	r27, 0x01	; 1
 cd2:	08 95       	ret
 cd4:	c0 c0       	rjmp	.+384    	; 0xe56 <__fp_zero>
 cd6:	67 2f       	mov	r22, r23
 cd8:	78 2f       	mov	r23, r24
 cda:	88 27       	eor	r24, r24
 cdc:	b8 5f       	subi	r27, 0xF8	; 248
 cde:	39 f0       	breq	.+14     	; 0xcee <__fixunssfsi+0x46>
 ce0:	b9 3f       	cpi	r27, 0xF9	; 249
 ce2:	cc f3       	brlt	.-14     	; 0xcd6 <__fixunssfsi+0x2e>
 ce4:	86 95       	lsr	r24
 ce6:	77 95       	ror	r23
 ce8:	67 95       	ror	r22
 cea:	b3 95       	inc	r27
 cec:	d9 f7       	brne	.-10     	; 0xce4 <__fixunssfsi+0x3c>
 cee:	3e f4       	brtc	.+14     	; 0xcfe <__fixunssfsi+0x56>
 cf0:	90 95       	com	r25
 cf2:	80 95       	com	r24
 cf4:	70 95       	com	r23
 cf6:	61 95       	neg	r22
 cf8:	7f 4f       	sbci	r23, 0xFF	; 255
 cfa:	8f 4f       	sbci	r24, 0xFF	; 255
 cfc:	9f 4f       	sbci	r25, 0xFF	; 255
 cfe:	08 95       	ret

00000d00 <__floatunsisf>:
 d00:	e8 94       	clt
 d02:	09 c0       	rjmp	.+18     	; 0xd16 <__floatsisf+0x12>

00000d04 <__floatsisf>:
 d04:	97 fb       	bst	r25, 7
 d06:	3e f4       	brtc	.+14     	; 0xd16 <__floatsisf+0x12>
 d08:	90 95       	com	r25
 d0a:	80 95       	com	r24
 d0c:	70 95       	com	r23
 d0e:	61 95       	neg	r22
 d10:	7f 4f       	sbci	r23, 0xFF	; 255
 d12:	8f 4f       	sbci	r24, 0xFF	; 255
 d14:	9f 4f       	sbci	r25, 0xFF	; 255
 d16:	99 23       	and	r25, r25
 d18:	a9 f0       	breq	.+42     	; 0xd44 <__floatsisf+0x40>
 d1a:	f9 2f       	mov	r31, r25
 d1c:	96 e9       	ldi	r25, 0x96	; 150
 d1e:	bb 27       	eor	r27, r27
 d20:	93 95       	inc	r25
 d22:	f6 95       	lsr	r31
 d24:	87 95       	ror	r24
 d26:	77 95       	ror	r23
 d28:	67 95       	ror	r22
 d2a:	b7 95       	ror	r27
 d2c:	f1 11       	cpse	r31, r1
 d2e:	f8 cf       	rjmp	.-16     	; 0xd20 <__floatsisf+0x1c>
 d30:	fa f4       	brpl	.+62     	; 0xd70 <__floatsisf+0x6c>
 d32:	bb 0f       	add	r27, r27
 d34:	11 f4       	brne	.+4      	; 0xd3a <__floatsisf+0x36>
 d36:	60 ff       	sbrs	r22, 0
 d38:	1b c0       	rjmp	.+54     	; 0xd70 <__floatsisf+0x6c>
 d3a:	6f 5f       	subi	r22, 0xFF	; 255
 d3c:	7f 4f       	sbci	r23, 0xFF	; 255
 d3e:	8f 4f       	sbci	r24, 0xFF	; 255
 d40:	9f 4f       	sbci	r25, 0xFF	; 255
 d42:	16 c0       	rjmp	.+44     	; 0xd70 <__floatsisf+0x6c>
 d44:	88 23       	and	r24, r24
 d46:	11 f0       	breq	.+4      	; 0xd4c <__floatsisf+0x48>
 d48:	96 e9       	ldi	r25, 0x96	; 150
 d4a:	11 c0       	rjmp	.+34     	; 0xd6e <__floatsisf+0x6a>
 d4c:	77 23       	and	r23, r23
 d4e:	21 f0       	breq	.+8      	; 0xd58 <__floatsisf+0x54>
 d50:	9e e8       	ldi	r25, 0x8E	; 142
 d52:	87 2f       	mov	r24, r23
 d54:	76 2f       	mov	r23, r22
 d56:	05 c0       	rjmp	.+10     	; 0xd62 <__floatsisf+0x5e>
 d58:	66 23       	and	r22, r22
 d5a:	71 f0       	breq	.+28     	; 0xd78 <__floatsisf+0x74>
 d5c:	96 e8       	ldi	r25, 0x86	; 134
 d5e:	86 2f       	mov	r24, r22
 d60:	70 e0       	ldi	r23, 0x00	; 0
 d62:	60 e0       	ldi	r22, 0x00	; 0
 d64:	2a f0       	brmi	.+10     	; 0xd70 <__floatsisf+0x6c>
 d66:	9a 95       	dec	r25
 d68:	66 0f       	add	r22, r22
 d6a:	77 1f       	adc	r23, r23
 d6c:	88 1f       	adc	r24, r24
 d6e:	da f7       	brpl	.-10     	; 0xd66 <__floatsisf+0x62>
 d70:	88 0f       	add	r24, r24
 d72:	96 95       	lsr	r25
 d74:	87 95       	ror	r24
 d76:	97 f9       	bld	r25, 7
 d78:	08 95       	ret

00000d7a <__fp_cmp>:
 d7a:	99 0f       	add	r25, r25
 d7c:	00 08       	sbc	r0, r0
 d7e:	55 0f       	add	r21, r21
 d80:	aa 0b       	sbc	r26, r26
 d82:	e0 e8       	ldi	r30, 0x80	; 128
 d84:	fe ef       	ldi	r31, 0xFE	; 254
 d86:	16 16       	cp	r1, r22
 d88:	17 06       	cpc	r1, r23
 d8a:	e8 07       	cpc	r30, r24
 d8c:	f9 07       	cpc	r31, r25
 d8e:	c0 f0       	brcs	.+48     	; 0xdc0 <__fp_cmp+0x46>
 d90:	12 16       	cp	r1, r18
 d92:	13 06       	cpc	r1, r19
 d94:	e4 07       	cpc	r30, r20
 d96:	f5 07       	cpc	r31, r21
 d98:	98 f0       	brcs	.+38     	; 0xdc0 <__fp_cmp+0x46>
 d9a:	62 1b       	sub	r22, r18
 d9c:	73 0b       	sbc	r23, r19
 d9e:	84 0b       	sbc	r24, r20
 da0:	95 0b       	sbc	r25, r21
 da2:	39 f4       	brne	.+14     	; 0xdb2 <__fp_cmp+0x38>
 da4:	0a 26       	eor	r0, r26
 da6:	61 f0       	breq	.+24     	; 0xdc0 <__fp_cmp+0x46>
 da8:	23 2b       	or	r18, r19
 daa:	24 2b       	or	r18, r20
 dac:	25 2b       	or	r18, r21
 dae:	21 f4       	brne	.+8      	; 0xdb8 <__fp_cmp+0x3e>
 db0:	08 95       	ret
 db2:	0a 26       	eor	r0, r26
 db4:	09 f4       	brne	.+2      	; 0xdb8 <__fp_cmp+0x3e>
 db6:	a1 40       	sbci	r26, 0x01	; 1
 db8:	a6 95       	lsr	r26
 dba:	8f ef       	ldi	r24, 0xFF	; 255
 dbc:	81 1d       	adc	r24, r1
 dbe:	81 1d       	adc	r24, r1
 dc0:	08 95       	ret

00000dc2 <__fp_inf>:
 dc2:	97 f9       	bld	r25, 7
 dc4:	9f 67       	ori	r25, 0x7F	; 127
 dc6:	80 e8       	ldi	r24, 0x80	; 128
 dc8:	70 e0       	ldi	r23, 0x00	; 0
 dca:	60 e0       	ldi	r22, 0x00	; 0
 dcc:	08 95       	ret

00000dce <__fp_nan>:
 dce:	9f ef       	ldi	r25, 0xFF	; 255
 dd0:	80 ec       	ldi	r24, 0xC0	; 192
 dd2:	08 95       	ret

00000dd4 <__fp_pscA>:
 dd4:	00 24       	eor	r0, r0
 dd6:	0a 94       	dec	r0
 dd8:	16 16       	cp	r1, r22
 dda:	17 06       	cpc	r1, r23
 ddc:	18 06       	cpc	r1, r24
 dde:	09 06       	cpc	r0, r25
 de0:	08 95       	ret

00000de2 <__fp_pscB>:
 de2:	00 24       	eor	r0, r0
 de4:	0a 94       	dec	r0
 de6:	12 16       	cp	r1, r18
 de8:	13 06       	cpc	r1, r19
 dea:	14 06       	cpc	r1, r20
 dec:	05 06       	cpc	r0, r21
 dee:	08 95       	ret

00000df0 <__fp_round>:
 df0:	09 2e       	mov	r0, r25
 df2:	03 94       	inc	r0
 df4:	00 0c       	add	r0, r0
 df6:	11 f4       	brne	.+4      	; 0xdfc <__fp_round+0xc>
 df8:	88 23       	and	r24, r24
 dfa:	52 f0       	brmi	.+20     	; 0xe10 <__fp_round+0x20>
 dfc:	bb 0f       	add	r27, r27
 dfe:	40 f4       	brcc	.+16     	; 0xe10 <__fp_round+0x20>
 e00:	bf 2b       	or	r27, r31
 e02:	11 f4       	brne	.+4      	; 0xe08 <__fp_round+0x18>
 e04:	60 ff       	sbrs	r22, 0
 e06:	04 c0       	rjmp	.+8      	; 0xe10 <__fp_round+0x20>
 e08:	6f 5f       	subi	r22, 0xFF	; 255
 e0a:	7f 4f       	sbci	r23, 0xFF	; 255
 e0c:	8f 4f       	sbci	r24, 0xFF	; 255
 e0e:	9f 4f       	sbci	r25, 0xFF	; 255
 e10:	08 95       	ret

00000e12 <__fp_split3>:
 e12:	57 fd       	sbrc	r21, 7
 e14:	90 58       	subi	r25, 0x80	; 128
 e16:	44 0f       	add	r20, r20
 e18:	55 1f       	adc	r21, r21
 e1a:	59 f0       	breq	.+22     	; 0xe32 <__fp_splitA+0x10>
 e1c:	5f 3f       	cpi	r21, 0xFF	; 255
 e1e:	71 f0       	breq	.+28     	; 0xe3c <__fp_splitA+0x1a>
 e20:	47 95       	ror	r20

00000e22 <__fp_splitA>:
 e22:	88 0f       	add	r24, r24
 e24:	97 fb       	bst	r25, 7
 e26:	99 1f       	adc	r25, r25
 e28:	61 f0       	breq	.+24     	; 0xe42 <__fp_splitA+0x20>
 e2a:	9f 3f       	cpi	r25, 0xFF	; 255
 e2c:	79 f0       	breq	.+30     	; 0xe4c <__fp_splitA+0x2a>
 e2e:	87 95       	ror	r24
 e30:	08 95       	ret
 e32:	12 16       	cp	r1, r18
 e34:	13 06       	cpc	r1, r19
 e36:	14 06       	cpc	r1, r20
 e38:	55 1f       	adc	r21, r21
 e3a:	f2 cf       	rjmp	.-28     	; 0xe20 <__fp_split3+0xe>
 e3c:	46 95       	lsr	r20
 e3e:	f1 df       	rcall	.-30     	; 0xe22 <__fp_splitA>
 e40:	08 c0       	rjmp	.+16     	; 0xe52 <__fp_splitA+0x30>
 e42:	16 16       	cp	r1, r22
 e44:	17 06       	cpc	r1, r23
 e46:	18 06       	cpc	r1, r24
 e48:	99 1f       	adc	r25, r25
 e4a:	f1 cf       	rjmp	.-30     	; 0xe2e <__fp_splitA+0xc>
 e4c:	86 95       	lsr	r24
 e4e:	71 05       	cpc	r23, r1
 e50:	61 05       	cpc	r22, r1
 e52:	08 94       	sec
 e54:	08 95       	ret

00000e56 <__fp_zero>:
 e56:	e8 94       	clt

00000e58 <__fp_szero>:
 e58:	bb 27       	eor	r27, r27
 e5a:	66 27       	eor	r22, r22
 e5c:	77 27       	eor	r23, r23
 e5e:	cb 01       	movw	r24, r22
 e60:	97 f9       	bld	r25, 7
 e62:	08 95       	ret

00000e64 <__mulsf3>:
 e64:	0b d0       	rcall	.+22     	; 0xe7c <__mulsf3x>
 e66:	c4 cf       	rjmp	.-120    	; 0xdf0 <__fp_round>
 e68:	b5 df       	rcall	.-150    	; 0xdd4 <__fp_pscA>
 e6a:	28 f0       	brcs	.+10     	; 0xe76 <__mulsf3+0x12>
 e6c:	ba df       	rcall	.-140    	; 0xde2 <__fp_pscB>
 e6e:	18 f0       	brcs	.+6      	; 0xe76 <__mulsf3+0x12>
 e70:	95 23       	and	r25, r21
 e72:	09 f0       	breq	.+2      	; 0xe76 <__mulsf3+0x12>
 e74:	a6 cf       	rjmp	.-180    	; 0xdc2 <__fp_inf>
 e76:	ab cf       	rjmp	.-170    	; 0xdce <__fp_nan>
 e78:	11 24       	eor	r1, r1
 e7a:	ee cf       	rjmp	.-36     	; 0xe58 <__fp_szero>

00000e7c <__mulsf3x>:
 e7c:	ca df       	rcall	.-108    	; 0xe12 <__fp_split3>
 e7e:	a0 f3       	brcs	.-24     	; 0xe68 <__mulsf3+0x4>

00000e80 <__mulsf3_pse>:
 e80:	95 9f       	mul	r25, r21
 e82:	d1 f3       	breq	.-12     	; 0xe78 <__mulsf3+0x14>
 e84:	95 0f       	add	r25, r21
 e86:	50 e0       	ldi	r21, 0x00	; 0
 e88:	55 1f       	adc	r21, r21
 e8a:	62 9f       	mul	r22, r18
 e8c:	f0 01       	movw	r30, r0
 e8e:	72 9f       	mul	r23, r18
 e90:	bb 27       	eor	r27, r27
 e92:	f0 0d       	add	r31, r0
 e94:	b1 1d       	adc	r27, r1
 e96:	63 9f       	mul	r22, r19
 e98:	aa 27       	eor	r26, r26
 e9a:	f0 0d       	add	r31, r0
 e9c:	b1 1d       	adc	r27, r1
 e9e:	aa 1f       	adc	r26, r26
 ea0:	64 9f       	mul	r22, r20
 ea2:	66 27       	eor	r22, r22
 ea4:	b0 0d       	add	r27, r0
 ea6:	a1 1d       	adc	r26, r1
 ea8:	66 1f       	adc	r22, r22
 eaa:	82 9f       	mul	r24, r18
 eac:	22 27       	eor	r18, r18
 eae:	b0 0d       	add	r27, r0
 eb0:	a1 1d       	adc	r26, r1
 eb2:	62 1f       	adc	r22, r18
 eb4:	73 9f       	mul	r23, r19
 eb6:	b0 0d       	add	r27, r0
 eb8:	a1 1d       	adc	r26, r1
 eba:	62 1f       	adc	r22, r18
 ebc:	83 9f       	mul	r24, r19
 ebe:	a0 0d       	add	r26, r0
 ec0:	61 1d       	adc	r22, r1
 ec2:	22 1f       	adc	r18, r18
 ec4:	74 9f       	mul	r23, r20
 ec6:	33 27       	eor	r19, r19
 ec8:	a0 0d       	add	r26, r0
 eca:	61 1d       	adc	r22, r1
 ecc:	23 1f       	adc	r18, r19
 ece:	84 9f       	mul	r24, r20
 ed0:	60 0d       	add	r22, r0
 ed2:	21 1d       	adc	r18, r1
 ed4:	82 2f       	mov	r24, r18
 ed6:	76 2f       	mov	r23, r22
 ed8:	6a 2f       	mov	r22, r26
 eda:	11 24       	eor	r1, r1
 edc:	9f 57       	subi	r25, 0x7F	; 127
 ede:	50 40       	sbci	r21, 0x00	; 0
 ee0:	8a f0       	brmi	.+34     	; 0xf04 <__mulsf3_pse+0x84>
 ee2:	e1 f0       	breq	.+56     	; 0xf1c <__mulsf3_pse+0x9c>
 ee4:	88 23       	and	r24, r24
 ee6:	4a f0       	brmi	.+18     	; 0xefa <__mulsf3_pse+0x7a>
 ee8:	ee 0f       	add	r30, r30
 eea:	ff 1f       	adc	r31, r31
 eec:	bb 1f       	adc	r27, r27
 eee:	66 1f       	adc	r22, r22
 ef0:	77 1f       	adc	r23, r23
 ef2:	88 1f       	adc	r24, r24
 ef4:	91 50       	subi	r25, 0x01	; 1
 ef6:	50 40       	sbci	r21, 0x00	; 0
 ef8:	a9 f7       	brne	.-22     	; 0xee4 <__mulsf3_pse+0x64>
 efa:	9e 3f       	cpi	r25, 0xFE	; 254
 efc:	51 05       	cpc	r21, r1
 efe:	70 f0       	brcs	.+28     	; 0xf1c <__mulsf3_pse+0x9c>
 f00:	60 cf       	rjmp	.-320    	; 0xdc2 <__fp_inf>
 f02:	aa cf       	rjmp	.-172    	; 0xe58 <__fp_szero>
 f04:	5f 3f       	cpi	r21, 0xFF	; 255
 f06:	ec f3       	brlt	.-6      	; 0xf02 <__mulsf3_pse+0x82>
 f08:	98 3e       	cpi	r25, 0xE8	; 232
 f0a:	dc f3       	brlt	.-10     	; 0xf02 <__mulsf3_pse+0x82>
 f0c:	86 95       	lsr	r24
 f0e:	77 95       	ror	r23
 f10:	67 95       	ror	r22
 f12:	b7 95       	ror	r27
 f14:	f7 95       	ror	r31
 f16:	e7 95       	ror	r30
 f18:	9f 5f       	subi	r25, 0xFF	; 255
 f1a:	c1 f7       	brne	.-16     	; 0xf0c <__mulsf3_pse+0x8c>
 f1c:	fe 2b       	or	r31, r30
 f1e:	88 0f       	add	r24, r24
 f20:	91 1d       	adc	r25, r1
 f22:	96 95       	lsr	r25
 f24:	87 95       	ror	r24
 f26:	97 f9       	bld	r25, 7
 f28:	08 95       	ret

00000f2a <memset>:
 f2a:	dc 01       	movw	r26, r24
 f2c:	01 c0       	rjmp	.+2      	; 0xf30 <memset+0x6>
 f2e:	6d 93       	st	X+, r22
 f30:	41 50       	subi	r20, 0x01	; 1
 f32:	50 40       	sbci	r21, 0x00	; 0
 f34:	e0 f7       	brcc	.-8      	; 0xf2e <memset+0x4>
 f36:	08 95       	ret

00000f38 <_exit>:
 f38:	f8 94       	cli

00000f3a <__stop_program>:
 f3a:	ff cf       	rjmp	.-2      	; 0xf3a <__stop_program>
