// Seed: 1261006253
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    output uwire id_3,
    input tri id_4,
    input wand id_5,
    input tri0 id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri id_9,
    input supply0 id_10,
    input supply1 id_11
);
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  tri1  id_4,
    input  tri   id_5,
    input  tri0  id_6
);
  logic id_8, id_9;
  parameter id_10 = 1;
  static logic [-1 : 1] id_11;
  ;
  assign {id_4, 1} = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_0,
      id_0,
      id_6,
      id_1,
      id_5,
      id_5,
      id_2,
      id_5,
      id_2,
      id_4
  );
endmodule
