$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 & carry $end
  $var wire  1 % sum $end
  $scope module top $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 & carry $end
   $var wire  1 % sum $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
0&
#2
1$
1%
#3
1#
0$
#4
1$
0%
1&
#5
