# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Micro processer.srcs/sources_1/imports/new/Program_Rom.vhd" \
"../../../../Micro processer.srcs/sim_1/new/Program_Rom_TB.vhd" \

# Do not sort compile order
nosort
