# Unit 3: CMOS Inverter

## ğŸ“‹ Unit Overview

The **CMOS inverter** is the fundamental building block of all digital CMOS circuits. Understanding its behaviorâ€”from static characteristics to dynamic performanceâ€”is essential for designing any CMOS logic circuit. This unit provides a comprehensive analysis of the CMOS inverter's operation, performance metrics, and design considerations.

---

## ğŸ¯ Unit Objectives

After completing this unit, you will be able to:
- Analyze voltage transfer characteristics and define noise margins
- Determine switching threshold and its dependence on sizing
- Evaluate dynamic behavior including propagation delay
- Calculate power dissipation (static and dynamic)
- Optimize inverter design for speed and power

---

## ğŸ“š Chapters in This Unit

| Chapter | Title | Key Topics |
|---------|-------|------------|
| 3.1 | [Static Characteristics](01-static-characteristics.md) | VTC, operating regions, voltage levels |
| 3.2 | [Switching Threshold](02-switching-threshold.md) | VM calculation, sizing for threshold |
| 3.3 | [Noise Margins](03-noise-margins.md) | NMH, NML, robustness criteria |
| 3.4 | [Dynamic Characteristics](04-dynamic-characteristics.md) | Rise/fall times, propagation delay |
| 3.5 | [Power Dissipation](05-power-dissipation.md) | Static, dynamic, short-circuit power |
| 3.6 | [Delay Analysis](06-delay-analysis.md) | RC delay, logical effort |

---

## ğŸ”‘ Key Concepts Overview

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CMOS INVERTER STRUCTURE                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                    VDD                                               â”‚
â”‚                     â”‚                                                â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”                                         â”‚
â”‚              â”‚    PMOS     â”‚ Pull-up network                        â”‚
â”‚              â”‚  (ON when   â”‚                                         â”‚
â”‚              â”‚   Vin=LOW)  â”‚                                         â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                                         â”‚
â”‚                     â”‚                                                â”‚
â”‚   V_in â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º V_out                           â”‚
â”‚                     â”‚                                                â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”                                         â”‚
â”‚              â”‚    NMOS     â”‚ Pull-down network                      â”‚
â”‚              â”‚  (ON when   â”‚                                         â”‚
â”‚              â”‚   Vin=HIGH) â”‚                                         â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                                         â”‚
â”‚                     â”‚                                                â”‚
â”‚                    GND                                               â”‚
â”‚                                                                      â”‚
â”‚   Key Characteristics:                                              â”‚
â”‚   â€¢ Complementary operation: One ON, other OFF                      â”‚
â”‚   â€¢ Full rail-to-rail output swing                                  â”‚
â”‚   â€¢ Very low static power (ideally zero)                            â”‚
â”‚   â€¢ Inverting logic function: Vout = NOT(Vin)                       â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ Essential Equations

| Parameter | Equation | Description |
|-----------|----------|-------------|
| Switching Threshold | $V_M = \frac{V_{DD} + V_{tp} + V_{tn}\sqrt{\frac{\beta_n}{\beta_p}}}{1 + \sqrt{\frac{\beta_n}{\beta_p}}}$ | Input voltage where V_in = V_out |
| Noise Margin High | $NM_H = V_{OH} - V_{IH}$ | Tolerance for HIGH input |
| Noise Margin Low | $NM_L = V_{IL} - V_{OL}$ | Tolerance for LOW input |
| Propagation Delay | $t_p = \frac{C_L \cdot V_{DD}}{2 \cdot I_{avg}}$ | Average delay |
| Dynamic Power | $P_{dyn} = \alpha \cdot C_L \cdot V_{DD}^2 \cdot f$ | Switching power |

---

## ğŸ“Š Voltage Transfer Characteristic (Preview)

```
    V_out
      â”‚
  VDD â”¤â—â—â—â—â—â—â—â—â—â—â”€â”€â”€â”€â”
      â”‚              â”‚
      â”‚              â”‚
VOH   â”¤              â”‚
      â”‚              â—
      â”‚               â—
      â”‚                â—
      â”‚                 â—    Transition region
      â”‚                  â—
      â”‚                   â—
VOL   â”¤                    â—
      â”‚                    â”‚
    0 â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â—â—â—â—â—â—â—â—â—â—â—â—
      0   VIL   VM   VIH           VDD
                  V_in
```

---

## ğŸ”— Navigation

| Previous Unit | Course Home | Next Unit |
|--------------|-------------|-----------|
| â† [Unit 2: MOS Transistors](../02-MOS-Transistors/README.md) | [Course Overview](../README.md) | [Unit 4: Combinational Logic â†’](../04-Combinational-CMOS-Logic/README.md) |
