; SPRITE0.ASM
; -----------
;
;---[ SPRITE DATA ]----------------------
;
; Piece 0 has the following rotation cycle: (counter-clockwise)
;
; phase #:	   0	 1     2     3
;
; appearance:	   XX	 X	X    XXX
;		   X	 XXX	X      X
;		   X	       XX
;
; cell data is 16x16, and each sprite is 32x32.
; cells are arranged as: A B
;			 C D
;
p0ph0cella:	.defspr SPR0_VRAM,1,\
		$11111113,$11111113,\
		$21111133,$21111133,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22444443,$22444443,\
		$24444444,$24444444,\
		$11111113,$00000000,\
		$21111133,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22444443,$00000000,\
		$24444444,$00000000
p0ph0cellb:	.defspr SPR0_VRAM+SPR_CELL,1,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p0ph0cellc:	.defspr SPR0_VRAM+(SPR_CELL*2),1,\
		$11111113,$00000000,\
		$21111133,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22444443,$00000000,\
		$24444444,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p0ph0celld:	.defspr SPR0_VRAM+(SPR_CELL*3),1,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000

p0ph1cella:	.defspr SPR0_VRAM+SPR_MEM,1,\
		$11111113,$00000000,\
		$21111133,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22444443,$00000000,\
		$24444444,$00000000,\
		$11111113,$11111113,\
		$21111133,$21111133,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22444443,$22444443,\
		$24444444,$24444444
p0ph1cellb:	.defspr SPR0_VRAM+SPR_MEM+(SPR_CELL*1),1,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$11111113,$00000000,\
		$21111133,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22444443,$00000000,\
		$24444444,$00000000
p0ph1cellc:	.defspr SPR0_VRAM+SPR_MEM+(SPR_CELL*2),1,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p0ph1celld:	.defspr SPR0_VRAM+SPR_MEM+(SPR_CELL*3),1,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000


p0ph2cella:	.defspr SPR0_VRAM+(SPR_MEM*2),1,\
		$00000000,$11111113,\
		$00000000,$21111133,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22444443,\
		$00000000,$24444444,\
		$00000000,$11111113,\
		$00000000,$21111133,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22444443,\
		$00000000,$24444444
p0ph2cellb:	.defspr SPR0_VRAM+(SPR_MEM*2)+SPR_CELL,1,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p0ph2cellc:	.defspr SPR0_VRAM+(SPR_MEM*2)+(SPR_CELL*2),1,\
		$11111113,$11111113,\
		$21111133,$21111133,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22444443,$22444443,\
		$24444444,$24444444,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p0ph2celld:	.defspr SPR0_VRAM+(SPR_MEM*2)+(SPR_CELL*3),1,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000

p0ph3cella:	.defspr SPR0_VRAM+(SPR_MEM*3),1,\
		$11111113,$11111113,\
		$21111133,$21111133,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22444443,$22444443,\
		$24444444,$24444444,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p0ph3cellb:	.defspr SPR0_VRAM+(SPR_MEM*3)+SPR_CELL,1,\
		$11111113,$00000000,\
		$21111133,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22444443,$00000000,\
		$24444444,$00000000,\
		$11111113,$00000000,\
		$21111133,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22444443,$00000000,\
		$24444444,$00000000
p0ph3cellc:	.defspr SPR0_VRAM+(SPR_MEM*3)+(SPR_CELL*2),1,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p0ph3celld:	.defspr SPR0_VRAM+(SPR_MEM*3)+(SPR_CELL*3),1,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p0end:
SPR0_SIZE	= (p0end-p0ph0cella)/2
