(pcb "C:\Cloud\OneDrive\Projets Electronique\Tachymetre_inductif_12V\Tachymetre2.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.8)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type jumper)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  148000 -122000  69000 -122000  69000 -82000  148000 -82000
            148000 -122000)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 800)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "TerminalBlock_Phoenix:TerminalBlock_Phoenix_MKDS-1,5-5-5.08_1x05_P5.08mm_Horizontal"
      (place J1 73600 -88200 front 0 (PN Conn_01x05))
    )
    (component Arduino:Arduino_Nano_Module_sur_Socket
      (place XA101 146000 -106000 front 90 (PN Arduino_Nano_Nu))
    )
    (component "Connecteur_jst:JST_XH_B04B-XH-A_04x2.50mm_Straight"
      (place J3 106500 -86200 front 0 (PN Conn_01x04))
    )
    (component Convertisseur:LM2596_THT_décalé_2_4
      (place VR1 80100 -100000 front 0 (PN LM2596))
    )
    (component "Inductance THT:Bobine_Toroïde"
      (place L1 78400 -117600 front 0 (PN 47µH))
    )
    (component "DIP:DIP-4_W7.62mm"
      (place U1 98400 -111300 front 270 (PN Optocoupleur_4b))
    )
    (component Resistance:R_025W
      (place R101 113200 -104800 front 180 (PN R2.2K))
    )
    (component Resistance:R_025W::1
      (place R100 138000 -86600 front 0 (PN R1k))
    )
    (component pth_diodes:diode_do201
      (place D1 81100 -109200 front 180 (PN 1N5824))
    )
    (component capacitors:CP_5x11mm
      (place C1 73600 -100500 front 180 (PN 100µF))
    )
    (component capacitors:CP_10x12.5mm
      (place C2 95700 -100000 front 0 (PN 220µF))
    )
  )
  (library
    (image "TerminalBlock_Phoenix:TerminalBlock_Phoenix_MKDS-1,5-5-5.08_1x05_P5.08mm_Horizontal"
      (outline (path signal 50  23360 5710  -3040 5710))
      (outline (path signal 50  23360 -5100  23360 5710))
      (outline (path signal 50  -3040 -5100  23360 -5100))
      (outline (path signal 50  -3040 5710  -3040 -5100))
      (outline (path signal 120  -2840 -4900  -2340 -4900))
      (outline (path signal 120  -2840 -4160  -2840 -4900))
      (outline (path signal 120  19093 -1023  19046 -1069))
      (outline (path signal 120  21390 1275  21355 1239))
      (outline (path signal 120  19286 -1239  19251 -1274))
      (outline (path signal 120  21595 1069  21548 1023))
      (outline (path signal 100  21275 1138  19183 -955))
      (outline (path signal 100  21458 955  19366 -1138))
      (outline (path signal 120  14013 -1023  13966 -1069))
      (outline (path signal 120  16310 1275  16275 1239))
      (outline (path signal 120  14206 -1239  14171 -1274))
      (outline (path signal 120  16515 1069  16468 1023))
      (outline (path signal 100  16195 1138  14103 -955))
      (outline (path signal 100  16378 955  14286 -1138))
      (outline (path signal 120  8933 -1023  8886 -1069))
      (outline (path signal 120  11230 1275  11195 1239))
      (outline (path signal 120  9126 -1239  9091 -1274))
      (outline (path signal 120  11435 1069  11388 1023))
      (outline (path signal 100  11115 1138  9023 -955))
      (outline (path signal 100  11298 955  9206 -1138))
      (outline (path signal 120  3853 -1023  3806 -1069))
      (outline (path signal 120  6150 1275  6115 1239))
      (outline (path signal 120  4046 -1239  4011 -1274))
      (outline (path signal 120  6355 1069  6308 1023))
      (outline (path signal 100  6035 1138  3943 -955))
      (outline (path signal 100  6218 955  4126 -1138))
      (outline (path signal 100  955 1138  -1138 -955))
      (outline (path signal 100  1138 955  -955 -1138))
      (outline (path signal 120  22920 5261  22920 -4660))
      (outline (path signal 120  -2600 5261  -2600 -4660))
      (outline (path signal 120  -2600 -4660  22920 -4660))
      (outline (path signal 120  -2600 5261  22920 5261))
      (outline (path signal 120  -2600 2301  22920 2301))
      (outline (path signal 100  -2540 2300  22860 2300))
      (outline (path signal 120  -2600 -2600  22920 -2600))
      (outline (path signal 100  -2540 -2600  22860 -2600))
      (outline (path signal 120  -2600 -4100  22920 -4100))
      (outline (path signal 100  -2540 -4100  22860 -4100))
      (outline (path signal 100  -2540 -4100  -2540 5200))
      (outline (path signal 100  -2040 -4600  -2540 -4100))
      (outline (path signal 100  22860 -4600  -2040 -4600))
      (outline (path signal 100  22860 5200  22860 -4600))
      (outline (path signal 100  -2540 5200  22860 5200))
      (outline (path signal 120  22000 0  21917.8 -519.149  21679.1 -987.479  21307.5 -1359.15
            20839.1 -1597.78  20320 -1680  19800.9 -1597.78  19332.5 -1359.15
            18960.9 -987.479  18722.2 -519.149  18640 0  18722.2 519.149
            18960.9 987.479  19332.5 1359.15  19800.9 1597.78  20320 1680
            20839.1 1597.78  21307.5 1359.15  21679.1 987.479  21917.8 519.149
            22000 0))
      (outline (path signal 100  21820 0  21738.7 -487.049  21503.7 -921.319  21140.4 -1255.75
            20688.2 -1454.1  20196.1 -1494.88  19717.5 -1373.66  19304.1 -1103.59
            19000.8 -713.921  18840.5 -246.892  18840.5 246.892  19000.8 713.921
            19304.1 1103.59  19717.5 1373.66  20196.1 1494.88  20688.2 1454.1
            21140.4 1255.75  21503.7 921.319  21738.7 487.049  21820 0))
      (outline (path signal 120  16920 0  16837.8 -519.149  16599.1 -987.479  16227.5 -1359.15
            15759.1 -1597.78  15240 -1680  14720.9 -1597.78  14252.5 -1359.15
            13880.9 -987.479  13642.2 -519.149  13560 0  13642.2 519.149
            13880.9 987.479  14252.5 1359.15  14720.9 1597.78  15240 1680
            15759.1 1597.78  16227.5 1359.15  16599.1 987.479  16837.8 519.149
            16920 0))
      (outline (path signal 100  16740 0  16658.7 -487.049  16423.7 -921.319  16060.4 -1255.75
            15608.2 -1454.1  15116.1 -1494.88  14637.5 -1373.66  14224.1 -1103.59
            13920.8 -713.921  13760.5 -246.892  13760.5 246.892  13920.8 713.921
            14224.1 1103.59  14637.5 1373.66  15116.1 1494.88  15608.2 1454.1
            16060.4 1255.75  16423.7 921.319  16658.7 487.049  16740 0))
      (outline (path signal 120  11840 0  11757.8 -519.149  11519.1 -987.479  11147.5 -1359.15
            10679.1 -1597.78  10160 -1680  9640.85 -1597.78  9172.52 -1359.15
            8800.85 -987.479  8562.23 -519.149  8480 0  8562.23 519.149
            8800.85 987.479  9172.52 1359.15  9640.85 1597.78  10160 1680
            10679.1 1597.78  11147.5 1359.15  11519.1 987.479  11757.8 519.149
            11840 0))
      (outline (path signal 100  11660 0  11578.7 -487.049  11343.7 -921.319  10980.4 -1255.75
            10528.2 -1454.1  10036.1 -1494.88  9557.46 -1373.66  9144.08 -1103.59
            8840.79 -713.921  8680.46 -246.892  8680.46 246.892  8840.79 713.921
            9144.08 1103.59  9557.46 1373.66  10036.1 1494.88  10528.2 1454.1
            10980.4 1255.75  11343.7 921.319  11578.7 487.049  11660 0))
      (outline (path signal 120  6760 0  6677.77 -519.149  6439.15 -987.479  6067.48 -1359.15
            5599.15 -1597.78  5080 -1680  4560.85 -1597.78  4092.52 -1359.15
            3720.85 -987.479  3482.22 -519.149  3400 0  3482.22 519.149
            3720.85 987.479  4092.52 1359.15  4560.85 1597.78  5080 1680
            5599.15 1597.78  6067.48 1359.15  6439.15 987.479  6677.77 519.149
            6760 0))
      (outline (path signal 100  6580 0  6498.73 -487.049  6263.71 -921.319  5900.42 -1255.75
            5448.23 -1454.1  4956.13 -1494.88  4477.46 -1373.66  4064.08 -1103.59
            3760.79 -713.921  3600.46 -246.892  3600.46 246.892  3760.79 713.921
            4064.08 1103.59  4477.46 1373.66  4956.13 1494.88  5448.23 1454.1
            5900.42 1255.75  6263.71 921.319  6498.73 487.049  6580 0))
      (outline (path signal 100  1500 0  1418.73 -487.049  1183.71 -921.319  820.422 -1255.75
            368.228 -1454.1  -123.869 -1494.88  -602.543 -1373.66  -1015.92 -1103.59
            -1319.21 -713.921  -1479.54 -246.892  -1479.54 246.892  -1319.21 713.921
            -1015.92 1103.59  -602.543 1373.66  -123.869 1494.88  368.228 1454.1
            820.422 1255.75  1183.71 921.319  1418.73 487.049  1500 0))
      (outline (path signal 120  10000 -3000  9500 -4000))
      (outline (path signal 120  9500 -4000  10500 -4000))
      (outline (path signal 120  10500 -4000  10000 -3000))
      (pin Round[A]Pad_3000_um 5 20320 0)
      (pin Round[A]Pad_3000_um 4 15240 0)
      (pin Round[A]Pad_3000_um 3 10160 0)
      (pin Round[A]Pad_3000_um 2 5080 0)
      (pin Rect[A]Pad_3000x3000_um 1 0 0)
    )
    (image Arduino:Arduino_Nano_Module_sur_Socket
      (outline (path signal 150  -8890 43180  -8890 0))
      (outline (path signal 150  8890 43180  8890 0))
      (outline (path signal 150  -8890 0  8890 0))
      (outline (path signal 150  -8890 43180  8890 43180))
      (outline (path signal 150  4064 -1450  4064 0))
      (outline (path signal 150  -4064 -1450  4064 -1450))
      (outline (path signal 150  -4064 0  -4064 -1450))
      (outline (path signal 150  9144 -1778  -3302 -1778))
      (outline (path signal 150  9144 43434  9144 -1778))
      (outline (path signal 150  -9144 43434  9144 43434))
      (outline (path signal 150  -9144 22606  -9144 43434))
      (outline (path signal 150  -9144 -1778  -9144 22606))
      (outline (path signal 150  -3302 -1778  -9144 -1778))
      (outline (path signal 150  -2032 41910  -2112.02 41559.4  -2336.22 41278.3  -2660.2 41122.3
            -3019.8 41122.3  -3343.78 41278.3  -3567.98 41559.4  -3648 41910
            -3567.98 42260.6  -3343.78 42541.7  -3019.8 42697.7  -2660.2 42697.7
            -2336.22 42541.7  -2112.02 42260.6  -2032 41910))
      (outline (path signal 150  508 41910  427.357 41635.4  211.031 41447.9  -72.296 41407.2
            -332.669 41526.1  -487.422 41766.9  -487.422 42053.1  -332.669 42293.9
            -72.296 42412.8  211.031 42372.1  427.357 42184.6  508 41910))
      (outline (path signal 150  -2032 39370  -2112.02 39019.4  -2336.22 38738.3  -2660.2 38582.3
            -3019.8 38582.3  -3343.78 38738.3  -3567.98 39019.4  -3648 39370
            -3567.98 39720.6  -3343.78 40001.7  -3019.8 40157.7  -2660.2 40157.7
            -2336.22 40001.7  -2112.02 39720.6  -2032 39370))
      (outline (path signal 150  3048 41910  2969.69 41747.4  2793.72 41707.2  2652.6 41819.8
            2652.6 42000.2  2793.72 42112.8  2969.69 42072.6  3048 41910))
      (outline (path signal 150  3048 39370  2969.69 39207.4  2793.72 39167.2  2652.6 39279.8
            2652.6 39460.2  2793.72 39572.8  2969.69 39532.6  3048 39370))
      (outline (path signal 150  508 39370  427.357 39095.4  211.031 38907.9  -72.296 38867.2
            -332.669 38986.1  -487.422 39226.9  -487.422 39513.1  -332.669 39753.9
            -72.296 39872.8  211.031 39832.1  427.357 39644.6  508 39370))
      (pin Rect[A]Pad_2800x1700_um D1 -7620 39370)
      (pin Oval[A]Pad_2800x1700_um D0 -7620 36830)
      (pin Oval[A]Pad_2800x1700_um RST1 -7620 34290)
      (pin Oval[A]Pad_2800x1700_um GND1 -7620 31750)
      (pin Oval[A]Pad_2800x1700_um D2 -7620 29210)
      (pin Oval[A]Pad_2800x1700_um D3 -7620 26670)
      (pin Oval[A]Pad_2800x1700_um D4 -7620 24130)
      (pin Oval[A]Pad_2800x1700_um D5 -7620 21590)
      (pin Oval[A]Pad_2800x1700_um D6 -7620 19050)
      (pin Oval[A]Pad_2800x1700_um D7 -7620 16510)
      (pin Oval[A]Pad_2800x1700_um D8 -7620 13970)
      (pin Oval[A]Pad_2800x1700_um D9 -7620 11430)
      (pin Oval[A]Pad_2800x1700_um D10 -7620 8890)
      (pin Oval[A]Pad_2800x1700_um D11 -7620 6350)
      (pin Oval[A]Pad_2800x1700_um D12 -7620 3810)
      (pin Oval[A]Pad_2800x1700_um D13 7620 3810)
      (pin Oval[A]Pad_2800x1700_um 3V3 7620 6350)
      (pin Oval[A]Pad_2800x1700_um AREF 7620 8890)
      (pin Oval[A]Pad_2800x1700_um A0 7620 11430)
      (pin Oval[A]Pad_2800x1700_um A1 7620 13970)
      (pin Oval[A]Pad_2800x1700_um A2 7620 16510)
      (pin Oval[A]Pad_2800x1700_um A3 7620 19050)
      (pin Oval[A]Pad_2800x1700_um A4 7620 21590)
      (pin Oval[A]Pad_2800x1700_um A5 7620 24130)
      (pin Oval[A]Pad_2800x1700_um A6 7620 26670)
      (pin Oval[A]Pad_2800x1700_um A7 7620 29210)
      (pin Oval[A]Pad_2800x1700_um 5V 7620 31750)
      (pin Oval[A]Pad_2800x1700_um RST2 7620 34290)
      (pin Oval[A]Pad_2800x1700_um GND2 7620 36830)
      (pin Oval[A]Pad_2800x1700_um VIN 7620 39370)
    )
    (image "Connecteur_jst:JST_XH_B04B-XH-A_04x2.50mm_Straight"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  9950 -3400))
      (outline (path signal 100  9950 -3400  9950 2350))
      (outline (path signal 100  9950 2350  -2450 2350))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  10450 -3900))
      (outline (path signal 50  10450 -3900  10450 2850))
      (outline (path signal 50  10450 2850  -2950 2850))
      (outline (path signal 120  -2550 2450  -2550 -3500))
      (outline (path signal 120  -2550 -3500  10050 -3500))
      (outline (path signal 120  10050 -3500  10050 2450))
      (outline (path signal 120  10050 2450  -2550 2450))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  6750 1700))
      (outline (path signal 120  6750 1700  6750 2450))
      (outline (path signal 120  6750 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  8250 2450  8250 1700))
      (outline (path signal 120  8250 1700  10050 1700))
      (outline (path signal 120  10050 1700  10050 2450))
      (outline (path signal 120  10050 2450  8250 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  3750 -2750))
      (outline (path signal 120  10050 200  9300 200))
      (outline (path signal 120  9300 200  9300 -2750))
      (outline (path signal 120  9300 -2750  3750 -2750))
      (outline (path signal 120  -350 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 250))
      (outline (path signal 100  -350 2750  -2850 2750))
      (outline (path signal 100  -2850 2750  -2850 250))
      (pin Oval[A]Pad_2000x3000_um 4 7500 0)
      (pin Oval[A]Pad_2000x3000_um 3 5000 0)
      (pin Oval[A]Pad_2000x3000_um 2 2500 0)
      (pin Rect[A]Pad_2000x3000_um 1 0 0)
    )
    (image Convertisseur:LM2596_THT_décalé_2_4
      (outline (path signal 127  -1680 4280  8480 4280))
      (outline (path signal 127  -1680 -420  1700 -420))
      (outline (path signal 127  1700 -420  5100 -420))
      (outline (path signal 127  5100 -420  8480 -420))
      (outline (path signal 127  1329 -420  2140 -420))
      (outline (path signal 50  -2000 4533  8800 4533))
      (outline (path signal 50  -2000 -5268  8800 -5268))
      (outline (path signal 50  -2000 4533  -2000 -5268))
      (outline (path signal 50  8800 4533  8800 -5268))
      (outline (path signal 127  4660 -420  5540 -420))
      (outline (path signal 127  8060 -420  8480 -420))
      (outline (path signal 127  -1680 4280  8480 4280))
      (outline (path signal 127  -1680 4280  -1680 -420))
      (outline (path signal 127  -1680 4280  -1680 -420))
      (outline (path signal 127  8480 4280  8480 -420))
      (outline (path signal 127  8480 4280  8480 -420))
      (pin Rect[A]Pad_2200x3200_um 1 0 0)
      (pin Oval[A]Pad_2200x3200_um 2 1700 -4000)
      (pin Oval[A]Pad_2200x3200_um 3 3400 0)
      (pin Oval[A]Pad_2200x3200_um 4 5100 -4000)
      (pin Oval[A]Pad_2200x3200_um 5 6800 0)
    )
    (image "Inductance THT:Bobine_Toroïde"
      (outline (path signal 120  -7500 -3000  -7500 4000))
      (outline (path signal 120  7500 -3000  -7500 -3000))
      (outline (path signal 120  7500 4000  7500 -3000))
      (outline (path signal 120  -7500 4000  7500 4000))
      (outline (path signal 120  -7000 -3000  -6000 4000))
      (outline (path signal 120  -6000 4000  -4500 4000))
      (outline (path signal 120  -4500 4000  -5500 -3000))
      (outline (path signal 120  -5500 -3000  -4000 -3000))
      (outline (path signal 120  -4000 -3000  -3000 4000))
      (outline (path signal 120  -3000 4000  -1500 4000))
      (outline (path signal 120  -1500 4000  -2500 -3000))
      (outline (path signal 120  -2500 -3000  -1000 -3000))
      (outline (path signal 120  -1000 -3000  0 4000))
      (outline (path signal 120  0 4000  1500 4000))
      (outline (path signal 120  1500 4000  500 -3000))
      (outline (path signal 120  500 -3000  1500 -3000))
      (outline (path signal 120  1500 -3000  2000 -3000))
      (outline (path signal 120  2000 -3000  3000 4000))
      (outline (path signal 120  3000 4000  4500 4000))
      (outline (path signal 120  4500 4000  3500 -3000))
      (outline (path signal 120  3500 -3000  5000 -3000))
      (outline (path signal 120  5000 -3000  6000 4000))
      (outline (path signal 120  6000 4000  7500 4000))
      (outline (path signal 120  7500 4000  6500 -3000))
      (pin Round[A]Pad_2000_um 2 0 -3000)
      (pin Round[A]Pad_2000_um 1 0 4000)
    )
    (image "DIP:DIP-4_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -3810))
      (outline (path signal 100  6985 -3810  635 -3810))
      (outline (path signal 100  635 -3810  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -3870))
      (outline (path signal 120  1160 -3870  6460 -3870))
      (outline (path signal 120  6460 -3870  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -4100))
      (outline (path signal 50  -1100 -4100  8700 -4100))
      (outline (path signal 50  8700 -4100  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Round[A]Pad_2000_um 4 7620 0)
      (pin Round[A]Pad_2000_um 2 0 -2540)
      (pin Round[A]Pad_2000_um 3 7620 -2540)
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
    )
    (image Resistance:R_025W
      (outline (path signal 250  -3300 -1300  -3300 1100))
      (outline (path signal 250  3000 -1300  -3300 -1300))
      (outline (path signal 250  3000 1100  3000 -1300))
      (outline (path signal 250  -3300 1100  3000 1100))
      (outline (path signal 254  -4951 -100  -3300 -100))
      (outline (path signal 254  4651 -100  3000 -100))
      (pin Round[A]Pad_2300_um 1 -5100 -100)
      (pin Round[A]Pad_2300_um 2 4900 -100)
    )
    (image Resistance:R_025W::1
      (outline (path signal 254  4651 -100  3000 -100))
      (outline (path signal 254  -4951 -100  -3300 -100))
      (outline (path signal 250  -3300 1100  3000 1100))
      (outline (path signal 250  3000 1100  3000 -1300))
      (outline (path signal 250  3000 -1300  -3300 -1300))
      (outline (path signal 250  -3300 -1300  -3300 1100))
      (pin Round[A]Pad_2500_um 1 -5100 -100)
      (pin Round[A]Pad_2500_um 2 4900 -100)
    )
    (image pth_diodes:diode_do201
      (outline (path signal 304.8  2413 -2540  2413 2540))
      (outline (path signal 304.8  2667 2540  2667 -2540))
      (outline (path signal 304.8  2921 -2540  2921 2540))
      (outline (path signal 304.8  3175 2540  3175 -2540))
      (outline (path signal 304.8  7620 0  4699 0))
      (outline (path signal 304.8  -7620 0  -4699 0))
      (outline (path signal 304.8  -4699 -2540  -4699 2540))
      (outline (path signal 304.8  -4699 2540  4699 2540))
      (outline (path signal 304.8  4699 2540  4699 -2540))
      (outline (path signal 304.8  4699 -2540  -4699 -2540))
      (pin Round[A]Pad_3000_um 1 7620 0)
      (pin Round[A]Pad_3000_um 2 -7620 0)
    )
    (image capacitors:CP_5x11mm
      (outline (path signal 304.8  -800 2600  800 2600))
      (outline (path signal 304.8  -1300 2400  1300 2400))
      (outline (path signal 304.8  -1700 2200  1700 2200))
      (outline (path signal 304.8  2800 0  2718.64 -670.084  2479.28 -1301.22  2095.83 -1856.74
            1590.58 -2304.36  992.894 -2618.05  337.503 -2779.59  -337.503 -2779.59
            -992.894 -2618.05  -1590.58 -2304.36  -2095.83 -1856.74  -2479.28 -1301.22
            -2718.64 -670.084  -2800 0  -2718.64 670.084  -2479.28 1301.22
            -2095.83 1856.74  -1590.58 2304.36  -992.894 2618.05  -337.503 2779.59
            337.503 2779.59  992.894 2618.05  1590.58 2304.36  2095.83 1856.74
            2479.28 1301.22  2718.64 670.084  2800 0))
      (pin Rect[A]Pad_2000x2000_um 1 0 -1500)
      (pin Round[A]Pad_2000_um 2 0 1500)
    )
    (image capacitors:CP_10x12.5mm
      (outline (path signal 500  1500 3250  3000 3250))
      (outline (path signal 304.8  5300 0  5219.48 -920.335  4980.37 -1812.71  4589.94 -2650
            4060.04 -3406.77  3406.77 -4060.04  2650 -4589.94  1812.71 -4980.37
            920.335 -5219.48  0 -5300  -920.335 -5219.48  -1812.71 -4980.37
            -2650 -4589.94  -3406.77 -4060.04  -4060.04 -3406.77  -4589.94 -2650
            -4980.37 -1812.71  -5219.48 -920.335  -5300 0  -5219.48 920.335
            -4980.37 1812.71  -4589.94 2650  -4060.04 3406.77  -3406.77 4060.04
            -2650 4589.94  -1812.71 4980.37  -920.335 5219.48  0 5300  920.335 5219.48
            1812.71 4980.37  2650 4589.94  3406.77 4060.04  4060.04 3406.77
            4589.94 2650  4980.37 1812.71  5219.48 920.335  5300 0))
      (outline (path signal 304.8  -1300 5100  1300 5100))
      (outline (path signal 304.8  1900 4900  -1900 4900))
      (outline (path signal 304.8  2300 4700  -2300 4700))
      (outline (path signal 304.8  -2700 4500  2700 4500))
      (pin Round[A]Pad_2500_um 2 0 2500)
      (pin Rect[A]Pad_2000x2000_um 1 0 -2500)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2300_um
      (shape (circle F.Cu 2300))
      (shape (circle B.Cu 2300))
      (attach off)
    )
    (padstack Round[A]Pad_2500_um
      (shape (circle F.Cu 2500))
      (shape (circle B.Cu 2500))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_2800x1700_um
      (shape (path F.Cu 1700  -550 0  550 0))
      (shape (path B.Cu 1700  -550 0  550 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x3000_um
      (shape (path F.Cu 2000  0 -500  0 500))
      (shape (path B.Cu 2000  0 -500  0 500))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x3200_um
      (shape (path F.Cu 2200  0 -500  0 500))
      (shape (path B.Cu 2200  0 -500  0 500))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x3000_um
      (shape (rect F.Cu -1000 -1500 1000 1500))
      (shape (rect B.Cu -1000 -1500 1000 1500))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x3200_um
      (shape (rect F.Cu -1100 -1600 1100 1600))
      (shape (rect B.Cu -1100 -1600 1100 1600))
      (attach off)
    )
    (padstack Rect[A]Pad_2800x1700_um
      (shape (rect F.Cu -1400 -850 1400 850))
      (shape (rect B.Cu -1400 -850 1400 850))
      (attach off)
    )
    (padstack Rect[A]Pad_3000x3000_um
      (shape (rect F.Cu -1500 -1500 1500 1500))
      (shape (rect B.Cu -1500 -1500 1500 1500))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J1-4 J1-3 XA101-GND1 J3-1 VR1-3 VR1-5 U1-2 R100-2 D1-2 C1-2 C2-2)
    )
    (net "Net-(D1-Pad1)"
      (pins VR1-2 L1-1 D1-1)
    )
    (net SDA
      (pins XA101-A4 J3-3)
    )
    (net SCL
      (pins XA101-A5 J3-4)
    )
    (net 24V
      (pins J1-2 J1-1 VR1-1 C1-1)
    )
    (net OUT
      (pins J1-5 R101-1)
    )
    (net "Net-(R101-Pad2)"
      (pins U1-1 R101-2)
    )
    (net "Net-(R100-Pad1)"
      (pins XA101-D2 U1-3 R100-1)
    )
    (net +5V
      (pins J3-2 VR1-4 L1-2 U1-4 C2-1)
    )
    (class kicad_default "" +5V "Net-(R100-Pad1)" "Net-(R101-Pad2)" "Net-(R103-Pad1)"
      "Net-(XA101-Pad3V3)" "Net-(XA101-PadA0)" "Net-(XA101-PadA1)" "Net-(XA101-PadA2)"
      "Net-(XA101-PadA3)" "Net-(XA101-PadA6)" "Net-(XA101-PadA7)" "Net-(XA101-PadAREF)"
      "Net-(XA101-PadD0)" "Net-(XA101-PadD1)" "Net-(XA101-PadD10)" "Net-(XA101-PadD11)"
      "Net-(XA101-PadD12)" "Net-(XA101-PadD13)" "Net-(XA101-PadD3)" "Net-(XA101-PadD4)"
      "Net-(XA101-PadD5)" "Net-(XA101-PadD6)" "Net-(XA101-PadD7)" "Net-(XA101-PadD8)"
      "Net-(XA101-PadD9)" "Net-(XA101-PadGND2)" "Net-(XA101-PadRST1)" "Net-(XA101-PadRST2)"
      "Net-(XA101-PadVIN)" OUT SCL SDA VCC VCC1
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 800)
        (clearance 200.1)
      )
    )
    (class 12V +12V
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1000)
        (clearance 200.1)
      )
    )
    (class 24V 24V
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1000)
        (clearance 200.1)
      )
    )
    (class 5V GND "Net-(D1-Pad1)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 1000)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
