INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/Lab/project_1_up_counter_sam/project_1_up_counter_sam.srcs/sources_1/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/Lab/project_1_up_counter_sam/project_1_up_counter_sam.srcs/sim_1/new/tb_c_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_c_up
