---
name: Table 2-4
full_name: Table 2-4. MSRs in 45 nm and 32 nm Intel Atom® Processor Family
supported_cpu:
- 06_1CH
- 06_26H
- 06_27H
- 06_35H
- 06_36H
msr:
- value: 0H
  name: IA32_P5_MC_ADDR
  shared: Shared
  description: See Section 2.23, “MSRs in Pentium Processors.”
  see_section:
  - '2.23'
- value: 1H
  name: IA32_P5_MC_TYPE
  shared: Shared
  description: See Section 2.23, “MSRs in Pentium Processors.”
  see_section:
  - '2.23'
- value: 6H
  name: IA32_MONITOR_FILTER_SIZE
  shared: Unique
  description: See Section 9.10.5, “Monitor/Mwait Address Range Determination.” and Table 2-2.
  see_table:
  - 2-2
  see_section:
  - 9.10.5
- value: 10H
  name: IA32_TIME_STAMP_COUNTER
  shared: Unique
  description: See Section 18.17, “Time-Stamp Counter,” and see Table 2-2.
  see_table:
  - 2-2
  see_section:
  - '18.17'
- value: 17H
  name: IA32_PLATFORM_ID
  shared: Shared
  access: R
  description: Platform ID See Table 2-2.
  see_table:
  - 2-2
- value: 17H
  name: MSR_PLATFORM_ID
  bitfields:
  - bit: '7:0'
    description: Reserved
  - bit: '12:8'
    access: R
    description: Maximum Qualified Ratio The maximum allowed bus ratio.
  - bit: '63:13'
    description: Reserved
  shared: Shared
  access: R
  description: Model Specific Platform ID
- value: 1BH
  name: IA32_APIC_BASE
  shared: Unique
  description: See Section 11.4.4, “Local APIC Status and Location” and Table 2-2.
  see_table:
  - 2-2
  see_section:
  - 11.4.4
- value: 2AH
  name: MSR_EBL_CR_POWERON
  bitfields:
  - bit: '0'
    description: Reserved
  - bit: '1'
    access: R/W
    long_description: Data Error Checking Enable 1 = Enabled; 0 = Disabled Always 0.
    description: Data Error Checking Enable
  - bit: '2'
    access: R/W
    long_description: Response Error Checking Enable 1 = Enabled; 0 = Disabled Always 0.
    description: Response Error Checking Enable
  - bit: '3'
    access: R/W
    long_description: AERR# Drive Enable 1 = Enabled; 0 = Disabled Always 0.
    description: AERR# Drive Enable
  - bit: '4'
    access: R/W
    long_description: BERR# Enable for initiator bus requests 1 = Enabled; 0 = Disabled Always 0.
    description: BERR# Enable for initiator bus requests
  - bit: '5'
    description: Reserved
  - bit: '6'
    description: Reserved
  - bit: '7'
    access: R/W
    long_description: BINIT# Driver Enable 1 = Enabled; 0 = Disabled Always 0.
    description: BINIT# Driver Enable
  - bit: '8'
    description: Reserved
  - bit: '9'
    access: R/O
    description: Execute BIST 1 = Enabled; 0 = Disabled
  - bit: '10'
    access: R/O
    long_description: AERR# Observation Enabled 1 = Enabled; 0 = Disabled Always 0.
    description: AERR# Observation Enabled
  - bit: '11'
    description: Reserved
  - bit: '12'
    access: R/O
    long_description: BINIT# Observation Enabled 1 = Enabled; 0 = Disabled Always 0.
    description: BINIT# Observation Enabled
  - bit: '13'
    description: Reserved
  - bit: '14'
    access: R/O
    description: 1 MByte Power on Reset Vector 1 = 1 MByte; 0 = 4 GBytes
  - bit: '15'
    description: Reserved
  - bit: '17:16'
    access: R/O
    description: APIC Cluster ID Always 00B.
  - bit: '19: 18'
    description: Reserved
  - bit: '21: 20'
    access: R/O
    description: Symmetric Arbitration ID Always 00B.
  - bit: '26:22'
    access: R/O
    description: Integer Bus Frequency Ratio
  shared: Shared
  access: R/W
  description: Processor Hard Power-On Configuration
  long_description: Processor Hard Power-On Configuration Enables and disables processor features; (R) indicates current processor configuration.
- value: 3AH
  name: IA32_FEATURE_CONTROL
  shared: Unique
  access: R/W
  description: Control Features in Intel 64Processor See Table 2-2.
  see_table:
  - 2-2
- value: 40H
  name: MSR_LASTBRANCH_0_FROM_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 0 From IP
  long_description: 'Last Branch Record 0 From IP One of eight pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction . See also: • Last Branch Record Stack TOS at 1C9H. • Section 18.5.'
  see_section:
  - 18.5.
- value: 41H
  name: MSR_LASTBRANCH_1_FROM_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 1 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 42H
  name: MSR_LASTBRANCH_2_FROM_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 2 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 43H
  name: MSR_LASTBRANCH_3_FROM_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 3 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 44H
  name: MSR_LASTBRANCH_4_FROM_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 4 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 45H
  name: MSR_LASTBRANCH_5_FROM_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 5 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 46H
  name: MSR_LASTBRANCH_6_FROM_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 6 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 47H
  name: MSR_LASTBRANCH_7_FROM_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 7 From IP See description of MSR_LASTBRANCH_0_FROM_IP.
- value: 60H
  name: MSR_LASTBRANCH_0_TO_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 0 To IP
  long_description: Last Branch Record 0 To IP One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the destination instruction.
- value: 61H
  name: MSR_LASTBRANCH_1_TO_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 1 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 62H
  name: MSR_LASTBRANCH_2_TO_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 2 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 63H
  name: MSR_LASTBRANCH_3_TO_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 3 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 64H
  name: MSR_LASTBRANCH_4_TO_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 4 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 65H
  name: MSR_LASTBRANCH_5_TO_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 5 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 66H
  name: MSR_LASTBRANCH_6_TO_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 6 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 67H
  name: MSR_LASTBRANCH_7_TO_IP
  shared: Unique
  access: R/W
  description: Last Branch Record 7 To IP See description of MSR_LASTBRANCH_0_TO_IP.
- value: 79H
  name: IA32_BIOS_UPDT_TRIG
  shared: Shared
  access: W
  description: BIOS Update Trigger Register See Table 2-2.
  see_table:
  - 2-2
- value: 8BH
  name: IA32_BIOS_SIGN_ID
  shared: Unique
  access: R/W
  description: BIOS Update Signature ID See Table 2-2.
  see_table:
  - 2-2
- value: C1H
  name: IA32_PMC0
  shared: Unique
  description: Performance counter register See Table 2-2.
  see_table:
  - 2-2
- value: C2H
  name: IA32_PMC1
  shared: Unique
  description: Performance Counter Register See Table 2-2.
  see_table:
  - 2-2
- value: CDH
  name: MSR_FSB_FREQ
  bitfields:
  - bit: '2:0'
    long_description: '• 111B: 083 MHz (FSB 333) • 101B: 100 MHz (FSB 400) • 001B: 133 MHz (FSB 533) • 011B: 167 MHz (FSB 667)'
    description: •
  - long_description: 133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B. 166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B.
    description: 133.33 MHz should be utilized if performing calculation
  - bit: '63:3'
    description: Reserved
  shared: Shared
  access: R/O
  description: Scaleable Bus Speed
  long_description: Scaleable Bus Speed This field indicates the intended scaleable bus clock speed for processors based on Intel Atom microarchitecture.
- value: E7H
  name: IA32_MPERF
  shared: Unique
  access: R/W
  description: Maximum Performance Frequency Clock Count See Table 2-2.
  see_table:
  - 2-2
- value: E8H
  name: IA32_APERF
  shared: Unique
  access: R/W
  description: Actual Performance Frequency Clock Count See Table 2-2.
  see_table:
  - 2-2
- value: FEH
  name: IA32_MTRRCAP
  shared: Shared
  access: R
  description: Memory Type Range Register See Table 2-2.
  see_table:
  - 2-2
- value: 11EH
  name: MSR_BBL_CR_CTL3
  bitfields:
  - bit: '0'
    access: R/O
    long_description: L2 Hardware Enabled 1 = Indicates the L2 is hardware-enabled. 0 = Indicates the L2 is hardware-disabled.
    description: L2 Hardware Enabled
  - bit: '7:1'
    description: Reserved
  - bit: '8'
    access: R/W
    long_description: L2 Enabled 1 = L2 cache has been initialized. 0 = Disabled (default). Until this bit is set, the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input.
    description: L2 Enabled
  - bit: '22:9'
    description: Reserved
  - bit: '23'
    access: R/O
    long_description: L2 Not Present 0 = L2 Present 1 = L2 Not Present
    description: L2 Not Present
  - bit: '63:24'
    description: Reserved
  shared: Shared
  description: Control Register 3 Used to configure the L2 Cache.
- value: 174H
  name: IA32_SYSENTER_CS
  shared: Unique
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 175H
  name: IA32_SYSENTER_ESP
  shared: Unique
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 176H
  name: IA32_SYSENTER_EIP
  shared: Unique
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 179H
  name: IA32_MCG_CAP
  shared: Unique
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 17AH
  name: IA32_MCG_STATUS
  bitfields:
  - bit: '0'
    long_description: RIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted.
    description: RIPV
  - bit: '1'
    long_description: EIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
    description: EIPV
  - bit: '2'
    long_description: MCIP When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
    description: MCIP
  - bit: '63:3'
    description: Reserved
  shared: Unique
  description: Global Machine Check Status
- value: 186H
  name: IA32_PERFEVTSEL0
  shared: Unique
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 187H
  name: IA32_PERFEVTSEL1
  shared: Unique
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 198H
  name: IA32_PERF_STATUS
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 198H
  name: MSR_PERF_STATUS
  bitfields:
  - bit: '15:0'
    description: Current Performance State Value
  - bit: '39:16'
    description: Reserved
  - bit: '44:40'
    access: R/O
    description: Maximum Bus Ratio Indicates maximum bus ratio configured for the processor.
  - bit: '63:45'
    description: Reserved
  shared: Shared
  description: Performance Status
- value: 199H
  name: IA32_PERF_CTL
  shared: Unique
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 19AH
  name: IA32_CLOCK_MODULATION
  shared: Unique
  access: R/W
  description: Clock Modulation
  long_description: Clock Modulation See Table 2-2. IA32_CLOCK_MODULATION MSR was originally named IA32_THERM_CONTROL MSR.
  see_table:
  - 2-2
- value: 19BH
  name: IA32_THERM_INTERRUPT
  shared: Unique
  access: R/W
  description: Thermal Interrupt Control See Table 2-2.
  see_table:
  - 2-2
- value: 19CH
  name: IA32_THERM_STATUS
  shared: Unique
  access: R/W
  description: Thermal Monitor Status See Table 2-2.
  see_table:
  - 2-2
- value: 19DH
  name: MSR_THERM2_CTL
  bitfields:
  - bit: '15:0'
    description: Reserved
  - bit: '16'
    access: R/W
    long_description: 'TM_SELECT Mode of automatic thermal monitor: 0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock duty cycle). 1 = Thermal Monitor 2 (thermally-initiated frequency transitions). If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect. Neither TM1 nor TM2 are enabled.'
    description: TM_SELECT
  - bit: '63:17'
    description: Reserved
  shared: Shared
  description: Thermal Monitor 2 Control
- value: 1A0H
  name: IA32_MISC_ENABLE
  bitfields:
  - bit: '0'
    description: Fast-Strings Enable See Table 2-2.
    see_table:
    - 2-2
  - bit: '2:1'
    description: Reserved
  - bit: '3'
    access: R/W
    description: Automatic Thermal Control Circuit Enable See Table 2-2. Default value is 0.
    shared: Unique
    see_table:
    - 2-2
  - bit: '6:4'
    description: Reserved
  - bit: '7'
    access: R
    description: Performance Monitoring Available See Table 2-2.
    shared: Shared
    see_table:
    - 2-2
  - bit: '8'
    description: Reserved
  - bit: '9'
    description: Reserved
  - bit: '10'
    access: R/W
    long_description: FERR# Multiplexing Enable 1 = FERR# asserted by the processor to indicate a pending break event within the processor. 0 = Indicates compatible FERR# signaling behavior. This bit must be set to 1 to support XAPIC interrupt model usage.
    description: FERR# Multiplexing Enable
    shared: Shared
  - bit: '11'
    access: R/O
    description: Branch Trace Storage Unavailable See Table 2-2.
    shared: Shared
    see_table:
    - 2-2
  - bit: '12'
    access: R/O
    description: Processor Event Based Sampling Unavailable See Table 2-2.
    shared: Shared
    see_table:
    - 2-2
  - bit: '13'
    access: R/W
    long_description: TM2 Enable When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0.
    description: TM2 Enable
    shared: Shared
  - long_description: When this bit is cleared (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermally managed state. The BIOS must enable this feature if the TM2 feature flag (CPUID.1:ECX[8]) is set; if the TM2 feature flag is not set, this feature is not supported and BIOS must not alter the contents of the TM2 bit location. The processor is operating out of specification if both this bit and the TM1 bit are set to 0.
    description: When this bit is cleared
  - bit: '15:14'
    description: Reserved
  - bit: '16'
    access: R/W
    description: Enhanced Intel SpeedStep Technology Enable See Table 2-2.
    shared: Shared
    see_table:
    - 2-2
  - bit: '18'
    access: R/W
    description: ENABLE MONITOR FSM See Table 2-2.
    shared: Shared
    see_table:
    - 2-2
  - bit: '19'
    description: Reserved
  - bit: '20'
    access: R/WO
    long_description: 'Enhanced Intel SpeedStep Technology Select Lock When set, this bit causes the following bits to become read-only: • Enhanced Intel SpeedStep Technology Select Lock (this bit). • Enhanced Intel SpeedStep Technology Enable bit. The bit must be set before an Enhanced Intel SpeedStep Technology transition is requested. This bit is cleared on reset.'
    description: Enhanced Intel SpeedStep Technology Select Lock
    shared: Shared
  - bit: '21'
    description: Reserved
  - bit: '22'
    access: R/W
    description: Limit CPUID Maxval See Table 2-2.
    shared: Unique
    see_table:
    - 2-2
  - bit: '23'
    access: R/W
    description: xTPR Message Disable See Table 2-2.
    shared: Shared
    see_table:
    - 2-2
  - bit: '33:24'
    description: Reserved
  - bit: '34'
    access: R/W
    description: XD Bit Disable See Table 2-2.
    shared: Unique
    see_table:
    - 2-2
  - bit: '63:35'
    description: Reserved
  shared: Unique
  access: R/W
  description: Enable Misc. Processor Features
  long_description: Enable Misc. Processor Features Allows a variety of processor functions to be enabled and disabled.
- value: 1C9H
  name: MSR_LASTBRANCH_TOS
  shared: Unique
  access: R/W
  description: Last Branch Record Stack TOS
  long_description: Last Branch Record Stack TOS Contains an index (bits 0-2) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H).
- value: 1D9H
  name: IA32_DEBUGCTL
  shared: Unique
  access: R/W
  description: Debug Control See Table 2-2.
  see_table:
  - 2-2
- value: 1DDH
  name: MSR_LER_FROM_LIP
  shared: Unique
  access: R
  description: Last Exception Record From Linear IP
  long_description: Last Exception Record From Linear IP Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
- value: 1DEH
  name: MSR_LER_TO_LIP
  shared: Unique
  access: R
  description: Last Exception Record To Linear IP
  long_description: Last Exception Record To Linear IP This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
- value: 200H
  name: IA32_MTRR_PHYSBASE0
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 201H
  name: IA32_MTRR_PHYSMASK0
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 202H
  name: IA32_MTRR_PHYSBASE1
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 203H
  name: IA32_MTRR_PHYSMASK1
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 204H
  name: IA32_MTRR_PHYSBASE2
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 205H
  name: IA32_MTRR_PHYSMASK2
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 206H
  name: IA32_MTRR_PHYSBASE3
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 207H
  name: IA32_MTRR_PHYSMASK3
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 208H
  name: IA32_MTRR_PHYSBASE4
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 209H
  name: IA32_MTRR_PHYSMASK4
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 20AH
  name: IA32_MTRR_PHYSBASE5
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 20BH
  name: IA32_MTRR_PHYSMASK5
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 20CH
  name: IA32_MTRR_PHYSBASE6
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 20DH
  name: IA32_MTRR_PHYSMASK6
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 20EH
  name: IA32_MTRR_PHYSBASE7
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 20FH
  name: IA32_MTRR_PHYSMASK7
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 250H
  name: IA32_MTRR_FIX64K_00000
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 258H
  name: IA32_MTRR_FIX16K_80000
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 259H
  name: IA32_MTRR_FIX16K_A0000
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 268H
  name: IA32_MTRR_FIX4K_C0000
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 269H
  name: IA32_MTRR_FIX4K_C8000
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 26AH
  name: IA32_MTRR_FIX4K_D0000
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 26BH
  name: IA32_MTRR_FIX4K_D8000
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 26CH
  name: IA32_MTRR_FIX4K_E0000
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 26DH
  name: IA32_MTRR_FIX4K_E8000
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 26EH
  name: IA32_MTRR_FIX4K_F0000
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 26FH
  name: IA32_MTRR_FIX4K_F8000
  shared: Shared
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 277H
  name: IA32_PAT
  shared: Unique
  description: See Table 2-2.
  see_table:
  - 2-2
- value: 309H
  name: IA32_FIXED_CTR0
  shared: Unique
  access: R/W
  description: Fixed-Function Performance Counter Register 0 See Table 2-2.
  see_table:
  - 2-2
- value: 30AH
  name: IA32_FIXED_CTR1
  shared: Unique
  access: R/W
  description: Fixed-Function Performance Counter Register 1 See Table 2-2.
  see_table:
  - 2-2
- value: 30BH
  name: IA32_FIXED_CTR2
  shared: Unique
  access: R/W
  description: Fixed-Function Performance Counter Register 2 See Table 2-2.
  see_table:
  - 2-2
- value: 345H
  name: IA32_PERF_CAPABILITIES
  shared: Shared
  description: See Table 2-2. See Section 18.4.1, “IA32_DEBUGCTL MSR.”
  see_table:
  - 2-2
  see_section:
  - 18.4.1
- value: 38DH
  name: IA32_FIXED_CTR_CTRL
  shared: Unique
  access: R/W
  description: Fixed-Function-Counter Control Register See Table 2-2.
  see_table:
  - 2-2
- value: 38EH
  name: IA32_PERF_GLOBAL_STATUS
  shared: Unique
  description: See Table 2-2. See Section 20.6.2.2, “Global Counter Control Facilities.”
  see_table:
  - 2-2
  see_section:
  - 20.6.2.2
- value: 38FH
  name: IA32_PERF_GLOBAL_CTRL
  shared: Unique
  description: See Table 2-2. See Section 20.6.2.2, “Global Counter Control Facilities.”
  see_table:
  - 2-2
  see_section:
  - 20.6.2.2
- value: 390H
  name: IA32_PERF_GLOBAL_OVF_CTRL
  shared: Unique
  description: See Table 2-2. See Section 20.6.2.2, “Global Counter Control Facilities.”
  see_table:
  - 2-2
  see_section:
  - 20.6.2.2
- value: 3F1H
  name: IA32_PEBS_ENABLE
  alt_name: MSR_PEBS_ENABLE
  bitfields:
  - bit: '0'
    access: R/W
    description: Enable PEBS on IA32_PMC0
  shared: Unique
  description: See Table 2-2. See Section 20.6.2.4, “Processor Event Based Sampling (PEBS).”
  see_table:
  - 2-2
  see_section:
  - 20.6.2.4
- value: 400H
  name: IA32_MC0_CTL
  shared: Shared
  description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
  see_section:
  - 16.3.2.1
- value: 401H
  name: IA32_MC0_STATUS
  shared: Shared
  description: See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.”
  see_section:
  - 16.3.2.2
- value: 402H
  name: IA32_MC0_ADDR
  shared: Shared
  description: See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
  long_description: See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” The IA32_MC0_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC0_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
  see_section:
  - 16.3.2.3
- value: 404H
  name: IA32_MC1_CTL
  shared: Shared
  description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
  see_section:
  - 16.3.2.1
- value: 405H
  name: IA32_MC1_STATUS
  shared: Shared
  description: See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.”
  see_section:
  - 16.3.2.2
- value: 408H
  name: IA32_MC2_CTL
  shared: Shared
  description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
  see_section:
  - 16.3.2.1
- value: 409H
  name: IA32_MC2_STATUS
  shared: Shared
  description: See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.”
  see_section:
  - 16.3.2.2
- value: 40AH
  name: IA32_MC2_ADDR
  shared: Shared
  description: See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
  long_description: See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
  see_section:
  - 16.3.2.3
- value: 40CH
  name: IA32_MC3_CTL
  shared: Shared
  description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
  see_section:
  - 16.3.2.1
- value: 40DH
  name: IA32_MC3_STATUS
  shared: Shared
  description: See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.”
  see_section:
  - 16.3.2.2
- value: 40EH
  name: IA32_MC3_ADDR
  shared: Shared
  description: See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
  long_description: See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
  see_section:
  - 16.3.2.3
- value: 410H
  name: IA32_MC4_CTL
  shared: Shared
  description: See Section 16.3.2.1, “IA32_MCi_CTL MSRs.”
  see_section:
  - 16.3.2.1
- value: 411H
  name: IA32_MC4_STATUS
  shared: Shared
  description: See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.”
  see_section:
  - 16.3.2.2
- value: 412H
  name: IA32_MC4_ADDR
  shared: Shared
  description: See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.”
  long_description: See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
  see_section:
  - 16.3.2.3
- value: 480H
  name: IA32_VMX_BASIC
  shared: Unique
  access: R/O
  description: Reporting Register of Basic VMX Capabilities
  long_description: Reporting Register of Basic VMX Capabilities See Table 2-2. See Appendix A.1, “Basic VMX Information.”
  see_table:
  - 2-2
  see_appendix:
  - A.1
- value: 481H
  name: IA32_VMX_PINBASED_CTLS
  shared: Unique
  access: R/O
  description: Capability Reporting Register of Pin-Based VM-Execution
  long_description: Capability Reporting Register of Pin-Based VM-Execution Controls See Table 2-2. See Appendix A.3, “VM-Execution Controls.”
  see_table:
  - 2-2
  see_appendix:
  - A.3
- value: 482H
  name: IA32_VMX_PROCBASED_CTLS
  shared: Unique
  access: R/O
  description: Capability Reporting Register of Primary Processor-Based
  long_description: Capability Reporting Register of Primary Processor-Based VM-Execution Controls See Appendix A.3, “VM-Execution Controls.”
  see_appendix:
  - A.3
- value: 483H
  name: IA32_VMX_EXIT_CTLS
  shared: Unique
  access: R/O
  description: Capability Reporting Register of VM-Exit Controls
  long_description: Capability Reporting Register of VM-Exit Controls See Table 2-2. See Appendix A.4, “VM-Exit Controls.”
  see_table:
  - 2-2
  see_appendix:
  - A.4
- value: 484H
  name: IA32_VMX_ENTRY_CTLS
  shared: Unique
  access: R/O
  description: Capability Reporting Register of VM-Entry Controls
  long_description: Capability Reporting Register of VM-Entry Controls See Table 2-2. See Appendix A.5, “VM-Entry Controls.”
  see_table:
  - 2-2
  see_appendix:
  - A.5
- value: 485H
  name: IA32_VMX_MISC
  shared: Unique
  access: R/O
  description: Reporting Register of Miscellaneous VMX Capabilities
  long_description: Reporting Register of Miscellaneous VMX Capabilities See Table 2-2. See Appendix A.6, “Miscellaneous Data.”
  see_table:
  - 2-2
  see_appendix:
  - A.6
- value: 486H
  name: IA32_VMX_CR0_FIXED0
  shared: Unique
  access: R/O
  description: Capability Reporting Register of CR0 Bits Fixed to 0
  long_description: Capability Reporting Register of CR0 Bits Fixed to 0 See Table 2-2. See Appendix A.7, “VMX-Fixed Bits in CR0.”
  see_table:
  - 2-2
  see_appendix:
  - A.7
- value: 487H
  name: IA32_VMX_CR0_FIXED1
  shared: Unique
  access: R/O
  description: Capability Reporting Register of CR0 Bits Fixed to 1
  long_description: Capability Reporting Register of CR0 Bits Fixed to 1 See Table 2-2. See Appendix A.7, “VMX-Fixed Bits in CR0.”
  see_table:
  - 2-2
  see_appendix:
  - A.7
- value: 488H
  name: IA32_VMX_CR4_FIXED0
  shared: Unique
  access: R/O
  description: Capability Reporting Register of CR4 Bits Fixed to 0
  long_description: Capability Reporting Register of CR4 Bits Fixed to 0 See Table 2-2. See Appendix A.8, “VMX-Fixed Bits in CR4.”
  see_table:
  - 2-2
  see_appendix:
  - A.8
- value: 489H
  name: IA32_VMX_CR4_FIXED1
  shared: Unique
  access: R/O
  description: Capability Reporting Register of CR4 Bits Fixed to 1
  long_description: Capability Reporting Register of CR4 Bits Fixed to 1 See Table 2-2. See Appendix A.8, “VMX-Fixed Bits in CR4.”
  see_table:
  - 2-2
  see_appendix:
  - A.8
- value: 48AH
  name: IA32_VMX_VMCS_ENUM
  shared: Unique
  access: R/O
  description: Capability Reporting Register of VMCS Field Enumeration
  long_description: Capability Reporting Register of VMCS Field Enumeration See Table 2-2. See Appendix A.9, “VMCS Enumeration.”
  see_table:
  - 2-2
  see_appendix:
  - A.9
- value: 48BH
  name: IA32_VMX_PROCBASED_CTLS2
  shared: Unique
  access: R/O
  description: Capability Reporting Register of Secondary Processor-
  long_description: Capability Reporting Register of Secondary Processor- Based VM-Execution Controls See Appendix A.3, “VM-Execution Controls.”
  see_appendix:
  - A.3
- value: 600H
  name: IA32_DS_AREA
  shared: Unique
  access: R/W
  description: DS Save Area
  long_description: DS Save Area See Table 2-2. See Section 20.6.3.4, “Debug Store (DS) Mechanism.”
  see_table:
  - 2-2
  see_section:
  - 20.6.3.4
- value: C000_0080H
  name: IA32_EFER
  shared: Unique
  description: Extended Feature Enables See Table 2-2.
  see_table:
  - 2-2
- value: C000_0081H
  name: IA32_STAR
  shared: Unique
  access: R/W
  description: System Call Target Address See Table 2-2.
  see_table:
  - 2-2
- value: C000_0082H
  name: IA32_LSTAR
  shared: Unique
  access: R/W
  description: IA-32e Mode System Call Target Address See Table 2-2.
  see_table:
  - 2-2
- value: C000_0084H
  name: IA32_FMASK
  shared: Unique
  access: R/W
  description: System Call Flag Mask See Table 2-2.
  see_table:
  - 2-2
- value: C000_0100H
  name: IA32_FS_BASE
  shared: Unique
  access: R/W
  description: Map of BASE Address of FS See Table 2-2.
  see_table:
  - 2-2
- value: C000_0101H
  name: IA32_GS_BASE
  shared: Unique
  access: R/W
  description: Map of BASE Address of GS See Table 2-2.
  see_table:
  - 2-2
- value: C000_0102H
  name: IA32_KERNEL_GS_BASE
  shared: Unique
  access: R/W
  description: Swap Target of BASE Address of GS See Table 2-2.
  see_table:
  - 2-2
