/**
  * @copyright Copyright (c) 2022, HiSilicon (Shanghai) Technologies Co., Ltd. All rights reserved.
  * Redistribution and use in source and binary forms, with or without modification, are permitted provided that the
  * following conditions are met:
  * 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following
  * disclaimer.
  * 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the
  * following disclaimer in the documentation and/or other materials provided with the distribution.
  * 3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote
  * products derived from this software without specific prior written permission.
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  * @file    ioconfig.h
  * @author  MCU Driver Team
  * @brief   ioconfig module driver
  * @details This file provides IOConfig register mapping structure.
  */

/* Macro definitions */
#ifndef McuMagicTag_IOCONFIG_H
#define McuMagicTag_IOCONFIG_H

typedef union {
    unsigned int reg;
    struct {
        unsigned int func : 4;              /**< IO function selection. */
        unsigned int ds : 2;                /**< Pin drive capability selection. */
        unsigned int reserved0 : 1;
        unsigned int pd : 1;                /**< Pin pull down control. */
        unsigned int pu : 1;                /**< Pin pull up control. */
        unsigned int sr : 1;                /**< Electrical level shift speed control. */
        unsigned int se : 1;                /**< Schmidt input control. */
        unsigned int reserved1 : 21;
    } BIT;
} volatile IOCMG_REG;

typedef struct {
    IOCMG_REG IOCFG_GPIO0_2;    /**< Pin GPIO0_2 IO Config Register, offset address:0x000000U */
    unsigned char space0[12];
    IOCMG_REG IOCFG_GPIO5_0;   /**< Pin GPIO5_0 IO Config Register, offset address:0x000010U */
    unsigned char space1[4];
#if defined (CHIP_3061MNPICA) || defined (CHIP_3061MNNICA) || \
    defined (CHIP_3061MNPIC8) || defined (CHIP_3061MNNIC8)  /* Only 48Pins chip is supported. */
    IOCMG_REG IOCFG_GPIO3_3;   /**< Pin GPIO3_3 IO Config Register, offset address:0x000018U */
#else
    unsigned char space2[4];
#endif
#if defined (CHIP_3061MNPICA) || defined (CHIP_3061MNNICA) || \
    defined (CHIP_3061MNPIC8) || defined (CHIP_3061MNNIC8)  /* Only 48Pins chip is supported. */
    IOCMG_REG IOCFG_GPIO2_4;   /**< Pin GPIO2_4 IO Config Register, offset address:0x00001CU */
#else
    unsigned char space3[4];
#endif
    unsigned char space4[224];
    IOCMG_REG IOCFG_GPIO0_7;    /**< Pin GPIO0_7 IO Config Register, offset address:0x000100U */
#if defined (CHIP_3061MNPICA) || defined (CHIP_3061MNNICA) || \
    defined (CHIP_3061MNPIC8) || defined (CHIP_3061MNNIC8)  /* Only 48Pins chip is supported. */
    IOCMG_REG IOCFG_GPIO5_1;    /**< Pin GPIO5_1 IO Config Register, offset address:0x000104U */
#else
    unsigned char space5[4];
#endif
    IOCMG_REG IOCFG_GPIO2_7;    /**< Pin GPIO2_7 IO Config Register, offset address:0x000108U */
    IOCMG_REG IOCFG_GPIO2_6;    /**< Pin GPIO2_6 IO Config Register, offset address:0x00010CU */
    IOCMG_REG IOCFG_GPIO2_5;    /**< Pin GPIO2_5 IO Config Register, offset address:0x000110U */
#if defined (CHIP_3061MNPICA) || defined (CHIP_3061MNNICA) || \
    defined (CHIP_3061MNPIC8) || defined (CHIP_3061MNNIC8)  /* Only 48Pins chip is supported. */
    IOCMG_REG IOCFG_GPIO5_2;    /**< Pin GPIO5_2 IO Config Register, offset address:0x000114U */
#else
    unsigned char space6[4];
#endif
    IOCMG_REG IOCFG_GPIO3_7;    /**< Pin GPIO3_7 IO Config Register, offset address:0x000118U */
    IOCMG_REG IOCFG_GPIO3_6;    /**< Pin GPIO3_6 IO Config Register, offset address:0x00011CU */
    IOCMG_REG IOCFG_GPIO3_5;    /**< Pin GPIO3_5 IO Config Register, offset address:0x000120U */
#if defined (CHIP_3061MNPICA) || defined (CHIP_3061MNNICA) || \
    defined (CHIP_3061MNPIC8) || defined (CHIP_3061MNNIC8)  /* Only 48Pins chip is supported. */
    IOCMG_REG IOCFG_GPIO5_3;    /**< Pin GPIO5_3 IO Config Register, offset address:0x000124U */
#else
    unsigned char space7[4];
#endif
    IOCMG_REG IOCFG_GPIO1_5;    /**< Pin GPIO1_5 IO Config Register, offset address:0x000128U */
    IOCMG_REG IOCFG_GPIO1_6;    /**< Pin GPIO1_6 IO Config Register, offset address:0x00012CU */
    IOCMG_REG IOCFG_GPIO1_7;    /**< Pin GPIO1_7 IO Config Register, offset address:0x000130U */
    IOCMG_REG IOCFG_GPIO4_7;    /**< Pin GPIO4_7 IO Config Register, offset address:0x000134U */
#if defined (CHIP_3061MNPICA) || defined (CHIP_3061MNNICA) || \
    defined (CHIP_3061MNPIC8) || defined (CHIP_3061MNNIC8)  /* Only 48Pins chip is supported. */
    IOCMG_REG IOCFG_GPIO4_5;    /**< Pin GPIO4_5 IO Config Register, offset address:0x000138U */
    IOCMG_REG IOCFG_GPIO4_6;    /**< Pin GPIO4_6 IO Config Register, offset address:0x00013CU */
    IOCMG_REG IOCFG_GPIO1_3;    /**< Pin GPIO1_3 IO Config Register, offset address:0x000140U */
    IOCMG_REG IOCFG_GPIO1_4;    /**< Pin GPIO1_4 IO Config Register, offset address:0x000144U */
#else
    unsigned char space8[16];
#endif
    IOCMG_REG IOCFG_GPIO3_0;    /**< Pin GPIO3_0 IO Config Register, offset address:0x000148U */
    IOCMG_REG IOCFG_GPIO3_1;    /**< Pin GPIO3_1 IO Config Register, offset address:0x00014CU */
    IOCMG_REG IOCFG_GPIO3_2;    /**< Pin GPIO3_2 IO Config Register, offset address:0x000150U */
    IOCMG_REG IOCFG_GPIO4_0;    /**< Pin GPIO4_0 IO Config Register, offset address:0x000154U */
    IOCMG_REG IOCFG_EF_BIST_INTF;   /**< Pin EF_BIST_INTF IO Config Register, offset address:0x000158U */
    IOCMG_REG IOCFG_GPIO4_1;    /**< Pin GPIO4_1 IO Config Register, offset address:0x00015CU */
    IOCMG_REG IOCFG_GPIO4_2;    /**< Pin GPIO4_2 IO Config Register, offset address:0x000160U */
#if defined (CHIP_3061MNPICA) || defined (CHIP_3061MNNICA) || \
    defined (CHIP_3061MNPIC8) || defined (CHIP_3061MNNIC8)  /* Only 48Pins chip is supported. */
    IOCMG_REG IOCFG_GPIO4_3;    /**< Pin GPIO4_3 IO Config Register, offset address:0x000164U */
    IOCMG_REG IOCFG_GPIO1_0;    /**< Pin GPIO1_0 IO Config Register, offset address:0x000168U */
    IOCMG_REG IOCFG_GPIO1_1;    /**< Pin GPIO1_1 IO Config Register, offset address:0x00016CU */
    IOCMG_REG IOCFG_GPIO3_4;    /**< Pin GPIO3_4 IO Config Register, offset address:0x000170U */
    IOCMG_REG IOCFG_GPIO4_4;    /**< Pin GPIO4_4 IO Config Register, offset address:0x000174U */
#else
    unsigned char space9[20];
#endif
    IOCMG_REG IOCFG_GPIO2_0;    /**< Pin GPIO2_0 IO Config Register, offset address:0x000178U */
    IOCMG_REG IOCFG_GPIO2_1;    /**< Pin GPIO2_1 IO Config Register, offset address:0x00017CU */
#if defined (CHIP_3061MNPICA) || defined (CHIP_3061MNNICA) || \
    defined (CHIP_3061MNPIC8) || defined (CHIP_3061MNNIC8)  /* Only 48Pins chip is supported. */
    IOCMG_REG IOCFG_GPIO2_2;    /**< Pin GPIO2_2 IO Config Register, offset address:0x000180U */
    IOCMG_REG IOCFG_GPIO2_3;    /**< Pin GPIO2_3 IO Config Register, offset address:0x000184U */
#else
    unsigned char space10[8];
#endif
    IOCMG_REG IOCFG_GPIO0_0;    /**< Pin GPIO0_0 IO Config Register, offset address:0x000188U */
    IOCMG_REG IOCFG_GPIO0_1;    /**< Pin GPIO0_1 IO Config Register, offset address:0x00018CU */
    IOCMG_REG IOCFG_GPIO0_3;    /**< Pin GPIO0_3 IO Config Register, offset address:0x000190U */
    IOCMG_REG IOCFG_GPIO0_4;    /**< Pin GPIO0_4 IO Config Register, offset address:0x000194U */
    IOCMG_REG IOCFG_GPIO1_2;    /**< Pin GPIO1_2 IO Config Register, offset address:0x000198U */
    unsigned char space11[4];
    IOCMG_REG IOCFG_GPIO0_5;    /**< Pin GPIO0_5 IO Config Register, offset address:0x0001A0U */
    IOCMG_REG IOCFG_GPIO0_6;    /**< Pin GPIO0_6 IO Config Register, offset address:0x0001A4U */
} volatile IOConfig_RegStruct;

#endif /* McuMagicTag_IOCONFIG_H */