$date
	Tue Aug 11 00:58:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y9 $end
$var wire 1 " Y8 $end
$var wire 1 # Y7 $end
$var wire 1 $ Y6 $end
$var wire 1 % Y5 $end
$var wire 1 & Y4 $end
$var wire 1 ' Y3 $end
$var wire 1 ( Y2 $end
$var wire 1 ) Y11 $end
$var wire 1 * Y10 $end
$var wire 1 + Y1 $end
$var reg 1 , p1 $end
$var reg 1 - p10 $end
$var reg 1 . p11 $end
$var reg 1 / p12 $end
$var reg 1 0 p13 $end
$var reg 1 1 p14 $end
$var reg 1 2 p15 $end
$var reg 1 3 p16 $end
$var reg 1 4 p17 $end
$var reg 1 5 p18 $end
$var reg 1 6 p2 $end
$var reg 1 7 p3 $end
$var reg 1 8 p4 $end
$var reg 1 9 p5 $end
$var reg 1 : p6 $end
$var reg 1 ; p7 $end
$var reg 1 < p8 $end
$var reg 1 = p9 $end
$scope module EQ1 $end
$var wire 1 , A $end
$var wire 1 6 B $end
$var wire 1 7 C $end
$var wire 1 + Y $end
$var wire 1 > out0 $end
$var wire 1 ? out1 $end
$var wire 1 @ out2 $end
$var wire 1 A out3 $end
$var wire 1 B out4 $end
$var wire 1 C out5 $end
$upscope $end
$scope module EQ10 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 5 C $end
$var wire 1 * Y $end
$upscope $end
$scope module EQ11 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 5 C $end
$var wire 1 ) Y $end
$var wire 1 D out0 $end
$var wire 1 E out1 $end
$var wire 1 F out2 $end
$upscope $end
$scope module EQ2 $end
$var wire 1 8 B $end
$var wire 1 ( Y $end
$upscope $end
$scope module EQ3 $end
$var wire 1 9 A $end
$var wire 1 : B $end
$var wire 1 ; C $end
$var wire 1 < D $end
$var wire 1 ' Y $end
$var wire 1 G o0 $end
$var wire 1 H o1 $end
$var wire 1 I o10 $end
$var wire 1 J o11 $end
$var wire 1 K o2 $end
$var wire 1 L o3 $end
$var wire 1 M o4 $end
$var wire 1 N o5 $end
$var wire 1 O o6 $end
$var wire 1 P o7 $end
$var wire 1 Q o8 $end
$var wire 1 R o9 $end
$upscope $end
$scope module EQ4 $end
$var wire 1 9 A $end
$var wire 1 : B $end
$var wire 1 ; C $end
$var wire 1 < D $end
$var wire 1 & Y $end
$var wire 1 S out0 $end
$var wire 1 T out1 $end
$var wire 1 U out2 $end
$var wire 1 V out3 $end
$upscope $end
$scope module EQ5 $end
$var wire 1 / A $end
$var wire 1 . B $end
$var wire 1 - C $end
$var wire 1 = D $end
$var wire 1 % Y $end
$upscope $end
$scope module EQ6 $end
$var wire 1 / A $end
$var wire 1 . B $end
$var wire 1 - C $end
$var wire 1 = D $end
$var wire 1 $ Y $end
$upscope $end
$scope module EQ7 $end
$var wire 1 0 A $end
$var wire 1 1 B $end
$var wire 1 2 C $end
$var wire 1 # Y $end
$upscope $end
$scope module EQ8 $end
$var wire 1 0 A $end
$var wire 1 1 B $end
$var wire 1 2 C $end
$var wire 1 " Y $end
$upscope $end
$scope module EQ9 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 5 C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
0C
0B
1A
1@
1?
1>
x=
x<
x;
x:
x9
x8
07
06
x5
x4
x3
x2
x1
x0
x/
x.
x-
0,
1+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0+
0A
0@
17
#2
1+
1A
1@
0?
07
16
#3
0+
0A
0@
17
#4
1+
1B
1@
1?
0>
07
06
1,
#5
0@
1C
17
#6
0+
0B
1@
0C
0?
07
16
#7
1+
0@
1C
17
#9
1(
08
#10
0(
18
#11
1'
1M
0&
1L
1S
1K
0N
1H
0O
0P
0U
1G
0Q
0R
0I
0J
0T
0V
0<
0;
0:
09
#12
0'
0M
0L
0S
1<
#13
0K
1L
1S
1;
0<
#14
1'
0L
1N
0S
1<
#15
0'
0H
1K
1L
0N
1S
1:
0;
0<
#16
1'
1&
0L
1O
0S
1U
1<
#17
0&
0K
1P
1L
0O
1S
0U
1;
0<
#18
0'
0P
1&
0L
0S
1U
1<
#19
0G
1T
1H
1K
1L
1S
0U
19
0:
0;
0<
#20
1'
0&
0T
0L
1I
0S
1<
#21
1&
1T
0K
1J
1V
1L
0I
1S
1;
0<
#22
0'
0J
0T
0L
0S
1<
#23
1'
1T
0H
1Q
1K
0V
1L
1S
1:
0;
0<
#24
0'
0Q
0T
0L
0S
1U
1<
#25
1T
0K
1V
1L
1S
0U
1;
0<
#26
1'
0T
0L
1R
0S
1U
1<
#27
1%
0$
0/
0.
0-
0=
#28
0%
1$
1=
#29
0%
0$
1-
0=
#30
1=
#31
1$
1.
0-
0=
#32
1=
#33
1-
0=
#34
1=
#35
1%
0$
1/
0.
0-
0=
#36
1$
1=
#37
0$
1-
0=
#38
1$
1=
#39
1.
0-
0=
#40
1=
#41
1-
0=
#42
0%
1=
#43
1"
1#
00
01
02
#44
0"
12
#45
0#
1"
02
11
#46
1#
12
#47
0"
02
01
10
#48
12
#49
0#
1"
02
11
#50
1#
12
#51
0*
0!
0)
1D
0E
0F
05
04
03
#52
15
#53
0D
05
14
#54
15
#55
1!
1*
1)
1E
1D
05
04
13
#56
1F
15
#57
0*
0!
0)
0E
0F
0D
05
14
#58
1*
1)
1!
1F
15
#59
