{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700160742196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700160742197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 19:52:22 2023 " "Processing started: Thu Nov 16 19:52:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700160742197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700160742197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ctrl -c ctrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off ctrl -c ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700160742197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700160742730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700160742730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-RTL " "Found design unit 1: ctrl-RTL" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700160755725 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700160755725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700160755725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ctrl " "Elaborating entity \"ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700160755766 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ctrl.vhd(127) " "VHDL Process Statement warning at ctrl.vhd(127): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700160755768 "|ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter ctrl.vhd(128) " "VHDL Process Statement warning at ctrl.vhd(128): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700160755768 "|ctrl"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[21\] counter\[21\]~_emulated counter\[21\]~1 " "Register \"counter\[21\]\" is converted into an equivalent circuit using register \"counter\[21\]~_emulated\" and latch \"counter\[21\]~1\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[20\] counter\[20\]~_emulated counter\[20\]~6 " "Register \"counter\[20\]\" is converted into an equivalent circuit using register \"counter\[20\]~_emulated\" and latch \"counter\[20\]~6\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[19\] counter\[19\]~_emulated counter\[19\]~11 " "Register \"counter\[19\]\" is converted into an equivalent circuit using register \"counter\[19\]~_emulated\" and latch \"counter\[19\]~11\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[18\] counter\[18\]~_emulated counter\[18\]~16 " "Register \"counter\[18\]\" is converted into an equivalent circuit using register \"counter\[18\]~_emulated\" and latch \"counter\[18\]~16\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[17\] counter\[17\]~_emulated counter\[17\]~21 " "Register \"counter\[17\]\" is converted into an equivalent circuit using register \"counter\[17\]~_emulated\" and latch \"counter\[17\]~21\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[16\] counter\[16\]~_emulated counter\[16\]~26 " "Register \"counter\[16\]\" is converted into an equivalent circuit using register \"counter\[16\]~_emulated\" and latch \"counter\[16\]~26\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[15\] counter\[15\]~_emulated counter\[15\]~31 " "Register \"counter\[15\]\" is converted into an equivalent circuit using register \"counter\[15\]~_emulated\" and latch \"counter\[15\]~31\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[14\] counter\[14\]~_emulated counter\[14\]~36 " "Register \"counter\[14\]\" is converted into an equivalent circuit using register \"counter\[14\]~_emulated\" and latch \"counter\[14\]~36\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[13\] counter\[13\]~_emulated counter\[13\]~41 " "Register \"counter\[13\]\" is converted into an equivalent circuit using register \"counter\[13\]~_emulated\" and latch \"counter\[13\]~41\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[12\] counter\[12\]~_emulated counter\[12\]~46 " "Register \"counter\[12\]\" is converted into an equivalent circuit using register \"counter\[12\]~_emulated\" and latch \"counter\[12\]~46\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[11\] counter\[11\]~_emulated counter\[11\]~51 " "Register \"counter\[11\]\" is converted into an equivalent circuit using register \"counter\[11\]~_emulated\" and latch \"counter\[11\]~51\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[10\] counter\[10\]~_emulated counter\[10\]~56 " "Register \"counter\[10\]\" is converted into an equivalent circuit using register \"counter\[10\]~_emulated\" and latch \"counter\[10\]~56\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[9\] counter\[9\]~_emulated counter\[9\]~61 " "Register \"counter\[9\]\" is converted into an equivalent circuit using register \"counter\[9\]~_emulated\" and latch \"counter\[9\]~61\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[8\] counter\[8\]~_emulated counter\[8\]~66 " "Register \"counter\[8\]\" is converted into an equivalent circuit using register \"counter\[8\]~_emulated\" and latch \"counter\[8\]~66\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[7\] counter\[7\]~_emulated counter\[7\]~71 " "Register \"counter\[7\]\" is converted into an equivalent circuit using register \"counter\[7\]~_emulated\" and latch \"counter\[7\]~71\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[6\] counter\[6\]~_emulated counter\[6\]~76 " "Register \"counter\[6\]\" is converted into an equivalent circuit using register \"counter\[6\]~_emulated\" and latch \"counter\[6\]~76\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[5\] counter\[5\]~_emulated counter\[5\]~81 " "Register \"counter\[5\]\" is converted into an equivalent circuit using register \"counter\[5\]~_emulated\" and latch \"counter\[5\]~81\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[4\] counter\[4\]~_emulated counter\[4\]~86 " "Register \"counter\[4\]\" is converted into an equivalent circuit using register \"counter\[4\]~_emulated\" and latch \"counter\[4\]~86\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[3\] counter\[3\]~_emulated counter\[3\]~91 " "Register \"counter\[3\]\" is converted into an equivalent circuit using register \"counter\[3\]~_emulated\" and latch \"counter\[3\]~91\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[2\] counter\[2\]~_emulated counter\[2\]~96 " "Register \"counter\[2\]\" is converted into an equivalent circuit using register \"counter\[2\]~_emulated\" and latch \"counter\[2\]~96\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[0\] counter\[0\]~_emulated counter\[0\]~101 " "Register \"counter\[0\]\" is converted into an equivalent circuit using register \"counter\[0\]~_emulated\" and latch \"counter\[0\]~101\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter\[1\] counter\[1\]~_emulated counter\[1\]~106 " "Register \"counter\[1\]\" is converted into an equivalent circuit using register \"counter\[1\]~_emulated\" and latch \"counter\[1\]~106\"" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1700160756227 "|ctrl|counter[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1700160756227 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADR\[2\] GND " "Pin \"ADR\[2\]\" is stuck at GND" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700160756243 "|ctrl|ADR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADR\[3\] GND " "Pin \"ADR\[3\]\" is stuck at GND" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700160756243 "|ctrl|ADR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADR\[4\] GND " "Pin \"ADR\[4\]\" is stuck at GND" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700160756243 "|ctrl|ADR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700160756243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700160756313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700160756766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700160756766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700160756824 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700160756824 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1700160756824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700160756824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700160756824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700160756845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 19:52:36 2023 " "Processing ended: Thu Nov 16 19:52:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700160756845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700160756845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700160756845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700160756845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700160758354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700160758354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 19:52:37 2023 " "Processing started: Thu Nov 16 19:52:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700160758354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700160758354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ctrl -c ctrl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ctrl -c ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700160758354 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700160758508 ""}
{ "Info" "0" "" "Project  = ctrl" {  } {  } 0 0 "Project  = ctrl" 0 0 "Fitter" 0 0 1700160758509 ""}
{ "Info" "0" "" "Revision = ctrl" {  } {  } 0 0 "Revision = ctrl" 0 0 "Fitter" 0 0 1700160758509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700160758620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700160758621 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ctrl 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ctrl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700160758634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700160758675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700160758675 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700160758945 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700160758955 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700160759152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700160759152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700160759152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700160759152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700160759152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700160759152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700160759152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700160759152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700160759152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700160759152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700160759152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700160759152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700160759152 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700160759152 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700160759156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700160759156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700160759156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700160759156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700160759156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700160759156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700160759156 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700160759156 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700160759156 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700160759157 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700160759157 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700160759157 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700160759157 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700160759158 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 24 " "No exact pin location assignment(s) for 16 pins of 24 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1700160759624 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1700160760172 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ctrl.sdc " "Synopsys Design Constraints File file not found: 'ctrl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700160760173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700160760173 ""}
{ "Warning" "WSTA_SCC_LOOP" "201 " "Found combinational loop of 201 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~4\|datab " "Node \"Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cout " "Node \"Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cin " "Node \"Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|combout " "Node \"Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[2\]~97\|datac " "Node \"counter\[2\]~97\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[2\]~97\|combout " "Node \"counter\[2\]~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|dataa " "Node \"Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cout " "Node \"Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cin " "Node \"Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|combout " "Node \"Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[3\]~92\|datac " "Node \"counter\[3\]~92\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[3\]~92\|combout " "Node \"counter\[3\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|dataa " "Node \"Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cout " "Node \"Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cin " "Node \"Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|combout " "Node \"Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[4\]~87\|datac " "Node \"counter\[4\]~87\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[4\]~87\|combout " "Node \"counter\[4\]~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|dataa " "Node \"Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cout " "Node \"Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cin " "Node \"Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|combout " "Node \"Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[5\]~82\|datac " "Node \"counter\[5\]~82\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[5\]~82\|combout " "Node \"counter\[5\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datab " "Node \"LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|combout " "Node \"LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|dataa " "Node \"LessThan0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|combout " "Node \"LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|dataa " "Node \"LessThan0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|combout " "Node \"LessThan0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~4\|dataa " "Node \"LessThan0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~4\|combout " "Node \"LessThan0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~5\|dataa " "Node \"LessThan0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~5\|combout " "Node \"LessThan0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[1\]~107\|datab " "Node \"counter\[1\]~107\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[1\]~107\|combout " "Node \"counter\[1\]~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[21\]~2\|datab " "Node \"counter\[21\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[21\]~2\|combout " "Node \"counter\[21\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~44\|dataa " "Node \"Add0~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~44\|combout " "Node \"Add0~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[21\]~2\|datac " "Node \"counter\[21\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~5\|datad " "Node \"LessThan0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[20\]~7\|datab " "Node \"counter\[20\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[20\]~7\|combout " "Node \"counter\[20\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~5\|datab " "Node \"LessThan0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|dataa " "Node \"Add0~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|combout " "Node \"Add0~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[20\]~7\|datac " "Node \"counter\[20\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|cout " "Node \"Add0~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~44\|cin " "Node \"Add0~44\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[19\]~12\|datab " "Node \"counter\[19\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[19\]~12\|combout " "Node \"counter\[19\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~5\|datac " "Node \"LessThan0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~40\|dataa " "Node \"Add0~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~40\|combout " "Node \"Add0~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[19\]~12\|datac " "Node \"counter\[19\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~40\|cout " "Node \"Add0~40\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|cin " "Node \"Add0~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[18\]~17\|datab " "Node \"counter\[18\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[18\]~17\|combout " "Node \"counter\[18\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~4\|datac " "Node \"LessThan0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|dataa " "Node \"Add0~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|combout " "Node \"Add0~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[18\]~17\|datac " "Node \"counter\[18\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|cout " "Node \"Add0~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~40\|cin " "Node \"Add0~40\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[17\]~22\|datab " "Node \"counter\[17\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[17\]~22\|combout " "Node \"counter\[17\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~4\|datad " "Node \"LessThan0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~36\|dataa " "Node \"Add0~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~36\|combout " "Node \"Add0~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[17\]~22\|datac " "Node \"counter\[17\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~36\|cout " "Node \"Add0~36\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|cin " "Node \"Add0~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[16\]~27\|datab " "Node \"counter\[16\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[16\]~27\|combout " "Node \"counter\[16\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|datab " "Node \"LessThan0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|combout " "Node \"LessThan0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~4\|datab " "Node \"LessThan0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|dataa " "Node \"Add0~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|combout " "Node \"Add0~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[16\]~27\|datac " "Node \"counter\[16\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|cout " "Node \"Add0~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~36\|cin " "Node \"Add0~36\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[15\]~32\|datab " "Node \"counter\[15\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[15\]~32\|combout " "Node \"counter\[15\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|datac " "Node \"LessThan0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|dataa " "Node \"Add0~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|combout " "Node \"Add0~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[15\]~32\|datac " "Node \"counter\[15\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|cout " "Node \"Add0~32\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|cin " "Node \"Add0~34\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[14\]~37\|datab " "Node \"counter\[14\]~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[14\]~37\|combout " "Node \"counter\[14\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|datad " "Node \"LessThan0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|dataa " "Node \"Add0~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|combout " "Node \"Add0~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[14\]~37\|datac " "Node \"counter\[14\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|cout " "Node \"Add0~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|cin " "Node \"Add0~32\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[13\]~42\|datab " "Node \"counter\[13\]~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[13\]~42\|combout " "Node \"counter\[13\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|datad " "Node \"LessThan0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|dataa " "Node \"Add0~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|combout " "Node \"Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[13\]~42\|datac " "Node \"counter\[13\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|cout " "Node \"Add0~28\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|cin " "Node \"Add0~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[12\]~47\|datab " "Node \"counter\[12\]~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[12\]~47\|combout " "Node \"counter\[12\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|datab " "Node \"LessThan0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|dataa " "Node \"Add0~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|combout " "Node \"Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[12\]~47\|datac " "Node \"counter\[12\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|cout " "Node \"Add0~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|cin " "Node \"Add0~28\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[11\]~52\|datab " "Node \"counter\[11\]~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[11\]~52\|combout " "Node \"counter\[11\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|datac " "Node \"LessThan0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|dataa " "Node \"Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|combout " "Node \"Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[11\]~52\|datac " "Node \"counter\[11\]~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cout " "Node \"Add0~24\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|cin " "Node \"Add0~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[10\]~57\|datab " "Node \"counter\[10\]~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[10\]~57\|combout " "Node \"counter\[10\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datad " "Node \"LessThan0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|dataa " "Node \"Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|combout " "Node \"Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[10\]~57\|datac " "Node \"counter\[10\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cout " "Node \"Add0~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cin " "Node \"Add0~24\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[9\]~62\|datab " "Node \"counter\[9\]~62\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[9\]~62\|combout " "Node \"counter\[9\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datac " "Node \"LessThan0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|dataa " "Node \"Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|combout " "Node \"Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[9\]~62\|datac " "Node \"counter\[9\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cout " "Node \"Add0~20\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cin " "Node \"Add0~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[8\]~67\|datab " "Node \"counter\[8\]~67\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[8\]~67\|combout " "Node \"counter\[8\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datac " "Node \"LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|dataa " "Node \"Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|combout " "Node \"Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[8\]~67\|datac " "Node \"counter\[8\]~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cout " "Node \"Add0~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cin " "Node \"Add0~20\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[7\]~72\|datab " "Node \"counter\[7\]~72\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[7\]~72\|combout " "Node \"counter\[7\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datad " "Node \"LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|dataa " "Node \"Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|combout " "Node \"Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[7\]~72\|datac " "Node \"counter\[7\]~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cout " "Node \"Add0~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cin " "Node \"Add0~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[6\]~77\|datab " "Node \"counter\[6\]~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[6\]~77\|combout " "Node \"counter\[6\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|dataa " "Node \"LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|dataa " "Node \"Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|combout " "Node \"Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[6\]~77\|datac " "Node \"counter\[6\]~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cout " "Node \"Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cin " "Node \"Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[5\]~82\|datab " "Node \"counter\[5\]~82\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[4\]~87\|datab " "Node \"counter\[4\]~87\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[3\]~92\|datab " "Node \"counter\[3\]~92\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[2\]~97\|datab " "Node \"counter\[2\]~97\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[0\]~102\|datab " "Node \"counter\[0\]~102\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[0\]~102\|combout " "Node \"counter\[0\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[0\]~102\|datac " "Node \"counter\[0\]~102\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|dataa " "Node \"Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|combout " "Node \"Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[1\]~107\|datac " "Node \"counter\[1\]~107\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[21\]~130\|dataa " "Node \"counter\[21\]~130\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[21\]~130\|combout " "Node \"counter\[21\]~130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[20\]~7\|datad " "Node \"counter\[20\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[19\]~12\|datad " "Node \"counter\[19\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[18\]~17\|datad " "Node \"counter\[18\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[17\]~22\|datad " "Node \"counter\[17\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[16\]~27\|datad " "Node \"counter\[16\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[15\]~32\|datad " "Node \"counter\[15\]~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[14\]~37\|datad " "Node \"counter\[14\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[13\]~42\|datad " "Node \"counter\[13\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[12\]~47\|datad " "Node \"counter\[12\]~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[11\]~52\|datad " "Node \"counter\[11\]~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[10\]~57\|datad " "Node \"counter\[10\]~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[9\]~62\|datad " "Node \"counter\[9\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[8\]~67\|datad " "Node \"counter\[8\]~67\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[7\]~72\|datad " "Node \"counter\[7\]~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[6\]~77\|datad " "Node \"counter\[6\]~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[5\]~82\|datad " "Node \"counter\[5\]~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[4\]~87\|datad " "Node \"counter\[4\]~87\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[3\]~92\|datad " "Node \"counter\[3\]~92\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[2\]~97\|datad " "Node \"counter\[2\]~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[0\]~102\|datad " "Node \"counter\[0\]~102\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[21\]~2\|datad " "Node \"counter\[21\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "counter\[1\]~107\|datad " "Node \"counter\[1\]~107\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|dataa " "Node \"Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cout " "Node \"Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cin " "Node \"Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160760175 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 128 -1 0 } } { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 127 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1700160760175 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "201 " "Design contains combinational loop of 201 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1700160760178 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter\[21\]~130\|datab  to: Add0~4\|combout " "From: counter\[21\]~130\|datab  to: Add0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700160760180 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1700160760180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700160760181 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700160760182 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700160760182 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[6\]~_emulated " "Destination node counter\[6\]~_emulated" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[4\]~_emulated " "Destination node counter\[4\]~_emulated" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[3\]~_emulated " "Destination node counter\[3\]~_emulated" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[2\]~_emulated " "Destination node counter\[2\]~_emulated" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[1\]~_emulated " "Destination node counter\[1\]~_emulated" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[5\]~_emulated " "Destination node counter\[5\]~_emulated" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[8\]~_emulated " "Destination node counter\[8\]~_emulated" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[7\]~_emulated " "Destination node counter\[7\]~_emulated" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[9\]~_emulated " "Destination node counter\[9\]~_emulated" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[10\]~_emulated " "Destination node counter\[10\]~_emulated" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700160760207 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700160760207 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700160760207 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LessThan0~5  " "Automatically promoted node LessThan0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[4\]~87 " "Destination node counter\[4\]~87" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[3\]~92 " "Destination node counter\[3\]~92" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[2\]~97 " "Destination node counter\[2\]~97" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[1\]~107 " "Destination node counter\[1\]~107" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[6\]~77 " "Destination node counter\[6\]~77" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[5\]~82 " "Destination node counter\[5\]~82" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[8\]~67 " "Destination node counter\[8\]~67" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[7\]~72 " "Destination node counter\[7\]~72" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[9\]~62 " "Destination node counter\[9\]~62" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[10\]~57 " "Destination node counter\[10\]~57" {  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700160760207 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1700160760207 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700160760207 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 127 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700160760207 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700160760642 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700160760643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700160760643 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700160760643 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700160760644 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700160760645 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700160760645 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700160760645 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700160760665 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700160760665 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700160760665 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 1 7 8 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 1 input, 7 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1700160760672 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1700160760672 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1700160760672 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700160760673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700160760673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700160760673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700160760673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700160760673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700160760673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700160760673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 45 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700160760673 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700160760673 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1700160760673 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1700160760673 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700160760722 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700160760730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700160762986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700160763090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700160763119 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700160770798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700160770798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700160772113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700160773719 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700160773719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700160775863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700160775863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700160775867 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700160776080 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700160776092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700160776509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700160776509 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700160777140 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700160778315 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/output_files/ctrl.fit.smsg " "Generated suppressed messages file C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/output_files/ctrl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700160778849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 209 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5384 " "Peak virtual memory: 5384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700160779472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 19:52:59 2023 " "Processing ended: Thu Nov 16 19:52:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700160779472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700160779472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700160779472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700160779472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700160780708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700160780709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 19:53:00 2023 " "Processing started: Thu Nov 16 19:53:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700160780709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700160780709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ctrl -c ctrl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ctrl -c ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700160780709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700160781086 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700160783027 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700160783179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700160784341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 19:53:04 2023 " "Processing ended: Thu Nov 16 19:53:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700160784341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700160784341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700160784341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700160784341 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700160785129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700160785854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700160785868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 19:53:05 2023 " "Processing started: Thu Nov 16 19:53:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700160785868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700160785868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ctrl -c ctrl " "Command: quartus_sta ctrl -c ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700160785868 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700160786032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700160786263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700160786263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160786310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160786310 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1700160786668 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ctrl.sdc " "Synopsys Design Constraints File file not found: 'ctrl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700160786688 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160786689 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rstn rstn " "create_clock -period 1.000 -name rstn rstn" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700160786691 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700160786691 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700160786691 ""}
{ "Warning" "WSTA_SCC_LOOP" "201 " "Found combinational loop of 201 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~4\|datab " "Node \"Add0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|cout " "Node \"Add0~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cin " "Node \"Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|combout " "Node \"Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[2\]~97\|datab " "Node \"counter\[2\]~97\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[2\]~97\|combout " "Node \"counter\[2\]~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|datab " "Node \"Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~6\|cout " "Node \"Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cin " "Node \"Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|combout " "Node \"Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[3\]~92\|datab " "Node \"counter\[3\]~92\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[3\]~92\|combout " "Node \"counter\[3\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|dataa " "Node \"Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~8\|cout " "Node \"Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cin " "Node \"Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|combout " "Node \"Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[4\]~87\|datab " "Node \"counter\[4\]~87\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[4\]~87\|combout " "Node \"counter\[4\]~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|datab " "Node \"Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~10\|cout " "Node \"Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cin " "Node \"Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|combout " "Node \"Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[5\]~82\|datab " "Node \"counter\[5\]~82\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[5\]~82\|combout " "Node \"counter\[5\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datab " "Node \"LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|combout " "Node \"LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|dataa " "Node \"LessThan0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|combout " "Node \"LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|datab " "Node \"LessThan0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|combout " "Node \"LessThan0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~4\|datad " "Node \"LessThan0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~4\|combout " "Node \"LessThan0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~5\|datac " "Node \"LessThan0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~5\|combout " "Node \"LessThan0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[1\]~107\|datab " "Node \"counter\[1\]~107\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[1\]~107\|combout " "Node \"counter\[1\]~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[21\]~2\|datac " "Node \"counter\[21\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[21\]~2\|combout " "Node \"counter\[21\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~44\|datad " "Node \"Add0~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~44\|combout " "Node \"Add0~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[21\]~2\|datab " "Node \"counter\[21\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~5\|datab " "Node \"LessThan0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[20\]~7\|datac " "Node \"counter\[20\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[20\]~7\|combout " "Node \"counter\[20\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~5\|dataa " "Node \"LessThan0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|datab " "Node \"Add0~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|combout " "Node \"Add0~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[20\]~7\|datab " "Node \"counter\[20\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|cout " "Node \"Add0~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~44\|cin " "Node \"Add0~44\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[19\]~12\|datab " "Node \"counter\[19\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[19\]~12\|combout " "Node \"counter\[19\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~40\|datab " "Node \"Add0~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~40\|cout " "Node \"Add0~40\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~42\|cin " "Node \"Add0~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~40\|combout " "Node \"Add0~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[19\]~12\|datac " "Node \"counter\[19\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~5\|datad " "Node \"LessThan0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[18\]~17\|datac " "Node \"counter\[18\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[18\]~17\|combout " "Node \"counter\[18\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~4\|datab " "Node \"LessThan0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|dataa " "Node \"Add0~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|combout " "Node \"Add0~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[18\]~17\|datab " "Node \"counter\[18\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|cout " "Node \"Add0~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~40\|cin " "Node \"Add0~40\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[17\]~22\|datac " "Node \"counter\[17\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[17\]~22\|combout " "Node \"counter\[17\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~4\|datac " "Node \"LessThan0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~36\|datab " "Node \"Add0~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~36\|combout " "Node \"Add0~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[17\]~22\|datab " "Node \"counter\[17\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~36\|cout " "Node \"Add0~36\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~38\|cin " "Node \"Add0~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[16\]~27\|dataa " "Node \"counter\[16\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[16\]~27\|combout " "Node \"counter\[16\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|dataa " "Node \"LessThan0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|combout " "Node \"LessThan0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~4\|dataa " "Node \"LessThan0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|dataa " "Node \"Add0~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|combout " "Node \"Add0~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[16\]~27\|datac " "Node \"counter\[16\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|cout " "Node \"Add0~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~36\|cin " "Node \"Add0~36\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[15\]~32\|datac " "Node \"counter\[15\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[15\]~32\|combout " "Node \"counter\[15\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|datab " "Node \"LessThan0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|dataa " "Node \"Add0~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|combout " "Node \"Add0~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[15\]~32\|datab " "Node \"counter\[15\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|cout " "Node \"Add0~32\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~34\|cin " "Node \"Add0~34\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[14\]~37\|datac " "Node \"counter\[14\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[14\]~37\|combout " "Node \"counter\[14\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~3\|datad " "Node \"LessThan0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|dataa " "Node \"Add0~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|combout " "Node \"Add0~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[14\]~37\|dataa " "Node \"counter\[14\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|cout " "Node \"Add0~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~32\|cin " "Node \"Add0~32\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[13\]~42\|datab " "Node \"counter\[13\]~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[13\]~42\|combout " "Node \"counter\[13\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|datad " "Node \"LessThan0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|datab " "Node \"Add0~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|combout " "Node \"Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[13\]~42\|datac " "Node \"counter\[13\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|cout " "Node \"Add0~28\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~30\|cin " "Node \"Add0~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[12\]~47\|datac " "Node \"counter\[12\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[12\]~47\|combout " "Node \"counter\[12\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|dataa " "Node \"LessThan0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|dataa " "Node \"Add0~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|combout " "Node \"Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[12\]~47\|datab " "Node \"counter\[12\]~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|cout " "Node \"Add0~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~28\|cin " "Node \"Add0~28\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[11\]~52\|datab " "Node \"counter\[11\]~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[11\]~52\|combout " "Node \"counter\[11\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~2\|datac " "Node \"LessThan0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|dataa " "Node \"Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|combout " "Node \"Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[11\]~52\|datac " "Node \"counter\[11\]~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cout " "Node \"Add0~24\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~26\|cin " "Node \"Add0~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[10\]~57\|datac " "Node \"counter\[10\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[10\]~57\|combout " "Node \"counter\[10\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datad " "Node \"LessThan0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|dataa " "Node \"Add0~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|combout " "Node \"Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[10\]~57\|dataa " "Node \"counter\[10\]~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cout " "Node \"Add0~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~24\|cin " "Node \"Add0~24\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[9\]~62\|datac " "Node \"counter\[9\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[9\]~62\|combout " "Node \"counter\[9\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datab " "Node \"LessThan0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|datab " "Node \"Add0~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|combout " "Node \"Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[9\]~62\|dataa " "Node \"counter\[9\]~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cout " "Node \"Add0~20\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~22\|cin " "Node \"Add0~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[8\]~67\|datac " "Node \"counter\[8\]~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[8\]~67\|combout " "Node \"counter\[8\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|dataa " "Node \"LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|dataa " "Node \"Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|combout " "Node \"Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[8\]~67\|datab " "Node \"counter\[8\]~67\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cout " "Node \"Add0~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~20\|cin " "Node \"Add0~20\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[7\]~72\|datac " "Node \"counter\[7\]~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[7\]~72\|combout " "Node \"counter\[7\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datac " "Node \"LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|dataa " "Node \"Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|combout " "Node \"Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[7\]~72\|datab " "Node \"counter\[7\]~72\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cout " "Node \"Add0~16\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~18\|cin " "Node \"Add0~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[6\]~77\|datab " "Node \"counter\[6\]~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[6\]~77\|combout " "Node \"counter\[6\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datad " "Node \"LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|datab " "Node \"Add0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|combout " "Node \"Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[6\]~77\|dataa " "Node \"counter\[6\]~77\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cout " "Node \"Add0~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~16\|cin " "Node \"Add0~16\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[5\]~82\|datac " "Node \"counter\[5\]~82\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[4\]~87\|datac " "Node \"counter\[4\]~87\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[3\]~92\|dataa " "Node \"counter\[3\]~92\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[2\]~97\|datac " "Node \"counter\[2\]~97\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[0\]~102\|datab " "Node \"counter\[0\]~102\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[0\]~102\|combout " "Node \"counter\[0\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[0\]~102\|dataa " "Node \"counter\[0\]~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|dataa " "Node \"Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~4\|combout " "Node \"Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[1\]~107\|dataa " "Node \"counter\[1\]~107\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[21\]~130\|datab " "Node \"counter\[21\]~130\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[21\]~130\|combout " "Node \"counter\[21\]~130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[1\]~107\|datac " "Node \"counter\[1\]~107\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[21\]~2\|dataa " "Node \"counter\[21\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[20\]~7\|dataa " "Node \"counter\[20\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[19\]~12\|dataa " "Node \"counter\[19\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[18\]~17\|dataa " "Node \"counter\[18\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[17\]~22\|dataa " "Node \"counter\[17\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[16\]~27\|datab " "Node \"counter\[16\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[15\]~32\|dataa " "Node \"counter\[15\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[14\]~37\|datab " "Node \"counter\[14\]~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[13\]~42\|dataa " "Node \"counter\[13\]~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[12\]~47\|dataa " "Node \"counter\[12\]~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[11\]~52\|dataa " "Node \"counter\[11\]~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[10\]~57\|datab " "Node \"counter\[10\]~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[9\]~62\|datab " "Node \"counter\[9\]~62\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[8\]~67\|dataa " "Node \"counter\[8\]~67\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[7\]~72\|dataa " "Node \"counter\[7\]~72\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[6\]~77\|datac " "Node \"counter\[6\]~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[5\]~82\|dataa " "Node \"counter\[5\]~82\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[4\]~87\|dataa " "Node \"counter\[4\]~87\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[3\]~92\|datac " "Node \"counter\[3\]~92\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[2\]~97\|dataa " "Node \"counter\[2\]~97\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "counter\[0\]~102\|datac " "Node \"counter\[0\]~102\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|datab " "Node \"Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~12\|cout " "Node \"Add0~12\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""} { "Warning" "WSTA_SCC_NODE" "Add0~14\|cin " "Node \"Add0~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700160786694 ""}  } { { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 128 -1 0 } } { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 83 -1 0 } } { "ctrl.vhd" "" { Text "C:/Users/armin/OneDrive/Dokumenter/GitHub/CTRL-MODULE-/CTRL/ctrl.vhd" 127 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1700160786694 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "201 " "Design contains combinational loop of 201 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1700160786709 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter\[21\]~130\|datad  to: Add0~4\|combout " "From: counter\[21\]~130\|datad  to: Add0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700160786711 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700160786711 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700160786711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700160786712 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700160786712 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700160786732 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1700160786744 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700160786748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.032 " "Worst-case setup slack is -11.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.032            -232.512 rstn  " "  -11.032            -232.512 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.267            -128.407 clk  " "   -5.267            -128.407 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160786751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.722 " "Worst-case hold slack is 0.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 clk  " "    0.722               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.945               0.000 rstn  " "    2.945               0.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160786759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -11.169 " "Worst-case recovery slack is -11.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.169            -240.049 rstn  " "  -11.169            -240.049 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.540            -234.454 clk  " "   -9.540            -234.454 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160786765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.584 " "Worst-case removal slack is 1.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.584               0.000 clk  " "    1.584               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.333               0.000 rstn  " "    2.333               0.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160786776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.732 clk  " "   -3.000             -64.732 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rstn  " "   -3.000              -3.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160786780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160786780 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700160786809 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700160786854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700160788649 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter\[21\]~130\|datad  to: Add0~4\|combout " "From: counter\[21\]~130\|datad  to: Add0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700160788761 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700160788761 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700160788761 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700160788782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.260 " "Worst-case setup slack is -10.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.260            -214.605 rstn  " "  -10.260            -214.605 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.688            -113.100 clk  " "   -4.688            -113.100 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160788786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.662 " "Worst-case hold slack is 0.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 clk  " "    0.662               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.592               0.000 rstn  " "    2.592               0.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160788796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.325 " "Worst-case recovery slack is -10.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.325            -221.464 rstn  " "  -10.325            -221.464 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.651            -212.258 clk  " "   -8.651            -212.258 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160788802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.439 " "Worst-case removal slack is 1.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.439               0.000 clk  " "    1.439               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.361               0.000 rstn  " "    2.361               0.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160788806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.732 clk  " "   -3.000             -64.732 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rstn  " "   -3.000              -3.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160788809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160788809 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700160788823 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter\[21\]~130\|datad  to: Add0~4\|combout " "From: counter\[21\]~130\|datad  to: Add0~4\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700160789223 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700160789223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700160789224 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700160789226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.664 " "Worst-case setup slack is -4.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.664             -95.077 rstn  " "   -4.664             -95.077 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.024             -44.442 clk  " "   -2.024             -44.442 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160789234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clk  " "    0.290               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 rstn  " "    0.986               0.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160789250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.701 " "Worst-case recovery slack is -4.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.701            -100.693 rstn  " "   -4.701            -100.693 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.868             -97.160 clk  " "   -3.868             -97.160 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160789261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.656 " "Worst-case removal slack is 0.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 clk  " "    0.656               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 rstn  " "    0.774               0.000 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160789268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.020 clk  " "   -3.000             -51.020 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.021 rstn  " "   -3.000              -3.021 rstn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700160789272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700160789272 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700160790194 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700160790196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 209 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700160790282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 19:53:10 2023 " "Processing ended: Thu Nov 16 19:53:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700160790282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700160790282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700160790282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700160790282 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 449 s " "Quartus Prime Full Compilation was successful. 0 errors, 449 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700160791059 ""}
