

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2'
================================================================
* Date:           Sat Sep 27 23:15:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.884 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      775|      775|  3.100 us|  3.100 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |      773|      773|         7|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       18|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|       96|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       99|     -|
|Register             |        -|      -|      307|       68|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      307|      281|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------------+---------+----+---+----+-----+
    |                 Instance                 |                Module               | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------------+-------------------------------------+---------+----+---+----+-----+
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U217  |fmul_32ns_32ns_32_1_primitive_dsp_1  |        0|   1|  0|   0|    0|
    |sparsemux_17_3_32_1_1_U218                |sparsemux_17_3_32_1_1                |        0|   0|  0|  96|    0|
    +------------------------------------------+-------------------------------------+---------+----+---+----+-----+
    |Total                                     |                                     |        0|   1|  0|  96|    0|
    +------------------------------------------+-------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_354_p2         |         +|   0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_fu_360_p2        |      icmp|   0|  0|   4|          10|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  18|          22|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |  16|          2|   10|         20|
    |gmem1_blk_n_R            |   1|          2|    1|          2|
    |grp_fu_331_p0            |  32|          2|   32|         64|
    |grp_fu_331_p1            |  32|          2|   32|         64|
    |i_fu_110                 |  16|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         14|   87|        174|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |grp_fu_331_p0_keep                         |  32|   0|   32|          0|
    |grp_fu_331_p1_keep                         |  32|   0|   32|          0|
    |grp_fu_335_p0                              |  32|   0|   32|          0|
    |grp_fu_335_p1                              |  32|   0|   32|          0|
    |i_fu_110                                   |  10|   0|   10|          0|
    |mul10_i_reg_664                            |  32|   0|   32|          0|
    |mul13_i_reg_675                            |  32|   0|   32|          0|
    |out_rms_vec_1_addr_reg_616                 |   7|   0|    7|          0|
    |out_rms_vec_2_addr_reg_622                 |   7|   0|    7|          0|
    |out_rms_vec_3_addr_reg_628                 |   7|   0|    7|          0|
    |out_rms_vec_4_addr_reg_634                 |   7|   0|    7|          0|
    |out_rms_vec_5_addr_reg_640                 |   7|   0|    7|          0|
    |out_rms_vec_6_addr_reg_646                 |   7|   0|    7|          0|
    |out_rms_vec_7_addr_reg_652                 |   7|   0|    7|          0|
    |out_rms_vec_addr_reg_610                   |   7|   0|    7|          0|
    |tmp_2_reg_658                              |  32|   0|   32|          0|
    |trunc_ln27_reg_565                         |   3|   0|    3|          0|
    |out_rms_vec_1_addr_reg_616                 |   0|   8|    7|          0|
    |out_rms_vec_2_addr_reg_622                 |   0|   8|    7|          0|
    |out_rms_vec_3_addr_reg_628                 |   0|   8|    7|          0|
    |out_rms_vec_4_addr_reg_634                 |   0|   8|    7|          0|
    |out_rms_vec_5_addr_reg_640                 |   0|   8|    7|          0|
    |out_rms_vec_6_addr_reg_646                 |   0|   8|    7|          0|
    |out_rms_vec_7_addr_reg_652                 |   0|   8|    7|          0|
    |out_rms_vec_addr_reg_610                   |   0|   8|    7|          0|
    |trunc_ln27_reg_565                         |   0|   4|    3|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 307|  68|  366|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_27_2|  return value|
|grp_fu_4540_p_din0         |  out|   32|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_27_2|  return value|
|grp_fu_4540_p_din1         |  out|   32|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_27_2|  return value|
|grp_fu_4540_p_dout0        |   in|   32|  ap_ctrl_hs|  kernel_mhsa_Pipeline_VITIS_LOOP_27_2|  return value|
|m_axi_gmem1_0_AWVALID      |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_AWREADY      |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_AWADDR       |  out|   64|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_AWID         |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_AWLEN        |  out|   32|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE       |  out|    3|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_AWBURST      |  out|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK       |  out|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE      |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_AWPROT       |  out|    3|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_AWQOS        |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_AWREGION     |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_AWUSER       |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_WVALID       |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_WREADY       |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_WDATA        |  out|   32|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_WSTRB        |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_WLAST        |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_WID          |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_WUSER        |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_ARVALID      |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_ARREADY      |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_ARADDR       |  out|   64|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_ARID         |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_ARLEN        |  out|   32|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE       |  out|    3|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_ARBURST      |  out|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK       |  out|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE      |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_ARPROT       |  out|    3|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_ARQOS        |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_ARREGION     |  out|    4|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_ARUSER       |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_RVALID       |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_RREADY       |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_RDATA        |   in|   32|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_RLAST        |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_RID          |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM     |   in|   13|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_RUSER        |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_RRESP        |   in|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_BVALID       |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_BREADY       |  out|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_BRESP        |   in|    2|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_BID          |   in|    1|       m_axi|                                 gmem1|       pointer|
|m_axi_gmem1_0_BUSER        |   in|    1|       m_axi|                                 gmem1|       pointer|
|sext_ln27                  |   in|   62|     ap_none|                             sext_ln27|        scalar|
|out_rms_vec_7_address0     |  out|    7|   ap_memory|                         out_rms_vec_7|         array|
|out_rms_vec_7_ce0          |  out|    1|   ap_memory|                         out_rms_vec_7|         array|
|out_rms_vec_7_we0          |  out|    1|   ap_memory|                         out_rms_vec_7|         array|
|out_rms_vec_7_d0           |  out|   32|   ap_memory|                         out_rms_vec_7|         array|
|out_rms_vec_6_address0     |  out|    7|   ap_memory|                         out_rms_vec_6|         array|
|out_rms_vec_6_ce0          |  out|    1|   ap_memory|                         out_rms_vec_6|         array|
|out_rms_vec_6_we0          |  out|    1|   ap_memory|                         out_rms_vec_6|         array|
|out_rms_vec_6_d0           |  out|   32|   ap_memory|                         out_rms_vec_6|         array|
|out_rms_vec_5_address0     |  out|    7|   ap_memory|                         out_rms_vec_5|         array|
|out_rms_vec_5_ce0          |  out|    1|   ap_memory|                         out_rms_vec_5|         array|
|out_rms_vec_5_we0          |  out|    1|   ap_memory|                         out_rms_vec_5|         array|
|out_rms_vec_5_d0           |  out|   32|   ap_memory|                         out_rms_vec_5|         array|
|out_rms_vec_4_address0     |  out|    7|   ap_memory|                         out_rms_vec_4|         array|
|out_rms_vec_4_ce0          |  out|    1|   ap_memory|                         out_rms_vec_4|         array|
|out_rms_vec_4_we0          |  out|    1|   ap_memory|                         out_rms_vec_4|         array|
|out_rms_vec_4_d0           |  out|   32|   ap_memory|                         out_rms_vec_4|         array|
|out_rms_vec_3_address0     |  out|    7|   ap_memory|                         out_rms_vec_3|         array|
|out_rms_vec_3_ce0          |  out|    1|   ap_memory|                         out_rms_vec_3|         array|
|out_rms_vec_3_we0          |  out|    1|   ap_memory|                         out_rms_vec_3|         array|
|out_rms_vec_3_d0           |  out|   32|   ap_memory|                         out_rms_vec_3|         array|
|out_rms_vec_2_address0     |  out|    7|   ap_memory|                         out_rms_vec_2|         array|
|out_rms_vec_2_ce0          |  out|    1|   ap_memory|                         out_rms_vec_2|         array|
|out_rms_vec_2_we0          |  out|    1|   ap_memory|                         out_rms_vec_2|         array|
|out_rms_vec_2_d0           |  out|   32|   ap_memory|                         out_rms_vec_2|         array|
|out_rms_vec_1_address0     |  out|    7|   ap_memory|                         out_rms_vec_1|         array|
|out_rms_vec_1_ce0          |  out|    1|   ap_memory|                         out_rms_vec_1|         array|
|out_rms_vec_1_we0          |  out|    1|   ap_memory|                         out_rms_vec_1|         array|
|out_rms_vec_1_d0           |  out|   32|   ap_memory|                         out_rms_vec_1|         array|
|out_rms_vec_address0       |  out|    7|   ap_memory|                           out_rms_vec|         array|
|out_rms_vec_ce0            |  out|    1|   ap_memory|                           out_rms_vec|         array|
|out_rms_vec_we0            |  out|    1|   ap_memory|                           out_rms_vec|         array|
|out_rms_vec_d0             |  out|   32|   ap_memory|                           out_rms_vec|         array|
|current_input_address0     |  out|    7|   ap_memory|                         current_input|         array|
|current_input_ce0          |  out|    1|   ap_memory|                         current_input|         array|
|current_input_q0           |   in|   32|   ap_memory|                         current_input|         array|
|current_input_8_address0   |  out|    7|   ap_memory|                       current_input_8|         array|
|current_input_8_ce0        |  out|    1|   ap_memory|                       current_input_8|         array|
|current_input_8_q0         |   in|   32|   ap_memory|                       current_input_8|         array|
|current_input_9_address0   |  out|    7|   ap_memory|                       current_input_9|         array|
|current_input_9_ce0        |  out|    1|   ap_memory|                       current_input_9|         array|
|current_input_9_q0         |   in|   32|   ap_memory|                       current_input_9|         array|
|current_input_10_address0  |  out|    7|   ap_memory|                      current_input_10|         array|
|current_input_10_ce0       |  out|    1|   ap_memory|                      current_input_10|         array|
|current_input_10_q0        |   in|   32|   ap_memory|                      current_input_10|         array|
|current_input_11_address0  |  out|    7|   ap_memory|                      current_input_11|         array|
|current_input_11_ce0       |  out|    1|   ap_memory|                      current_input_11|         array|
|current_input_11_q0        |   in|   32|   ap_memory|                      current_input_11|         array|
|current_input_12_address0  |  out|    7|   ap_memory|                      current_input_12|         array|
|current_input_12_ce0       |  out|    1|   ap_memory|                      current_input_12|         array|
|current_input_12_q0        |   in|   32|   ap_memory|                      current_input_12|         array|
|current_input_13_address0  |  out|    7|   ap_memory|                      current_input_13|         array|
|current_input_13_ce0       |  out|    1|   ap_memory|                      current_input_13|         array|
|current_input_13_q0        |   in|   32|   ap_memory|                      current_input_13|         array|
|current_input_14_address0  |  out|    7|   ap_memory|                      current_input_14|         array|
|current_input_14_ce0       |  out|    1|   ap_memory|                      current_input_14|         array|
|current_input_14_q0        |   in|   32|   ap_memory|                      current_input_14|         array|
|norm                       |   in|   32|     ap_none|                                  norm|        scalar|
+---------------------------+-----+-----+------------+--------------------------------------+--------------+

