Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,7841
design__instance__area,111785
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0032314530108124018
power__switching__total,0.001056874985806644
power__leakage__total,0.000006002688223816222
power__total,0.004294330719858408
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.38499024502511825
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.371295976695974
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10956869055518813
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.53594941113214
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109569
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,14.858852
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5571082641784644
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5305914746637662
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6083318465596241
timing__setup__ws__corner:nom_slow_1p08V_125C,7.959738871096331
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.608332
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,7.959739
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4498659072592934
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4314115575774444
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29870617935720084
timing__setup__ws__corner:nom_typ_1p20V_25C,11.419303159617101
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.298706
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,12.357944
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.38499024502511825
clock__skew__worst_setup,0.371295976695974
timing__hold__ws,0.10956869055518813
timing__setup__ws,7.959738871096331
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109569
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.959739
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 636.96 313.74
design__core__bbox,2.88 3.78 634.08 309.96
design__io,45
design__die__area,199840
design__core__area,193261
design__instance__count__stdcell,7841
design__instance__area__stdcell,111785
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.578416
design__instance__utilization__stdcell,0.578416
design__rows,81
design__rows:CoreSite,81
design__sites,106515
design__sites:CoreSite,106515
design__instance__count__class:buffer,33
design__instance__area__class:buffer,239.501
design__instance__count__class:inverter,137
design__instance__area__class:inverter,776.563
design__instance__count__class:sequential_cell,807
design__instance__area__class:sequential_cell,38069.7
design__instance__count__class:multi_input_combinational_cell,5201
design__instance__area__class:multi_input_combinational_cell,51443.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1406
design__instance__area__class:timing_repair_buffer,19301.6
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,206935
design__violations,0
design__instance__count__class:clock_buffer,137
design__instance__area__class:clock_buffer,1221.09
design__instance__count__class:clock_inverter,24
design__instance__area__class:clock_inverter,210.47
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,730
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
antenna_diodes_count,96
design__instance__count__class:antenna_cell,96
design__instance__area__class:antenna_cell,522.547
route__net,8535
route__net__special,2
route__drc_errors__iter:0,5159
route__wirelength__iter:0,236120
route__drc_errors__iter:1,2712
route__wirelength__iter:1,234035
route__drc_errors__iter:2,2643
route__wirelength__iter:2,233464
route__drc_errors__iter:3,416
route__wirelength__iter:3,232180
route__drc_errors__iter:4,74
route__wirelength__iter:4,232080
route__drc_errors__iter:5,8
route__wirelength__iter:5,232087
route__drc_errors__iter:6,0
route__wirelength__iter:6,232093
route__drc_errors,0
route__wirelength,232093
route__vias,49568
route__vias__singlecut,49568
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,1536.42
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,803
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,803
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,803
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,803
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000162196
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000176715
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000759175
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000176715
design_powergrid__voltage__worst,0.0000176715
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000176715
design_powergrid__drop__worst__net:VPWR,0.0000162196
design_powergrid__voltage__worst__net:VGND,0.0000176715
design_powergrid__drop__worst__net:VGND,0.0000176715
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000798999999999999973372862005493999504324165172874927520751953125
ir__drop__worst,0.000016200000000000000749227069274382984076510183513164520263671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
