/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [35:0] celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  reg [4:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [16:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_11z;
  wire [22:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [24:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_4z[2] & celloutsig_0_3z[0]);
  assign celloutsig_0_10z = celloutsig_0_7z[3] | ~(celloutsig_0_1z[4]);
  assign celloutsig_1_11z = { in_data[115:111], celloutsig_1_6z } & { celloutsig_1_9z[23:12], celloutsig_1_9z[19:14] };
  assign celloutsig_0_7z = { celloutsig_0_3z[5:2], celloutsig_0_6z } & celloutsig_0_1z;
  assign celloutsig_0_24z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z } & { celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[156:148] & in_data[177:169];
  assign celloutsig_1_5z = in_data[190:188] < celloutsig_1_0z[8:6];
  assign celloutsig_0_5z = in_data[60:39] < { celloutsig_0_1z[4:1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_4z = celloutsig_0_2z[9:6] % { 1'h1, celloutsig_0_3z[5:3] };
  assign celloutsig_1_3z = { celloutsig_1_0z[7:3], celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, celloutsig_1_0z[4:0], in_data[96] };
  assign celloutsig_1_7z = { celloutsig_1_0z[5:4], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z } * { celloutsig_1_0z[8], celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_0z } * { in_data[128:113], celloutsig_1_3z };
  assign celloutsig_0_13z = { celloutsig_0_0z[4:2], celloutsig_0_1z, celloutsig_0_8z } * { celloutsig_0_7z[1:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_17z = celloutsig_1_5z ? celloutsig_1_7z[9:3] : celloutsig_1_0z[8:2];
  assign celloutsig_0_2z = - { in_data[79:73], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_3z = ~ in_data[24:18];
  assign celloutsig_0_14z = ~ celloutsig_0_7z;
  assign celloutsig_0_8z = & celloutsig_0_2z[4:2];
  assign celloutsig_1_1z = & in_data[171:160];
  assign celloutsig_1_4z = { celloutsig_1_3z[5:4], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } >> { celloutsig_1_3z[3:0], celloutsig_1_2z };
  assign celloutsig_1_6z = { in_data[118:117], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } >> { celloutsig_1_4z[0], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_17z[3:1] >> celloutsig_1_7z[5:3];
  assign celloutsig_0_0z = in_data[28:20] - in_data[58:50];
  assign celloutsig_0_16z = { 1'h1, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_8z, 1'h1, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_13z } - { celloutsig_0_2z[10:2], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_12z = ~((celloutsig_0_7z[4] & celloutsig_0_10z) | celloutsig_0_9z);
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_1z = celloutsig_0_0z[7:3];
  always_latch
    if (!clkin_data[32]) celloutsig_0_17z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_17z = celloutsig_0_16z[15:13];
  assign celloutsig_1_19z = ~((celloutsig_1_12z[15] & celloutsig_1_11z[3]) | (celloutsig_1_7z[6] & celloutsig_1_3z[0]));
  assign celloutsig_0_9z = ~((celloutsig_0_7z[1] & celloutsig_0_1z[4]) | (celloutsig_0_7z[3] & celloutsig_0_1z[0]));
  assign celloutsig_0_23z = ~((celloutsig_0_5z & celloutsig_0_10z) | (celloutsig_0_16z[4] & celloutsig_0_16z[2]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | (celloutsig_1_0z[7] & celloutsig_1_1z));
  assign { celloutsig_1_9z[24:21], celloutsig_1_9z[4:0], celloutsig_1_9z[19:13], celloutsig_1_9z[20], celloutsig_1_9z[12] } = ~ { celloutsig_1_6z[3:0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_9z[11:5] = celloutsig_1_9z[19:13];
  assign { out_data[130:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
