{
    "job_id": 537,
    "job_details": {
        "job_id": 537,
        "Organisatienaam": "Nvidia's Dpus",
        "Type adverteerder": "Directe werkgever",
        "Vacaturetitel": "DPU Compiler Engineer",
        "Standplaats": null,
        "Vacaturelink (origineel)": "jobsonline.nl",
        "Contactpersoon": null,
        "Telefoonnummer": null,
        "E-mail": null,
        "Beroep": "Instrumentation engineer (m/v/x)",
        "Opleidingsniveau": "HBO",
        "Jobfeed feedbacklink": "Meld fout",
        "Functieomschrijving": "* Partner with a geographically distributed organization spanning Networking SW, HW, Customers to define, design and optimize DPU Compiler SW at NVIDIA.\n     * Invent and improve middle-end and back-end compiler optimizations in Clang/LLVM targeting NVIDIA DPU\n     * Implement complex back-end passes (register allocation, scheduling and others) for high performance custom processors that meet hard real time performance requirements\n     * Drive new compiler features that improve programmability of NVIDIA DPUs and contribute to definition of DPU programming model.\n     * Participate in complete HW / SW co-design cycle from pre-silicon to launch to customer support.\n     * Be part of a team that is at the centre of AI, HPC and data centre technologies.",
        "Datum gevonden": "2024-02-27",
        "Beroepsgroep": "Ingenieurs, constructeurs en technici elektro",
        "Beroepsklasse": "Engineering",
        "Contracttype": "Vast contract",
        "Parttime / fulltime": "Fulltime (> 32 uur)",
        "Branche": "Overig / Onbekend",
        "Organisatiegrootte": "Onbekend",
        "Jaar (van datum gevonden)": 2024,
        "Maand (van datum gevonden)": 2,
        "full_text": "DPU Compiler Engineer\n\n* Partner with a geographically distributed organization spanning Networking SW, HW, Customers to define, design and optimize DPU Compiler SW at NVIDIA.\n     * Invent and improve middle-end and back-end compiler optimizations in Clang/LLVM targeting NVIDIA DPU\n     * Implement complex back-end passes (register allocation, scheduling and others) for high performance custom processors that meet hard real time performance requirements\n     * Drive new compiler features that improve programmability of NVIDIA DPUs and contribute to definition of DPU programming model.\n     * Participate in complete HW / SW co-design cycle from pre-silicon to launch to customer support.\n     * Be part of a team that is at the centre of AI, HPC and data centre technologies."
    },
    "analysis": {
        "profile_classification": {
            "profile": "Ambiguous",
            "rationale": "The job description focuses on compiler engineering for DPUs, involving optimization of compiler passes and hardware/software co-design. While it mentions AI, HPC, and data center technologies as contexts, the core tasks and technologies described (Clang/LLVM, compiler optimizations, register allocation, scheduling) do not align with the core responsibilities or technologies of an ML Engineer or GenAI Engineer as defined in the Coding Book. The role is primarily traditional software engineering with a specialization in compilers, not directly involving the development, training, or deployment of AI models themselves."
        },
        "thematic_analysis": {
            "job_tasks": [
                {
                    "category": "TASK4: Software Development",
                    "justification": "The role involves inventing, improving, and implementing compiler optimizations, back-end passes, and driving new compiler features, which are core software development activities within the context of compiler engineering.",
                    "phrase": "Invent and improve middle-end and back-end compiler optimizations in Clang/LLVM targeting NVIDIA DPU"
                },
                {
                    "category": "TASK4: Software Development",
                    "justification": "Implementing complex back-end passes like register allocation and scheduling are detailed software engineering tasks for high-performance processors.",
                    "phrase": "Implement complex back-end passes (register allocation, scheduling and others) for high performance custom processors that meet hard real time performance requirements"
                },
                {
                    "category": "TASK4: Software Development",
                    "justification": "Driving new compiler features and contributing to the definition of a programming model are software development tasks focused on improving the usability and capabilities of the DPU.",
                    "phrase": "Drive new compiler features that improve programmability of NVIDIA DPUs and contribute to definition of DPU programming model"
                },
                {
                    "category": "TASK4: Software Development",
                    "justification": "Participating in the complete HW/SW co-design cycle from pre-silicon to launch and customer support involves deep software engineering involvement in the product lifecycle.",
                    "phrase": "Participate in complete HW / SW co-design cycle from pre-silicon to launch to customer support"
                },
                {
                    "category": "TASK1: Business Understanding",
                    "justification": "Partnering with a distributed organization across Networking SW, HW, and Customers to define, design, and optimize DPU Compiler SW indicates a need to understand business needs and align technical solutions.",
                    "phrase": "Partner with a geographically distributed organization spanning Networking SW, HW, Customers to define, design and optimize DPU Compiler SW at NVIDIA."
                }
            ],
            "soft_skills": [
                {
                    "category": "SKILL1: Communication & Collaboration",
                    "phrase": "Partner with a geographically distributed organization spanning Networking SW, HW, Customers"
                },
                {
                    "category": "SKILL3: Problem Solving & Pragmatism",
                    "phrase": "optimize DPU Compiler SW"
                },
                {
                    "category": "SKILL3: Problem Solving & Pragmatism",
                    "phrase": "Invent and improve middle-end and back-end compiler optimizations"
                },
                {
                    "category": "SKILL3: Problem Solving & Pragmatism",
                    "phrase": "Implement complex back-end passes"
                },
                {
                    "category": "SKILL3: Problem Solving & Pragmatism",
                    "phrase": "meet hard real time performance requirements"
                },
                {
                    "category": "SKILL5: Innovation & Ownership",
                    "phrase": "Drive new compiler features"
                },
                {
                    "category": "SKILL5: Innovation & Ownership",
                    "phrase": "contribute to definition of DPU programming model"
                },
                {
                    "category": "SKILL5: Innovation & Ownership",
                    "phrase": "Participate in complete HW / SW co-design cycle"
                }
            ],
            "technologies": [
                {
                    "category": "TECH1: Programming Languages",
                    "phrase": "Clang/LLVM"
                },
                {
                    "category": "TECH1: Programming Languages",
                    "phrase": "SW"
                },
                {
                    "category": "TECH1: Programming Languages",
                    "phrase": "HW"
                }
            ]
        }
    }
}