digraph "CFG for 'base32_encode_alloc' function" {
	label="CFG for 'base32_encode_alloc' function";

	Node0x1858c60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = alloca i64, align 8\l  %5 = alloca i8*, align 8\l  %6 = alloca i64, align 8\l  %7 = alloca i8**, align 8\l  %8 = alloca i64, align 8\l  %9 = alloca i64, align 8\l  %10 = alloca i32, align 4\l  store i8* %0, i8** %5, align 8, !tbaa !705\l  call void @llvm.dbg.declare(metadata i8** %5, metadata !700, metadata\l... !DIExpression()), !dbg !709\l  store i64 %1, i64* %6, align 8, !tbaa !710\l  call void @llvm.dbg.declare(metadata i64* %6, metadata !701, metadata\l... !DIExpression()), !dbg !712\l  store i8** %2, i8*** %7, align 8, !tbaa !705\l  call void @llvm.dbg.declare(metadata i8*** %7, metadata !702, metadata\l... !DIExpression()), !dbg !713\l  %11 = bitcast i64* %8 to i8*, !dbg !714\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %11) #22, !dbg !714\l  call void @llvm.dbg.declare(metadata i64* %8, metadata !703, metadata\l... !DIExpression()), !dbg !715\l  %12 = load i64, i64* %6, align 8, !dbg !716, !tbaa !710\l  %13 = sdiv i64 %12, 5, !dbg !717\l  %14 = load i64, i64* %6, align 8, !dbg !718, !tbaa !710\l  %15 = srem i64 %14, 5, !dbg !719\l  %16 = icmp ne i64 %15, 0, !dbg !720\l  %17 = zext i1 %16 to i32, !dbg !720\l  %18 = sext i32 %17 to i64, !dbg !721\l  %19 = add nsw i64 %13, %18, !dbg !722\l  store i64 %19, i64* %8, align 8, !dbg !715, !tbaa !710\l  %20 = bitcast i64* %9 to i8*, !dbg !714\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %20) #22, !dbg !714\l  call void @llvm.dbg.declare(metadata i64* %9, metadata !704, metadata\l... !DIExpression()), !dbg !723\l  br i1 false, label %21, label %78, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1858c60:s0 -> Node0x18593b0;
	Node0x1858c60:s1 -> Node0x1859c20;
	Node0x18593b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6524470",label="{%21:\l21:                                               \l  br i1 false, label %22, label %52, !dbg !726\l|{<s0>T|<s1>F}}"];
	Node0x18593b0:s0 -> Node0x1859400;
	Node0x18593b0:s1 -> Node0x1859810;
	Node0x1859400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%22:\l22:                                               \l  %23 = load i64, i64* %8, align 8, !dbg !724, !tbaa !710\l  %24 = icmp slt i64 %23, 0, !dbg !724\l  br i1 %24, label %25, label %33, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859400:s0 -> Node0x1859450;
	Node0x1859400:s1 -> Node0x1859540;
	Node0x1859450 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%25:\l25:                                               \l  br i1 true, label %26, label %29, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859450:s0 -> Node0x18594a0;
	Node0x1859450:s1 -> Node0x18594f0;
	Node0x18594a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%26:\l26:                                               \l  %27 = load i64, i64* %8, align 8, !dbg !724, !tbaa !710\l  %28 = icmp slt i64 %27, 0, !dbg !724\l  br i1 %28, label %73, label %78, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x18594a0:s0 -> Node0x1859bd0;
	Node0x18594a0:s1 -> Node0x1859c20;
	Node0x18594f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%29:\l29:                                               \l  %30 = load i64, i64* %8, align 8, !dbg !724, !tbaa !710\l  %31 = sub nsw i64 -1, %30, !dbg !724\l  %32 = icmp sle i64 0, %31, !dbg !724\l  br i1 %32, label %73, label %78, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x18594f0:s0 -> Node0x1859bd0;
	Node0x18594f0:s1 -> Node0x1859c20;
	Node0x1859540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%33:\l33:                                               \l  br i1 true, label %34, label %35, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859540:s0 -> Node0x1859590;
	Node0x1859540:s1 -> Node0x18595e0;
	Node0x1859590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%34:\l34:                                               \l  br i1 false, label %36, label %49, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859590:s0 -> Node0x1859630;
	Node0x1859590:s1 -> Node0x18597c0;
	Node0x18595e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%35:\l35:                                               \l  br i1 false, label %36, label %49, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x18595e0:s0 -> Node0x1859630;
	Node0x18595e0:s1 -> Node0x18597c0;
	Node0x1859630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%36:\l36:                                               \l  br i1 false, label %37, label %49, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859630:s0 -> Node0x1859680;
	Node0x1859630:s1 -> Node0x18597c0;
	Node0x1859680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ecd3c570",label="{%37:\l37:                                               \l  br i1 true, label %38, label %42, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859680:s0 -> Node0x18596d0;
	Node0x1859680:s1 -> Node0x1859720;
	Node0x18596d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%38:\l38:                                               \l  %39 = load i64, i64* %8, align 8, !dbg !724, !tbaa !710\l  %40 = add nsw i64 %39, 0, !dbg !724\l  %41 = icmp slt i64 0, %40, !dbg !724\l  br i1 %41, label %73, label %78, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x18596d0:s0 -> Node0x1859bd0;
	Node0x18596d0:s1 -> Node0x1859c20;
	Node0x1859720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%42:\l42:                                               \l  %43 = load i64, i64* %8, align 8, !dbg !724, !tbaa !710\l  %44 = icmp slt i64 0, %43, !dbg !724\l  br i1 %44, label %45, label %78, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859720:s0 -> Node0x1859770;
	Node0x1859720:s1 -> Node0x1859c20;
	Node0x1859770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%45:\l45:                                               \l  %46 = load i64, i64* %8, align 8, !dbg !724, !tbaa !710\l  %47 = sub nsw i64 %46, 1, !dbg !724\l  %48 = icmp slt i64 -1, %47, !dbg !724\l  br i1 %48, label %73, label %78, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859770:s0 -> Node0x1859bd0;
	Node0x1859770:s1 -> Node0x1859c20;
	Node0x18597c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%49:\l49:                                               \l  %50 = load i64, i64* %8, align 8, !dbg !724, !tbaa !710\l  %51 = icmp slt i64 0, %50, !dbg !724\l  br i1 %51, label %73, label %78, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x18597c0:s0 -> Node0x1859bd0;
	Node0x18597c0:s1 -> Node0x1859c20;
	Node0x1859810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%52:\l52:                                               \l  br i1 false, label %53, label %54, !dbg !726\l|{<s0>T|<s1>F}}"];
	Node0x1859810:s0 -> Node0x1859860;
	Node0x1859810:s1 -> Node0x18598b0;
	Node0x1859860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%53:\l53:                                               \l  br i1 false, label %73, label %78, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859860:s0 -> Node0x1859bd0;
	Node0x1859860:s1 -> Node0x1859c20;
	Node0x18598b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6a38570",label="{%54:\l54:                                               \l  %55 = load i64, i64* %8, align 8, !dbg !724, !tbaa !710\l  %56 = icmp slt i64 %55, 0, !dbg !724\l  br i1 %56, label %57, label %70, !dbg !726\l|{<s0>T|<s1>F}}"];
	Node0x18598b0:s0 -> Node0x1859900;
	Node0x18598b0:s1 -> Node0x1859b80;
	Node0x1859900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%57:\l57:                                               \l  br i1 true, label %58, label %59, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859900:s0 -> Node0x1859950;
	Node0x1859900:s1 -> Node0x18599a0;
	Node0x1859950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%58:\l58:                                               \l  br i1 false, label %60, label %66, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859950:s0 -> Node0x18599f0;
	Node0x1859950:s1 -> Node0x1859b30;
	Node0x18599a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%59:\l59:                                               \l  br i1 false, label %60, label %66, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x18599a0:s0 -> Node0x18599f0;
	Node0x18599a0:s1 -> Node0x1859b30;
	Node0x18599f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%60:\l60:                                               \l  %61 = load i64, i64* %8, align 8, !dbg !724, !tbaa !710\l  %62 = icmp eq i64 %61, -1, !dbg !724\l  br i1 %62, label %63, label %66, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x18599f0:s0 -> Node0x1859a40;
	Node0x18599f0:s1 -> Node0x1859b30;
	Node0x1859a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%63:\l63:                                               \l  br i1 true, label %64, label %65, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859a40:s0 -> Node0x1859a90;
	Node0x1859a40:s1 -> Node0x1859ae0;
	Node0x1859a90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#96b7ff70",label="{%64:\l64:                                               \l  br i1 true, label %73, label %78, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859a90:s0 -> Node0x1859bd0;
	Node0x1859a90:s1 -> Node0x1859c20;
	Node0x1859ae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#96b7ff70",label="{%65:\l65:                                               \l  br i1 true, label %73, label %78, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859ae0:s0 -> Node0x1859bd0;
	Node0x1859ae0:s1 -> Node0x1859c20;
	Node0x1859b30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ecd3c570",label="{%66:\l66:                                               \l  %67 = load i64, i64* %8, align 8, !dbg !724, !tbaa !710\l  %68 = sdiv i64 0, %67, !dbg !724\l  %69 = icmp slt i64 %68, 8, !dbg !724\l  br i1 %69, label %73, label %78, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859b30:s0 -> Node0x1859bd0;
	Node0x1859b30:s1 -> Node0x1859c20;
	Node0x1859b80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%70:\l70:                                               \l  %71 = load i64, i64* %8, align 8, !dbg !724, !tbaa !710\l  %72 = icmp slt i64 0, %71, !dbg !724\l  br i1 %72, label %73, label %78, !dbg !726\l|{<s0>T|<s1>F}}"];
	Node0x1859b80:s0 -> Node0x1859bd0;
	Node0x1859b80:s1 -> Node0x1859c20;
	Node0x1859bd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ed836670",label="{%73:\l73:                                               \l  %74 = load i64, i64* %8, align 8, !dbg !724, !tbaa !710\l  %75 = call \{ i64, i1 \} @llvm.smul.with.overflow.i64(i64 %74, i64 8), !dbg\l... !724\l  %76 = extractvalue \{ i64, i1 \} %75, 1, !dbg !724\l  %77 = extractvalue \{ i64, i1 \} %75, 0, !dbg !724\l  store i64 %77, i64* %9, align 8, !dbg !724\l  br i1 true, label %86, label %83, !dbg !724\l|{<s0>T|<s1>F}}"];
	Node0x1859bd0:s0 -> Node0x1859cc0;
	Node0x1859bd0:s1 -> Node0x1859c70;
	Node0x1859c20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%78:\l78:                                               \l  %79 = load i64, i64* %8, align 8, !dbg !724, !tbaa !710\l  %80 = call \{ i64, i1 \} @llvm.smul.with.overflow.i64(i64 %79, i64 8), !dbg\l... !724\l  %81 = extractvalue \{ i64, i1 \} %80, 1, !dbg !724\l  %82 = extractvalue \{ i64, i1 \} %80, 0, !dbg !724\l  store i64 %82, i64* %9, align 8, !dbg !724\l  br i1 %81, label %86, label %83, !dbg !726\l|{<s0>T|<s1>F}}"];
	Node0x1859c20:s0 -> Node0x1859cc0;
	Node0x1859c20:s1 -> Node0x1859c70;
	Node0x1859c70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6524470",label="{%83:\l83:                                               \l  %84 = load i64, i64* %6, align 8, !dbg !727, !tbaa !710\l  %85 = icmp slt i64 %84, 0, !dbg !728\l  br i1 %85, label %86, label %88, !dbg !729\l|{<s0>T|<s1>F}}"];
	Node0x1859c70:s0 -> Node0x1859cc0;
	Node0x1859c70:s1 -> Node0x1859d10;
	Node0x1859cc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#ca3b3770",label="{%86:\l86:                                               \l  %87 = load i8**, i8*** %7, align 8, !dbg !730, !tbaa !705\l  store i8* null, i8** %87, align 8, !dbg !732, !tbaa !705\l  store i64 0, i64* %4, align 8, !dbg !733\l  store i32 1, i32* %10, align 4\l  br label %107, !dbg !733\l}"];
	Node0x1859cc0 -> Node0x1859e00;
	Node0x1859d10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%88:\l88:                                               \l  %89 = load i64, i64* %9, align 8, !dbg !734, !tbaa !710\l  %90 = add nsw i64 %89, 1, !dbg !734\l  store i64 %90, i64* %9, align 8, !dbg !734, !tbaa !710\l  %91 = load i64, i64* %9, align 8, !dbg !735, !tbaa !710\l  %92 = call noalias i8* @imalloc(i64 noundef %91), !dbg !736\l  %93 = load i8**, i8*** %7, align 8, !dbg !737, !tbaa !705\l  store i8* %92, i8** %93, align 8, !dbg !738, !tbaa !705\l  %94 = load i8**, i8*** %7, align 8, !dbg !739, !tbaa !705\l  %95 = load i8*, i8** %94, align 8, !dbg !741, !tbaa !705\l  %96 = icmp ne i8* %95, null, !dbg !741\l  br i1 %96, label %99, label %97, !dbg !742\l|{<s0>T|<s1>F}}"];
	Node0x1859d10:s0 -> Node0x1859db0;
	Node0x1859d10:s1 -> Node0x1859d60;
	Node0x1859d60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%97:\l97:                                               \l  %98 = load i64, i64* %9, align 8, !dbg !743, !tbaa !710\l  store i64 %98, i64* %4, align 8, !dbg !744\l  store i32 1, i32* %10, align 4\l  br label %107, !dbg !744\l}"];
	Node0x1859d60 -> Node0x1859e00;
	Node0x1859db0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%99:\l99:                                               \l  %100 = load i8*, i8** %5, align 8, !dbg !745, !tbaa !705\l  %101 = load i64, i64* %6, align 8, !dbg !746, !tbaa !710\l  %102 = load i8**, i8*** %7, align 8, !dbg !747, !tbaa !705\l  %103 = load i8*, i8** %102, align 8, !dbg !748, !tbaa !705\l  %104 = load i64, i64* %9, align 8, !dbg !749, !tbaa !710\l  call void @base32_encode(i8* noundef %100, i64 noundef %101, i8* noundef\l... %103, i64 noundef %104), !dbg !750\l  %105 = load i64, i64* %9, align 8, !dbg !751, !tbaa !710\l  %106 = sub nsw i64 %105, 1, !dbg !752\l  store i64 %106, i64* %4, align 8, !dbg !753\l  store i32 1, i32* %10, align 4\l  br label %107, !dbg !753\l}"];
	Node0x1859db0 -> Node0x1859e00;
	Node0x1859e00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%107:\l107:                                              \l  %108 = bitcast i64* %9 to i8*, !dbg !754\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %108) #22, !dbg !754\l  %109 = bitcast i64* %8 to i8*, !dbg !754\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %109) #22, !dbg !754\l  %110 = load i64, i64* %4, align 8, !dbg !754\l  ret i64 %110, !dbg !754\l}"];
}
