
Esclava.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000709c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  080071ac  080071ac  000171ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073b8  080073b8  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  080073b8  080073b8  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  080073b8  080073b8  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073b8  080073b8  000173b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073bc  080073bc  000173bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080073c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000188  20000014  080073d4  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  080073d4  0002019c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc59  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000026cf  00000000  00000000  0002dc96  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000061c8  00000000  00000000  00030365  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000c28  00000000  00000000  00036530  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000ae0  00000000  00000000  00037158  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  0001479f  00000000  00000000  00037c38  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000d3df  00000000  00000000  0004c3d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    0006c531  00000000  00000000  000597b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000c5ce7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003034  00000000  00000000  000c5d64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000014 	.word	0x20000014
 800012c:	00000000 	.word	0x00000000
 8000130:	08007194 	.word	0x08007194

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000018 	.word	0x20000018
 800014c:	08007194 	.word	0x08007194

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__gedf2>:
 80004c8:	f04f 3cff 	mov.w	ip, #4294967295
 80004cc:	e006      	b.n	80004dc <__cmpdf2+0x4>
 80004ce:	bf00      	nop

080004d0 <__ledf2>:
 80004d0:	f04f 0c01 	mov.w	ip, #1
 80004d4:	e002      	b.n	80004dc <__cmpdf2+0x4>
 80004d6:	bf00      	nop

080004d8 <__cmpdf2>:
 80004d8:	f04f 0c01 	mov.w	ip, #1
 80004dc:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004ec:	bf18      	it	ne
 80004ee:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80004f2:	d01b      	beq.n	800052c <__cmpdf2+0x54>
 80004f4:	b001      	add	sp, #4
 80004f6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80004fa:	bf0c      	ite	eq
 80004fc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000500:	ea91 0f03 	teqne	r1, r3
 8000504:	bf02      	ittt	eq
 8000506:	ea90 0f02 	teqeq	r0, r2
 800050a:	2000      	moveq	r0, #0
 800050c:	4770      	bxeq	lr
 800050e:	f110 0f00 	cmn.w	r0, #0
 8000512:	ea91 0f03 	teq	r1, r3
 8000516:	bf58      	it	pl
 8000518:	4299      	cmppl	r1, r3
 800051a:	bf08      	it	eq
 800051c:	4290      	cmpeq	r0, r2
 800051e:	bf2c      	ite	cs
 8000520:	17d8      	asrcs	r0, r3, #31
 8000522:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000526:	f040 0001 	orr.w	r0, r0, #1
 800052a:	4770      	bx	lr
 800052c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000530:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000534:	d102      	bne.n	800053c <__cmpdf2+0x64>
 8000536:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800053a:	d107      	bne.n	800054c <__cmpdf2+0x74>
 800053c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000544:	d1d6      	bne.n	80004f4 <__cmpdf2+0x1c>
 8000546:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800054a:	d0d3      	beq.n	80004f4 <__cmpdf2+0x1c>
 800054c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <__aeabi_cdrcmple>:
 8000554:	4684      	mov	ip, r0
 8000556:	4610      	mov	r0, r2
 8000558:	4662      	mov	r2, ip
 800055a:	468c      	mov	ip, r1
 800055c:	4619      	mov	r1, r3
 800055e:	4663      	mov	r3, ip
 8000560:	e000      	b.n	8000564 <__aeabi_cdcmpeq>
 8000562:	bf00      	nop

08000564 <__aeabi_cdcmpeq>:
 8000564:	b501      	push	{r0, lr}
 8000566:	f7ff ffb7 	bl	80004d8 <__cmpdf2>
 800056a:	2800      	cmp	r0, #0
 800056c:	bf48      	it	mi
 800056e:	f110 0f00 	cmnmi.w	r0, #0
 8000572:	bd01      	pop	{r0, pc}

08000574 <__aeabi_dcmpeq>:
 8000574:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000578:	f7ff fff4 	bl	8000564 <__aeabi_cdcmpeq>
 800057c:	bf0c      	ite	eq
 800057e:	2001      	moveq	r0, #1
 8000580:	2000      	movne	r0, #0
 8000582:	f85d fb08 	ldr.w	pc, [sp], #8
 8000586:	bf00      	nop

08000588 <__aeabi_dcmplt>:
 8000588:	f84d ed08 	str.w	lr, [sp, #-8]!
 800058c:	f7ff ffea 	bl	8000564 <__aeabi_cdcmpeq>
 8000590:	bf34      	ite	cc
 8000592:	2001      	movcc	r0, #1
 8000594:	2000      	movcs	r0, #0
 8000596:	f85d fb08 	ldr.w	pc, [sp], #8
 800059a:	bf00      	nop

0800059c <__aeabi_dcmple>:
 800059c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005a0:	f7ff ffe0 	bl	8000564 <__aeabi_cdcmpeq>
 80005a4:	bf94      	ite	ls
 80005a6:	2001      	movls	r0, #1
 80005a8:	2000      	movhi	r0, #0
 80005aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80005ae:	bf00      	nop

080005b0 <__aeabi_dcmpge>:
 80005b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b4:	f7ff ffce 	bl	8000554 <__aeabi_cdrcmple>
 80005b8:	bf94      	ite	ls
 80005ba:	2001      	movls	r0, #1
 80005bc:	2000      	movhi	r0, #0
 80005be:	f85d fb08 	ldr.w	pc, [sp], #8
 80005c2:	bf00      	nop

080005c4 <__aeabi_dcmpgt>:
 80005c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c8:	f7ff ffc4 	bl	8000554 <__aeabi_cdrcmple>
 80005cc:	bf34      	ite	cc
 80005ce:	2001      	movcc	r0, #1
 80005d0:	2000      	movcs	r0, #0
 80005d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d6:	bf00      	nop

080005d8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	2200      	movs	r2, #0
 80005e2:	601a      	str	r2, [r3, #0]
 80005e4:	605a      	str	r2, [r3, #4]
 80005e6:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80005e8:	4b18      	ldr	r3, [pc, #96]	; (800064c <MX_ADC1_Init+0x74>)
 80005ea:	4a19      	ldr	r2, [pc, #100]	; (8000650 <MX_ADC1_Init+0x78>)
 80005ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80005ee:	4b17      	ldr	r3, [pc, #92]	; (800064c <MX_ADC1_Init+0x74>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005f4:	4b15      	ldr	r3, [pc, #84]	; (800064c <MX_ADC1_Init+0x74>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005fa:	4b14      	ldr	r3, [pc, #80]	; (800064c <MX_ADC1_Init+0x74>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000600:	4b12      	ldr	r3, [pc, #72]	; (800064c <MX_ADC1_Init+0x74>)
 8000602:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000606:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000608:	4b10      	ldr	r3, [pc, #64]	; (800064c <MX_ADC1_Init+0x74>)
 800060a:	2200      	movs	r2, #0
 800060c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800060e:	4b0f      	ldr	r3, [pc, #60]	; (800064c <MX_ADC1_Init+0x74>)
 8000610:	2201      	movs	r2, #1
 8000612:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000614:	480d      	ldr	r0, [pc, #52]	; (800064c <MX_ADC1_Init+0x74>)
 8000616:	f001 fb4d 	bl	8001cb4 <HAL_ADC_Init>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000620:	f001 f8f4 	bl	800180c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000624:	2300      	movs	r3, #0
 8000626:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000628:	2301      	movs	r3, #1
 800062a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800062c:	2306      	movs	r3, #6
 800062e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000630:	1d3b      	adds	r3, r7, #4
 8000632:	4619      	mov	r1, r3
 8000634:	4805      	ldr	r0, [pc, #20]	; (800064c <MX_ADC1_Init+0x74>)
 8000636:	f001 fe9f 	bl	8002378 <HAL_ADC_ConfigChannel>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000640:	f001 f8e4 	bl	800180c <Error_Handler>
  }

}
 8000644:	bf00      	nop
 8000646:	3710      	adds	r7, #16
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	20000050 	.word	0x20000050
 8000650:	40012400 	.word	0x40012400

08000654 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b088      	sub	sp, #32
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065c:	f107 0310 	add.w	r3, r7, #16
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4a2d      	ldr	r2, [pc, #180]	; (8000724 <HAL_ADC_MspInit+0xd0>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d152      	bne.n	800071a <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000674:	4b2c      	ldr	r3, [pc, #176]	; (8000728 <HAL_ADC_MspInit+0xd4>)
 8000676:	699b      	ldr	r3, [r3, #24]
 8000678:	4a2b      	ldr	r2, [pc, #172]	; (8000728 <HAL_ADC_MspInit+0xd4>)
 800067a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800067e:	6193      	str	r3, [r2, #24]
 8000680:	4b29      	ldr	r3, [pc, #164]	; (8000728 <HAL_ADC_MspInit+0xd4>)
 8000682:	699b      	ldr	r3, [r3, #24]
 8000684:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000688:	60fb      	str	r3, [r7, #12]
 800068a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800068c:	4b26      	ldr	r3, [pc, #152]	; (8000728 <HAL_ADC_MspInit+0xd4>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	4a25      	ldr	r2, [pc, #148]	; (8000728 <HAL_ADC_MspInit+0xd4>)
 8000692:	f043 0304 	orr.w	r3, r3, #4
 8000696:	6193      	str	r3, [r2, #24]
 8000698:	4b23      	ldr	r3, [pc, #140]	; (8000728 <HAL_ADC_MspInit+0xd4>)
 800069a:	699b      	ldr	r3, [r3, #24]
 800069c:	f003 0304 	and.w	r3, r3, #4
 80006a0:	60bb      	str	r3, [r7, #8]
 80006a2:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = FASE1_SENSOR_Pin|FASE2_SENSOR_Pin|FASE3_SENSOR_Pin|FASE4_SENSOR_Pin 
 80006a4:	233f      	movs	r3, #63	; 0x3f
 80006a6:	613b      	str	r3, [r7, #16]
                          |FASE5_SENSOR_Pin|FASE6_SENSOR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a8:	2303      	movs	r3, #3
 80006aa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ac:	f107 0310 	add.w	r3, r7, #16
 80006b0:	4619      	mov	r1, r3
 80006b2:	481e      	ldr	r0, [pc, #120]	; (800072c <HAL_ADC_MspInit+0xd8>)
 80006b4:	f002 fd80 	bl	80031b8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80006b8:	4b1d      	ldr	r3, [pc, #116]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006ba:	4a1e      	ldr	r2, [pc, #120]	; (8000734 <HAL_ADC_MspInit+0xe0>)
 80006bc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006be:	4b1c      	ldr	r3, [pc, #112]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006c4:	4b1a      	ldr	r3, [pc, #104]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006ca:	4b19      	ldr	r3, [pc, #100]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006cc:	2280      	movs	r2, #128	; 0x80
 80006ce:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006d0:	4b17      	ldr	r3, [pc, #92]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006d6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006d8:	4b15      	ldr	r3, [pc, #84]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006de:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80006e0:	4b13      	ldr	r3, [pc, #76]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80006e6:	4b12      	ldr	r3, [pc, #72]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006ec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006ee:	4810      	ldr	r0, [pc, #64]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 80006f0:	f002 fa3e 	bl	8002b70 <HAL_DMA_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 80006fa:	f001 f887 	bl	800180c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4a0b      	ldr	r2, [pc, #44]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 8000702:	621a      	str	r2, [r3, #32]
 8000704:	4a0a      	ldr	r2, [pc, #40]	; (8000730 <HAL_ADC_MspInit+0xdc>)
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2100      	movs	r1, #0
 800070e:	2012      	movs	r0, #18
 8000710:	f002 f9de 	bl	8002ad0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000714:	2012      	movs	r0, #18
 8000716:	f002 fa07 	bl	8002b28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800071a:	bf00      	nop
 800071c:	3720      	adds	r7, #32
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40012400 	.word	0x40012400
 8000728:	40021000 	.word	0x40021000
 800072c:	40010800 	.word	0x40010800
 8000730:	20000080 	.word	0x20000080
 8000734:	40020008 	.word	0x40020008

08000738 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800073e:	4b0c      	ldr	r3, [pc, #48]	; (8000770 <MX_DMA_Init+0x38>)
 8000740:	695b      	ldr	r3, [r3, #20]
 8000742:	4a0b      	ldr	r2, [pc, #44]	; (8000770 <MX_DMA_Init+0x38>)
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	6153      	str	r3, [r2, #20]
 800074a:	4b09      	ldr	r3, [pc, #36]	; (8000770 <MX_DMA_Init+0x38>)
 800074c:	695b      	ldr	r3, [r3, #20]
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000756:	2200      	movs	r2, #0
 8000758:	2100      	movs	r1, #0
 800075a:	200b      	movs	r0, #11
 800075c:	f002 f9b8 	bl	8002ad0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000760:	200b      	movs	r0, #11
 8000762:	f002 f9e1 	bl	8002b28 <HAL_NVIC_EnableIRQ>

}
 8000766:	bf00      	nop
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40021000 	.word	0x40021000

08000774 <Fases_Auto>:
*
* @param vector: vector de tiempos
* @retval None */

void Fases_Auto(uint8_t *tiempos, RTC_TimeTypeDef *aHora, Fases *iHora)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	60f8      	str	r0, [r7, #12]
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	607a      	str	r2, [r7, #4]
/********************************* FASE 1*************************************/

	if(Verif_Tiempo(aHora, &iHora->tFase1) == HAL_OK)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	3303      	adds	r3, #3
 8000784:	4619      	mov	r1, r3
 8000786:	68b8      	ldr	r0, [r7, #8]
 8000788:	f000 fc9f 	bl	80010ca <Verif_Tiempo>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d108      	bne.n	80007a4 <Fases_Auto+0x30>
	{
		c1Fase = 0;
 8000792:	4bb4      	ldr	r3, [pc, #720]	; (8000a64 <Fases_Auto+0x2f0>)
 8000794:	2200      	movs	r2, #0
 8000796:	701a      	strb	r2, [r3, #0]
		BF.band1 = 1;
 8000798:	4ab3      	ldr	r2, [pc, #716]	; (8000a68 <Fases_Auto+0x2f4>)
 800079a:	7813      	ldrb	r3, [r2, #0]
 800079c:	f043 0320 	orr.w	r3, r3, #32
 80007a0:	7013      	strb	r3, [r2, #0]
 80007a2:	e010      	b.n	80007c6 <Fases_Auto+0x52>
	}
	else if(Verif_Tiempo(aHora, &iHora->tFase1) == HAL_TIMEOUT)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3303      	adds	r3, #3
 80007a8:	4619      	mov	r1, r3
 80007aa:	68b8      	ldr	r0, [r7, #8]
 80007ac:	f000 fc8d 	bl	80010ca <Verif_Tiempo>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b03      	cmp	r3, #3
 80007b4:	d107      	bne.n	80007c6 <Fases_Auto+0x52>
	{
		BF.band1 = 0;
 80007b6:	4aac      	ldr	r2, [pc, #688]	; (8000a68 <Fases_Auto+0x2f4>)
 80007b8:	7813      	ldrb	r3, [r2, #0]
 80007ba:	f36f 1345 	bfc	r3, #5, #1
 80007be:	7013      	strb	r3, [r2, #0]
		Apaga_Fase(1);
 80007c0:	2001      	movs	r0, #1
 80007c2:	f000 fd5b 	bl	800127c <Apaga_Fase>
		/* Se debe apagar completamente esta fase.*/
	}
	if(BF.band1 == 1)
 80007c6:	4ba8      	ldr	r3, [pc, #672]	; (8000a68 <Fases_Auto+0x2f4>)
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	f003 0320 	and.w	r3, r3, #32
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d067      	beq.n	80008a4 <Fases_Auto+0x130>
	{
		switch(f1Actual)
 80007d4:	4ba5      	ldr	r3, [pc, #660]	; (8000a6c <Fases_Auto+0x2f8>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	2b02      	cmp	r3, #2
 80007dc:	d01d      	beq.n	800081a <Fases_Auto+0xa6>
 80007de:	2b03      	cmp	r3, #3
 80007e0:	d036      	beq.n	8000850 <Fases_Auto+0xdc>
 80007e2:	2b01      	cmp	r3, #1
 80007e4:	d14f      	bne.n	8000886 <Fases_Auto+0x112>
		{
		case 1:
		{
			HAL_GPIO_WritePin(GPIOB,FASE1_VERDE_Pin,GPIO_PIN_RESET);
 80007e6:	2200      	movs	r2, #0
 80007e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ec:	48a0      	ldr	r0, [pc, #640]	; (8000a70 <Fases_Auto+0x2fc>)
 80007ee:	f002 ff0b 	bl	8003608 <HAL_GPIO_WritePin>
			if(c1Fase == tiempos[0])
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	781a      	ldrb	r2, [r3, #0]
 80007f6:	4b9b      	ldr	r3, [pc, #620]	; (8000a64 <Fases_Auto+0x2f0>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	429a      	cmp	r2, r3
 80007fe:	d145      	bne.n	800088c <Fases_Auto+0x118>
			{
				HAL_GPIO_WritePin(GPIOB,FASE1_VERDE_Pin,GPIO_PIN_SET);
 8000800:	2201      	movs	r2, #1
 8000802:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000806:	489a      	ldr	r0, [pc, #616]	; (8000a70 <Fases_Auto+0x2fc>)
 8000808:	f002 fefe 	bl	8003608 <HAL_GPIO_WritePin>
				f1Actual = 2;
 800080c:	4b97      	ldr	r3, [pc, #604]	; (8000a6c <Fases_Auto+0x2f8>)
 800080e:	2202      	movs	r2, #2
 8000810:	701a      	strb	r2, [r3, #0]
				c1Fase = 0;
 8000812:	4b94      	ldr	r3, [pc, #592]	; (8000a64 <Fases_Auto+0x2f0>)
 8000814:	2200      	movs	r2, #0
 8000816:	701a      	strb	r2, [r3, #0]
				break;
 8000818:	e03d      	b.n	8000896 <Fases_Auto+0x122>
			}
		}
		break;
		case 2:
		{
			HAL_GPIO_WritePin(GPIOA,FASE1_AMA_Pin,GPIO_PIN_RESET);
 800081a:	2200      	movs	r2, #0
 800081c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000820:	4894      	ldr	r0, [pc, #592]	; (8000a74 <Fases_Auto+0x300>)
 8000822:	f002 fef1 	bl	8003608 <HAL_GPIO_WritePin>
			if(c1Fase == tiempos[1])
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	3301      	adds	r3, #1
 800082a:	781a      	ldrb	r2, [r3, #0]
 800082c:	4b8d      	ldr	r3, [pc, #564]	; (8000a64 <Fases_Auto+0x2f0>)
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	b2db      	uxtb	r3, r3
 8000832:	429a      	cmp	r2, r3
 8000834:	d12c      	bne.n	8000890 <Fases_Auto+0x11c>
			{
				HAL_GPIO_WritePin(GPIOA,FASE1_AMA_Pin,GPIO_PIN_SET);
 8000836:	2201      	movs	r2, #1
 8000838:	f44f 7180 	mov.w	r1, #256	; 0x100
 800083c:	488d      	ldr	r0, [pc, #564]	; (8000a74 <Fases_Auto+0x300>)
 800083e:	f002 fee3 	bl	8003608 <HAL_GPIO_WritePin>
				f1Actual = 3;
 8000842:	4b8a      	ldr	r3, [pc, #552]	; (8000a6c <Fases_Auto+0x2f8>)
 8000844:	2203      	movs	r2, #3
 8000846:	701a      	strb	r2, [r3, #0]
				c1Fase = 0;
 8000848:	4b86      	ldr	r3, [pc, #536]	; (8000a64 <Fases_Auto+0x2f0>)
 800084a:	2200      	movs	r2, #0
 800084c:	701a      	strb	r2, [r3, #0]
				break;
 800084e:	e022      	b.n	8000896 <Fases_Auto+0x122>
			}
		}
		break;
		case 3:
		{
			HAL_GPIO_WritePin(GPIOA,FASE1_ROJO_Pin,GPIO_PIN_RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000856:	4887      	ldr	r0, [pc, #540]	; (8000a74 <Fases_Auto+0x300>)
 8000858:	f002 fed6 	bl	8003608 <HAL_GPIO_WritePin>
			if(c1Fase == tiempos[2])
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	3302      	adds	r3, #2
 8000860:	781a      	ldrb	r2, [r3, #0]
 8000862:	4b80      	ldr	r3, [pc, #512]	; (8000a64 <Fases_Auto+0x2f0>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	b2db      	uxtb	r3, r3
 8000868:	429a      	cmp	r2, r3
 800086a:	d113      	bne.n	8000894 <Fases_Auto+0x120>
			{
				HAL_GPIO_WritePin(GPIOA,FASE1_ROJO_Pin,GPIO_PIN_SET);
 800086c:	2201      	movs	r2, #1
 800086e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000872:	4880      	ldr	r0, [pc, #512]	; (8000a74 <Fases_Auto+0x300>)
 8000874:	f002 fec8 	bl	8003608 <HAL_GPIO_WritePin>
				f1Actual = 1;
 8000878:	4b7c      	ldr	r3, [pc, #496]	; (8000a6c <Fases_Auto+0x2f8>)
 800087a:	2201      	movs	r2, #1
 800087c:	701a      	strb	r2, [r3, #0]
				c1Fase = 0;
 800087e:	4b79      	ldr	r3, [pc, #484]	; (8000a64 <Fases_Auto+0x2f0>)
 8000880:	2200      	movs	r2, #0
 8000882:	701a      	strb	r2, [r3, #0]
				break;
 8000884:	e007      	b.n	8000896 <Fases_Auto+0x122>
			}
		}
		break;
		default:
		{
			Error_Handler();
 8000886:	f000 ffc1 	bl	800180c <Error_Handler>
		}
		break;
 800088a:	e004      	b.n	8000896 <Fases_Auto+0x122>
		break;
 800088c:	bf00      	nop
 800088e:	e002      	b.n	8000896 <Fases_Auto+0x122>
		break;
 8000890:	bf00      	nop
 8000892:	e000      	b.n	8000896 <Fases_Auto+0x122>
		break;
 8000894:	bf00      	nop
		}
		c1Fase++;
 8000896:	4b73      	ldr	r3, [pc, #460]	; (8000a64 <Fases_Auto+0x2f0>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	b2db      	uxtb	r3, r3
 800089c:	3301      	adds	r3, #1
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	4b70      	ldr	r3, [pc, #448]	; (8000a64 <Fases_Auto+0x2f0>)
 80008a2:	701a      	strb	r2, [r3, #0]
	}

/********************************* FASE 2*************************************/
	if(Verif_Tiempo(aHora, &iHora->tFase2) == HAL_OK)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3306      	adds	r3, #6
 80008a8:	4619      	mov	r1, r3
 80008aa:	68b8      	ldr	r0, [r7, #8]
 80008ac:	f000 fc0d 	bl	80010ca <Verif_Tiempo>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d108      	bne.n	80008c8 <Fases_Auto+0x154>
	{
		c2Fase = 0;
 80008b6:	4b70      	ldr	r3, [pc, #448]	; (8000a78 <Fases_Auto+0x304>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	701a      	strb	r2, [r3, #0]
		BF.band2 = 1;
 80008bc:	4a6a      	ldr	r2, [pc, #424]	; (8000a68 <Fases_Auto+0x2f4>)
 80008be:	7813      	ldrb	r3, [r2, #0]
 80008c0:	f043 0310 	orr.w	r3, r3, #16
 80008c4:	7013      	strb	r3, [r2, #0]
 80008c6:	e010      	b.n	80008ea <Fases_Auto+0x176>
	}
	else if(Verif_Tiempo(aHora, &iHora->tFase2) == HAL_TIMEOUT)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	3306      	adds	r3, #6
 80008cc:	4619      	mov	r1, r3
 80008ce:	68b8      	ldr	r0, [r7, #8]
 80008d0:	f000 fbfb 	bl	80010ca <Verif_Tiempo>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b03      	cmp	r3, #3
 80008d8:	d107      	bne.n	80008ea <Fases_Auto+0x176>
	{
		BF.band2 = 0;
 80008da:	4a63      	ldr	r2, [pc, #396]	; (8000a68 <Fases_Auto+0x2f4>)
 80008dc:	7813      	ldrb	r3, [r2, #0]
 80008de:	f36f 1304 	bfc	r3, #4, #1
 80008e2:	7013      	strb	r3, [r2, #0]
		Apaga_Fase(2);
 80008e4:	2002      	movs	r0, #2
 80008e6:	f000 fcc9 	bl	800127c <Apaga_Fase>
		/* Se debe apagar completamente esta fase.*/
	}
	if(BF.band2 == 1)
 80008ea:	4b5f      	ldr	r3, [pc, #380]	; (8000a68 <Fases_Auto+0x2f4>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	f003 0310 	and.w	r3, r3, #16
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d068      	beq.n	80009ca <Fases_Auto+0x256>
	{
		switch(f2Actual)
 80008f8:	4b60      	ldr	r3, [pc, #384]	; (8000a7c <Fases_Auto+0x308>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	2b02      	cmp	r3, #2
 8000900:	d01e      	beq.n	8000940 <Fases_Auto+0x1cc>
 8000902:	2b03      	cmp	r3, #3
 8000904:	d037      	beq.n	8000976 <Fases_Auto+0x202>
 8000906:	2b01      	cmp	r3, #1
 8000908:	d150      	bne.n	80009ac <Fases_Auto+0x238>
		{
		case 1:
		{
			HAL_GPIO_WritePin(GPIOA,FASE2_VERDE_Pin,GPIO_PIN_RESET);
 800090a:	2200      	movs	r2, #0
 800090c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000910:	4858      	ldr	r0, [pc, #352]	; (8000a74 <Fases_Auto+0x300>)
 8000912:	f002 fe79 	bl	8003608 <HAL_GPIO_WritePin>
			if(c2Fase == tiempos[3])
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	3303      	adds	r3, #3
 800091a:	781a      	ldrb	r2, [r3, #0]
 800091c:	4b56      	ldr	r3, [pc, #344]	; (8000a78 <Fases_Auto+0x304>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	b2db      	uxtb	r3, r3
 8000922:	429a      	cmp	r2, r3
 8000924:	d145      	bne.n	80009b2 <Fases_Auto+0x23e>
			{
				HAL_GPIO_WritePin(GPIOA,FASE2_VERDE_Pin,GPIO_PIN_SET);
 8000926:	2201      	movs	r2, #1
 8000928:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800092c:	4851      	ldr	r0, [pc, #324]	; (8000a74 <Fases_Auto+0x300>)
 800092e:	f002 fe6b 	bl	8003608 <HAL_GPIO_WritePin>
				f2Actual = 2;
 8000932:	4b52      	ldr	r3, [pc, #328]	; (8000a7c <Fases_Auto+0x308>)
 8000934:	2202      	movs	r2, #2
 8000936:	701a      	strb	r2, [r3, #0]
				c2Fase = 0;
 8000938:	4b4f      	ldr	r3, [pc, #316]	; (8000a78 <Fases_Auto+0x304>)
 800093a:	2200      	movs	r2, #0
 800093c:	701a      	strb	r2, [r3, #0]
				break;
 800093e:	e03d      	b.n	80009bc <Fases_Auto+0x248>
			}
		}
		break;
		case 2:
		{
			HAL_GPIO_WritePin(GPIOA,FASE2_AMA_Pin,GPIO_PIN_RESET);
 8000940:	2200      	movs	r2, #0
 8000942:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000946:	484b      	ldr	r0, [pc, #300]	; (8000a74 <Fases_Auto+0x300>)
 8000948:	f002 fe5e 	bl	8003608 <HAL_GPIO_WritePin>
			if(c2Fase == tiempos[4])
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	3304      	adds	r3, #4
 8000950:	781a      	ldrb	r2, [r3, #0]
 8000952:	4b49      	ldr	r3, [pc, #292]	; (8000a78 <Fases_Auto+0x304>)
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	b2db      	uxtb	r3, r3
 8000958:	429a      	cmp	r2, r3
 800095a:	d12c      	bne.n	80009b6 <Fases_Auto+0x242>
			{
				HAL_GPIO_WritePin(GPIOA,FASE2_AMA_Pin,GPIO_PIN_SET);
 800095c:	2201      	movs	r2, #1
 800095e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000962:	4844      	ldr	r0, [pc, #272]	; (8000a74 <Fases_Auto+0x300>)
 8000964:	f002 fe50 	bl	8003608 <HAL_GPIO_WritePin>
				f2Actual = 3;
 8000968:	4b44      	ldr	r3, [pc, #272]	; (8000a7c <Fases_Auto+0x308>)
 800096a:	2203      	movs	r2, #3
 800096c:	701a      	strb	r2, [r3, #0]
				c2Fase = 0;
 800096e:	4b42      	ldr	r3, [pc, #264]	; (8000a78 <Fases_Auto+0x304>)
 8000970:	2200      	movs	r2, #0
 8000972:	701a      	strb	r2, [r3, #0]
				break;
 8000974:	e022      	b.n	80009bc <Fases_Auto+0x248>
			}
		}
		break;
		case 3:
		{
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_12,GPIO_PIN_RESET);
 8000976:	2200      	movs	r2, #0
 8000978:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800097c:	483d      	ldr	r0, [pc, #244]	; (8000a74 <Fases_Auto+0x300>)
 800097e:	f002 fe43 	bl	8003608 <HAL_GPIO_WritePin>
			if(c2Fase == tiempos[5])
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	3305      	adds	r3, #5
 8000986:	781a      	ldrb	r2, [r3, #0]
 8000988:	4b3b      	ldr	r3, [pc, #236]	; (8000a78 <Fases_Auto+0x304>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	b2db      	uxtb	r3, r3
 800098e:	429a      	cmp	r2, r3
 8000990:	d113      	bne.n	80009ba <Fases_Auto+0x246>
			{
				HAL_GPIO_WritePin(GPIOA,FASE2_ROJO_Pin,GPIO_PIN_SET);
 8000992:	2201      	movs	r2, #1
 8000994:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000998:	4836      	ldr	r0, [pc, #216]	; (8000a74 <Fases_Auto+0x300>)
 800099a:	f002 fe35 	bl	8003608 <HAL_GPIO_WritePin>
				f2Actual = 1;
 800099e:	4b37      	ldr	r3, [pc, #220]	; (8000a7c <Fases_Auto+0x308>)
 80009a0:	2201      	movs	r2, #1
 80009a2:	701a      	strb	r2, [r3, #0]
				c2Fase = 0;
 80009a4:	4b34      	ldr	r3, [pc, #208]	; (8000a78 <Fases_Auto+0x304>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	701a      	strb	r2, [r3, #0]
				break;
 80009aa:	e007      	b.n	80009bc <Fases_Auto+0x248>
			}
		}
		break;
		default:
		{
			Error_Handler();
 80009ac:	f000 ff2e 	bl	800180c <Error_Handler>
		}
		break;
 80009b0:	e004      	b.n	80009bc <Fases_Auto+0x248>
		break;
 80009b2:	bf00      	nop
 80009b4:	e002      	b.n	80009bc <Fases_Auto+0x248>
		break;
 80009b6:	bf00      	nop
 80009b8:	e000      	b.n	80009bc <Fases_Auto+0x248>
		break;
 80009ba:	bf00      	nop
		}
		c2Fase++;
 80009bc:	4b2e      	ldr	r3, [pc, #184]	; (8000a78 <Fases_Auto+0x304>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	3301      	adds	r3, #1
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	4b2c      	ldr	r3, [pc, #176]	; (8000a78 <Fases_Auto+0x304>)
 80009c8:	701a      	strb	r2, [r3, #0]
	}

/********************************* FASE 3*************************************/
	if(Verif_Tiempo(aHora, &iHora->tFase3) == HAL_OK)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	3309      	adds	r3, #9
 80009ce:	4619      	mov	r1, r3
 80009d0:	68b8      	ldr	r0, [r7, #8]
 80009d2:	f000 fb7a 	bl	80010ca <Verif_Tiempo>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d108      	bne.n	80009ee <Fases_Auto+0x27a>
	{
		c3Fase = 0;
 80009dc:	4b28      	ldr	r3, [pc, #160]	; (8000a80 <Fases_Auto+0x30c>)
 80009de:	2200      	movs	r2, #0
 80009e0:	701a      	strb	r2, [r3, #0]
		BF.band3 = 1;
 80009e2:	4a21      	ldr	r2, [pc, #132]	; (8000a68 <Fases_Auto+0x2f4>)
 80009e4:	7813      	ldrb	r3, [r2, #0]
 80009e6:	f043 0308 	orr.w	r3, r3, #8
 80009ea:	7013      	strb	r3, [r2, #0]
 80009ec:	e010      	b.n	8000a10 <Fases_Auto+0x29c>
	}
	else if(Verif_Tiempo(aHora, &iHora->tFase3) == HAL_TIMEOUT)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	3309      	adds	r3, #9
 80009f2:	4619      	mov	r1, r3
 80009f4:	68b8      	ldr	r0, [r7, #8]
 80009f6:	f000 fb68 	bl	80010ca <Verif_Tiempo>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b03      	cmp	r3, #3
 80009fe:	d107      	bne.n	8000a10 <Fases_Auto+0x29c>
	{
		BF.band3 = 0;
 8000a00:	4a19      	ldr	r2, [pc, #100]	; (8000a68 <Fases_Auto+0x2f4>)
 8000a02:	7813      	ldrb	r3, [r2, #0]
 8000a04:	f36f 03c3 	bfc	r3, #3, #1
 8000a08:	7013      	strb	r3, [r2, #0]
		Apaga_Fase(3);
 8000a0a:	2003      	movs	r0, #3
 8000a0c:	f000 fc36 	bl	800127c <Apaga_Fase>
		/* Se debe apagar completamente esta fase.*/
	}
	if(BF.band3 == 1)
 8000a10:	4b15      	ldr	r3, [pc, #84]	; (8000a68 <Fases_Auto+0x2f4>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	f003 0308 	and.w	r3, r3, #8
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d079      	beq.n	8000b12 <Fases_Auto+0x39e>
	{
		switch(f3Actual)
 8000a1e:	4b19      	ldr	r3, [pc, #100]	; (8000a84 <Fases_Auto+0x310>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	2b02      	cmp	r3, #2
 8000a26:	d02f      	beq.n	8000a88 <Fases_Auto+0x314>
 8000a28:	2b03      	cmp	r3, #3
 8000a2a:	d048      	beq.n	8000abe <Fases_Auto+0x34a>
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	d161      	bne.n	8000af4 <Fases_Auto+0x380>
		{
		case 1:
		{
			HAL_GPIO_WritePin(GPIOB,FASE3_VERDE_Pin,GPIO_PIN_RESET);
 8000a30:	2200      	movs	r2, #0
 8000a32:	2104      	movs	r1, #4
 8000a34:	480e      	ldr	r0, [pc, #56]	; (8000a70 <Fases_Auto+0x2fc>)
 8000a36:	f002 fde7 	bl	8003608 <HAL_GPIO_WritePin>
			if(c3Fase == tiempos[6])
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	3306      	adds	r3, #6
 8000a3e:	781a      	ldrb	r2, [r3, #0]
 8000a40:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <Fases_Auto+0x30c>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	429a      	cmp	r2, r3
 8000a48:	d157      	bne.n	8000afa <Fases_Auto+0x386>
			{
				HAL_GPIO_WritePin(GPIOB,FASE3_VERDE_Pin,GPIO_PIN_SET);
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	2104      	movs	r1, #4
 8000a4e:	4808      	ldr	r0, [pc, #32]	; (8000a70 <Fases_Auto+0x2fc>)
 8000a50:	f002 fdda 	bl	8003608 <HAL_GPIO_WritePin>
				f3Actual = 2;
 8000a54:	4b0b      	ldr	r3, [pc, #44]	; (8000a84 <Fases_Auto+0x310>)
 8000a56:	2202      	movs	r2, #2
 8000a58:	701a      	strb	r2, [r3, #0]
				c3Fase = 0;
 8000a5a:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <Fases_Auto+0x30c>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	701a      	strb	r2, [r3, #0]
				break;
 8000a60:	e050      	b.n	8000b04 <Fases_Auto+0x390>
 8000a62:	bf00      	nop
 8000a64:	20000042 	.word	0x20000042
 8000a68:	200000c4 	.word	0x200000c4
 8000a6c:	20000000 	.word	0x20000000
 8000a70:	40010c00 	.word	0x40010c00
 8000a74:	40010800 	.word	0x40010800
 8000a78:	20000043 	.word	0x20000043
 8000a7c:	20000001 	.word	0x20000001
 8000a80:	20000044 	.word	0x20000044
 8000a84:	20000002 	.word	0x20000002
			}
		}
		break;
		case 2:
		{
			HAL_GPIO_WritePin(GPIOB,FASE3_AMA_Pin,GPIO_PIN_RESET);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a8e:	48ad      	ldr	r0, [pc, #692]	; (8000d44 <Fases_Auto+0x5d0>)
 8000a90:	f002 fdba 	bl	8003608 <HAL_GPIO_WritePin>
			if(c3Fase == tiempos[7])
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	3307      	adds	r3, #7
 8000a98:	781a      	ldrb	r2, [r3, #0]
 8000a9a:	4bab      	ldr	r3, [pc, #684]	; (8000d48 <Fases_Auto+0x5d4>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d12c      	bne.n	8000afe <Fases_Auto+0x38a>
			{
				HAL_GPIO_WritePin(GPIOB,FASE3_AMA_Pin,GPIO_PIN_SET);
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aaa:	48a6      	ldr	r0, [pc, #664]	; (8000d44 <Fases_Auto+0x5d0>)
 8000aac:	f002 fdac 	bl	8003608 <HAL_GPIO_WritePin>
				f3Actual = 3;
 8000ab0:	4ba6      	ldr	r3, [pc, #664]	; (8000d4c <Fases_Auto+0x5d8>)
 8000ab2:	2203      	movs	r2, #3
 8000ab4:	701a      	strb	r2, [r3, #0]
				c3Fase = 0;
 8000ab6:	4ba4      	ldr	r3, [pc, #656]	; (8000d48 <Fases_Auto+0x5d4>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]
				break;
 8000abc:	e022      	b.n	8000b04 <Fases_Auto+0x390>
			}
		}
		break;
		case 3:
		{
			HAL_GPIO_WritePin(GPIOA,FASE3_ROJO_Pin,GPIO_PIN_RESET);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ac4:	48a2      	ldr	r0, [pc, #648]	; (8000d50 <Fases_Auto+0x5dc>)
 8000ac6:	f002 fd9f 	bl	8003608 <HAL_GPIO_WritePin>
			if(c3Fase == tiempos[8])
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	3308      	adds	r3, #8
 8000ace:	781a      	ldrb	r2, [r3, #0]
 8000ad0:	4b9d      	ldr	r3, [pc, #628]	; (8000d48 <Fases_Auto+0x5d4>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d113      	bne.n	8000b02 <Fases_Auto+0x38e>
			{
				HAL_GPIO_WritePin(GPIOA,FASE3_ROJO_Pin,GPIO_PIN_SET);
 8000ada:	2201      	movs	r2, #1
 8000adc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ae0:	489b      	ldr	r0, [pc, #620]	; (8000d50 <Fases_Auto+0x5dc>)
 8000ae2:	f002 fd91 	bl	8003608 <HAL_GPIO_WritePin>
				f3Actual = 1;
 8000ae6:	4b99      	ldr	r3, [pc, #612]	; (8000d4c <Fases_Auto+0x5d8>)
 8000ae8:	2201      	movs	r2, #1
 8000aea:	701a      	strb	r2, [r3, #0]
				c3Fase = 0;
 8000aec:	4b96      	ldr	r3, [pc, #600]	; (8000d48 <Fases_Auto+0x5d4>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	701a      	strb	r2, [r3, #0]
				break;
 8000af2:	e007      	b.n	8000b04 <Fases_Auto+0x390>
			}
		}
		break;
		default:
		{
			Error_Handler();
 8000af4:	f000 fe8a 	bl	800180c <Error_Handler>
		}
		break;
 8000af8:	e004      	b.n	8000b04 <Fases_Auto+0x390>
		break;
 8000afa:	bf00      	nop
 8000afc:	e002      	b.n	8000b04 <Fases_Auto+0x390>
		break;
 8000afe:	bf00      	nop
 8000b00:	e000      	b.n	8000b04 <Fases_Auto+0x390>
		break;
 8000b02:	bf00      	nop
		}
		c3Fase++;
 8000b04:	4b90      	ldr	r3, [pc, #576]	; (8000d48 <Fases_Auto+0x5d4>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	b2da      	uxtb	r2, r3
 8000b0e:	4b8e      	ldr	r3, [pc, #568]	; (8000d48 <Fases_Auto+0x5d4>)
 8000b10:	701a      	strb	r2, [r3, #0]
	}

/********************************* FASE 4*************************************/
	if(Verif_Tiempo(aHora, &iHora->tFase4) == HAL_OK)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	330c      	adds	r3, #12
 8000b16:	4619      	mov	r1, r3
 8000b18:	68b8      	ldr	r0, [r7, #8]
 8000b1a:	f000 fad6 	bl	80010ca <Verif_Tiempo>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d108      	bne.n	8000b36 <Fases_Auto+0x3c2>
	{
		c4Fase = 0;
 8000b24:	4b8b      	ldr	r3, [pc, #556]	; (8000d54 <Fases_Auto+0x5e0>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	701a      	strb	r2, [r3, #0]
		BF.band4 = 1;
 8000b2a:	4a8b      	ldr	r2, [pc, #556]	; (8000d58 <Fases_Auto+0x5e4>)
 8000b2c:	7813      	ldrb	r3, [r2, #0]
 8000b2e:	f043 0304 	orr.w	r3, r3, #4
 8000b32:	7013      	strb	r3, [r2, #0]
 8000b34:	e010      	b.n	8000b58 <Fases_Auto+0x3e4>
	}
	else if(Verif_Tiempo(aHora, &iHora->tFase4) == HAL_TIMEOUT)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	330c      	adds	r3, #12
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	68b8      	ldr	r0, [r7, #8]
 8000b3e:	f000 fac4 	bl	80010ca <Verif_Tiempo>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b03      	cmp	r3, #3
 8000b46:	d107      	bne.n	8000b58 <Fases_Auto+0x3e4>
	{
		BF.band4 = 0;
 8000b48:	4a83      	ldr	r2, [pc, #524]	; (8000d58 <Fases_Auto+0x5e4>)
 8000b4a:	7813      	ldrb	r3, [r2, #0]
 8000b4c:	f36f 0382 	bfc	r3, #2, #1
 8000b50:	7013      	strb	r3, [r2, #0]
		Apaga_Fase(4);
 8000b52:	2004      	movs	r0, #4
 8000b54:	f000 fb92 	bl	800127c <Apaga_Fase>
		/* Se debe apagar completamente esta fase.*/
	}
	if(BF.band4 == 1)
 8000b58:	4b7f      	ldr	r3, [pc, #508]	; (8000d58 <Fases_Auto+0x5e4>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	f003 0304 	and.w	r3, r3, #4
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d062      	beq.n	8000c2c <Fases_Auto+0x4b8>
	{
		switch(f4Actual)
 8000b66:	4b7d      	ldr	r3, [pc, #500]	; (8000d5c <Fases_Auto+0x5e8>)
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	2b02      	cmp	r3, #2
 8000b6e:	d01c      	beq.n	8000baa <Fases_Auto+0x436>
 8000b70:	2b03      	cmp	r3, #3
 8000b72:	d033      	beq.n	8000bdc <Fases_Auto+0x468>
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d14a      	bne.n	8000c0e <Fases_Auto+0x49a>
		{
		case 1:
		{
			HAL_GPIO_WritePin(GPIOB,FASE4_VERDE_Pin,GPIO_PIN_RESET);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2108      	movs	r1, #8
 8000b7c:	4871      	ldr	r0, [pc, #452]	; (8000d44 <Fases_Auto+0x5d0>)
 8000b7e:	f002 fd43 	bl	8003608 <HAL_GPIO_WritePin>
			if(c4Fase == tiempos[9])
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	3309      	adds	r3, #9
 8000b86:	781a      	ldrb	r2, [r3, #0]
 8000b88:	4b72      	ldr	r3, [pc, #456]	; (8000d54 <Fases_Auto+0x5e0>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	b2db      	uxtb	r3, r3
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d140      	bne.n	8000c14 <Fases_Auto+0x4a0>
			{
				HAL_GPIO_WritePin(GPIOB,FASE4_VERDE_Pin,GPIO_PIN_SET);
 8000b92:	2201      	movs	r2, #1
 8000b94:	2108      	movs	r1, #8
 8000b96:	486b      	ldr	r0, [pc, #428]	; (8000d44 <Fases_Auto+0x5d0>)
 8000b98:	f002 fd36 	bl	8003608 <HAL_GPIO_WritePin>
				f4Actual = 2;
 8000b9c:	4b6f      	ldr	r3, [pc, #444]	; (8000d5c <Fases_Auto+0x5e8>)
 8000b9e:	2202      	movs	r2, #2
 8000ba0:	701a      	strb	r2, [r3, #0]
				c4Fase = 0;
 8000ba2:	4b6c      	ldr	r3, [pc, #432]	; (8000d54 <Fases_Auto+0x5e0>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	701a      	strb	r2, [r3, #0]
				break;
 8000ba8:	e039      	b.n	8000c1e <Fases_Auto+0x4aa>
			}
		}
		break;
		case 2:
		{
			HAL_GPIO_WritePin(GPIOB,FASE4_AMA_Pin,GPIO_PIN_RESET);
 8000baa:	2200      	movs	r2, #0
 8000bac:	2110      	movs	r1, #16
 8000bae:	4865      	ldr	r0, [pc, #404]	; (8000d44 <Fases_Auto+0x5d0>)
 8000bb0:	f002 fd2a 	bl	8003608 <HAL_GPIO_WritePin>
			if(c4Fase == tiempos[10])
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	330a      	adds	r3, #10
 8000bb8:	781a      	ldrb	r2, [r3, #0]
 8000bba:	4b66      	ldr	r3, [pc, #408]	; (8000d54 <Fases_Auto+0x5e0>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	d129      	bne.n	8000c18 <Fases_Auto+0x4a4>
			{
				HAL_GPIO_WritePin(GPIOB,FASE4_AMA_Pin,GPIO_PIN_SET);
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	2110      	movs	r1, #16
 8000bc8:	485e      	ldr	r0, [pc, #376]	; (8000d44 <Fases_Auto+0x5d0>)
 8000bca:	f002 fd1d 	bl	8003608 <HAL_GPIO_WritePin>
				f4Actual = 3;
 8000bce:	4b63      	ldr	r3, [pc, #396]	; (8000d5c <Fases_Auto+0x5e8>)
 8000bd0:	2203      	movs	r2, #3
 8000bd2:	701a      	strb	r2, [r3, #0]
				c4Fase = 0;
 8000bd4:	4b5f      	ldr	r3, [pc, #380]	; (8000d54 <Fases_Auto+0x5e0>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	701a      	strb	r2, [r3, #0]
				break;
 8000bda:	e020      	b.n	8000c1e <Fases_Auto+0x4aa>
			}
		}
		break;
		case 3:
		{
			HAL_GPIO_WritePin(GPIOB,FASE4_ROJO_Pin,GPIO_PIN_RESET);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2120      	movs	r1, #32
 8000be0:	4858      	ldr	r0, [pc, #352]	; (8000d44 <Fases_Auto+0x5d0>)
 8000be2:	f002 fd11 	bl	8003608 <HAL_GPIO_WritePin>
			if(c4Fase == tiempos[11])
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	330b      	adds	r3, #11
 8000bea:	781a      	ldrb	r2, [r3, #0]
 8000bec:	4b59      	ldr	r3, [pc, #356]	; (8000d54 <Fases_Auto+0x5e0>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d112      	bne.n	8000c1c <Fases_Auto+0x4a8>
			{
				HAL_GPIO_WritePin(GPIOB,FASE4_ROJO_Pin,GPIO_PIN_SET);
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	2120      	movs	r1, #32
 8000bfa:	4852      	ldr	r0, [pc, #328]	; (8000d44 <Fases_Auto+0x5d0>)
 8000bfc:	f002 fd04 	bl	8003608 <HAL_GPIO_WritePin>
				f4Actual = 1;
 8000c00:	4b56      	ldr	r3, [pc, #344]	; (8000d5c <Fases_Auto+0x5e8>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	701a      	strb	r2, [r3, #0]
				c4Fase = 0;
 8000c06:	4b53      	ldr	r3, [pc, #332]	; (8000d54 <Fases_Auto+0x5e0>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	701a      	strb	r2, [r3, #0]
				break;
 8000c0c:	e007      	b.n	8000c1e <Fases_Auto+0x4aa>
			}
		}
		break;
		default:
		{
			Error_Handler();
 8000c0e:	f000 fdfd 	bl	800180c <Error_Handler>
		}
		break;
 8000c12:	e004      	b.n	8000c1e <Fases_Auto+0x4aa>
		break;
 8000c14:	bf00      	nop
 8000c16:	e002      	b.n	8000c1e <Fases_Auto+0x4aa>
		break;
 8000c18:	bf00      	nop
 8000c1a:	e000      	b.n	8000c1e <Fases_Auto+0x4aa>
		break;
 8000c1c:	bf00      	nop
		}
		c4Fase++;
 8000c1e:	4b4d      	ldr	r3, [pc, #308]	; (8000d54 <Fases_Auto+0x5e0>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	3301      	adds	r3, #1
 8000c26:	b2da      	uxtb	r2, r3
 8000c28:	4b4a      	ldr	r3, [pc, #296]	; (8000d54 <Fases_Auto+0x5e0>)
 8000c2a:	701a      	strb	r2, [r3, #0]
	}

/********************************* FASE 5*************************************/
	if(Verif_Tiempo(aHora, &iHora->tFase5) == HAL_OK)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	330f      	adds	r3, #15
 8000c30:	4619      	mov	r1, r3
 8000c32:	68b8      	ldr	r0, [r7, #8]
 8000c34:	f000 fa49 	bl	80010ca <Verif_Tiempo>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d108      	bne.n	8000c50 <Fases_Auto+0x4dc>
	{
		c5Fase = 0;
 8000c3e:	4b48      	ldr	r3, [pc, #288]	; (8000d60 <Fases_Auto+0x5ec>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	701a      	strb	r2, [r3, #0]
		BF.band5 = 1;
 8000c44:	4a44      	ldr	r2, [pc, #272]	; (8000d58 <Fases_Auto+0x5e4>)
 8000c46:	7813      	ldrb	r3, [r2, #0]
 8000c48:	f043 0302 	orr.w	r3, r3, #2
 8000c4c:	7013      	strb	r3, [r2, #0]
 8000c4e:	e010      	b.n	8000c72 <Fases_Auto+0x4fe>
	}
	else if(Verif_Tiempo(aHora, &iHora->tFase5) == HAL_TIMEOUT)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	330f      	adds	r3, #15
 8000c54:	4619      	mov	r1, r3
 8000c56:	68b8      	ldr	r0, [r7, #8]
 8000c58:	f000 fa37 	bl	80010ca <Verif_Tiempo>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b03      	cmp	r3, #3
 8000c60:	d107      	bne.n	8000c72 <Fases_Auto+0x4fe>
	{
		BF.band5 = 0;
 8000c62:	4a3d      	ldr	r2, [pc, #244]	; (8000d58 <Fases_Auto+0x5e4>)
 8000c64:	7813      	ldrb	r3, [r2, #0]
 8000c66:	f36f 0341 	bfc	r3, #1, #1
 8000c6a:	7013      	strb	r3, [r2, #0]
		Apaga_Fase(5);
 8000c6c:	2005      	movs	r0, #5
 8000c6e:	f000 fb05 	bl	800127c <Apaga_Fase>
		/* Se debe apagar completamente esta fase.*/
	}
	if(BF.band5 == 1)
 8000c72:	4b39      	ldr	r3, [pc, #228]	; (8000d58 <Fases_Auto+0x5e4>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	f003 0302 	and.w	r3, r3, #2
 8000c7a:	b2db      	uxtb	r3, r3
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d07b      	beq.n	8000d78 <Fases_Auto+0x604>
	{
		switch(f5Actual)
 8000c80:	4b38      	ldr	r3, [pc, #224]	; (8000d64 <Fases_Auto+0x5f0>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	2b02      	cmp	r3, #2
 8000c88:	d01e      	beq.n	8000cc8 <Fases_Auto+0x554>
 8000c8a:	2b03      	cmp	r3, #3
 8000c8c:	d037      	beq.n	8000cfe <Fases_Auto+0x58a>
 8000c8e:	2b01      	cmp	r3, #1
 8000c90:	d150      	bne.n	8000d34 <Fases_Auto+0x5c0>
		{
		case 1:
		{
			HAL_GPIO_WritePin(GPIOB,FASE5_VERDE_Pin,GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c98:	482a      	ldr	r0, [pc, #168]	; (8000d44 <Fases_Auto+0x5d0>)
 8000c9a:	f002 fcb5 	bl	8003608 <HAL_GPIO_WritePin>
			if(c5Fase == tiempos[12])
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	330c      	adds	r3, #12
 8000ca2:	781a      	ldrb	r2, [r3, #0]
 8000ca4:	4b2e      	ldr	r3, [pc, #184]	; (8000d60 <Fases_Auto+0x5ec>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	429a      	cmp	r2, r3
 8000cac:	d145      	bne.n	8000d3a <Fases_Auto+0x5c6>
			{
				HAL_GPIO_WritePin(GPIOB,FASE5_VERDE_Pin,GPIO_PIN_SET);
 8000cae:	2201      	movs	r2, #1
 8000cb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cb4:	4823      	ldr	r0, [pc, #140]	; (8000d44 <Fases_Auto+0x5d0>)
 8000cb6:	f002 fca7 	bl	8003608 <HAL_GPIO_WritePin>
				f5Actual = 2;
 8000cba:	4b2a      	ldr	r3, [pc, #168]	; (8000d64 <Fases_Auto+0x5f0>)
 8000cbc:	2202      	movs	r2, #2
 8000cbe:	701a      	strb	r2, [r3, #0]
				c5Fase = 0;
 8000cc0:	4b27      	ldr	r3, [pc, #156]	; (8000d60 <Fases_Auto+0x5ec>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	701a      	strb	r2, [r3, #0]
				break;
 8000cc6:	e050      	b.n	8000d6a <Fases_Auto+0x5f6>
			}
		}
		break;
		case 2:
		{
			HAL_GPIO_WritePin(GPIOB,FASE5_AMA_Pin,GPIO_PIN_RESET);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cce:	481d      	ldr	r0, [pc, #116]	; (8000d44 <Fases_Auto+0x5d0>)
 8000cd0:	f002 fc9a 	bl	8003608 <HAL_GPIO_WritePin>
			if(c5Fase == tiempos[13])
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	330d      	adds	r3, #13
 8000cd8:	781a      	ldrb	r2, [r3, #0]
 8000cda:	4b21      	ldr	r3, [pc, #132]	; (8000d60 <Fases_Auto+0x5ec>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d12c      	bne.n	8000d3e <Fases_Auto+0x5ca>
			{
				HAL_GPIO_WritePin(GPIOB,FASE5_AMA_Pin,GPIO_PIN_SET);
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cea:	4816      	ldr	r0, [pc, #88]	; (8000d44 <Fases_Auto+0x5d0>)
 8000cec:	f002 fc8c 	bl	8003608 <HAL_GPIO_WritePin>
				f5Actual = 3;
 8000cf0:	4b1c      	ldr	r3, [pc, #112]	; (8000d64 <Fases_Auto+0x5f0>)
 8000cf2:	2203      	movs	r2, #3
 8000cf4:	701a      	strb	r2, [r3, #0]
				c5Fase = 0;
 8000cf6:	4b1a      	ldr	r3, [pc, #104]	; (8000d60 <Fases_Auto+0x5ec>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	701a      	strb	r2, [r3, #0]
				break;
 8000cfc:	e035      	b.n	8000d6a <Fases_Auto+0x5f6>
			}
		}
		break;
		case 3:
		{
			HAL_GPIO_WritePin(GPIOB,FASE5_ROJO_Pin,GPIO_PIN_RESET);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d04:	480f      	ldr	r0, [pc, #60]	; (8000d44 <Fases_Auto+0x5d0>)
 8000d06:	f002 fc7f 	bl	8003608 <HAL_GPIO_WritePin>
			if(c5Fase == tiempos[14])
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	330e      	adds	r3, #14
 8000d0e:	781a      	ldrb	r2, [r3, #0]
 8000d10:	4b13      	ldr	r3, [pc, #76]	; (8000d60 <Fases_Auto+0x5ec>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	429a      	cmp	r2, r3
 8000d18:	d126      	bne.n	8000d68 <Fases_Auto+0x5f4>
			{
				HAL_GPIO_WritePin(GPIOB,FASE5_ROJO_Pin,GPIO_PIN_SET);
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d20:	4808      	ldr	r0, [pc, #32]	; (8000d44 <Fases_Auto+0x5d0>)
 8000d22:	f002 fc71 	bl	8003608 <HAL_GPIO_WritePin>
				f5Actual = 1;
 8000d26:	4b0f      	ldr	r3, [pc, #60]	; (8000d64 <Fases_Auto+0x5f0>)
 8000d28:	2201      	movs	r2, #1
 8000d2a:	701a      	strb	r2, [r3, #0]
				c5Fase = 0;
 8000d2c:	4b0c      	ldr	r3, [pc, #48]	; (8000d60 <Fases_Auto+0x5ec>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	701a      	strb	r2, [r3, #0]
				break;
 8000d32:	e01a      	b.n	8000d6a <Fases_Auto+0x5f6>
			}
		}
		break;
		default:
		{
			Error_Handler();
 8000d34:	f000 fd6a 	bl	800180c <Error_Handler>
		}
		break;
 8000d38:	e017      	b.n	8000d6a <Fases_Auto+0x5f6>
		break;
 8000d3a:	bf00      	nop
 8000d3c:	e015      	b.n	8000d6a <Fases_Auto+0x5f6>
		break;
 8000d3e:	bf00      	nop
 8000d40:	e013      	b.n	8000d6a <Fases_Auto+0x5f6>
 8000d42:	bf00      	nop
 8000d44:	40010c00 	.word	0x40010c00
 8000d48:	20000044 	.word	0x20000044
 8000d4c:	20000002 	.word	0x20000002
 8000d50:	40010800 	.word	0x40010800
 8000d54:	20000045 	.word	0x20000045
 8000d58:	200000c4 	.word	0x200000c4
 8000d5c:	20000003 	.word	0x20000003
 8000d60:	20000046 	.word	0x20000046
 8000d64:	20000004 	.word	0x20000004
		break;
 8000d68:	bf00      	nop
		}
		c5Fase++;
 8000d6a:	4b4e      	ldr	r3, [pc, #312]	; (8000ea4 <Fases_Auto+0x730>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	3301      	adds	r3, #1
 8000d72:	b2da      	uxtb	r2, r3
 8000d74:	4b4b      	ldr	r3, [pc, #300]	; (8000ea4 <Fases_Auto+0x730>)
 8000d76:	701a      	strb	r2, [r3, #0]
	}

/********************************* FASE 6*************************************/
	if(Verif_Tiempo(aHora, &iHora->tFase6) == HAL_OK)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	3312      	adds	r3, #18
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	68b8      	ldr	r0, [r7, #8]
 8000d80:	f000 f9a3 	bl	80010ca <Verif_Tiempo>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d108      	bne.n	8000d9c <Fases_Auto+0x628>
	{
		c6Fase = 0;
 8000d8a:	4b47      	ldr	r3, [pc, #284]	; (8000ea8 <Fases_Auto+0x734>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	701a      	strb	r2, [r3, #0]
		BF.band6 = 1;
 8000d90:	4a46      	ldr	r2, [pc, #280]	; (8000eac <Fases_Auto+0x738>)
 8000d92:	7813      	ldrb	r3, [r2, #0]
 8000d94:	f043 0301 	orr.w	r3, r3, #1
 8000d98:	7013      	strb	r3, [r2, #0]
 8000d9a:	e010      	b.n	8000dbe <Fases_Auto+0x64a>
	}
	else if(Verif_Tiempo(aHora, &iHora->tFase6) == HAL_TIMEOUT)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	3312      	adds	r3, #18
 8000da0:	4619      	mov	r1, r3
 8000da2:	68b8      	ldr	r0, [r7, #8]
 8000da4:	f000 f991 	bl	80010ca <Verif_Tiempo>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b03      	cmp	r3, #3
 8000dac:	d107      	bne.n	8000dbe <Fases_Auto+0x64a>
	{
		BF.band6 = 0;
 8000dae:	4a3f      	ldr	r2, [pc, #252]	; (8000eac <Fases_Auto+0x738>)
 8000db0:	7813      	ldrb	r3, [r2, #0]
 8000db2:	f36f 0300 	bfc	r3, #0, #1
 8000db6:	7013      	strb	r3, [r2, #0]
		Apaga_Fase(6);
 8000db8:	2006      	movs	r0, #6
 8000dba:	f000 fa5f 	bl	800127c <Apaga_Fase>
		/* Se debe apagar completamente esta fase.*/
	}
	if(BF.band6 == 1)
 8000dbe:	4b3b      	ldr	r3, [pc, #236]	; (8000eac <Fases_Auto+0x738>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	f003 0301 	and.w	r3, r3, #1
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d066      	beq.n	8000e9a <Fases_Auto+0x726>
	{
		switch(f6Actual)
 8000dcc:	4b38      	ldr	r3, [pc, #224]	; (8000eb0 <Fases_Auto+0x73c>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d01e      	beq.n	8000e14 <Fases_Auto+0x6a0>
 8000dd6:	2b03      	cmp	r3, #3
 8000dd8:	d037      	beq.n	8000e4a <Fases_Auto+0x6d6>
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d14e      	bne.n	8000e7c <Fases_Auto+0x708>
		{
		case 1:
		{
			HAL_GPIO_WritePin(GPIOB,FASE6_VERDE_Pin,GPIO_PIN_RESET);
 8000dde:	2200      	movs	r2, #0
 8000de0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000de4:	4833      	ldr	r0, [pc, #204]	; (8000eb4 <Fases_Auto+0x740>)
 8000de6:	f002 fc0f 	bl	8003608 <HAL_GPIO_WritePin>
			if(c6Fase == tiempos[15])
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	330f      	adds	r3, #15
 8000dee:	781a      	ldrb	r2, [r3, #0]
 8000df0:	4b2d      	ldr	r3, [pc, #180]	; (8000ea8 <Fases_Auto+0x734>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	429a      	cmp	r2, r3
 8000df8:	d143      	bne.n	8000e82 <Fases_Auto+0x70e>
			{
				HAL_GPIO_WritePin(GPIOB,FASE6_VERDE_Pin,GPIO_PIN_SET);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e00:	482c      	ldr	r0, [pc, #176]	; (8000eb4 <Fases_Auto+0x740>)
 8000e02:	f002 fc01 	bl	8003608 <HAL_GPIO_WritePin>
				f6Actual = 2;
 8000e06:	4b2a      	ldr	r3, [pc, #168]	; (8000eb0 <Fases_Auto+0x73c>)
 8000e08:	2202      	movs	r2, #2
 8000e0a:	701a      	strb	r2, [r3, #0]
				c6Fase = 0;
 8000e0c:	4b26      	ldr	r3, [pc, #152]	; (8000ea8 <Fases_Auto+0x734>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	701a      	strb	r2, [r3, #0]
				break;
 8000e12:	e03b      	b.n	8000e8c <Fases_Auto+0x718>
			}
		}
		break;
		case 2:
		{
			HAL_GPIO_WritePin(GPIOB,FASE6_AMA_Pin,GPIO_PIN_RESET);
 8000e14:	2200      	movs	r2, #0
 8000e16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e1a:	4826      	ldr	r0, [pc, #152]	; (8000eb4 <Fases_Auto+0x740>)
 8000e1c:	f002 fbf4 	bl	8003608 <HAL_GPIO_WritePin>
			if(c6Fase == tiempos[16])
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	3310      	adds	r3, #16
 8000e24:	781a      	ldrb	r2, [r3, #0]
 8000e26:	4b20      	ldr	r3, [pc, #128]	; (8000ea8 <Fases_Auto+0x734>)
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	d12a      	bne.n	8000e86 <Fases_Auto+0x712>
			{
				HAL_GPIO_WritePin(GPIOB,FASE6_AMA_Pin,GPIO_PIN_SET);
 8000e30:	2201      	movs	r2, #1
 8000e32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e36:	481f      	ldr	r0, [pc, #124]	; (8000eb4 <Fases_Auto+0x740>)
 8000e38:	f002 fbe6 	bl	8003608 <HAL_GPIO_WritePin>
				f6Actual = 3;
 8000e3c:	4b1c      	ldr	r3, [pc, #112]	; (8000eb0 <Fases_Auto+0x73c>)
 8000e3e:	2203      	movs	r2, #3
 8000e40:	701a      	strb	r2, [r3, #0]
				c6Fase = 0;
 8000e42:	4b19      	ldr	r3, [pc, #100]	; (8000ea8 <Fases_Auto+0x734>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	701a      	strb	r2, [r3, #0]
				break;
 8000e48:	e020      	b.n	8000e8c <Fases_Auto+0x718>
			}
		}
		break;
		case 3:
		{
			HAL_GPIO_WritePin(GPIOA,FASE6_ROJO_Pin,GPIO_PIN_RESET);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2180      	movs	r1, #128	; 0x80
 8000e4e:	481a      	ldr	r0, [pc, #104]	; (8000eb8 <Fases_Auto+0x744>)
 8000e50:	f002 fbda 	bl	8003608 <HAL_GPIO_WritePin>
			if(c6Fase == tiempos[17])
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	3311      	adds	r3, #17
 8000e58:	781a      	ldrb	r2, [r3, #0]
 8000e5a:	4b13      	ldr	r3, [pc, #76]	; (8000ea8 <Fases_Auto+0x734>)
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d112      	bne.n	8000e8a <Fases_Auto+0x716>
			{
				HAL_GPIO_WritePin(GPIOA,FASE6_ROJO_Pin,GPIO_PIN_SET);
 8000e64:	2201      	movs	r2, #1
 8000e66:	2180      	movs	r1, #128	; 0x80
 8000e68:	4813      	ldr	r0, [pc, #76]	; (8000eb8 <Fases_Auto+0x744>)
 8000e6a:	f002 fbcd 	bl	8003608 <HAL_GPIO_WritePin>
				f6Actual = 1;
 8000e6e:	4b10      	ldr	r3, [pc, #64]	; (8000eb0 <Fases_Auto+0x73c>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	701a      	strb	r2, [r3, #0]
				c6Fase = 0;
 8000e74:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <Fases_Auto+0x734>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	701a      	strb	r2, [r3, #0]
				break;
 8000e7a:	e007      	b.n	8000e8c <Fases_Auto+0x718>
			}
		}
		break;
		default:
		{
			Error_Handler();
 8000e7c:	f000 fcc6 	bl	800180c <Error_Handler>
		}
		break;
 8000e80:	e004      	b.n	8000e8c <Fases_Auto+0x718>
		break;
 8000e82:	bf00      	nop
 8000e84:	e002      	b.n	8000e8c <Fases_Auto+0x718>
		break;
 8000e86:	bf00      	nop
 8000e88:	e000      	b.n	8000e8c <Fases_Auto+0x718>
		break;
 8000e8a:	bf00      	nop
		}
		c6Fase++;
 8000e8c:	4b06      	ldr	r3, [pc, #24]	; (8000ea8 <Fases_Auto+0x734>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	3301      	adds	r3, #1
 8000e94:	b2da      	uxtb	r2, r3
 8000e96:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <Fases_Auto+0x734>)
 8000e98:	701a      	strb	r2, [r3, #0]
	}
}
 8000e9a:	bf00      	nop
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	20000046 	.word	0x20000046
 8000ea8:	20000047 	.word	0x20000047
 8000eac:	200000c4 	.word	0x200000c4
 8000eb0:	20000005 	.word	0x20000005
 8000eb4:	40010c00 	.word	0x40010c00
 8000eb8:	40010800 	.word	0x40010800

08000ebc <Corrige_Med16>:

}


void Corrige_Med16(uint32_t *arreglo, uint32_t tamano)/* Funcin para        */
 {									/* eliminar los 16 bits altos de la      */
 8000ebc:	b480      	push	{r7}
 8000ebe:	b085      	sub	sp, #20
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	6039      	str	r1, [r7, #0]
	for(uint8_t indice = 0; indice <= BUFFER_ADC; indice++)/* medicin del   */
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	73fb      	strb	r3, [r7, #15]
 8000eca:	e00d      	b.n	8000ee8 <Corrige_Med16+0x2c>
	{								/* ADC. 								 */
		arreglo[indice] &= 0x0000ffff;/* Borra los 16 bits ms altos del
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	6819      	ldr	r1, [r3, #0]
 8000ed6:	7bfb      	ldrb	r3, [r7, #15]
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	4413      	add	r3, r2
 8000ede:	b28a      	uxth	r2, r1
 8000ee0:	601a      	str	r2, [r3, #0]
	for(uint8_t indice = 0; indice <= BUFFER_ADC; indice++)/* medicin del   */
 8000ee2:	7bfb      	ldrb	r3, [r7, #15]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	73fb      	strb	r3, [r7, #15]
 8000ee8:	7bfb      	ldrb	r3, [r7, #15]
 8000eea:	2b0d      	cmp	r3, #13
 8000eec:	d9ee      	bls.n	8000ecc <Corrige_Med16+0x10>
									 * registro ya que tienen el dato
									 * repetido.							 */
	}
 }
 8000eee:	bf00      	nop
 8000ef0:	3714      	adds	r7, #20
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bc80      	pop	{r7}
 8000ef6:	4770      	bx	lr

08000ef8 <Valor_Max>:

uint16_t Valor_Max(uint32_t *arreglo, uint8_t tamano)/* Funcin para calcular el valor mximo*/
{									 /* de cualquier arreglo.                */
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	460b      	mov	r3, r1
 8000f02:	70fb      	strb	r3, [r7, #3]
	uint16_t max = 0;
 8000f04:	2300      	movs	r3, #0
 8000f06:	81fb      	strh	r3, [r7, #14]
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000f08:	2300      	movs	r3, #0
 8000f0a:	737b      	strb	r3, [r7, #13]
 8000f0c:	e010      	b.n	8000f30 <Valor_Max+0x38>
	{
		if(max < arreglo[cont])
 8000f0e:	89fa      	ldrh	r2, [r7, #14]
 8000f10:	7b7b      	ldrb	r3, [r7, #13]
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	6879      	ldr	r1, [r7, #4]
 8000f16:	440b      	add	r3, r1
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	d205      	bcs.n	8000f2a <Valor_Max+0x32>
		{
			max = arreglo[cont];
 8000f1e:	7b7b      	ldrb	r3, [r7, #13]
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	687a      	ldr	r2, [r7, #4]
 8000f24:	4413      	add	r3, r2
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	81fb      	strh	r3, [r7, #14]
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000f2a:	7b7b      	ldrb	r3, [r7, #13]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	737b      	strb	r3, [r7, #13]
 8000f30:	7b7a      	ldrb	r2, [r7, #13]
 8000f32:	78fb      	ldrb	r3, [r7, #3]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d3ea      	bcc.n	8000f0e <Valor_Max+0x16>
		}
	}
	return max;
 8000f38:	89fb      	ldrh	r3, [r7, #14]
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3714      	adds	r7, #20
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bc80      	pop	{r7}
 8000f42:	4770      	bx	lr

08000f44 <Valor_Min>:

uint32_t Valor_Min(uint32_t *arreglo, uint8_t tamano)/* Funcin para calcular*/
{									 /* el valor mnimo de cualquier arreglo.*/
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	460b      	mov	r3, r1
 8000f4e:	70fb      	strb	r3, [r7, #3]
	uint32_t min = arreglo[0];
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	60fb      	str	r3, [r7, #12]
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000f56:	2300      	movs	r3, #0
 8000f58:	72fb      	strb	r3, [r7, #11]
 8000f5a:	e010      	b.n	8000f7e <Valor_Min+0x3a>
	{
		if( arreglo[cont] < min)
 8000f5c:	7afb      	ldrb	r3, [r7, #11]
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	4413      	add	r3, r2
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	68fa      	ldr	r2, [r7, #12]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d905      	bls.n	8000f78 <Valor_Min+0x34>
		{
			min = arreglo[cont];
 8000f6c:	7afb      	ldrb	r3, [r7, #11]
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	4413      	add	r3, r2
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	60fb      	str	r3, [r7, #12]
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000f78:	7afb      	ldrb	r3, [r7, #11]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	72fb      	strb	r3, [r7, #11]
 8000f7e:	7afa      	ldrb	r2, [r7, #11]
 8000f80:	78fb      	ldrb	r3, [r7, #3]
 8000f82:	429a      	cmp	r2, r3
 8000f84:	d3ea      	bcc.n	8000f5c <Valor_Min+0x18>
		}
	}
	return min;
 8000f86:	68fb      	ldr	r3, [r7, #12]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bc80      	pop	{r7}
 8000f90:	4770      	bx	lr

08000f92 <Valor_Prom>:

uint32_t Valor_Prom(uint32_t *arreglo, uint8_t tamano)/* Funcin para		 */
{									/* calcular el valor promedio de cualquier arreglo.		 */
 8000f92:	b480      	push	{r7}
 8000f94:	b085      	sub	sp, #20
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	70fb      	strb	r3, [r7, #3]
	uint32_t promedio = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60fb      	str	r3, [r7, #12]
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	72fb      	strb	r3, [r7, #11]
 8000fa6:	e00a      	b.n	8000fbe <Valor_Prom+0x2c>
	{
		promedio += arreglo[cont];
 8000fa8:	7afb      	ldrb	r3, [r7, #11]
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	687a      	ldr	r2, [r7, #4]
 8000fae:	4413      	add	r3, r2
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	68fa      	ldr	r2, [r7, #12]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	60fb      	str	r3, [r7, #12]
	for(uint8_t cont = 0; cont < tamano; cont++)
 8000fb8:	7afb      	ldrb	r3, [r7, #11]
 8000fba:	3301      	adds	r3, #1
 8000fbc:	72fb      	strb	r3, [r7, #11]
 8000fbe:	7afa      	ldrb	r2, [r7, #11]
 8000fc0:	78fb      	ldrb	r3, [r7, #3]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d3f0      	bcc.n	8000fa8 <Valor_Prom+0x16>
	}
	return promedio/tamano;
 8000fc6:	78fb      	ldrb	r3, [r7, #3]
 8000fc8:	68fa      	ldr	r2, [r7, #12]
 8000fca:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3714      	adds	r7, #20
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bc80      	pop	{r7}
 8000fd6:	4770      	bx	lr

08000fd8 <Verif_Ten>:

uint32_t Verif_Ten(uint32_t *arreglo, uint8_t tamano)/* Funcin para         */
{   								/* verificar si la seal medida est     */
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	70fb      	strb	r3, [r7, #3]
									/* dentro de los parmetros correctos.   */
	if ((Valor_Max(arreglo, tamano)) > VIMAX ||
 8000fe4:	78fb      	ldrb	r3, [r7, #3]
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff ff85 	bl	8000ef8 <Valor_Max>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	f640 03b6 	movw	r3, #2230	; 0x8b6
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	d82b      	bhi.n	8001052 <Verif_Ten+0x7a>
		((Valor_Min(arreglo, tamano)) < VIMIN) ||
 8000ffa:	78fb      	ldrb	r3, [r7, #3]
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f7ff ffa0 	bl	8000f44 <Valor_Min>
 8001004:	4602      	mov	r2, r0
	if ((Valor_Max(arreglo, tamano)) > VIMAX ||
 8001006:	f240 7343 	movw	r3, #1859	; 0x743
 800100a:	429a      	cmp	r2, r3
 800100c:	d921      	bls.n	8001052 <Verif_Ten+0x7a>
		((Valor_Prom(arreglo, tamano)) > (VIMED*1.1)) ||
 800100e:	78fb      	ldrb	r3, [r7, #3]
 8001010:	4619      	mov	r1, r3
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff ffbd 	bl	8000f92 <Valor_Prom>
 8001018:	4603      	mov	r3, r0
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff f9da 	bl	80003d4 <__aeabi_ui2d>
		((Valor_Min(arreglo, tamano)) < VIMIN) ||
 8001020:	a30f      	add	r3, pc, #60	; (adr r3, 8001060 <Verif_Ten+0x88>)
 8001022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001026:	f7ff facd 	bl	80005c4 <__aeabi_dcmpgt>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d110      	bne.n	8001052 <Verif_Ten+0x7a>
		((Valor_Prom(arreglo, tamano)) < (VIMED*0.9)))
 8001030:	78fb      	ldrb	r3, [r7, #3]
 8001032:	4619      	mov	r1, r3
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff ffac 	bl	8000f92 <Valor_Prom>
 800103a:	4603      	mov	r3, r0
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff f9c9 	bl	80003d4 <__aeabi_ui2d>
		((Valor_Prom(arreglo, tamano)) > (VIMED*1.1)) ||
 8001042:	a309      	add	r3, pc, #36	; (adr r3, 8001068 <Verif_Ten+0x90>)
 8001044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001048:	f7ff fa9e 	bl	8000588 <__aeabi_dcmplt>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <Verif_Ten+0x7e>
	{
		return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e000      	b.n	8001058 <Verif_Ten+0x80>
	}
	else
	{
		return HAL_OK;
 8001056:	2300      	movs	r3, #0
	}
}
 8001058:	4618      	mov	r0, r3
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	9999999a 	.word	0x9999999a
 8001064:	40a19999 	.word	0x40a19999
 8001068:	cccccccd 	.word	0xcccccccd
 800106c:	409ccccc 	.word	0x409ccccc

08001070 <Verif_Temp>:

uint32_t Verif_Temp(uint32_t *arreglo, uint8_t tamano)/* Funcin para		 */
{									/* verificar si la temperatura medida	 */
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	70fb      	strb	r3, [r7, #3]
	uint32_t promTemp = 0;			/* est entre los parmetros correctos.  */
 800107c:	2300      	movs	r3, #0
 800107e:	60fb      	str	r3, [r7, #12]
	for(uint8_t cTemp = 0; cTemp <= tamano; cTemp++)
 8001080:	2300      	movs	r3, #0
 8001082:	72fb      	strb	r3, [r7, #11]
 8001084:	e00a      	b.n	800109c <Verif_Temp+0x2c>
	{
		promTemp += arreglo[cTemp];
 8001086:	7afb      	ldrb	r3, [r7, #11]
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	687a      	ldr	r2, [r7, #4]
 800108c:	4413      	add	r3, r2
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	68fa      	ldr	r2, [r7, #12]
 8001092:	4413      	add	r3, r2
 8001094:	60fb      	str	r3, [r7, #12]
	for(uint8_t cTemp = 0; cTemp <= tamano; cTemp++)
 8001096:	7afb      	ldrb	r3, [r7, #11]
 8001098:	3301      	adds	r3, #1
 800109a:	72fb      	strb	r3, [r7, #11]
 800109c:	7afa      	ldrb	r2, [r7, #11]
 800109e:	78fb      	ldrb	r3, [r7, #3]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d9f0      	bls.n	8001086 <Verif_Temp+0x16>
	}
	promTemp /= tamano;
 80010a4:	78fb      	ldrb	r3, [r7, #3]
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ac:	60fb      	str	r3, [r7, #12]
	return(((promTemp > TMIN) && (promTemp < TMAX)) ?	HAL_OK: HAL_ERROR);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d002      	beq.n	80010ba <Verif_Temp+0x4a>
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	2b45      	cmp	r3, #69	; 0x45
 80010b8:	d901      	bls.n	80010be <Verif_Temp+0x4e>
 80010ba:	2301      	movs	r3, #1
 80010bc:	e000      	b.n	80010c0 <Verif_Temp+0x50>
 80010be:	2300      	movs	r3, #0
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3714      	adds	r7, #20
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bc80      	pop	{r7}
 80010c8:	4770      	bx	lr

080010ca <Verif_Tiempo>:

/* Funcin para determinar si la hora    */
/* actual es la hora para iniciar el     */
/* cambio de estado de una fase.		 */
uint32_t Verif_Tiempo(RTC_TimeTypeDef *hActual, RTC_TimeTypeDef *hInicio)
{
 80010ca:	b480      	push	{r7}
 80010cc:	b083      	sub	sp, #12
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
 80010d2:	6039      	str	r1, [r7, #0]
	if((hActual->Hours == hInicio->Hours) && (hActual->Minutes == hInicio->Minutes)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	781a      	ldrb	r2, [r3, #0]
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d10d      	bne.n	80010fc <Verif_Tiempo+0x32>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	785a      	ldrb	r2, [r3, #1]
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	785b      	ldrb	r3, [r3, #1]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d107      	bne.n	80010fc <Verif_Tiempo+0x32>
			&& (hActual->Seconds == hInicio->Seconds))
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	789a      	ldrb	r2, [r3, #2]
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	789b      	ldrb	r3, [r3, #2]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d101      	bne.n	80010fc <Verif_Tiempo+0x32>
	{								/* Con este comando inicia el conteo para*/
		return HAL_OK;				/* el programa especfico de fase.	     */
 80010f8:	2300      	movs	r3, #0
 80010fa:	e00e      	b.n	800111a <Verif_Tiempo+0x50>
	}
	else if((hInicio->Hours == 24) && (hInicio->Minutes == 60) &&
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2b18      	cmp	r3, #24
 8001102:	d109      	bne.n	8001118 <Verif_Tiempo+0x4e>
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	785b      	ldrb	r3, [r3, #1]
 8001108:	2b3c      	cmp	r3, #60	; 0x3c
 800110a:	d105      	bne.n	8001118 <Verif_Tiempo+0x4e>
			(hInicio->Seconds == 60))/* Si se enva este comando entonces se */
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	789b      	ldrb	r3, [r3, #2]
	else if((hInicio->Hours == 24) && (hInicio->Minutes == 60) &&
 8001110:	2b3c      	cmp	r3, #60	; 0x3c
 8001112:	d101      	bne.n	8001118 <Verif_Tiempo+0x4e>
	{								/* debe apagar la fase respectiva.		 */
		return HAL_TIMEOUT;
 8001114:	2303      	movs	r3, #3
 8001116:	e000      	b.n	800111a <Verif_Tiempo+0x50>
	}
	else							/* A implementar el uso externo con este */
	{								/* comando.								 */
		return HAL_BUSY;
 8001118:	2302      	movs	r3, #2
	}
}
 800111a:	4618      	mov	r0, r3
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr

08001124 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b08a      	sub	sp, #40	; 0x28
 8001128:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112a:	f107 0314 	add.w	r3, r7, #20
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]
 8001132:	605a      	str	r2, [r3, #4]
 8001134:	609a      	str	r2, [r3, #8]
 8001136:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001138:	4b4a      	ldr	r3, [pc, #296]	; (8001264 <MX_GPIO_Init+0x140>)
 800113a:	699b      	ldr	r3, [r3, #24]
 800113c:	4a49      	ldr	r2, [pc, #292]	; (8001264 <MX_GPIO_Init+0x140>)
 800113e:	f043 0310 	orr.w	r3, r3, #16
 8001142:	6193      	str	r3, [r2, #24]
 8001144:	4b47      	ldr	r3, [pc, #284]	; (8001264 <MX_GPIO_Init+0x140>)
 8001146:	699b      	ldr	r3, [r3, #24]
 8001148:	f003 0310 	and.w	r3, r3, #16
 800114c:	613b      	str	r3, [r7, #16]
 800114e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001150:	4b44      	ldr	r3, [pc, #272]	; (8001264 <MX_GPIO_Init+0x140>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	4a43      	ldr	r2, [pc, #268]	; (8001264 <MX_GPIO_Init+0x140>)
 8001156:	f043 0320 	orr.w	r3, r3, #32
 800115a:	6193      	str	r3, [r2, #24]
 800115c:	4b41      	ldr	r3, [pc, #260]	; (8001264 <MX_GPIO_Init+0x140>)
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	f003 0320 	and.w	r3, r3, #32
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001168:	4b3e      	ldr	r3, [pc, #248]	; (8001264 <MX_GPIO_Init+0x140>)
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	4a3d      	ldr	r2, [pc, #244]	; (8001264 <MX_GPIO_Init+0x140>)
 800116e:	f043 0304 	orr.w	r3, r3, #4
 8001172:	6193      	str	r3, [r2, #24]
 8001174:	4b3b      	ldr	r3, [pc, #236]	; (8001264 <MX_GPIO_Init+0x140>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	f003 0304 	and.w	r3, r3, #4
 800117c:	60bb      	str	r3, [r7, #8]
 800117e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001180:	4b38      	ldr	r3, [pc, #224]	; (8001264 <MX_GPIO_Init+0x140>)
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	4a37      	ldr	r2, [pc, #220]	; (8001264 <MX_GPIO_Init+0x140>)
 8001186:	f043 0308 	orr.w	r3, r3, #8
 800118a:	6193      	str	r3, [r2, #24]
 800118c:	4b35      	ldr	r3, [pc, #212]	; (8001264 <MX_GPIO_Init+0x140>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	f003 0308 	and.w	r3, r3, #8
 8001194:	607b      	str	r3, [r7, #4]
 8001196:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FASE6_ROJO_Pin|FASE1_AMA_Pin|FASE1_ROJO_Pin|FASE2_VERDE_Pin 
 8001198:	2200      	movs	r2, #0
 800119a:	f649 7180 	movw	r1, #40832	; 0x9f80
 800119e:	4832      	ldr	r0, [pc, #200]	; (8001268 <MX_GPIO_Init+0x144>)
 80011a0:	f002 fa32 	bl	8003608 <HAL_GPIO_WritePin>
                          |FASE2_AMA_Pin|FASE2_ROJO_Pin|FASE3_ROJO_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_STATUS_Pin|LED_FALLA_Pin|FASE3_VERDE_Pin|FASE5_ROJO_Pin 
 80011a4:	2200      	movs	r2, #0
 80011a6:	f24f 713f 	movw	r1, #63295	; 0xf73f
 80011aa:	4830      	ldr	r0, [pc, #192]	; (800126c <MX_GPIO_Init+0x148>)
 80011ac:	f002 fa2c 	bl	8003608 <HAL_GPIO_WritePin>
                          |FASE3_AMA_Pin|FASE6_VERDE_Pin|FASE6_AMA_Pin|FASE1_VERDE_Pin 
                          |FASE4_VERDE_Pin|FASE4_AMA_Pin|FASE4_ROJO_Pin|FASE5_VERDE_Pin 
                          |FASE5_AMA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80011b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011b6:	2303      	movs	r3, #3
 80011b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	4619      	mov	r1, r3
 80011c0:	482b      	ldr	r0, [pc, #172]	; (8001270 <MX_GPIO_Init+0x14c>)
 80011c2:	f001 fff9 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011c6:	2303      	movs	r3, #3
 80011c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011ca:	2303      	movs	r3, #3
 80011cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4619      	mov	r1, r3
 80011d4:	4827      	ldr	r0, [pc, #156]	; (8001274 <MX_GPIO_Init+0x150>)
 80011d6:	f001 ffef 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80011da:	2340      	movs	r3, #64	; 0x40
 80011dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011de:	2303      	movs	r3, #3
 80011e0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e2:	f107 0314 	add.w	r3, r7, #20
 80011e6:	4619      	mov	r1, r3
 80011e8:	481f      	ldr	r0, [pc, #124]	; (8001268 <MX_GPIO_Init+0x144>)
 80011ea:	f001 ffe5 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = FASE6_ROJO_Pin|FASE1_AMA_Pin|FASE1_ROJO_Pin|FASE2_VERDE_Pin 
 80011ee:	f649 7380 	movw	r3, #40832	; 0x9f80
 80011f2:	617b      	str	r3, [r7, #20]
                          |FASE2_AMA_Pin|FASE2_ROJO_Pin|FASE3_ROJO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f4:	2301      	movs	r3, #1
 80011f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fc:	2302      	movs	r3, #2
 80011fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	4619      	mov	r1, r3
 8001206:	4818      	ldr	r0, [pc, #96]	; (8001268 <MX_GPIO_Init+0x144>)
 8001208:	f001 ffd6 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = LED_STATUS_Pin|LED_FALLA_Pin|FASE3_VERDE_Pin|FASE5_ROJO_Pin 
 800120c:	f24f 733f 	movw	r3, #63295	; 0xf73f
 8001210:	617b      	str	r3, [r7, #20]
                          |FASE3_AMA_Pin|FASE6_VERDE_Pin|FASE6_AMA_Pin|FASE1_VERDE_Pin 
                          |FASE4_VERDE_Pin|FASE4_AMA_Pin|FASE4_ROJO_Pin|FASE5_VERDE_Pin 
                          |FASE5_AMA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001212:	2301      	movs	r3, #1
 8001214:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121a:	2302      	movs	r3, #2
 800121c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121e:	f107 0314 	add.w	r3, r7, #20
 8001222:	4619      	mov	r1, r3
 8001224:	4811      	ldr	r0, [pc, #68]	; (800126c <MX_GPIO_Init+0x148>)
 8001226:	f001 ffc7 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800122a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800122e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001230:	2303      	movs	r3, #3
 8001232:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001234:	f107 0314 	add.w	r3, r7, #20
 8001238:	4619      	mov	r1, r3
 800123a:	480c      	ldr	r0, [pc, #48]	; (800126c <MX_GPIO_Init+0x148>)
 800123c:	f001 ffbc 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_PD01_ENABLE();
 8001240:	4b0d      	ldr	r3, [pc, #52]	; (8001278 <MX_GPIO_Init+0x154>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	627b      	str	r3, [r7, #36]	; 0x24
 8001246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001248:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800124c:	627b      	str	r3, [r7, #36]	; 0x24
 800124e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001250:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001254:	627b      	str	r3, [r7, #36]	; 0x24
 8001256:	4a08      	ldr	r2, [pc, #32]	; (8001278 <MX_GPIO_Init+0x154>)
 8001258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125a:	6053      	str	r3, [r2, #4]

}
 800125c:	bf00      	nop
 800125e:	3728      	adds	r7, #40	; 0x28
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	40021000 	.word	0x40021000
 8001268:	40010800 	.word	0x40010800
 800126c:	40010c00 	.word	0x40010c00
 8001270:	40011000 	.word	0x40011000
 8001274:	40011400 	.word	0x40011400
 8001278:	40010000 	.word	0x40010000

0800127c <Apaga_Fase>:

/* USER CODE BEGIN 2 */
void Apaga_Fase(uint8_t numero)		/* Funcin para apagar completamente una */
{									/* fase.								 */
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	4603      	mov	r3, r0
 8001284:	71fb      	strb	r3, [r7, #7]
	switch(numero)
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	3b01      	subs	r3, #1
 800128a:	2b05      	cmp	r3, #5
 800128c:	d849      	bhi.n	8001322 <Apaga_Fase+0xa6>
 800128e:	a201      	add	r2, pc, #4	; (adr r2, 8001294 <Apaga_Fase+0x18>)
 8001290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001294:	080012ad 	.word	0x080012ad
 8001298:	080012c7 	.word	0x080012c7
 800129c:	080012d5 	.word	0x080012d5
 80012a0:	080012ef 	.word	0x080012ef
 80012a4:	080012fb 	.word	0x080012fb
 80012a8:	08001309 	.word	0x08001309
	{
	case 1:
	{
		HAL_GPIO_WritePin(GPIOB,FASE1_VERDE_Pin, GPIO_PIN_SET);
 80012ac:	2201      	movs	r2, #1
 80012ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012b2:	481e      	ldr	r0, [pc, #120]	; (800132c <Apaga_Fase+0xb0>)
 80012b4:	f002 f9a8 	bl	8003608 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,FASE1_AMA_Pin | FASE1_ROJO_Pin, GPIO_PIN_SET);
 80012b8:	2201      	movs	r2, #1
 80012ba:	f44f 7140 	mov.w	r1, #768	; 0x300
 80012be:	481c      	ldr	r0, [pc, #112]	; (8001330 <Apaga_Fase+0xb4>)
 80012c0:	f002 f9a2 	bl	8003608 <HAL_GPIO_WritePin>
	}
	break;
 80012c4:	e02d      	b.n	8001322 <Apaga_Fase+0xa6>
	case 2:
	{
		HAL_GPIO_WritePin(GPIOA,FASE2_VERDE_Pin | FASE2_AMA_Pin | FASE2_ROJO_Pin, GPIO_PIN_SET);
 80012c6:	2201      	movs	r2, #1
 80012c8:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80012cc:	4818      	ldr	r0, [pc, #96]	; (8001330 <Apaga_Fase+0xb4>)
 80012ce:	f002 f99b 	bl	8003608 <HAL_GPIO_WritePin>
	}
	break;
 80012d2:	e026      	b.n	8001322 <Apaga_Fase+0xa6>
	case 3:
	{
		HAL_GPIO_WritePin(GPIOB,FASE3_VERDE_Pin | FASE3_AMA_Pin, GPIO_PIN_SET);
 80012d4:	2201      	movs	r2, #1
 80012d6:	f241 0104 	movw	r1, #4100	; 0x1004
 80012da:	4814      	ldr	r0, [pc, #80]	; (800132c <Apaga_Fase+0xb0>)
 80012dc:	f002 f994 	bl	8003608 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,FASE3_ROJO_Pin, GPIO_PIN_SET);
 80012e0:	2201      	movs	r2, #1
 80012e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012e6:	4812      	ldr	r0, [pc, #72]	; (8001330 <Apaga_Fase+0xb4>)
 80012e8:	f002 f98e 	bl	8003608 <HAL_GPIO_WritePin>
	}
	break;
 80012ec:	e019      	b.n	8001322 <Apaga_Fase+0xa6>
	case 4:
	{
		HAL_GPIO_WritePin(GPIOB,FASE4_VERDE_Pin | FASE4_AMA_Pin | FASE4_ROJO_Pin, GPIO_PIN_SET);
 80012ee:	2201      	movs	r2, #1
 80012f0:	2138      	movs	r1, #56	; 0x38
 80012f2:	480e      	ldr	r0, [pc, #56]	; (800132c <Apaga_Fase+0xb0>)
 80012f4:	f002 f988 	bl	8003608 <HAL_GPIO_WritePin>
	}
	break;
 80012f8:	e013      	b.n	8001322 <Apaga_Fase+0xa6>
	case 5:
	{
		HAL_GPIO_WritePin(GPIOB,FASE5_VERDE_Pin | FASE5_AMA_Pin | FASE5_ROJO_Pin, GPIO_PIN_SET);
 80012fa:	2201      	movs	r2, #1
 80012fc:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8001300:	480a      	ldr	r0, [pc, #40]	; (800132c <Apaga_Fase+0xb0>)
 8001302:	f002 f981 	bl	8003608 <HAL_GPIO_WritePin>
	}
	break;
 8001306:	e00c      	b.n	8001322 <Apaga_Fase+0xa6>
	case 6:
	{
		HAL_GPIO_WritePin(GPIOB,FASE6_VERDE_Pin | FASE6_AMA_Pin, GPIO_PIN_SET);
 8001308:	2201      	movs	r2, #1
 800130a:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800130e:	4807      	ldr	r0, [pc, #28]	; (800132c <Apaga_Fase+0xb0>)
 8001310:	f002 f97a 	bl	8003608 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,FASE1_AMA_Pin | FASE6_ROJO_Pin, GPIO_PIN_SET);
 8001314:	2201      	movs	r2, #1
 8001316:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800131a:	4805      	ldr	r0, [pc, #20]	; (8001330 <Apaga_Fase+0xb4>)
 800131c:	f002 f974 	bl	8003608 <HAL_GPIO_WritePin>
	}
	break;
 8001320:	bf00      	nop
	}
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40010c00 	.word	0x40010c00
 8001330:	40010800 	.word	0x40010800

08001334 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001338:	4b12      	ldr	r3, [pc, #72]	; (8001384 <MX_I2C1_Init+0x50>)
 800133a:	4a13      	ldr	r2, [pc, #76]	; (8001388 <MX_I2C1_Init+0x54>)
 800133c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800133e:	4b11      	ldr	r3, [pc, #68]	; (8001384 <MX_I2C1_Init+0x50>)
 8001340:	4a12      	ldr	r2, [pc, #72]	; (800138c <MX_I2C1_Init+0x58>)
 8001342:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001344:	4b0f      	ldr	r3, [pc, #60]	; (8001384 <MX_I2C1_Init+0x50>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800134a:	4b0e      	ldr	r3, [pc, #56]	; (8001384 <MX_I2C1_Init+0x50>)
 800134c:	2200      	movs	r2, #0
 800134e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001350:	4b0c      	ldr	r3, [pc, #48]	; (8001384 <MX_I2C1_Init+0x50>)
 8001352:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001356:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001358:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <MX_I2C1_Init+0x50>)
 800135a:	2200      	movs	r2, #0
 800135c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800135e:	4b09      	ldr	r3, [pc, #36]	; (8001384 <MX_I2C1_Init+0x50>)
 8001360:	2200      	movs	r2, #0
 8001362:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001364:	4b07      	ldr	r3, [pc, #28]	; (8001384 <MX_I2C1_Init+0x50>)
 8001366:	2200      	movs	r2, #0
 8001368:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800136a:	4b06      	ldr	r3, [pc, #24]	; (8001384 <MX_I2C1_Init+0x50>)
 800136c:	2200      	movs	r2, #0
 800136e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001370:	4804      	ldr	r0, [pc, #16]	; (8001384 <MX_I2C1_Init+0x50>)
 8001372:	f002 f9a1 	bl	80036b8 <HAL_I2C_Init>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800137c:	f000 fa46 	bl	800180c <Error_Handler>
  }

}
 8001380:	bf00      	nop
 8001382:	bd80      	pop	{r7, pc}
 8001384:	200000c8 	.word	0x200000c8
 8001388:	40005400 	.word	0x40005400
 800138c:	000186a0 	.word	0x000186a0

08001390 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001398:	f107 0310 	add.w	r3, r7, #16
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	605a      	str	r2, [r3, #4]
 80013a2:	609a      	str	r2, [r3, #8]
 80013a4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a1e      	ldr	r2, [pc, #120]	; (8001424 <HAL_I2C_MspInit+0x94>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d135      	bne.n	800141c <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b0:	4b1d      	ldr	r3, [pc, #116]	; (8001428 <HAL_I2C_MspInit+0x98>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	4a1c      	ldr	r2, [pc, #112]	; (8001428 <HAL_I2C_MspInit+0x98>)
 80013b6:	f043 0308 	orr.w	r3, r3, #8
 80013ba:	6193      	str	r3, [r2, #24]
 80013bc:	4b1a      	ldr	r3, [pc, #104]	; (8001428 <HAL_I2C_MspInit+0x98>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	f003 0308 	and.w	r3, r3, #8
 80013c4:	60fb      	str	r3, [r7, #12]
 80013c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013c8:	23c0      	movs	r3, #192	; 0xc0
 80013ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013cc:	2312      	movs	r3, #18
 80013ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013d0:	2301      	movs	r3, #1
 80013d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013d4:	2303      	movs	r3, #3
 80013d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d8:	f107 0310 	add.w	r3, r7, #16
 80013dc:	4619      	mov	r1, r3
 80013de:	4813      	ldr	r0, [pc, #76]	; (800142c <HAL_I2C_MspInit+0x9c>)
 80013e0:	f001 feea 	bl	80031b8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013e4:	4b10      	ldr	r3, [pc, #64]	; (8001428 <HAL_I2C_MspInit+0x98>)
 80013e6:	69db      	ldr	r3, [r3, #28]
 80013e8:	4a0f      	ldr	r2, [pc, #60]	; (8001428 <HAL_I2C_MspInit+0x98>)
 80013ea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013ee:	61d3      	str	r3, [r2, #28]
 80013f0:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <HAL_I2C_MspInit+0x98>)
 80013f2:	69db      	ldr	r3, [r3, #28]
 80013f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013f8:	60bb      	str	r3, [r7, #8]
 80013fa:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80013fc:	2200      	movs	r2, #0
 80013fe:	2100      	movs	r1, #0
 8001400:	201f      	movs	r0, #31
 8001402:	f001 fb65 	bl	8002ad0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001406:	201f      	movs	r0, #31
 8001408:	f001 fb8e 	bl	8002b28 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800140c:	2200      	movs	r2, #0
 800140e:	2100      	movs	r1, #0
 8001410:	2020      	movs	r0, #32
 8001412:	f001 fb5d 	bl	8002ad0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001416:	2020      	movs	r0, #32
 8001418:	f001 fb86 	bl	8002b28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800141c:	bf00      	nop
 800141e:	3720      	adds	r7, #32
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40005400 	.word	0x40005400
 8001428:	40021000 	.word	0x40021000
 800142c:	40010c00 	.word	0x40010c00

08001430 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
//	reg_Esp();

	fasesTiempo[0] = 6;				/* Tiempos de encendido de la fase 1, se */
 8001434:	4b4b      	ldr	r3, [pc, #300]	; (8001564 <main+0x134>)
 8001436:	2206      	movs	r2, #6
 8001438:	701a      	strb	r2, [r3, #0]
	fasesTiempo[1] = 3;				/* debe eliminar esta asignacin y tomar */
 800143a:	4b4a      	ldr	r3, [pc, #296]	; (8001564 <main+0x134>)
 800143c:	2203      	movs	r2, #3
 800143e:	705a      	strb	r2, [r3, #1]
	fasesTiempo[2] = 4;				/* los valores del comando recibido una  */
 8001440:	4b48      	ldr	r3, [pc, #288]	; (8001564 <main+0x134>)
 8001442:	2204      	movs	r2, #4
 8001444:	709a      	strb	r2, [r3, #2]
									/* vez se reciban por I2C.               */

	fasesTiempo[3] = 6;				/* Tiempos de encendido de la fase 2, se */
 8001446:	4b47      	ldr	r3, [pc, #284]	; (8001564 <main+0x134>)
 8001448:	2206      	movs	r2, #6
 800144a:	70da      	strb	r2, [r3, #3]
	fasesTiempo[4] = 3;				/* debe eliminar esta asignacin y tomar */
 800144c:	4b45      	ldr	r3, [pc, #276]	; (8001564 <main+0x134>)
 800144e:	2203      	movs	r2, #3
 8001450:	711a      	strb	r2, [r3, #4]
	fasesTiempo[5] = 4;				/* los valores del comando recibido una  */
 8001452:	4b44      	ldr	r3, [pc, #272]	; (8001564 <main+0x134>)
 8001454:	2204      	movs	r2, #4
 8001456:	715a      	strb	r2, [r3, #5]
									/* vez se reciban por I2C.               */

	fasesTiempo[6] = 6;				/* Tiempos de encendido de la fase 3, se */
 8001458:	4b42      	ldr	r3, [pc, #264]	; (8001564 <main+0x134>)
 800145a:	2206      	movs	r2, #6
 800145c:	719a      	strb	r2, [r3, #6]
	fasesTiempo[7] = 3;				/* debe eliminar esta asignacin y tomar */
 800145e:	4b41      	ldr	r3, [pc, #260]	; (8001564 <main+0x134>)
 8001460:	2203      	movs	r2, #3
 8001462:	71da      	strb	r2, [r3, #7]
	fasesTiempo[8] = 4;				/* los valores del comando recibido una  */
 8001464:	4b3f      	ldr	r3, [pc, #252]	; (8001564 <main+0x134>)
 8001466:	2204      	movs	r2, #4
 8001468:	721a      	strb	r2, [r3, #8]
									/* vez se reciban por I2C.               */

	fasesTiempo[9] = 6;				/* Tiempos de encendido de la fase 4, se */
 800146a:	4b3e      	ldr	r3, [pc, #248]	; (8001564 <main+0x134>)
 800146c:	2206      	movs	r2, #6
 800146e:	725a      	strb	r2, [r3, #9]
	fasesTiempo[10] = 3;			/* debe eliminar esta asignacin y tomar */
 8001470:	4b3c      	ldr	r3, [pc, #240]	; (8001564 <main+0x134>)
 8001472:	2203      	movs	r2, #3
 8001474:	729a      	strb	r2, [r3, #10]
	fasesTiempo[11] = 4;			/* los valores del comando recibido una  */
 8001476:	4b3b      	ldr	r3, [pc, #236]	; (8001564 <main+0x134>)
 8001478:	2204      	movs	r2, #4
 800147a:	72da      	strb	r2, [r3, #11]
									/* vez se reciban por I2C.               */

	fasesTiempo[12] = 6;			/* Tiempos de encendido de la fase 5, se */
 800147c:	4b39      	ldr	r3, [pc, #228]	; (8001564 <main+0x134>)
 800147e:	2206      	movs	r2, #6
 8001480:	731a      	strb	r2, [r3, #12]
	fasesTiempo[13] = 3;			/* debe eliminar esta asignacin y tomar */
 8001482:	4b38      	ldr	r3, [pc, #224]	; (8001564 <main+0x134>)
 8001484:	2203      	movs	r2, #3
 8001486:	735a      	strb	r2, [r3, #13]
	fasesTiempo[14] = 4;			/* los valores del comando recibido una  */
 8001488:	4b36      	ldr	r3, [pc, #216]	; (8001564 <main+0x134>)
 800148a:	2204      	movs	r2, #4
 800148c:	739a      	strb	r2, [r3, #14]
									/* vez se reciban por I2C.               */

	fasesTiempo[15] = 6;			/* Tiempos de encendido de la fase 6, se */
 800148e:	4b35      	ldr	r3, [pc, #212]	; (8001564 <main+0x134>)
 8001490:	2206      	movs	r2, #6
 8001492:	73da      	strb	r2, [r3, #15]
	fasesTiempo[16] = 3;			/* debe eliminar esta asignacin y tomar */
 8001494:	4b33      	ldr	r3, [pc, #204]	; (8001564 <main+0x134>)
 8001496:	2203      	movs	r2, #3
 8001498:	741a      	strb	r2, [r3, #16]
	fasesTiempo[17] = 4;			/* los valores del comando recibido una  */
 800149a:	4b32      	ldr	r3, [pc, #200]	; (8001564 <main+0x134>)
 800149c:	2204      	movs	r2, #4
 800149e:	745a      	strb	r2, [r3, #17]
									/* vez se reciban por I2C.               */

	fases.tFase1.Hours = 0x02;		/* Instante de tiempo en el que comenzar*/
 80014a0:	4b31      	ldr	r3, [pc, #196]	; (8001568 <main+0x138>)
 80014a2:	2202      	movs	r2, #2
 80014a4:	70da      	strb	r2, [r3, #3]
	fases.tFase1.Minutes = 0x20;	/* a correr el programa especfico para  */
 80014a6:	4b30      	ldr	r3, [pc, #192]	; (8001568 <main+0x138>)
 80014a8:	2220      	movs	r2, #32
 80014aa:	711a      	strb	r2, [r3, #4]
	fases.tFase1.Seconds = 0x05;	/* la fase 1.							 */
 80014ac:	4b2e      	ldr	r3, [pc, #184]	; (8001568 <main+0x138>)
 80014ae:	2205      	movs	r2, #5
 80014b0:	715a      	strb	r2, [r3, #5]

	fases.tFase2.Hours = 0x02;		/* Instante de tiempo en el que comenzar*/
 80014b2:	4b2d      	ldr	r3, [pc, #180]	; (8001568 <main+0x138>)
 80014b4:	2202      	movs	r2, #2
 80014b6:	719a      	strb	r2, [r3, #6]
	fases.tFase2.Minutes = 0x20;	/* a correr el programa especfico para  */
 80014b8:	4b2b      	ldr	r3, [pc, #172]	; (8001568 <main+0x138>)
 80014ba:	2220      	movs	r2, #32
 80014bc:	71da      	strb	r2, [r3, #7]
	fases.tFase2.Seconds = 0x06;	/* la fase 2.							 */
 80014be:	4b2a      	ldr	r3, [pc, #168]	; (8001568 <main+0x138>)
 80014c0:	2206      	movs	r2, #6
 80014c2:	721a      	strb	r2, [r3, #8]

	fases.tFase3.Hours = 0x02;		/* Instante de tiempo en el que comenzar*/
 80014c4:	4b28      	ldr	r3, [pc, #160]	; (8001568 <main+0x138>)
 80014c6:	2202      	movs	r2, #2
 80014c8:	725a      	strb	r2, [r3, #9]
	fases.tFase3.Minutes = 0x20;	/* a correr el programa especfico para  */
 80014ca:	4b27      	ldr	r3, [pc, #156]	; (8001568 <main+0x138>)
 80014cc:	2220      	movs	r2, #32
 80014ce:	729a      	strb	r2, [r3, #10]
	fases.tFase3.Seconds = 0x07;	/* la fase 3.							 */
 80014d0:	4b25      	ldr	r3, [pc, #148]	; (8001568 <main+0x138>)
 80014d2:	2207      	movs	r2, #7
 80014d4:	72da      	strb	r2, [r3, #11]

	fases.tFase4.Hours = 0x02;		/* Instante de tiempo en el que comenzar*/
 80014d6:	4b24      	ldr	r3, [pc, #144]	; (8001568 <main+0x138>)
 80014d8:	2202      	movs	r2, #2
 80014da:	731a      	strb	r2, [r3, #12]
	fases.tFase4.Minutes = 0x20;	/* a correr el programa especfico para  */
 80014dc:	4b22      	ldr	r3, [pc, #136]	; (8001568 <main+0x138>)
 80014de:	2220      	movs	r2, #32
 80014e0:	735a      	strb	r2, [r3, #13]
	fases.tFase4.Seconds = 0x08;	/* la fase 4.							 */
 80014e2:	4b21      	ldr	r3, [pc, #132]	; (8001568 <main+0x138>)
 80014e4:	2208      	movs	r2, #8
 80014e6:	739a      	strb	r2, [r3, #14]

	fases.tFase5.Hours = 0x02;		/* Instante de tiempo en el que comenzar*/
 80014e8:	4b1f      	ldr	r3, [pc, #124]	; (8001568 <main+0x138>)
 80014ea:	2202      	movs	r2, #2
 80014ec:	73da      	strb	r2, [r3, #15]
	fases.tFase5.Minutes = 0x20;	/* a correr el programa especfico para  */
 80014ee:	4b1e      	ldr	r3, [pc, #120]	; (8001568 <main+0x138>)
 80014f0:	2220      	movs	r2, #32
 80014f2:	741a      	strb	r2, [r3, #16]
	fases.tFase5.Seconds = 0x09;	/* la fase 5.							 */
 80014f4:	4b1c      	ldr	r3, [pc, #112]	; (8001568 <main+0x138>)
 80014f6:	2209      	movs	r2, #9
 80014f8:	745a      	strb	r2, [r3, #17]

	fases.tFase6.Hours = 0x02;		/* Instante de tiempo en el que comenzar*/
 80014fa:	4b1b      	ldr	r3, [pc, #108]	; (8001568 <main+0x138>)
 80014fc:	2202      	movs	r2, #2
 80014fe:	749a      	strb	r2, [r3, #18]
	fases.tFase6.Minutes = 0x20;	/* a correr el programa especfico para  */
 8001500:	4b19      	ldr	r3, [pc, #100]	; (8001568 <main+0x138>)
 8001502:	2220      	movs	r2, #32
 8001504:	74da      	strb	r2, [r3, #19]
	fases.tFase6.Seconds = 0x10;	/* la fase 6.							 */
 8001506:	4b18      	ldr	r3, [pc, #96]	; (8001568 <main+0x138>)
 8001508:	2210      	movs	r2, #16
 800150a:	751a      	strb	r2, [r3, #20]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800150c:	f000 fb4e 	bl	8001bac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001510:	f000 f834 	bl	800157c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001514:	f7ff fe06 	bl	8001124 <MX_GPIO_Init>
  MX_DMA_Init();
 8001518:	f7ff f90e 	bl	8000738 <MX_DMA_Init>
  MX_ADC1_Init();
 800151c:	f7ff f85c 	bl	80005d8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001520:	f7ff ff08 	bl	8001334 <MX_I2C1_Init>
  MX_RTC_Init();
 8001524:	f000 f988 	bl	8001838 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA,FASE6_ROJO_Pin | FASE1_AMA_Pin | FASE1_ROJO_Pin |
 8001528:	2201      	movs	r2, #1
 800152a:	f649 7180 	movw	r1, #40832	; 0x9f80
 800152e:	480f      	ldr	r0, [pc, #60]	; (800156c <main+0x13c>)
 8001530:	f002 f86a 	bl	8003608 <HAL_GPIO_WritePin>
		  FASE2_VERDE_Pin | FASE2_AMA_Pin | FASE2_ROJO_Pin | FASE3_ROJO_Pin,
		  GPIO_PIN_SET);
  HAL_GPIO_WritePin(GPIOB,LED_STATUS_Pin | LED_FALLA_Pin | FASE3_VERDE_Pin |
 8001534:	2201      	movs	r2, #1
 8001536:	f24f 713f 	movw	r1, #63295	; 0xf73f
 800153a:	480d      	ldr	r0, [pc, #52]	; (8001570 <main+0x140>)
 800153c:	f002 f864 	bl	8003608 <HAL_GPIO_WritePin>
		  FASE4_VERDE_Pin | FASE4_AMA_Pin | FASE4_ROJO_Pin | FASE5_VERDE_Pin |
		  FASE5_AMA_Pin | FASE5_ROJO_Pin | FASE3_AMA_Pin | FASE6_VERDE_Pin |
		  FASE6_AMA_Pin | FASE1_VERDE_Pin,GPIO_PIN_SET);
  //HAL_I2C_MspInit(&hi2c1);			/* Inicializando el modo I2C.            */
  HAL_RTC_MspInit(&hrtc);			/* Inicializando el RTC.                 */
 8001540:	480c      	ldr	r0, [pc, #48]	; (8001574 <main+0x144>)
 8001542:	f000 f9c3 	bl	80018cc <HAL_RTC_MspInit>
  //HAL_ADC_MspInit(&hadc1);			/* Inicializando el ADC1.                */
//    if(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK)/*Intenta calibrar el ADC */
//    {									/* y en caso de haber un error de        */
//  	  Error_Handler();				/* calibracin, llama a la funcin de    */
//    }									/* manejo de errores.                    */
  __HAL_RTC_ALARM_ENABLE_IT(&hrtc,RTC_IT_SEC);/* Se habilita la interrupcin */
 8001546:	4b0b      	ldr	r3, [pc, #44]	; (8001574 <main+0x144>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	4b09      	ldr	r3, [pc, #36]	; (8001574 <main+0x144>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f042 0201 	orr.w	r2, r2, #1
 8001554:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(RTC->CRL,RTC_CRL_CNF);	/* del RTC cada segundo y luego se       */
 8001556:	4b08      	ldr	r3, [pc, #32]	; (8001578 <main+0x148>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	4a07      	ldr	r2, [pc, #28]	; (8001578 <main+0x148>)
 800155c:	f023 0310 	bic.w	r3, r3, #16
 8001560:	6053      	str	r3, [r2, #4]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001562:	e7fe      	b.n	8001562 <main+0x132>
 8001564:	20000030 	.word	0x20000030
 8001568:	20000160 	.word	0x20000160
 800156c:	40010800 	.word	0x40010800
 8001570:	40010c00 	.word	0x40010c00
 8001574:	20000184 	.word	0x20000184
 8001578:	40002800 	.word	0x40002800

0800157c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b094      	sub	sp, #80	; 0x50
 8001580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001582:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001586:	2228      	movs	r2, #40	; 0x28
 8001588:	2100      	movs	r1, #0
 800158a:	4618      	mov	r0, r3
 800158c:	f005 fdfa 	bl	8007184 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001590:	f107 0314 	add.w	r3, r7, #20
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	60da      	str	r2, [r3, #12]
 800159e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015a0:	1d3b      	adds	r3, r7, #4
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	605a      	str	r2, [r3, #4]
 80015a8:	609a      	str	r2, [r3, #8]
 80015aa:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80015ac:	2306      	movs	r3, #6
 80015ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80015b0:	2301      	movs	r3, #1
 80015b2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015b4:	2301      	movs	r3, #1
 80015b6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015b8:	2310      	movs	r3, #16
 80015ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015bc:	2300      	movs	r3, #0
 80015be:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015c4:	4618      	mov	r0, r3
 80015c6:	f003 fdf9 	bl	80051bc <HAL_RCC_OscConfig>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80015d0:	f000 f91c 	bl	800180c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015d4:	230f      	movs	r3, #15
 80015d6:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80015d8:	2300      	movs	r3, #0
 80015da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015dc:	2300      	movs	r3, #0
 80015de:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015e0:	2300      	movs	r3, #0
 80015e2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 80015e4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80015e8:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015ea:	f107 0314 	add.w	r3, r7, #20
 80015ee:	2100      	movs	r1, #0
 80015f0:	4618      	mov	r0, r3
 80015f2:	f004 f953 	bl	800589c <HAL_RCC_ClockConfig>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80015fc:	f000 f906 	bl	800180c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8001600:	2303      	movs	r3, #3
 8001602:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001604:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001608:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800160a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800160e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001610:	1d3b      	adds	r3, r7, #4
 8001612:	4618      	mov	r0, r3
 8001614:	f004 fb84 	bl	8005d20 <HAL_RCCEx_PeriphCLKConfig>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800161e:	f000 f8f5 	bl	800180c <Error_Handler>
  }
}
 8001622:	bf00      	nop
 8001624:	3750      	adds	r7, #80	; 0x50
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
	...

0800162c <HAL_RTCEx_RTCEventCallback>:
//	_FAULTMASK = __get_FAULTMASK();
//	_ISPR0 = __get_IPSR();
//}

void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)/* Cada vez que hay  */
{									/* una interrupcin por evento de segundo*/
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
	//HAL_RTC_WaitForSynchro(hrtc);	/* lee la hora y la fecha.               */
	HAL_RTC_GetTime(hrtc,&horaLeida, RTC_FORMAT_BCD);
 8001634:	2201      	movs	r2, #1
 8001636:	4911      	ldr	r1, [pc, #68]	; (800167c <HAL_RTCEx_RTCEventCallback+0x50>)
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f004 fefd 	bl	8006438 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc,&fechaLeida, RTC_FORMAT_BCD);
 800163e:	2201      	movs	r2, #1
 8001640:	490f      	ldr	r1, [pc, #60]	; (8001680 <HAL_RTCEx_RTCEventCallback+0x54>)
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	f005 f8fc 	bl	8006840 <HAL_RTC_GetDate>

	//HAL_ADC_Stop_DMA(&hadc1);		/* Se asegura que el ADC no est midiendo*/
									/* los sensores antes de hacer un cambio */
									/* de estados de fase.					 */
	Fases_Auto(fasesTiempo, &horaLeida, &fases);/* Manejo de fases en
 8001648:	4a0e      	ldr	r2, [pc, #56]	; (8001684 <HAL_RTCEx_RTCEventCallback+0x58>)
 800164a:	490c      	ldr	r1, [pc, #48]	; (800167c <HAL_RTCEx_RTCEventCallback+0x50>)
 800164c:	480e      	ldr	r0, [pc, #56]	; (8001688 <HAL_RTCEx_RTCEventCallback+0x5c>)
 800164e:	f7ff f891 	bl	8000774 <Fases_Auto>
									 * automtico, usar el tiempo enviado por
									 * mensaje para iniciar el manejo de las
									 * fases.       						 */
  	if(HAL_ADC_Start_DMA(&hadc1,sensorLeido,2*BUFFER_ADC) != HAL_OK)
 8001652:	221a      	movs	r2, #26
 8001654:	490d      	ldr	r1, [pc, #52]	; (800168c <HAL_RTCEx_RTCEventCallback+0x60>)
 8001656:	480e      	ldr	r0, [pc, #56]	; (8001690 <HAL_RTCEx_RTCEventCallback+0x64>)
 8001658:	f000 fc96 	bl	8001f88 <HAL_ADC_Start_DMA>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d004      	beq.n	800166c <HAL_RTCEx_RTCEventCallback+0x40>
  	{
  	    codigoError = 1;			/* Se inicia la conversin de los sensores*/
 8001662:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <HAL_RTCEx_RTCEventCallback+0x68>)
 8001664:	2201      	movs	r2, #1
 8001666:	601a      	str	r2, [r3, #0]
  		Error_Handler();	  		/* por DMA para poder almacenar los       */
 8001668:	f000 f8d0 	bl	800180c <Error_Handler>
  	}						 		/* valores convertidos. La cantidad de    */
	canalADC = 0;   				/* veces que se van a enviar datos es     */
 800166c:	4b0a      	ldr	r3, [pc, #40]	; (8001698 <HAL_RTCEx_RTCEventCallback+0x6c>)
 800166e:	2200      	movs	r2, #0
 8001670:	701a      	strb	r2, [r3, #0]
									/* debido a que como el ADC no soporta la
									 * lectura/escritura de 32 bits, entonces
									 * el DMA duplica el dato enviado en la
									 * parte alta del registro de destino y lo
									 * cuenta.                                */
}
 8001672:	bf00      	nop
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20000120 	.word	0x20000120
 8001680:	20000180 	.word	0x20000180
 8001684:	20000160 	.word	0x20000160
 8001688:	20000030 	.word	0x20000030
 800168c:	20000124 	.word	0x20000124
 8001690:	20000050 	.word	0x20000050
 8001694:	2000004c 	.word	0x2000004c
 8001698:	20000048 	.word	0x20000048

0800169c <HAL_ADC_ConvCpltCallback>:

* @param hadc: adc handle
* @retval None */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 80016a4:	f107 0308 	add.w	r3, r7, #8
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
	uint8_t tam = sizeof(sensorLeido)/sizeof(sensorLeido[0]);/* Calcula la   */
 80016b0:	230d      	movs	r3, #13
 80016b2:	75fb      	strb	r3, [r7, #23]
									/* cantidad de datos a procesar por      */
									/* canal. 							     */
	canalADC++;						/* Para configurar el canal ADC a medir. */
 80016b4:	4b50      	ldr	r3, [pc, #320]	; (80017f8 <HAL_ADC_ConvCpltCallback+0x15c>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	3301      	adds	r3, #1
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	4b4e      	ldr	r3, [pc, #312]	; (80017f8 <HAL_ADC_ConvCpltCallback+0x15c>)
 80016be:	701a      	strb	r2, [r3, #0]
	Corrige_Med16(sensorLeido, tam);
 80016c0:	7dfb      	ldrb	r3, [r7, #23]
 80016c2:	4619      	mov	r1, r3
 80016c4:	484d      	ldr	r0, [pc, #308]	; (80017fc <HAL_ADC_ConvCpltCallback+0x160>)
 80016c6:	f7ff fbf9 	bl	8000ebc <Corrige_Med16>
	if(canalADC < 7)				/* Verifica si la seal est entre los   */
 80016ca:	4b4b      	ldr	r3, [pc, #300]	; (80017f8 <HAL_ADC_ConvCpltCallback+0x15c>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b06      	cmp	r3, #6
 80016d0:	d80d      	bhi.n	80016ee <HAL_ADC_ConvCpltCallback+0x52>
	{								/* valores AC permitidos si no se est   */
									/* midiendo el sensor de temperatura.    */
		if(Verif_Ten(sensorLeido, tam) != HAL_OK)/* Si est midiendo los     */
 80016d2:	7dfb      	ldrb	r3, [r7, #23]
 80016d4:	4619      	mov	r1, r3
 80016d6:	4849      	ldr	r0, [pc, #292]	; (80017fc <HAL_ADC_ConvCpltCallback+0x160>)
 80016d8:	f7ff fc7e 	bl	8000fd8 <Verif_Ten>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d016      	beq.n	8001710 <HAL_ADC_ConvCpltCallback+0x74>
		{							/* sensores de fase, esta es la condicin*/
			codigoError = 2;		/* de error.							 */
 80016e2:	4b47      	ldr	r3, [pc, #284]	; (8001800 <HAL_ADC_ConvCpltCallback+0x164>)
 80016e4:	2202      	movs	r2, #2
 80016e6:	601a      	str	r2, [r3, #0]
			Error_Handler();
 80016e8:	f000 f890 	bl	800180c <Error_Handler>
 80016ec:	e010      	b.n	8001710 <HAL_ADC_ConvCpltCallback+0x74>
		}
	}
	else if(canalADC == 7)			/* Si se est midiendo el sensor de      */
 80016ee:	4b42      	ldr	r3, [pc, #264]	; (80017f8 <HAL_ADC_ConvCpltCallback+0x15c>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	2b07      	cmp	r3, #7
 80016f4:	d10c      	bne.n	8001710 <HAL_ADC_ConvCpltCallback+0x74>
	{								/* temperatura, esta es la condicin.    */
		if(Verif_Temp(sensorLeido,tam))
 80016f6:	7dfb      	ldrb	r3, [r7, #23]
 80016f8:	4619      	mov	r1, r3
 80016fa:	4840      	ldr	r0, [pc, #256]	; (80017fc <HAL_ADC_ConvCpltCallback+0x160>)
 80016fc:	f7ff fcb8 	bl	8001070 <Verif_Temp>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d004      	beq.n	8001710 <HAL_ADC_ConvCpltCallback+0x74>
		{
			codigoError = 12;
 8001706:	4b3e      	ldr	r3, [pc, #248]	; (8001800 <HAL_ADC_ConvCpltCallback+0x164>)
 8001708:	220c      	movs	r2, #12
 800170a:	601a      	str	r2, [r3, #0]
			Error_Handler();
 800170c:	f000 f87e 	bl	800180c <Error_Handler>
		}
	}

	switch(canalADC)				/* Se cambia al sensor de fasea medir, el*/
 8001710:	4b39      	ldr	r3, [pc, #228]	; (80017f8 <HAL_ADC_ConvCpltCallback+0x15c>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	3b01      	subs	r3, #1
 8001716:	2b06      	cmp	r3, #6
 8001718:	d86a      	bhi.n	80017f0 <HAL_ADC_ConvCpltCallback+0x154>
 800171a:	a201      	add	r2, pc, #4	; (adr r2, 8001720 <HAL_ADC_ConvCpltCallback+0x84>)
 800171c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001720:	0800173d 	.word	0x0800173d
 8001724:	08001743 	.word	0x08001743
 8001728:	08001749 	.word	0x08001749
 800172c:	0800174f 	.word	0x0800174f
 8001730:	08001755 	.word	0x08001755
 8001734:	0800175b 	.word	0x0800175b
 8001738:	08001761 	.word	0x08001761
	{								/* sensor de la fase 1 se establece en la*/
									/* configuracin inicial del ADC.        */
	case 1:							/* Se establece el sensor de la fase 2.  */
	{
		sConfig.Channel = ADC_CHANNEL_1;
 800173c:	2301      	movs	r3, #1
 800173e:	60bb      	str	r3, [r7, #8]
	}
	break;
 8001740:	e011      	b.n	8001766 <HAL_ADC_ConvCpltCallback+0xca>
	case 2:							/* Se establece el sensor de la fase 3.  */
	{
		sConfig.Channel = ADC_CHANNEL_2;
 8001742:	2302      	movs	r3, #2
 8001744:	60bb      	str	r3, [r7, #8]
	}
	break;
 8001746:	e00e      	b.n	8001766 <HAL_ADC_ConvCpltCallback+0xca>
	case 3:							/* Se establece el sensor de la fase 4.  */
	{
		sConfig.Channel = ADC_CHANNEL_3;
 8001748:	2303      	movs	r3, #3
 800174a:	60bb      	str	r3, [r7, #8]
	}
	break;
 800174c:	e00b      	b.n	8001766 <HAL_ADC_ConvCpltCallback+0xca>
	case 4:							/* Se establece el sensor de la fase 5.  */
	{
		sConfig.Channel = ADC_CHANNEL_4;
 800174e:	2304      	movs	r3, #4
 8001750:	60bb      	str	r3, [r7, #8]
	}
	break;
 8001752:	e008      	b.n	8001766 <HAL_ADC_ConvCpltCallback+0xca>
	case 5:							/* Se establece el sensor de la fase 6.  */
	{
		sConfig.Channel = ADC_CHANNEL_5;
 8001754:	2305      	movs	r3, #5
 8001756:	60bb      	str	r3, [r7, #8]
	}
	break;
 8001758:	e005      	b.n	8001766 <HAL_ADC_ConvCpltCallback+0xca>
	case 6:							/* Se establece el sensor de temperatura.*/
	{
		sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800175a:	2310      	movs	r3, #16
 800175c:	60bb      	str	r3, [r7, #8]
	}
	break;
 800175e:	e002      	b.n	8001766 <HAL_ADC_ConvCpltCallback+0xca>
	case 7:							/* Una vez que ha procesado la medida de */
	{								/* temperatura, se establece el sensor de*/
		sConfig.Channel = ADC_CHANNEL_0;/* la fase 1 nuevamente.			 */
 8001760:	2300      	movs	r3, #0
 8001762:	60bb      	str	r3, [r7, #8]
	}
	break;
 8001764:	bf00      	nop
	break;
	}

	  /** Common config
	  */
	  hadc1.Instance = ADC1;
 8001766:	4b27      	ldr	r3, [pc, #156]	; (8001804 <HAL_ADC_ConvCpltCallback+0x168>)
 8001768:	4a27      	ldr	r2, [pc, #156]	; (8001808 <HAL_ADC_ConvCpltCallback+0x16c>)
 800176a:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800176c:	4b25      	ldr	r3, [pc, #148]	; (8001804 <HAL_ADC_ConvCpltCallback+0x168>)
 800176e:	2200      	movs	r2, #0
 8001770:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 8001772:	4b24      	ldr	r3, [pc, #144]	; (8001804 <HAL_ADC_ConvCpltCallback+0x168>)
 8001774:	2201      	movs	r2, #1
 8001776:	731a      	strb	r2, [r3, #12]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001778:	4b22      	ldr	r3, [pc, #136]	; (8001804 <HAL_ADC_ConvCpltCallback+0x168>)
 800177a:	2200      	movs	r2, #0
 800177c:	751a      	strb	r2, [r3, #20]
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800177e:	4b21      	ldr	r3, [pc, #132]	; (8001804 <HAL_ADC_ConvCpltCallback+0x168>)
 8001780:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001784:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001786:	4b1f      	ldr	r3, [pc, #124]	; (8001804 <HAL_ADC_ConvCpltCallback+0x168>)
 8001788:	2200      	movs	r2, #0
 800178a:	605a      	str	r2, [r3, #4]
	  hadc1.Init.NbrOfConversion = 1;
 800178c:	4b1d      	ldr	r3, [pc, #116]	; (8001804 <HAL_ADC_ConvCpltCallback+0x168>)
 800178e:	2201      	movs	r2, #1
 8001790:	611a      	str	r2, [r3, #16]
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001792:	481c      	ldr	r0, [pc, #112]	; (8001804 <HAL_ADC_ConvCpltCallback+0x168>)
 8001794:	f000 fa8e 	bl	8001cb4 <HAL_ADC_Init>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <HAL_ADC_ConvCpltCallback+0x106>
	  {
	    Error_Handler();
 800179e:	f000 f835 	bl	800180c <Error_Handler>
	  }
	  /** Configure Regular Channel
	  */
	sConfig.Rank = ADC_REGULAR_RANK_1;/* Se configura el proximo canal a     */
 80017a2:	2301      	movs	r3, #1
 80017a4:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;/* muestrear.           */
 80017a6:	2306      	movs	r3, #6
 80017a8:	613b      	str	r3, [r7, #16]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017aa:	f107 0308 	add.w	r3, r7, #8
 80017ae:	4619      	mov	r1, r3
 80017b0:	4814      	ldr	r0, [pc, #80]	; (8001804 <HAL_ADC_ConvCpltCallback+0x168>)
 80017b2:	f000 fde1 	bl	8002378 <HAL_ADC_ConfigChannel>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d004      	beq.n	80017c6 <HAL_ADC_ConvCpltCallback+0x12a>
	{
		codigoError = 3;
 80017bc:	4b10      	ldr	r3, [pc, #64]	; (8001800 <HAL_ADC_ConvCpltCallback+0x164>)
 80017be:	2203      	movs	r2, #3
 80017c0:	601a      	str	r2, [r3, #0]
		Error_Handler();
 80017c2:	f000 f823 	bl	800180c <Error_Handler>
	}
	HAL_ADC_MspInit(hadc);
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f7fe ff44 	bl	8000654 <HAL_ADC_MspInit>
	if(canalADC <=6)				/* Se inicia la conversin por DMA       */
 80017cc:	4b0a      	ldr	r3, [pc, #40]	; (80017f8 <HAL_ADC_ConvCpltCallback+0x15c>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b06      	cmp	r3, #6
 80017d2:	d80e      	bhi.n	80017f2 <HAL_ADC_ConvCpltCallback+0x156>
	{								/* solo hasta que se lee el sensor de    */
									/* temperatura.							 */
		if(HAL_ADC_Start_DMA(&hadc1,sensorLeido,2*BUFFER_ADC) != HAL_OK)
 80017d4:	221a      	movs	r2, #26
 80017d6:	4909      	ldr	r1, [pc, #36]	; (80017fc <HAL_ADC_ConvCpltCallback+0x160>)
 80017d8:	480a      	ldr	r0, [pc, #40]	; (8001804 <HAL_ADC_ConvCpltCallback+0x168>)
 80017da:	f000 fbd5 	bl	8001f88 <HAL_ADC_Start_DMA>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d006      	beq.n	80017f2 <HAL_ADC_ConvCpltCallback+0x156>
		{
			codigoError = 4;
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <HAL_ADC_ConvCpltCallback+0x164>)
 80017e6:	2204      	movs	r2, #4
 80017e8:	601a      	str	r2, [r3, #0]
			Error_Handler();
 80017ea:	f000 f80f 	bl	800180c <Error_Handler>
 80017ee:	e000      	b.n	80017f2 <HAL_ADC_ConvCpltCallback+0x156>
		return;
 80017f0:	bf00      	nop
		}
	}
}
 80017f2:	3718      	adds	r7, #24
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20000048 	.word	0x20000048
 80017fc:	20000124 	.word	0x20000124
 8001800:	2000004c 	.word	0x2000004c
 8001804:	20000050 	.word	0x20000050
 8001808:	40012400 	.word	0x40012400

0800180c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(GPIOB,LED_FALLA_Pin,GPIO_PIN_RESET);
 8001810:	2200      	movs	r2, #0
 8001812:	2102      	movs	r1, #2
 8001814:	4802      	ldr	r0, [pc, #8]	; (8001820 <Error_Handler+0x14>)
 8001816:	f001 fef7 	bl	8003608 <HAL_GPIO_WritePin>
  /* USER CODE END Error_Handler_Debug */
}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40010c00 	.word	0x40010c00

08001824 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr

08001838 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 800183e:	1d3b      	adds	r3, r7, #4
 8001840:	2100      	movs	r1, #0
 8001842:	460a      	mov	r2, r1
 8001844:	801a      	strh	r2, [r3, #0]
 8001846:	460a      	mov	r2, r1
 8001848:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800184a:	2300      	movs	r3, #0
 800184c:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800184e:	4b1d      	ldr	r3, [pc, #116]	; (80018c4 <MX_RTC_Init+0x8c>)
 8001850:	4a1d      	ldr	r2, [pc, #116]	; (80018c8 <MX_RTC_Init+0x90>)
 8001852:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001854:	4b1b      	ldr	r3, [pc, #108]	; (80018c4 <MX_RTC_Init+0x8c>)
 8001856:	f04f 32ff 	mov.w	r2, #4294967295
 800185a:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 800185c:	4b19      	ldr	r3, [pc, #100]	; (80018c4 <MX_RTC_Init+0x8c>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001862:	4818      	ldr	r0, [pc, #96]	; (80018c4 <MX_RTC_Init+0x8c>)
 8001864:	f004 fc38 	bl	80060d8 <HAL_RTC_Init>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 800186e:	f7ff ffcd 	bl	800180c <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x2;
 8001872:	2302      	movs	r3, #2
 8001874:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x20;
 8001876:	2320      	movs	r3, #32
 8001878:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800187a:	2300      	movs	r3, #0
 800187c:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800187e:	1d3b      	adds	r3, r7, #4
 8001880:	2201      	movs	r2, #1
 8001882:	4619      	mov	r1, r3
 8001884:	480f      	ldr	r0, [pc, #60]	; (80018c4 <MX_RTC_Init+0x8c>)
 8001886:	f004 fcf1 	bl	800626c <HAL_RTC_SetTime>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8001890:	f7ff ffbc 	bl	800180c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8001894:	2306      	movs	r3, #6
 8001896:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_AUGUST;
 8001898:	2308      	movs	r3, #8
 800189a:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 800189c:	2301      	movs	r3, #1
 800189e:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x20;
 80018a0:	2320      	movs	r3, #32
 80018a2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80018a4:	463b      	mov	r3, r7
 80018a6:	2201      	movs	r2, #1
 80018a8:	4619      	mov	r1, r3
 80018aa:	4806      	ldr	r0, [pc, #24]	; (80018c4 <MX_RTC_Init+0x8c>)
 80018ac:	f004 feaa 	bl	8006604 <HAL_RTC_SetDate>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80018b6:	f7ff ffa9 	bl	800180c <Error_Handler>
  }

}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000184 	.word	0x20000184
 80018c8:	40002800 	.word	0x40002800

080018cc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a13      	ldr	r2, [pc, #76]	; (8001928 <HAL_RTC_MspInit+0x5c>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d120      	bne.n	8001920 <HAL_RTC_MspInit+0x54>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80018de:	f003 fc61 	bl	80051a4 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80018e2:	4b12      	ldr	r3, [pc, #72]	; (800192c <HAL_RTC_MspInit+0x60>)
 80018e4:	69db      	ldr	r3, [r3, #28]
 80018e6:	4a11      	ldr	r2, [pc, #68]	; (800192c <HAL_RTC_MspInit+0x60>)
 80018e8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80018ec:	61d3      	str	r3, [r2, #28]
 80018ee:	4b0f      	ldr	r3, [pc, #60]	; (800192c <HAL_RTC_MspInit+0x60>)
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80018fa:	4b0d      	ldr	r3, [pc, #52]	; (8001930 <HAL_RTC_MspInit+0x64>)
 80018fc:	2201      	movs	r2, #1
 80018fe:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001900:	2200      	movs	r2, #0
 8001902:	2100      	movs	r1, #0
 8001904:	2003      	movs	r0, #3
 8001906:	f001 f8e3 	bl	8002ad0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 800190a:	2003      	movs	r0, #3
 800190c:	f001 f90c 	bl	8002b28 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001910:	2200      	movs	r2, #0
 8001912:	2100      	movs	r1, #0
 8001914:	2029      	movs	r0, #41	; 0x29
 8001916:	f001 f8db 	bl	8002ad0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800191a:	2029      	movs	r0, #41	; 0x29
 800191c:	f001 f904 	bl	8002b28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001920:	bf00      	nop
 8001922:	3710      	adds	r7, #16
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	40002800 	.word	0x40002800
 800192c:	40021000 	.word	0x40021000
 8001930:	4242043c 	.word	0x4242043c

08001934 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800193a:	4b1a      	ldr	r3, [pc, #104]	; (80019a4 <HAL_MspInit+0x70>)
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	4a19      	ldr	r2, [pc, #100]	; (80019a4 <HAL_MspInit+0x70>)
 8001940:	f043 0301 	orr.w	r3, r3, #1
 8001944:	6193      	str	r3, [r2, #24]
 8001946:	4b17      	ldr	r3, [pc, #92]	; (80019a4 <HAL_MspInit+0x70>)
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	60bb      	str	r3, [r7, #8]
 8001950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001952:	4b14      	ldr	r3, [pc, #80]	; (80019a4 <HAL_MspInit+0x70>)
 8001954:	69db      	ldr	r3, [r3, #28]
 8001956:	4a13      	ldr	r2, [pc, #76]	; (80019a4 <HAL_MspInit+0x70>)
 8001958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800195c:	61d3      	str	r3, [r2, #28]
 800195e:	4b11      	ldr	r3, [pc, #68]	; (80019a4 <HAL_MspInit+0x70>)
 8001960:	69db      	ldr	r3, [r3, #28]
 8001962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001966:	607b      	str	r3, [r7, #4]
 8001968:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800196a:	2007      	movs	r0, #7
 800196c:	f001 f890 	bl	8002a90 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001970:	2200      	movs	r2, #0
 8001972:	2100      	movs	r1, #0
 8001974:	2005      	movs	r0, #5
 8001976:	f001 f8ab 	bl	8002ad0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800197a:	2005      	movs	r0, #5
 800197c:	f001 f8d4 	bl	8002b28 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001980:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <HAL_MspInit+0x74>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	4a04      	ldr	r2, [pc, #16]	; (80019a8 <HAL_MspInit+0x74>)
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800199c:	bf00      	nop
 800199e:	3710      	adds	r7, #16
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40021000 	.word	0x40021000
 80019a8:	40010000 	.word	0x40010000

080019ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80019b0:	bf00      	nop
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bc80      	pop	{r7}
 80019b6:	4770      	bx	lr

080019b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
//		volatile unsigned long _ISPR0 = __get_IPSR();
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  HAL_GPIO_TogglePin(GPIOB, LED_STATUS_Pin);/* El led de estado se queda */
 80019bc:	2101      	movs	r1, #1
 80019be:	4803      	ldr	r0, [pc, #12]	; (80019cc <HardFault_Handler+0x14>)
 80019c0:	f001 fe54 	bl	800366c <HAL_GPIO_TogglePin>
	  HAL_Delay(200);				/* titilando si hay una hard fault.      */
 80019c4:	20c8      	movs	r0, #200	; 0xc8
 80019c6:	f000 f953 	bl	8001c70 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, LED_STATUS_Pin);/* El led de estado se queda */
 80019ca:	e7f7      	b.n	80019bc <HardFault_Handler+0x4>
 80019cc:	40010c00 	.word	0x40010c00

080019d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <MemManage_Handler+0x4>

080019d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019da:	e7fe      	b.n	80019da <BusFault_Handler+0x4>

080019dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <UsageFault_Handler+0x4>

080019e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019e2:	b480      	push	{r7}
 80019e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr

080019ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr

080019fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019fa:	b480      	push	{r7}
 80019fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bc80      	pop	{r7}
 8001a04:	4770      	bx	lr

08001a06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a0a:	f000 f915 	bl	8001c38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
	...

08001a14 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8001a18:	4805      	ldr	r0, [pc, #20]	; (8001a30 <RTC_IRQHandler+0x1c>)
 8001a1a:	f005 fb51 	bl	80070c0 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */
  CLEAR_BIT(RTC->CRL,RTC_CRL_CNF);	/* Para salir del modo de configuracin  */
 8001a1e:	4b05      	ldr	r3, [pc, #20]	; (8001a34 <RTC_IRQHandler+0x20>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	4a04      	ldr	r2, [pc, #16]	; (8001a34 <RTC_IRQHandler+0x20>)
 8001a24:	f023 0310 	bic.w	r3, r3, #16
 8001a28:	6053      	str	r3, [r2, #4]
  	  	  	  	  	  	  	  	  	/* del RTC.								 */
  /* USER CODE END RTC_IRQn 1 */
}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	20000184 	.word	0x20000184
 8001a34:	40002800 	.word	0x40002800

08001a38 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001a3c:	bf00      	nop
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr

08001a44 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a48:	4802      	ldr	r0, [pc, #8]	; (8001a54 <DMA1_Channel1_IRQHandler+0x10>)
 8001a4a:	f001 fa75 	bl	8002f38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	20000080 	.word	0x20000080

08001a58 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001a5c:	4802      	ldr	r0, [pc, #8]	; (8001a68 <ADC1_2_IRQHandler+0x10>)
 8001a5e:	f000 fb7d 	bl	800215c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000050 	.word	0x20000050

08001a6c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001a70:	4802      	ldr	r0, [pc, #8]	; (8001a7c <I2C1_EV_IRQHandler+0x10>)
 8001a72:	f001 ffc3 	bl	80039fc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	200000c8 	.word	0x200000c8

08001a80 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001a84:	4802      	ldr	r0, [pc, #8]	; (8001a90 <I2C1_ER_IRQHandler+0x10>)
 8001a86:	f002 f91f 	bl	8003cc8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	200000c8 	.word	0x200000c8

08001a94 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001a98:	4813      	ldr	r0, [pc, #76]	; (8001ae8 <RTC_Alarm_IRQHandler+0x54>)
 8001a9a:	f005 f83f 	bl	8006b1c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */
    HAL_RTC_AlarmIRQHandler(&hrtc);
 8001a9e:	4812      	ldr	r0, [pc, #72]	; (8001ae8 <RTC_Alarm_IRQHandler+0x54>)
 8001aa0:	f005 f83c 	bl	8006b1c <HAL_RTC_AlarmIRQHandler>
    HAL_RTC_WaitForSynchro(&hrtc);
 8001aa4:	4810      	ldr	r0, [pc, #64]	; (8001ae8 <RTC_Alarm_IRQHandler+0x54>)
 8001aa6:	f005 f86a 	bl	8006b7e <HAL_RTC_WaitForSynchro>
	  HAL_RTC_GetTime(&hrtc,&horaLeida, RTC_FORMAT_BCD);
 8001aaa:	2201      	movs	r2, #1
 8001aac:	490f      	ldr	r1, [pc, #60]	; (8001aec <RTC_Alarm_IRQHandler+0x58>)
 8001aae:	480e      	ldr	r0, [pc, #56]	; (8001ae8 <RTC_Alarm_IRQHandler+0x54>)
 8001ab0:	f004 fcc2 	bl	8006438 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc,&fechaLeida, RTC_FORMAT_BCD);
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	490e      	ldr	r1, [pc, #56]	; (8001af0 <RTC_Alarm_IRQHandler+0x5c>)
 8001ab8:	480b      	ldr	r0, [pc, #44]	; (8001ae8 <RTC_Alarm_IRQHandler+0x54>)
 8001aba:	f004 fec1 	bl	8006840 <HAL_RTC_GetDate>
    intAlarma.AlarmTime.Hours = horaLeida.Hours;
 8001abe:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <RTC_Alarm_IRQHandler+0x58>)
 8001ac0:	781a      	ldrb	r2, [r3, #0]
 8001ac2:	4b0c      	ldr	r3, [pc, #48]	; (8001af4 <RTC_Alarm_IRQHandler+0x60>)
 8001ac4:	701a      	strb	r2, [r3, #0]
    intAlarma.AlarmTime.Minutes = horaLeida.Minutes;
 8001ac6:	4b09      	ldr	r3, [pc, #36]	; (8001aec <RTC_Alarm_IRQHandler+0x58>)
 8001ac8:	785a      	ldrb	r2, [r3, #1]
 8001aca:	4b0a      	ldr	r3, [pc, #40]	; (8001af4 <RTC_Alarm_IRQHandler+0x60>)
 8001acc:	705a      	strb	r2, [r3, #1]
    intAlarma.AlarmTime.Seconds = horaLeida.Seconds + 2;
 8001ace:	4b07      	ldr	r3, [pc, #28]	; (8001aec <RTC_Alarm_IRQHandler+0x58>)
 8001ad0:	789b      	ldrb	r3, [r3, #2]
 8001ad2:	3302      	adds	r3, #2
 8001ad4:	b2da      	uxtb	r2, r3
 8001ad6:	4b07      	ldr	r3, [pc, #28]	; (8001af4 <RTC_Alarm_IRQHandler+0x60>)
 8001ad8:	709a      	strb	r2, [r3, #2]
    HAL_RTC_SetAlarm_IT(&hrtc, &intAlarma, RTC_FORMAT_BCD);
 8001ada:	2201      	movs	r2, #1
 8001adc:	4905      	ldr	r1, [pc, #20]	; (8001af4 <RTC_Alarm_IRQHandler+0x60>)
 8001ade:	4802      	ldr	r0, [pc, #8]	; (8001ae8 <RTC_Alarm_IRQHandler+0x54>)
 8001ae0:	f004 ff10 	bl	8006904 <HAL_RTC_SetAlarm_IT>
    //HAL_RTC_GetAlarm(&hrtc,&alarmaLeida,RTC_ALARM_A, RTC_FORMAT_BCD);
  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001ae4:	bf00      	nop
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	20000184 	.word	0x20000184
 8001aec:	20000120 	.word	0x20000120
 8001af0:	20000180 	.word	0x20000180
 8001af4:	20000158 	.word	0x20000158

08001af8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001afc:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <SystemInit+0x5c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a14      	ldr	r2, [pc, #80]	; (8001b54 <SystemInit+0x5c>)
 8001b02:	f043 0301 	orr.w	r3, r3, #1
 8001b06:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001b08:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <SystemInit+0x5c>)
 8001b0a:	685a      	ldr	r2, [r3, #4]
 8001b0c:	4911      	ldr	r1, [pc, #68]	; (8001b54 <SystemInit+0x5c>)
 8001b0e:	4b12      	ldr	r3, [pc, #72]	; (8001b58 <SystemInit+0x60>)
 8001b10:	4013      	ands	r3, r2
 8001b12:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001b14:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <SystemInit+0x5c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a0e      	ldr	r2, [pc, #56]	; (8001b54 <SystemInit+0x5c>)
 8001b1a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001b1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b22:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b24:	4b0b      	ldr	r3, [pc, #44]	; (8001b54 <SystemInit+0x5c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a0a      	ldr	r2, [pc, #40]	; (8001b54 <SystemInit+0x5c>)
 8001b2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b2e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001b30:	4b08      	ldr	r3, [pc, #32]	; (8001b54 <SystemInit+0x5c>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	4a07      	ldr	r2, [pc, #28]	; (8001b54 <SystemInit+0x5c>)
 8001b36:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001b3a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001b3c:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <SystemInit+0x5c>)
 8001b3e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001b42:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001b44:	4b05      	ldr	r3, [pc, #20]	; (8001b5c <SystemInit+0x64>)
 8001b46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b4a:	609a      	str	r2, [r3, #8]
#endif 
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr
 8001b54:	40021000 	.word	0x40021000
 8001b58:	f8ff0000 	.word	0xf8ff0000
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001b60:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001b62:	e003      	b.n	8001b6c <LoopCopyDataInit>

08001b64 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001b64:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001b66:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001b68:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001b6a:	3104      	adds	r1, #4

08001b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001b6c:	480a      	ldr	r0, [pc, #40]	; (8001b98 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001b6e:	4b0b      	ldr	r3, [pc, #44]	; (8001b9c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001b70:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001b72:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001b74:	d3f6      	bcc.n	8001b64 <CopyDataInit>
  ldr r2, =_sbss
 8001b76:	4a0a      	ldr	r2, [pc, #40]	; (8001ba0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001b78:	e002      	b.n	8001b80 <LoopFillZerobss>

08001b7a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001b7a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001b7c:	f842 3b04 	str.w	r3, [r2], #4

08001b80 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001b80:	4b08      	ldr	r3, [pc, #32]	; (8001ba4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001b82:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001b84:	d3f9      	bcc.n	8001b7a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b86:	f7ff ffb7 	bl	8001af8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b8a:	f005 fad7 	bl	800713c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b8e:	f7ff fc4f 	bl	8001430 <main>
  bx lr
 8001b92:	4770      	bx	lr
  ldr r3, =_sidata
 8001b94:	080073c0 	.word	0x080073c0
  ldr r0, =_sdata
 8001b98:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001b9c:	20000014 	.word	0x20000014
  ldr r2, =_sbss
 8001ba0:	20000014 	.word	0x20000014
  ldr r3, = _ebss
 8001ba4:	2000019c 	.word	0x2000019c

08001ba8 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ba8:	e7fe      	b.n	8001ba8 <CAN1_RX1_IRQHandler>
	...

08001bac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bb0:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <HAL_Init+0x28>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a07      	ldr	r2, [pc, #28]	; (8001bd4 <HAL_Init+0x28>)
 8001bb6:	f043 0310 	orr.w	r3, r3, #16
 8001bba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bbc:	2003      	movs	r0, #3
 8001bbe:	f000 ff67 	bl	8002a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bc2:	2000      	movs	r0, #0
 8001bc4:	f000 f808 	bl	8001bd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bc8:	f7ff feb4 	bl	8001934 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40022000 	.word	0x40022000

08001bd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001be0:	4b12      	ldr	r3, [pc, #72]	; (8001c2c <HAL_InitTick+0x54>)
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	4b12      	ldr	r3, [pc, #72]	; (8001c30 <HAL_InitTick+0x58>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	4619      	mov	r1, r3
 8001bea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f000 ffae 	bl	8002b58 <HAL_SYSTICK_Config>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e00e      	b.n	8001c24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2b0f      	cmp	r3, #15
 8001c0a:	d80a      	bhi.n	8001c22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	6879      	ldr	r1, [r7, #4]
 8001c10:	f04f 30ff 	mov.w	r0, #4294967295
 8001c14:	f000 ff5c 	bl	8002ad0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c18:	4a06      	ldr	r2, [pc, #24]	; (8001c34 <HAL_InitTick+0x5c>)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	e000      	b.n	8001c24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3708      	adds	r7, #8
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	20000008 	.word	0x20000008
 8001c30:	20000010 	.word	0x20000010
 8001c34:	2000000c 	.word	0x2000000c

08001c38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c3c:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <HAL_IncTick+0x1c>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	461a      	mov	r2, r3
 8001c42:	4b05      	ldr	r3, [pc, #20]	; (8001c58 <HAL_IncTick+0x20>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4413      	add	r3, r2
 8001c48:	4a03      	ldr	r2, [pc, #12]	; (8001c58 <HAL_IncTick+0x20>)
 8001c4a:	6013      	str	r3, [r2, #0]
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bc80      	pop	{r7}
 8001c52:	4770      	bx	lr
 8001c54:	20000010 	.word	0x20000010
 8001c58:	20000198 	.word	0x20000198

08001c5c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c60:	4b02      	ldr	r3, [pc, #8]	; (8001c6c <HAL_GetTick+0x10>)
 8001c62:	681b      	ldr	r3, [r3, #0]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bc80      	pop	{r7}
 8001c6a:	4770      	bx	lr
 8001c6c:	20000198 	.word	0x20000198

08001c70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c78:	f7ff fff0 	bl	8001c5c <HAL_GetTick>
 8001c7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c88:	d005      	beq.n	8001c96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c8a:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <HAL_Delay+0x40>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	461a      	mov	r2, r3
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	4413      	add	r3, r2
 8001c94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c96:	bf00      	nop
 8001c98:	f7ff ffe0 	bl	8001c5c <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d8f7      	bhi.n	8001c98 <HAL_Delay+0x28>
  {
  }
}
 8001ca8:	bf00      	nop
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	20000010 	.word	0x20000010

08001cb4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d101      	bne.n	8001cd6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e153      	b.n	8001f7e <HAL_ADC_Init+0x2ca>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a9f      	ldr	r2, [pc, #636]	; (8001f58 <HAL_ADC_Init+0x2a4>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d009      	beq.n	8001cf4 <HAL_ADC_Init+0x40>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a9d      	ldr	r2, [pc, #628]	; (8001f5c <HAL_ADC_Init+0x2a8>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d004      	beq.n	8001cf4 <HAL_ADC_Init+0x40>
 8001cea:	f240 11b3 	movw	r1, #435	; 0x1b3
 8001cee:	489c      	ldr	r0, [pc, #624]	; (8001f60 <HAL_ADC_Init+0x2ac>)
 8001cf0:	f7ff fd98 	bl	8001824 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d009      	beq.n	8001d10 <HAL_ADC_Init+0x5c>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d04:	d004      	beq.n	8001d10 <HAL_ADC_Init+0x5c>
 8001d06:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8001d0a:	4895      	ldr	r0, [pc, #596]	; (8001f60 <HAL_ADC_Init+0x2ac>)
 8001d0c:	f7ff fd8a 	bl	8001824 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d009      	beq.n	8001d2c <HAL_ADC_Init+0x78>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d20:	d004      	beq.n	8001d2c <HAL_ADC_Init+0x78>
 8001d22:	f240 11b5 	movw	r1, #437	; 0x1b5
 8001d26:	488e      	ldr	r0, [pc, #568]	; (8001f60 <HAL_ADC_Init+0x2ac>)
 8001d28:	f7ff fd7c 	bl	8001824 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	7b1b      	ldrb	r3, [r3, #12]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d008      	beq.n	8001d46 <HAL_ADC_Init+0x92>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	7b1b      	ldrb	r3, [r3, #12]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d004      	beq.n	8001d46 <HAL_ADC_Init+0x92>
 8001d3c:	f44f 71db 	mov.w	r1, #438	; 0x1b6
 8001d40:	4887      	ldr	r0, [pc, #540]	; (8001f60 <HAL_ADC_Init+0x2ac>)
 8001d42:	f7ff fd6f 	bl	8001824 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	69db      	ldr	r3, [r3, #28]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d022      	beq.n	8001d94 <HAL_ADC_Init+0xe0>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	69db      	ldr	r3, [r3, #28]
 8001d52:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001d56:	d01d      	beq.n	8001d94 <HAL_ADC_Init+0xe0>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	69db      	ldr	r3, [r3, #28]
 8001d5c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8001d60:	d018      	beq.n	8001d94 <HAL_ADC_Init+0xe0>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001d6a:	d013      	beq.n	8001d94 <HAL_ADC_Init+0xe0>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69db      	ldr	r3, [r3, #28]
 8001d70:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 8001d74:	d00e      	beq.n	8001d94 <HAL_ADC_Init+0xe0>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	69db      	ldr	r3, [r3, #28]
 8001d7a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001d7e:	d009      	beq.n	8001d94 <HAL_ADC_Init+0xe0>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	69db      	ldr	r3, [r3, #28]
 8001d84:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001d88:	d004      	beq.n	8001d94 <HAL_ADC_Init+0xe0>
 8001d8a:	f240 11b7 	movw	r1, #439	; 0x1b7
 8001d8e:	4874      	ldr	r0, [pc, #464]	; (8001f60 <HAL_ADC_Init+0x2ac>)
 8001d90:	f7ff fd48 	bl	8001824 <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d02a      	beq.n	8001df2 <HAL_ADC_Init+0x13e>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d003      	beq.n	8001dac <HAL_ADC_Init+0xf8>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	691b      	ldr	r3, [r3, #16]
 8001da8:	2b10      	cmp	r3, #16
 8001daa:	d904      	bls.n	8001db6 <HAL_ADC_Init+0x102>
 8001dac:	f240 11bb 	movw	r1, #443	; 0x1bb
 8001db0:	486b      	ldr	r0, [pc, #428]	; (8001f60 <HAL_ADC_Init+0x2ac>)
 8001db2:	f7ff fd37 	bl	8001824 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	7d1b      	ldrb	r3, [r3, #20]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d008      	beq.n	8001dd0 <HAL_ADC_Init+0x11c>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	7d1b      	ldrb	r3, [r3, #20]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d004      	beq.n	8001dd0 <HAL_ADC_Init+0x11c>
 8001dc6:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 8001dca:	4865      	ldr	r0, [pc, #404]	; (8001f60 <HAL_ADC_Init+0x2ac>)
 8001dcc:	f7ff fd2a 	bl	8001824 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	7d1b      	ldrb	r3, [r3, #20]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d00c      	beq.n	8001df2 <HAL_ADC_Init+0x13e>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d003      	beq.n	8001de8 <HAL_ADC_Init+0x134>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	2b08      	cmp	r3, #8
 8001de6:	d904      	bls.n	8001df2 <HAL_ADC_Init+0x13e>
 8001de8:	f240 11bf 	movw	r1, #447	; 0x1bf
 8001dec:	485c      	ldr	r0, [pc, #368]	; (8001f60 <HAL_ADC_Init+0x2ac>)
 8001dee:	f7ff fd19 	bl	8001824 <assert_failed>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d109      	bne.n	8001e0e <HAL_ADC_Init+0x15a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f7fe fc23 	bl	8000654 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 fcc8 	bl	80027a4 <ADC_ConversionStop_Disable>
 8001e14:	4603      	mov	r3, r0
 8001e16:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e1c:	f003 0310 	and.w	r3, r3, #16
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	f040 80a3 	bne.w	8001f6c <HAL_ADC_Init+0x2b8>
 8001e26:	7dfb      	ldrb	r3, [r7, #23]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	f040 809f 	bne.w	8001f6c <HAL_ADC_Init+0x2b8>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e32:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001e36:	f023 0302 	bic.w	r3, r3, #2
 8001e3a:	f043 0202 	orr.w	r2, r3, #2
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e4a:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	7b1b      	ldrb	r3, [r3, #12]
 8001e50:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e52:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e54:	68ba      	ldr	r2, [r7, #8]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e62:	d003      	beq.n	8001e6c <HAL_ADC_Init+0x1b8>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d102      	bne.n	8001e72 <HAL_ADC_Init+0x1be>
 8001e6c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e70:	e000      	b.n	8001e74 <HAL_ADC_Init+0x1c0>
 8001e72:	2300      	movs	r3, #0
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	7d1b      	ldrb	r3, [r3, #20]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d119      	bne.n	8001eb6 <HAL_ADC_Init+0x202>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	7b1b      	ldrb	r3, [r3, #12]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d109      	bne.n	8001e9e <HAL_ADC_Init+0x1ea>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	699b      	ldr	r3, [r3, #24]
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	035a      	lsls	r2, r3, #13
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e9a:	613b      	str	r3, [r7, #16]
 8001e9c:	e00b      	b.n	8001eb6 <HAL_ADC_Init+0x202>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea2:	f043 0220 	orr.w	r2, r3, #32
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eae:	f043 0201 	orr.w	r2, r3, #1
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	689a      	ldr	r2, [r3, #8]
 8001ed0:	4b24      	ldr	r3, [pc, #144]	; (8001f64 <HAL_ADC_Init+0x2b0>)
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	6812      	ldr	r2, [r2, #0]
 8001ed8:	68b9      	ldr	r1, [r7, #8]
 8001eda:	430b      	orrs	r3, r1
 8001edc:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ee6:	d003      	beq.n	8001ef0 <HAL_ADC_Init+0x23c>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d104      	bne.n	8001efa <HAL_ADC_Init+0x246>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	691b      	ldr	r3, [r3, #16]
 8001ef4:	3b01      	subs	r3, #1
 8001ef6:	051b      	lsls	r3, r3, #20
 8001ef8:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f00:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68fa      	ldr	r2, [r7, #12]
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	689a      	ldr	r2, [r3, #8]
 8001f14:	4b14      	ldr	r3, [pc, #80]	; (8001f68 <HAL_ADC_Init+0x2b4>)
 8001f16:	4013      	ands	r3, r2
 8001f18:	68ba      	ldr	r2, [r7, #8]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d10b      	bne.n	8001f36 <HAL_ADC_Init+0x282>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f28:	f023 0303 	bic.w	r3, r3, #3
 8001f2c:	f043 0201 	orr.w	r2, r3, #1
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f34:	e022      	b.n	8001f7c <HAL_ADC_Init+0x2c8>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f3a:	f023 0312 	bic.w	r3, r3, #18
 8001f3e:	f043 0210 	orr.w	r2, r3, #16
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4a:	f043 0201 	orr.w	r2, r3, #1
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f56:	e011      	b.n	8001f7c <HAL_ADC_Init+0x2c8>
 8001f58:	40012400 	.word	0x40012400
 8001f5c:	40012800 	.word	0x40012800
 8001f60:	080071ac 	.word	0x080071ac
 8001f64:	ffe1f7fd 	.word	0xffe1f7fd
 8001f68:	ff1f0efe 	.word	0xff1f0efe
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f70:	f043 0210 	orr.w	r2, r3, #16
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3718      	adds	r7, #24
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop

08001f88 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f94:	2300      	movs	r3, #0
 8001f96:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a69      	ldr	r2, [pc, #420]	; (8002144 <HAL_ADC_Start_DMA+0x1bc>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d004      	beq.n	8001fac <HAL_ADC_Start_DMA+0x24>
 8001fa2:	f240 6114 	movw	r1, #1556	; 0x614
 8001fa6:	4868      	ldr	r0, [pc, #416]	; (8002148 <HAL_ADC_Start_DMA+0x1c0>)
 8001fa8:	f7ff fc3c 	bl	8001824 <assert_failed>
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a64      	ldr	r2, [pc, #400]	; (8002144 <HAL_ADC_Start_DMA+0x1bc>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d004      	beq.n	8001fc0 <HAL_ADC_Start_DMA+0x38>
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a64      	ldr	r2, [pc, #400]	; (800214c <HAL_ADC_Start_DMA+0x1c4>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d106      	bne.n	8001fce <HAL_ADC_Start_DMA+0x46>
 8001fc0:	4b60      	ldr	r3, [pc, #384]	; (8002144 <HAL_ADC_Start_DMA+0x1bc>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	f040 80b3 	bne.w	8002134 <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d101      	bne.n	8001fdc <HAL_ADC_Start_DMA+0x54>
 8001fd8:	2302      	movs	r3, #2
 8001fda:	e0ae      	b.n	800213a <HAL_ADC_Start_DMA+0x1b2>
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001fe4:	68f8      	ldr	r0, [r7, #12]
 8001fe6:	f000 fb8b 	bl	8002700 <ADC_Enable>
 8001fea:	4603      	mov	r3, r0
 8001fec:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001fee:	7dfb      	ldrb	r3, [r7, #23]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	f040 809a 	bne.w	800212a <HAL_ADC_Start_DMA+0x1a2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001ffe:	f023 0301 	bic.w	r3, r3, #1
 8002002:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a4f      	ldr	r2, [pc, #316]	; (800214c <HAL_ADC_Start_DMA+0x1c4>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d105      	bne.n	8002020 <HAL_ADC_Start_DMA+0x98>
 8002014:	4b4b      	ldr	r3, [pc, #300]	; (8002144 <HAL_ADC_Start_DMA+0x1bc>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d115      	bne.n	800204c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002024:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002036:	2b00      	cmp	r3, #0
 8002038:	d026      	beq.n	8002088 <HAL_ADC_Start_DMA+0x100>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800203e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002042:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800204a:	e01d      	b.n	8002088 <HAL_ADC_Start_DMA+0x100>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002050:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a39      	ldr	r2, [pc, #228]	; (8002144 <HAL_ADC_Start_DMA+0x1bc>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d004      	beq.n	800206c <HAL_ADC_Start_DMA+0xe4>
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a39      	ldr	r2, [pc, #228]	; (800214c <HAL_ADC_Start_DMA+0x1c4>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d10d      	bne.n	8002088 <HAL_ADC_Start_DMA+0x100>
 800206c:	4b35      	ldr	r3, [pc, #212]	; (8002144 <HAL_ADC_Start_DMA+0x1bc>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002074:	2b00      	cmp	r3, #0
 8002076:	d007      	beq.n	8002088 <HAL_ADC_Start_DMA+0x100>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002080:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800208c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d006      	beq.n	80020a2 <HAL_ADC_Start_DMA+0x11a>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002098:	f023 0206 	bic.w	r2, r3, #6
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	62da      	str	r2, [r3, #44]	; 0x2c
 80020a0:	e002      	b.n	80020a8 <HAL_ADC_Start_DMA+0x120>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2200      	movs	r2, #0
 80020a6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	6a1b      	ldr	r3, [r3, #32]
 80020b4:	4a26      	ldr	r2, [pc, #152]	; (8002150 <HAL_ADC_Start_DMA+0x1c8>)
 80020b6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6a1b      	ldr	r3, [r3, #32]
 80020bc:	4a25      	ldr	r2, [pc, #148]	; (8002154 <HAL_ADC_Start_DMA+0x1cc>)
 80020be:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	6a1b      	ldr	r3, [r3, #32]
 80020c4:	4a24      	ldr	r2, [pc, #144]	; (8002158 <HAL_ADC_Start_DMA+0x1d0>)
 80020c6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f06f 0202 	mvn.w	r2, #2
 80020d0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	689a      	ldr	r2, [r3, #8]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80020e0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	6a18      	ldr	r0, [r3, #32]
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	334c      	adds	r3, #76	; 0x4c
 80020ec:	4619      	mov	r1, r3
 80020ee:	68ba      	ldr	r2, [r7, #8]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f000 fe3d 	bl	8002d70 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002100:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002104:	d108      	bne.n	8002118 <HAL_ADC_Start_DMA+0x190>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002114:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002116:	e00f      	b.n	8002138 <HAL_ADC_Start_DMA+0x1b0>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002126:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002128:	e006      	b.n	8002138 <HAL_ADC_Start_DMA+0x1b0>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002132:	e001      	b.n	8002138 <HAL_ADC_Start_DMA+0x1b0>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002138:	7dfb      	ldrb	r3, [r7, #23]
}
 800213a:	4618      	mov	r0, r3
 800213c:	3718      	adds	r7, #24
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	40012400 	.word	0x40012400
 8002148:	080071ac 	.word	0x080071ac
 800214c:	40012800 	.word	0x40012800
 8002150:	08002819 	.word	0x08002819
 8002154:	08002895 	.word	0x08002895
 8002158:	080028b1 	.word	0x080028b1

0800215c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a72      	ldr	r2, [pc, #456]	; (8002334 <HAL_ADC_IRQHandler+0x1d8>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d009      	beq.n	8002182 <HAL_ADC_IRQHandler+0x26>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a71      	ldr	r2, [pc, #452]	; (8002338 <HAL_ADC_IRQHandler+0x1dc>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d004      	beq.n	8002182 <HAL_ADC_IRQHandler+0x26>
 8002178:	f240 61f1 	movw	r1, #1777	; 0x6f1
 800217c:	486f      	ldr	r0, [pc, #444]	; (800233c <HAL_ADC_IRQHandler+0x1e0>)
 800217e:	f7ff fb51 	bl	8001824 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	7b1b      	ldrb	r3, [r3, #12]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d008      	beq.n	800219c <HAL_ADC_IRQHandler+0x40>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	7b1b      	ldrb	r3, [r3, #12]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d004      	beq.n	800219c <HAL_ADC_IRQHandler+0x40>
 8002192:	f240 61f2 	movw	r1, #1778	; 0x6f2
 8002196:	4869      	ldr	r0, [pc, #420]	; (800233c <HAL_ADC_IRQHandler+0x1e0>)
 8002198:	f7ff fb44 	bl	8001824 <assert_failed>
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	691b      	ldr	r3, [r3, #16]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <HAL_ADC_IRQHandler+0x50>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	2b10      	cmp	r3, #16
 80021aa:	d904      	bls.n	80021b6 <HAL_ADC_IRQHandler+0x5a>
 80021ac:	f240 61f3 	movw	r1, #1779	; 0x6f3
 80021b0:	4862      	ldr	r0, [pc, #392]	; (800233c <HAL_ADC_IRQHandler+0x1e0>)
 80021b2:	f7ff fb37 	bl	8001824 <assert_failed>
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 0320 	and.w	r3, r3, #32
 80021c0:	2b20      	cmp	r3, #32
 80021c2:	d140      	bne.n	8002246 <HAL_ADC_IRQHandler+0xea>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d139      	bne.n	8002246 <HAL_ADC_IRQHandler+0xea>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d6:	f003 0310 	and.w	r3, r3, #16
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d105      	bne.n	80021ea <HAL_ADC_IRQHandler+0x8e>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80021f4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80021f8:	d11d      	bne.n	8002236 <HAL_ADC_IRQHandler+0xda>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d119      	bne.n	8002236 <HAL_ADC_IRQHandler+0xda>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	685a      	ldr	r2, [r3, #4]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f022 0220 	bic.w	r2, r2, #32
 8002210:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002216:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002222:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d105      	bne.n	8002236 <HAL_ADC_IRQHandler+0xda>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800222e:	f043 0201 	orr.w	r2, r3, #1
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f7ff fa30 	bl	800169c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f06f 0212 	mvn.w	r2, #18
 8002244:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002250:	2b80      	cmp	r3, #128	; 0x80
 8002252:	d14f      	bne.n	80022f4 <HAL_ADC_IRQHandler+0x198>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0304 	and.w	r3, r3, #4
 800225e:	2b04      	cmp	r3, #4
 8002260:	d148      	bne.n	80022f4 <HAL_ADC_IRQHandler+0x198>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002266:	f003 0310 	and.w	r3, r3, #16
 800226a:	2b00      	cmp	r3, #0
 800226c:	d105      	bne.n	800227a <HAL_ADC_IRQHandler+0x11e>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002272:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8002284:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8002288:	d012      	beq.n	80022b0 <HAL_ADC_IRQHandler+0x154>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002294:	2b00      	cmp	r3, #0
 8002296:	d125      	bne.n	80022e4 <HAL_ADC_IRQHandler+0x188>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80022a2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80022a6:	d11d      	bne.n	80022e4 <HAL_ADC_IRQHandler+0x188>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d119      	bne.n	80022e4 <HAL_ADC_IRQHandler+0x188>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	685a      	ldr	r2, [r3, #4]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022be:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d105      	bne.n	80022e4 <HAL_ADC_IRQHandler+0x188>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022dc:	f043 0201 	orr.w	r2, r3, #1
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f000 fafd 	bl	80028e4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f06f 020c 	mvn.w	r2, #12
 80022f2:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022fe:	2b40      	cmp	r3, #64	; 0x40
 8002300:	d114      	bne.n	800232c <HAL_ADC_IRQHandler+0x1d0>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 0301 	and.w	r3, r3, #1
 800230c:	2b01      	cmp	r3, #1
 800230e:	d10d      	bne.n	800232c <HAL_ADC_IRQHandler+0x1d0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002314:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f000 f818 	bl	8002352 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f06f 0201 	mvn.w	r2, #1
 800232a:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800232c:	bf00      	nop
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40012400 	.word	0x40012400
 8002338:	40012800 	.word	0x40012800
 800233c:	080071ac 	.word	0x080071ac

08002340 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	bc80      	pop	{r7}
 8002350:	4770      	bx	lr

08002352 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002352:	b480      	push	{r7}
 8002354:	b083      	sub	sp, #12
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800235a:	bf00      	nop
 800235c:	370c      	adds	r7, #12
 800235e:	46bd      	mov	sp, r7
 8002360:	bc80      	pop	{r7}
 8002362:	4770      	bx	lr

08002364 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800236c:	bf00      	nop
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr
	...

08002378 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002382:	2300      	movs	r3, #0
 8002384:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002386:	2300      	movs	r3, #0
 8002388:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a88      	ldr	r2, [pc, #544]	; (80025b0 <HAL_ADC_ConfigChannel+0x238>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d009      	beq.n	80023a8 <HAL_ADC_ConfigChannel+0x30>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a86      	ldr	r2, [pc, #536]	; (80025b4 <HAL_ADC_ConfigChannel+0x23c>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d004      	beq.n	80023a8 <HAL_ADC_ConfigChannel+0x30>
 800239e:	f240 71ce 	movw	r1, #1998	; 0x7ce
 80023a2:	4885      	ldr	r0, [pc, #532]	; (80025b8 <HAL_ADC_ConfigChannel+0x240>)
 80023a4:	f7ff fa3e 	bl	8001824 <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d048      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d044      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d040      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2b03      	cmp	r3, #3
 80023c6:	d03c      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2b04      	cmp	r3, #4
 80023ce:	d038      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b05      	cmp	r3, #5
 80023d6:	d034      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2b06      	cmp	r3, #6
 80023de:	d030      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2b07      	cmp	r3, #7
 80023e6:	d02c      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b08      	cmp	r3, #8
 80023ee:	d028      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2b09      	cmp	r3, #9
 80023f6:	d024      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b0a      	cmp	r3, #10
 80023fe:	d020      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b0b      	cmp	r3, #11
 8002406:	d01c      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2b0c      	cmp	r3, #12
 800240e:	d018      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2b0d      	cmp	r3, #13
 8002416:	d014      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2b0e      	cmp	r3, #14
 800241e:	d010      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b0f      	cmp	r3, #15
 8002426:	d00c      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2b10      	cmp	r3, #16
 800242e:	d008      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2b11      	cmp	r3, #17
 8002436:	d004      	beq.n	8002442 <HAL_ADC_ConfigChannel+0xca>
 8002438:	f240 71cf 	movw	r1, #1999	; 0x7cf
 800243c:	485e      	ldr	r0, [pc, #376]	; (80025b8 <HAL_ADC_ConfigChannel+0x240>)
 800243e:	f7ff f9f1 	bl	8001824 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d040      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b02      	cmp	r3, #2
 8002450:	d03c      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	2b03      	cmp	r3, #3
 8002458:	d038      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b04      	cmp	r3, #4
 8002460:	d034      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b05      	cmp	r3, #5
 8002468:	d030      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	2b06      	cmp	r3, #6
 8002470:	d02c      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b07      	cmp	r3, #7
 8002478:	d028      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b08      	cmp	r3, #8
 8002480:	d024      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2b09      	cmp	r3, #9
 8002488:	d020      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2b0a      	cmp	r3, #10
 8002490:	d01c      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	2b0b      	cmp	r3, #11
 8002498:	d018      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	2b0c      	cmp	r3, #12
 80024a0:	d014      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2b0d      	cmp	r3, #13
 80024a8:	d010      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	2b0e      	cmp	r3, #14
 80024b0:	d00c      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	2b0f      	cmp	r3, #15
 80024b8:	d008      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	2b10      	cmp	r3, #16
 80024c0:	d004      	beq.n	80024cc <HAL_ADC_ConfigChannel+0x154>
 80024c2:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80024c6:	483c      	ldr	r0, [pc, #240]	; (80025b8 <HAL_ADC_ConfigChannel+0x240>)
 80024c8:	f7ff f9ac 	bl	8001824 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d020      	beq.n	8002516 <HAL_ADC_ConfigChannel+0x19e>
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d01c      	beq.n	8002516 <HAL_ADC_ConfigChannel+0x19e>
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d018      	beq.n	8002516 <HAL_ADC_ConfigChannel+0x19e>
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	2b03      	cmp	r3, #3
 80024ea:	d014      	beq.n	8002516 <HAL_ADC_ConfigChannel+0x19e>
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	2b04      	cmp	r3, #4
 80024f2:	d010      	beq.n	8002516 <HAL_ADC_ConfigChannel+0x19e>
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	2b05      	cmp	r3, #5
 80024fa:	d00c      	beq.n	8002516 <HAL_ADC_ConfigChannel+0x19e>
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2b06      	cmp	r3, #6
 8002502:	d008      	beq.n	8002516 <HAL_ADC_ConfigChannel+0x19e>
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	2b07      	cmp	r3, #7
 800250a:	d004      	beq.n	8002516 <HAL_ADC_ConfigChannel+0x19e>
 800250c:	f240 71d1 	movw	r1, #2001	; 0x7d1
 8002510:	4829      	ldr	r0, [pc, #164]	; (80025b8 <HAL_ADC_ConfigChannel+0x240>)
 8002512:	f7ff f987 	bl	8001824 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800251c:	2b01      	cmp	r3, #1
 800251e:	d101      	bne.n	8002524 <HAL_ADC_ConfigChannel+0x1ac>
 8002520:	2302      	movs	r3, #2
 8002522:	e0e2      	b.n	80026ea <HAL_ADC_ConfigChannel+0x372>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2201      	movs	r2, #1
 8002528:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	2b06      	cmp	r3, #6
 8002532:	d81c      	bhi.n	800256e <HAL_ADC_ConfigChannel+0x1f6>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	685a      	ldr	r2, [r3, #4]
 800253e:	4613      	mov	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4413      	add	r3, r2
 8002544:	3b05      	subs	r3, #5
 8002546:	221f      	movs	r2, #31
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	43db      	mvns	r3, r3
 800254e:	4019      	ands	r1, r3
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	6818      	ldr	r0, [r3, #0]
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685a      	ldr	r2, [r3, #4]
 8002558:	4613      	mov	r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	4413      	add	r3, r2
 800255e:	3b05      	subs	r3, #5
 8002560:	fa00 f203 	lsl.w	r2, r0, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	430a      	orrs	r2, r1
 800256a:	635a      	str	r2, [r3, #52]	; 0x34
 800256c:	e042      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x27c>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	2b0c      	cmp	r3, #12
 8002574:	d822      	bhi.n	80025bc <HAL_ADC_ConfigChannel+0x244>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685a      	ldr	r2, [r3, #4]
 8002580:	4613      	mov	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	4413      	add	r3, r2
 8002586:	3b23      	subs	r3, #35	; 0x23
 8002588:	221f      	movs	r2, #31
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	43db      	mvns	r3, r3
 8002590:	4019      	ands	r1, r3
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	6818      	ldr	r0, [r3, #0]
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685a      	ldr	r2, [r3, #4]
 800259a:	4613      	mov	r3, r2
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	4413      	add	r3, r2
 80025a0:	3b23      	subs	r3, #35	; 0x23
 80025a2:	fa00 f203 	lsl.w	r2, r0, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	430a      	orrs	r2, r1
 80025ac:	631a      	str	r2, [r3, #48]	; 0x30
 80025ae:	e021      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x27c>
 80025b0:	40012400 	.word	0x40012400
 80025b4:	40012800 	.word	0x40012800
 80025b8:	080071ac 	.word	0x080071ac
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685a      	ldr	r2, [r3, #4]
 80025c6:	4613      	mov	r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4413      	add	r3, r2
 80025cc:	3b41      	subs	r3, #65	; 0x41
 80025ce:	221f      	movs	r2, #31
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	43db      	mvns	r3, r3
 80025d6:	4019      	ands	r1, r3
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	6818      	ldr	r0, [r3, #0]
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685a      	ldr	r2, [r3, #4]
 80025e0:	4613      	mov	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	4413      	add	r3, r2
 80025e6:	3b41      	subs	r3, #65	; 0x41
 80025e8:	fa00 f203 	lsl.w	r2, r0, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	430a      	orrs	r2, r1
 80025f2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2b09      	cmp	r3, #9
 80025fa:	d91c      	bls.n	8002636 <HAL_ADC_ConfigChannel+0x2be>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68d9      	ldr	r1, [r3, #12]
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	4613      	mov	r3, r2
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	4413      	add	r3, r2
 800260c:	3b1e      	subs	r3, #30
 800260e:	2207      	movs	r2, #7
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	4019      	ands	r1, r3
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	6898      	ldr	r0, [r3, #8]
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	4613      	mov	r3, r2
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	4413      	add	r3, r2
 8002626:	3b1e      	subs	r3, #30
 8002628:	fa00 f203 	lsl.w	r2, r0, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	430a      	orrs	r2, r1
 8002632:	60da      	str	r2, [r3, #12]
 8002634:	e019      	b.n	800266a <HAL_ADC_ConfigChannel+0x2f2>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6919      	ldr	r1, [r3, #16]
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	4613      	mov	r3, r2
 8002642:	005b      	lsls	r3, r3, #1
 8002644:	4413      	add	r3, r2
 8002646:	2207      	movs	r2, #7
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	43db      	mvns	r3, r3
 800264e:	4019      	ands	r1, r3
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	6898      	ldr	r0, [r3, #8]
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	4613      	mov	r3, r2
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	4413      	add	r3, r2
 800265e:	fa00 f203 	lsl.w	r2, r0, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	430a      	orrs	r2, r1
 8002668:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	2b10      	cmp	r3, #16
 8002670:	d003      	beq.n	800267a <HAL_ADC_ConfigChannel+0x302>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002676:	2b11      	cmp	r3, #17
 8002678:	d132      	bne.n	80026e0 <HAL_ADC_ConfigChannel+0x368>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a1d      	ldr	r2, [pc, #116]	; (80026f4 <HAL_ADC_ConfigChannel+0x37c>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d125      	bne.n	80026d0 <HAL_ADC_ConfigChannel+0x358>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d126      	bne.n	80026e0 <HAL_ADC_ConfigChannel+0x368>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689a      	ldr	r2, [r3, #8]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80026a0:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2b10      	cmp	r3, #16
 80026a8:	d11a      	bne.n	80026e0 <HAL_ADC_ConfigChannel+0x368>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026aa:	4b13      	ldr	r3, [pc, #76]	; (80026f8 <HAL_ADC_ConfigChannel+0x380>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a13      	ldr	r2, [pc, #76]	; (80026fc <HAL_ADC_ConfigChannel+0x384>)
 80026b0:	fba2 2303 	umull	r2, r3, r2, r3
 80026b4:	0c9a      	lsrs	r2, r3, #18
 80026b6:	4613      	mov	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	4413      	add	r3, r2
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026c0:	e002      	b.n	80026c8 <HAL_ADC_ConfigChannel+0x350>
          {
            wait_loop_index--;
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	3b01      	subs	r3, #1
 80026c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1f9      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x34a>
 80026ce:	e007      	b.n	80026e0 <HAL_ADC_ConfigChannel+0x368>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d4:	f043 0220 	orr.w	r2, r3, #32
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	40012400 	.word	0x40012400
 80026f8:	20000008 	.word	0x20000008
 80026fc:	431bde83 	.word	0x431bde83

08002700 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002708:	2300      	movs	r3, #0
 800270a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800270c:	2300      	movs	r3, #0
 800270e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b01      	cmp	r3, #1
 800271c:	d039      	beq.n	8002792 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	689a      	ldr	r2, [r3, #8]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f042 0201 	orr.w	r2, r2, #1
 800272c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800272e:	4b1b      	ldr	r3, [pc, #108]	; (800279c <ADC_Enable+0x9c>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a1b      	ldr	r2, [pc, #108]	; (80027a0 <ADC_Enable+0xa0>)
 8002734:	fba2 2303 	umull	r2, r3, r2, r3
 8002738:	0c9b      	lsrs	r3, r3, #18
 800273a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800273c:	e002      	b.n	8002744 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	3b01      	subs	r3, #1
 8002742:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d1f9      	bne.n	800273e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800274a:	f7ff fa87 	bl	8001c5c <HAL_GetTick>
 800274e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002750:	e018      	b.n	8002784 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002752:	f7ff fa83 	bl	8001c5c <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d911      	bls.n	8002784 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002764:	f043 0210 	orr.w	r2, r3, #16
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002770:	f043 0201 	orr.w	r2, r3, #1
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2200      	movs	r2, #0
 800277c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e007      	b.n	8002794 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b01      	cmp	r3, #1
 8002790:	d1df      	bne.n	8002752 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	3710      	adds	r7, #16
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	20000008 	.word	0x20000008
 80027a0:	431bde83 	.word	0x431bde83

080027a4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d127      	bne.n	800280e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	689a      	ldr	r2, [r3, #8]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f022 0201 	bic.w	r2, r2, #1
 80027cc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80027ce:	f7ff fa45 	bl	8001c5c <HAL_GetTick>
 80027d2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80027d4:	e014      	b.n	8002800 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80027d6:	f7ff fa41 	bl	8001c5c <HAL_GetTick>
 80027da:	4602      	mov	r2, r0
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d90d      	bls.n	8002800 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027e8:	f043 0210 	orr.w	r2, r3, #16
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f4:	f043 0201 	orr.w	r2, r3, #1
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e007      	b.n	8002810 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	2b01      	cmp	r3, #1
 800280c:	d0e3      	beq.n	80027d6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002824:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800282e:	2b00      	cmp	r3, #0
 8002830:	d127      	bne.n	8002882 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002836:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002848:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800284c:	d115      	bne.n	800287a <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002852:	2b00      	cmp	r3, #0
 8002854:	d111      	bne.n	800287a <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002866:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d105      	bne.n	800287a <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002872:	f043 0201 	orr.w	r2, r3, #1
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f7fe ff0e 	bl	800169c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002880:	e004      	b.n	800288c <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6a1b      	ldr	r3, [r3, #32]
 8002886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	4798      	blx	r3
}
 800288c:	bf00      	nop
 800288e:	3710      	adds	r7, #16
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}

08002894 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a0:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f7ff fd4c 	bl	8002340 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028a8:	bf00      	nop
 80028aa:	3710      	adds	r7, #16
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028bc:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ce:	f043 0204 	orr.w	r2, r3, #4
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80028d6:	68f8      	ldr	r0, [r7, #12]
 80028d8:	f7ff fd44 	bl	8002364 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028dc:	bf00      	nop
 80028de:	3710      	adds	r7, #16
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80028ec:	bf00      	nop
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr
	...

080028f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	f003 0307 	and.w	r3, r3, #7
 8002906:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002908:	4b0c      	ldr	r3, [pc, #48]	; (800293c <__NVIC_SetPriorityGrouping+0x44>)
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800290e:	68ba      	ldr	r2, [r7, #8]
 8002910:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002914:	4013      	ands	r3, r2
 8002916:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002920:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002928:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800292a:	4a04      	ldr	r2, [pc, #16]	; (800293c <__NVIC_SetPriorityGrouping+0x44>)
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	60d3      	str	r3, [r2, #12]
}
 8002930:	bf00      	nop
 8002932:	3714      	adds	r7, #20
 8002934:	46bd      	mov	sp, r7
 8002936:	bc80      	pop	{r7}
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	e000ed00 	.word	0xe000ed00

08002940 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002944:	4b04      	ldr	r3, [pc, #16]	; (8002958 <__NVIC_GetPriorityGrouping+0x18>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	0a1b      	lsrs	r3, r3, #8
 800294a:	f003 0307 	and.w	r3, r3, #7
}
 800294e:	4618      	mov	r0, r3
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	e000ed00 	.word	0xe000ed00

0800295c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	4603      	mov	r3, r0
 8002964:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296a:	2b00      	cmp	r3, #0
 800296c:	db0b      	blt.n	8002986 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800296e:	79fb      	ldrb	r3, [r7, #7]
 8002970:	f003 021f 	and.w	r2, r3, #31
 8002974:	4906      	ldr	r1, [pc, #24]	; (8002990 <__NVIC_EnableIRQ+0x34>)
 8002976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297a:	095b      	lsrs	r3, r3, #5
 800297c:	2001      	movs	r0, #1
 800297e:	fa00 f202 	lsl.w	r2, r0, r2
 8002982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr
 8002990:	e000e100 	.word	0xe000e100

08002994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	6039      	str	r1, [r7, #0]
 800299e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	db0a      	blt.n	80029be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	b2da      	uxtb	r2, r3
 80029ac:	490c      	ldr	r1, [pc, #48]	; (80029e0 <__NVIC_SetPriority+0x4c>)
 80029ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b2:	0112      	lsls	r2, r2, #4
 80029b4:	b2d2      	uxtb	r2, r2
 80029b6:	440b      	add	r3, r1
 80029b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029bc:	e00a      	b.n	80029d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	b2da      	uxtb	r2, r3
 80029c2:	4908      	ldr	r1, [pc, #32]	; (80029e4 <__NVIC_SetPriority+0x50>)
 80029c4:	79fb      	ldrb	r3, [r7, #7]
 80029c6:	f003 030f 	and.w	r3, r3, #15
 80029ca:	3b04      	subs	r3, #4
 80029cc:	0112      	lsls	r2, r2, #4
 80029ce:	b2d2      	uxtb	r2, r2
 80029d0:	440b      	add	r3, r1
 80029d2:	761a      	strb	r2, [r3, #24]
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	bc80      	pop	{r7}
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	e000e100 	.word	0xe000e100
 80029e4:	e000ed00 	.word	0xe000ed00

080029e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b089      	sub	sp, #36	; 0x24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f003 0307 	and.w	r3, r3, #7
 80029fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	f1c3 0307 	rsb	r3, r3, #7
 8002a02:	2b04      	cmp	r3, #4
 8002a04:	bf28      	it	cs
 8002a06:	2304      	movcs	r3, #4
 8002a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3304      	adds	r3, #4
 8002a0e:	2b06      	cmp	r3, #6
 8002a10:	d902      	bls.n	8002a18 <NVIC_EncodePriority+0x30>
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	3b03      	subs	r3, #3
 8002a16:	e000      	b.n	8002a1a <NVIC_EncodePriority+0x32>
 8002a18:	2300      	movs	r3, #0
 8002a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	43da      	mvns	r2, r3
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	401a      	ands	r2, r3
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a30:	f04f 31ff 	mov.w	r1, #4294967295
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	fa01 f303 	lsl.w	r3, r1, r3
 8002a3a:	43d9      	mvns	r1, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a40:	4313      	orrs	r3, r2
         );
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3724      	adds	r7, #36	; 0x24
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bc80      	pop	{r7}
 8002a4a:	4770      	bx	lr

08002a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3b01      	subs	r3, #1
 8002a58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a5c:	d301      	bcc.n	8002a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e00f      	b.n	8002a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a62:	4a0a      	ldr	r2, [pc, #40]	; (8002a8c <SysTick_Config+0x40>)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3b01      	subs	r3, #1
 8002a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a6a:	210f      	movs	r1, #15
 8002a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a70:	f7ff ff90 	bl	8002994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a74:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <SysTick_Config+0x40>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a7a:	4b04      	ldr	r3, [pc, #16]	; (8002a8c <SysTick_Config+0x40>)
 8002a7c:	2207      	movs	r2, #7
 8002a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	e000e010 	.word	0xe000e010

08002a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b07      	cmp	r3, #7
 8002a9c:	d00f      	beq.n	8002abe <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2b06      	cmp	r3, #6
 8002aa2:	d00c      	beq.n	8002abe <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2b05      	cmp	r3, #5
 8002aa8:	d009      	beq.n	8002abe <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2b04      	cmp	r3, #4
 8002aae:	d006      	beq.n	8002abe <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2b03      	cmp	r3, #3
 8002ab4:	d003      	beq.n	8002abe <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002ab6:	2192      	movs	r1, #146	; 0x92
 8002ab8:	4804      	ldr	r0, [pc, #16]	; (8002acc <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002aba:	f7fe feb3 	bl	8001824 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f7ff ff1a 	bl	80028f8 <__NVIC_SetPriorityGrouping>
}
 8002ac4:	bf00      	nop
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	080071e4 	.word	0x080071e4

08002ad0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
 8002adc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2b0f      	cmp	r3, #15
 8002ae6:	d903      	bls.n	8002af0 <HAL_NVIC_SetPriority+0x20>
 8002ae8:	21aa      	movs	r1, #170	; 0xaa
 8002aea:	480e      	ldr	r0, [pc, #56]	; (8002b24 <HAL_NVIC_SetPriority+0x54>)
 8002aec:	f7fe fe9a 	bl	8001824 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	2b0f      	cmp	r3, #15
 8002af4:	d903      	bls.n	8002afe <HAL_NVIC_SetPriority+0x2e>
 8002af6:	21ab      	movs	r1, #171	; 0xab
 8002af8:	480a      	ldr	r0, [pc, #40]	; (8002b24 <HAL_NVIC_SetPriority+0x54>)
 8002afa:	f7fe fe93 	bl	8001824 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002afe:	f7ff ff1f 	bl	8002940 <__NVIC_GetPriorityGrouping>
 8002b02:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	68b9      	ldr	r1, [r7, #8]
 8002b08:	6978      	ldr	r0, [r7, #20]
 8002b0a:	f7ff ff6d 	bl	80029e8 <NVIC_EncodePriority>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b14:	4611      	mov	r1, r2
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7ff ff3c 	bl	8002994 <__NVIC_SetPriority>
}
 8002b1c:	bf00      	nop
 8002b1e:	3718      	adds	r7, #24
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	080071e4 	.word	0x080071e4

08002b28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	4603      	mov	r3, r0
 8002b30:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	da03      	bge.n	8002b42 <HAL_NVIC_EnableIRQ+0x1a>
 8002b3a:	21be      	movs	r1, #190	; 0xbe
 8002b3c:	4805      	ldr	r0, [pc, #20]	; (8002b54 <HAL_NVIC_EnableIRQ+0x2c>)
 8002b3e:	f7fe fe71 	bl	8001824 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff ff08 	bl	800295c <__NVIC_EnableIRQ>
}
 8002b4c:	bf00      	nop
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	080071e4 	.word	0x080071e4

08002b58 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f7ff ff73 	bl	8002a4c <SysTick_Config>
 8002b66:	4603      	mov	r3, r0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3708      	adds	r7, #8
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e0da      	b.n	8002d3c <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a6e      	ldr	r2, [pc, #440]	; (8002d44 <HAL_DMA_Init+0x1d4>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d021      	beq.n	8002bd4 <HAL_DMA_Init+0x64>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a6c      	ldr	r2, [pc, #432]	; (8002d48 <HAL_DMA_Init+0x1d8>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d01c      	beq.n	8002bd4 <HAL_DMA_Init+0x64>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a6b      	ldr	r2, [pc, #428]	; (8002d4c <HAL_DMA_Init+0x1dc>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d017      	beq.n	8002bd4 <HAL_DMA_Init+0x64>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a69      	ldr	r2, [pc, #420]	; (8002d50 <HAL_DMA_Init+0x1e0>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d012      	beq.n	8002bd4 <HAL_DMA_Init+0x64>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a68      	ldr	r2, [pc, #416]	; (8002d54 <HAL_DMA_Init+0x1e4>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d00d      	beq.n	8002bd4 <HAL_DMA_Init+0x64>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a66      	ldr	r2, [pc, #408]	; (8002d58 <HAL_DMA_Init+0x1e8>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d008      	beq.n	8002bd4 <HAL_DMA_Init+0x64>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a65      	ldr	r2, [pc, #404]	; (8002d5c <HAL_DMA_Init+0x1ec>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d003      	beq.n	8002bd4 <HAL_DMA_Init+0x64>
 8002bcc:	219a      	movs	r1, #154	; 0x9a
 8002bce:	4864      	ldr	r0, [pc, #400]	; (8002d60 <HAL_DMA_Init+0x1f0>)
 8002bd0:	f7fe fe28 	bl	8001824 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d00c      	beq.n	8002bf6 <HAL_DMA_Init+0x86>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	2b10      	cmp	r3, #16
 8002be2:	d008      	beq.n	8002bf6 <HAL_DMA_Init+0x86>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002bec:	d003      	beq.n	8002bf6 <HAL_DMA_Init+0x86>
 8002bee:	219b      	movs	r1, #155	; 0x9b
 8002bf0:	485b      	ldr	r0, [pc, #364]	; (8002d60 <HAL_DMA_Init+0x1f0>)
 8002bf2:	f7fe fe17 	bl	8001824 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	2b40      	cmp	r3, #64	; 0x40
 8002bfc:	d007      	beq.n	8002c0e <HAL_DMA_Init+0x9e>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d003      	beq.n	8002c0e <HAL_DMA_Init+0x9e>
 8002c06:	219c      	movs	r1, #156	; 0x9c
 8002c08:	4855      	ldr	r0, [pc, #340]	; (8002d60 <HAL_DMA_Init+0x1f0>)
 8002c0a:	f7fe fe0b 	bl	8001824 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	2b80      	cmp	r3, #128	; 0x80
 8002c14:	d007      	beq.n	8002c26 <HAL_DMA_Init+0xb6>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d003      	beq.n	8002c26 <HAL_DMA_Init+0xb6>
 8002c1e:	219d      	movs	r1, #157	; 0x9d
 8002c20:	484f      	ldr	r0, [pc, #316]	; (8002d60 <HAL_DMA_Init+0x1f0>)
 8002c22:	f7fe fdff 	bl	8001824 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00d      	beq.n	8002c4a <HAL_DMA_Init+0xda>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c36:	d008      	beq.n	8002c4a <HAL_DMA_Init+0xda>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	691b      	ldr	r3, [r3, #16]
 8002c3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c40:	d003      	beq.n	8002c4a <HAL_DMA_Init+0xda>
 8002c42:	219e      	movs	r1, #158	; 0x9e
 8002c44:	4846      	ldr	r0, [pc, #280]	; (8002d60 <HAL_DMA_Init+0x1f0>)
 8002c46:	f7fe fded 	bl	8001824 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	695b      	ldr	r3, [r3, #20]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00d      	beq.n	8002c6e <HAL_DMA_Init+0xfe>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	695b      	ldr	r3, [r3, #20]
 8002c56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c5a:	d008      	beq.n	8002c6e <HAL_DMA_Init+0xfe>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	695b      	ldr	r3, [r3, #20]
 8002c60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c64:	d003      	beq.n	8002c6e <HAL_DMA_Init+0xfe>
 8002c66:	219f      	movs	r1, #159	; 0x9f
 8002c68:	483d      	ldr	r0, [pc, #244]	; (8002d60 <HAL_DMA_Init+0x1f0>)
 8002c6a:	f7fe fddb 	bl	8001824 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d007      	beq.n	8002c86 <HAL_DMA_Init+0x116>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	2b20      	cmp	r3, #32
 8002c7c:	d003      	beq.n	8002c86 <HAL_DMA_Init+0x116>
 8002c7e:	21a0      	movs	r1, #160	; 0xa0
 8002c80:	4837      	ldr	r0, [pc, #220]	; (8002d60 <HAL_DMA_Init+0x1f0>)
 8002c82:	f7fe fdcf 	bl	8001824 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d012      	beq.n	8002cb4 <HAL_DMA_Init+0x144>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	69db      	ldr	r3, [r3, #28]
 8002c92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c96:	d00d      	beq.n	8002cb4 <HAL_DMA_Init+0x144>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	69db      	ldr	r3, [r3, #28]
 8002c9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ca0:	d008      	beq.n	8002cb4 <HAL_DMA_Init+0x144>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002caa:	d003      	beq.n	8002cb4 <HAL_DMA_Init+0x144>
 8002cac:	21a1      	movs	r1, #161	; 0xa1
 8002cae:	482c      	ldr	r0, [pc, #176]	; (8002d60 <HAL_DMA_Init+0x1f0>)
 8002cb0:	f7fe fdb8 	bl	8001824 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	461a      	mov	r2, r3
 8002cba:	4b2a      	ldr	r3, [pc, #168]	; (8002d64 <HAL_DMA_Init+0x1f4>)
 8002cbc:	4413      	add	r3, r2
 8002cbe:	4a2a      	ldr	r2, [pc, #168]	; (8002d68 <HAL_DMA_Init+0x1f8>)
 8002cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc4:	091b      	lsrs	r3, r3, #4
 8002cc6:	009a      	lsls	r2, r3, #2
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a27      	ldr	r2, [pc, #156]	; (8002d6c <HAL_DMA_Init+0x1fc>)
 8002cd0:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002ce8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002cec:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002cf6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	695b      	ldr	r3, [r3, #20]
 8002d08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	69db      	ldr	r3, [r3, #28]
 8002d14:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68fa      	ldr	r2, [r7, #12]
 8002d22:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002d3a:	2300      	movs	r3, #0
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3710      	adds	r7, #16
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40020008 	.word	0x40020008
 8002d48:	4002001c 	.word	0x4002001c
 8002d4c:	40020030 	.word	0x40020030
 8002d50:	40020044 	.word	0x40020044
 8002d54:	40020058 	.word	0x40020058
 8002d58:	4002006c 	.word	0x4002006c
 8002d5c:	40020080 	.word	0x40020080
 8002d60:	08007220 	.word	0x08007220
 8002d64:	bffdfff8 	.word	0xbffdfff8
 8002d68:	cccccccd 	.word	0xcccccccd
 8002d6c:	40020000 	.word	0x40020000

08002d70 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
 8002d7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d003      	beq.n	8002d90 <HAL_DMA_Start_IT+0x20>
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d8e:	d304      	bcc.n	8002d9a <HAL_DMA_Start_IT+0x2a>
 8002d90:	f240 116f 	movw	r1, #367	; 0x16f
 8002d94:	482c      	ldr	r0, [pc, #176]	; (8002e48 <HAL_DMA_Start_IT+0xd8>)
 8002d96:	f7fe fd45 	bl	8001824 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d101      	bne.n	8002da8 <HAL_DMA_Start_IT+0x38>
 8002da4:	2302      	movs	r3, #2
 8002da6:	e04a      	b.n	8002e3e <HAL_DMA_Start_IT+0xce>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d13a      	bne.n	8002e30 <HAL_DMA_Start_IT+0xc0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 0201 	bic.w	r2, r2, #1
 8002dd6:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	68b9      	ldr	r1, [r7, #8]
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 f9bc 	bl	800315c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d008      	beq.n	8002dfe <HAL_DMA_Start_IT+0x8e>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f042 020e 	orr.w	r2, r2, #14
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	e00f      	b.n	8002e1e <HAL_DMA_Start_IT+0xae>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f022 0204 	bic.w	r2, r2, #4
 8002e0c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f042 020a 	orr.w	r2, r2, #10
 8002e1c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f042 0201 	orr.w	r2, r2, #1
 8002e2c:	601a      	str	r2, [r3, #0]
 8002e2e:	e005      	b.n	8002e3c <HAL_DMA_Start_IT+0xcc>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002e38:	2302      	movs	r3, #2
 8002e3a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3718      	adds	r7, #24
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	08007220 	.word	0x08007220

08002e4c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e54:	2300      	movs	r3, #0
 8002e56:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d005      	beq.n	8002e6e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2204      	movs	r2, #4
 8002e66:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	73fb      	strb	r3, [r7, #15]
 8002e6c:	e051      	b.n	8002f12 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f022 020e 	bic.w	r2, r2, #14
 8002e7c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f022 0201 	bic.w	r2, r2, #1
 8002e8c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a22      	ldr	r2, [pc, #136]	; (8002f1c <HAL_DMA_Abort_IT+0xd0>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d029      	beq.n	8002eec <HAL_DMA_Abort_IT+0xa0>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a20      	ldr	r2, [pc, #128]	; (8002f20 <HAL_DMA_Abort_IT+0xd4>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d022      	beq.n	8002ee8 <HAL_DMA_Abort_IT+0x9c>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a1f      	ldr	r2, [pc, #124]	; (8002f24 <HAL_DMA_Abort_IT+0xd8>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d01a      	beq.n	8002ee2 <HAL_DMA_Abort_IT+0x96>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a1d      	ldr	r2, [pc, #116]	; (8002f28 <HAL_DMA_Abort_IT+0xdc>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d012      	beq.n	8002edc <HAL_DMA_Abort_IT+0x90>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a1c      	ldr	r2, [pc, #112]	; (8002f2c <HAL_DMA_Abort_IT+0xe0>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d00a      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x8a>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a1a      	ldr	r2, [pc, #104]	; (8002f30 <HAL_DMA_Abort_IT+0xe4>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d102      	bne.n	8002ed0 <HAL_DMA_Abort_IT+0x84>
 8002eca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002ece:	e00e      	b.n	8002eee <HAL_DMA_Abort_IT+0xa2>
 8002ed0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ed4:	e00b      	b.n	8002eee <HAL_DMA_Abort_IT+0xa2>
 8002ed6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002eda:	e008      	b.n	8002eee <HAL_DMA_Abort_IT+0xa2>
 8002edc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ee0:	e005      	b.n	8002eee <HAL_DMA_Abort_IT+0xa2>
 8002ee2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ee6:	e002      	b.n	8002eee <HAL_DMA_Abort_IT+0xa2>
 8002ee8:	2310      	movs	r3, #16
 8002eea:	e000      	b.n	8002eee <HAL_DMA_Abort_IT+0xa2>
 8002eec:	2301      	movs	r3, #1
 8002eee:	4a11      	ldr	r2, [pc, #68]	; (8002f34 <HAL_DMA_Abort_IT+0xe8>)
 8002ef0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d003      	beq.n	8002f12 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	4798      	blx	r3
    } 
  }
  return status;
 8002f12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3710      	adds	r7, #16
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40020008 	.word	0x40020008
 8002f20:	4002001c 	.word	0x4002001c
 8002f24:	40020030 	.word	0x40020030
 8002f28:	40020044 	.word	0x40020044
 8002f2c:	40020058 	.word	0x40020058
 8002f30:	4002006c 	.word	0x4002006c
 8002f34:	40020000 	.word	0x40020000

08002f38 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f54:	2204      	movs	r2, #4
 8002f56:	409a      	lsls	r2, r3
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d04f      	beq.n	8003000 <HAL_DMA_IRQHandler+0xc8>
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	f003 0304 	and.w	r3, r3, #4
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d04a      	beq.n	8003000 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0320 	and.w	r3, r3, #32
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d107      	bne.n	8002f88 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 0204 	bic.w	r2, r2, #4
 8002f86:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a66      	ldr	r2, [pc, #408]	; (8003128 <HAL_DMA_IRQHandler+0x1f0>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d029      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0xae>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a65      	ldr	r2, [pc, #404]	; (800312c <HAL_DMA_IRQHandler+0x1f4>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d022      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0xaa>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a63      	ldr	r2, [pc, #396]	; (8003130 <HAL_DMA_IRQHandler+0x1f8>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d01a      	beq.n	8002fdc <HAL_DMA_IRQHandler+0xa4>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a62      	ldr	r2, [pc, #392]	; (8003134 <HAL_DMA_IRQHandler+0x1fc>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d012      	beq.n	8002fd6 <HAL_DMA_IRQHandler+0x9e>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a60      	ldr	r2, [pc, #384]	; (8003138 <HAL_DMA_IRQHandler+0x200>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d00a      	beq.n	8002fd0 <HAL_DMA_IRQHandler+0x98>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a5f      	ldr	r2, [pc, #380]	; (800313c <HAL_DMA_IRQHandler+0x204>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d102      	bne.n	8002fca <HAL_DMA_IRQHandler+0x92>
 8002fc4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002fc8:	e00e      	b.n	8002fe8 <HAL_DMA_IRQHandler+0xb0>
 8002fca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002fce:	e00b      	b.n	8002fe8 <HAL_DMA_IRQHandler+0xb0>
 8002fd0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002fd4:	e008      	b.n	8002fe8 <HAL_DMA_IRQHandler+0xb0>
 8002fd6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002fda:	e005      	b.n	8002fe8 <HAL_DMA_IRQHandler+0xb0>
 8002fdc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002fe0:	e002      	b.n	8002fe8 <HAL_DMA_IRQHandler+0xb0>
 8002fe2:	2340      	movs	r3, #64	; 0x40
 8002fe4:	e000      	b.n	8002fe8 <HAL_DMA_IRQHandler+0xb0>
 8002fe6:	2304      	movs	r3, #4
 8002fe8:	4a55      	ldr	r2, [pc, #340]	; (8003140 <HAL_DMA_IRQHandler+0x208>)
 8002fea:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	f000 8094 	beq.w	800311e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002ffe:	e08e      	b.n	800311e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003004:	2202      	movs	r2, #2
 8003006:	409a      	lsls	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	4013      	ands	r3, r2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d056      	beq.n	80030be <HAL_DMA_IRQHandler+0x186>
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d051      	beq.n	80030be <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0320 	and.w	r3, r3, #32
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10b      	bne.n	8003040 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 020a 	bic.w	r2, r2, #10
 8003036:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a38      	ldr	r2, [pc, #224]	; (8003128 <HAL_DMA_IRQHandler+0x1f0>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d029      	beq.n	800309e <HAL_DMA_IRQHandler+0x166>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a37      	ldr	r2, [pc, #220]	; (800312c <HAL_DMA_IRQHandler+0x1f4>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d022      	beq.n	800309a <HAL_DMA_IRQHandler+0x162>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a35      	ldr	r2, [pc, #212]	; (8003130 <HAL_DMA_IRQHandler+0x1f8>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d01a      	beq.n	8003094 <HAL_DMA_IRQHandler+0x15c>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a34      	ldr	r2, [pc, #208]	; (8003134 <HAL_DMA_IRQHandler+0x1fc>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d012      	beq.n	800308e <HAL_DMA_IRQHandler+0x156>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a32      	ldr	r2, [pc, #200]	; (8003138 <HAL_DMA_IRQHandler+0x200>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d00a      	beq.n	8003088 <HAL_DMA_IRQHandler+0x150>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a31      	ldr	r2, [pc, #196]	; (800313c <HAL_DMA_IRQHandler+0x204>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d102      	bne.n	8003082 <HAL_DMA_IRQHandler+0x14a>
 800307c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003080:	e00e      	b.n	80030a0 <HAL_DMA_IRQHandler+0x168>
 8003082:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003086:	e00b      	b.n	80030a0 <HAL_DMA_IRQHandler+0x168>
 8003088:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800308c:	e008      	b.n	80030a0 <HAL_DMA_IRQHandler+0x168>
 800308e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003092:	e005      	b.n	80030a0 <HAL_DMA_IRQHandler+0x168>
 8003094:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003098:	e002      	b.n	80030a0 <HAL_DMA_IRQHandler+0x168>
 800309a:	2320      	movs	r3, #32
 800309c:	e000      	b.n	80030a0 <HAL_DMA_IRQHandler+0x168>
 800309e:	2302      	movs	r3, #2
 80030a0:	4a27      	ldr	r2, [pc, #156]	; (8003140 <HAL_DMA_IRQHandler+0x208>)
 80030a2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d034      	beq.n	800311e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80030bc:	e02f      	b.n	800311e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	2208      	movs	r2, #8
 80030c4:	409a      	lsls	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	4013      	ands	r3, r2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d028      	beq.n	8003120 <HAL_DMA_IRQHandler+0x1e8>
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	f003 0308 	and.w	r3, r3, #8
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d023      	beq.n	8003120 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f022 020e 	bic.w	r2, r2, #14
 80030e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f0:	2101      	movs	r1, #1
 80030f2:	fa01 f202 	lsl.w	r2, r1, r2
 80030f6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2201      	movs	r2, #1
 8003102:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003112:	2b00      	cmp	r3, #0
 8003114:	d004      	beq.n	8003120 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	4798      	blx	r3
    }
  }
  return;
 800311e:	bf00      	nop
 8003120:	bf00      	nop
}
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40020008 	.word	0x40020008
 800312c:	4002001c 	.word	0x4002001c
 8003130:	40020030 	.word	0x40020030
 8003134:	40020044 	.word	0x40020044
 8003138:	40020058 	.word	0x40020058
 800313c:	4002006c 	.word	0x4002006c
 8003140:	40020000 	.word	0x40020000

08003144 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8003152:	4618      	mov	r0, r3
 8003154:	370c      	adds	r7, #12
 8003156:	46bd      	mov	sp, r7
 8003158:	bc80      	pop	{r7}
 800315a:	4770      	bx	lr

0800315c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
 8003168:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003172:	2101      	movs	r1, #1
 8003174:	fa01 f202 	lsl.w	r2, r1, r2
 8003178:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	2b10      	cmp	r3, #16
 8003188:	d108      	bne.n	800319c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68ba      	ldr	r2, [r7, #8]
 8003198:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800319a:	e007      	b.n	80031ac <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	60da      	str	r2, [r3, #12]
}
 80031ac:	bf00      	nop
 80031ae:	3714      	adds	r7, #20
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bc80      	pop	{r7}
 80031b4:	4770      	bx	lr
	...

080031b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b08a      	sub	sp, #40	; 0x28
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031c2:	2300      	movs	r3, #0
 80031c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80031c6:	2300      	movs	r3, #0
 80031c8:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a9c      	ldr	r2, [pc, #624]	; (8003440 <HAL_GPIO_Init+0x288>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d00f      	beq.n	80031f2 <HAL_GPIO_Init+0x3a>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a9b      	ldr	r2, [pc, #620]	; (8003444 <HAL_GPIO_Init+0x28c>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d00b      	beq.n	80031f2 <HAL_GPIO_Init+0x3a>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a9a      	ldr	r2, [pc, #616]	; (8003448 <HAL_GPIO_Init+0x290>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d007      	beq.n	80031f2 <HAL_GPIO_Init+0x3a>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a99      	ldr	r2, [pc, #612]	; (800344c <HAL_GPIO_Init+0x294>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d003      	beq.n	80031f2 <HAL_GPIO_Init+0x3a>
 80031ea:	21bd      	movs	r1, #189	; 0xbd
 80031ec:	4898      	ldr	r0, [pc, #608]	; (8003450 <HAL_GPIO_Init+0x298>)
 80031ee:	f7fe fb19 	bl	8001824 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d005      	beq.n	8003208 <HAL_GPIO_Init+0x50>
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	0c1b      	lsrs	r3, r3, #16
 8003202:	041b      	lsls	r3, r3, #16
 8003204:	2b00      	cmp	r3, #0
 8003206:	d003      	beq.n	8003210 <HAL_GPIO_Init+0x58>
 8003208:	21be      	movs	r1, #190	; 0xbe
 800320a:	4891      	ldr	r0, [pc, #580]	; (8003450 <HAL_GPIO_Init+0x298>)
 800320c:	f7fe fb0a 	bl	8001824 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	f000 81df 	beq.w	80035d8 <HAL_GPIO_Init+0x420>
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	2b01      	cmp	r3, #1
 8003220:	f000 81da 	beq.w	80035d8 <HAL_GPIO_Init+0x420>
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	2b11      	cmp	r3, #17
 800322a:	f000 81d5 	beq.w	80035d8 <HAL_GPIO_Init+0x420>
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	2b02      	cmp	r3, #2
 8003234:	f000 81d0 	beq.w	80035d8 <HAL_GPIO_Init+0x420>
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	2b12      	cmp	r3, #18
 800323e:	f000 81cb 	beq.w	80035d8 <HAL_GPIO_Init+0x420>
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	4a83      	ldr	r2, [pc, #524]	; (8003454 <HAL_GPIO_Init+0x29c>)
 8003248:	4293      	cmp	r3, r2
 800324a:	f000 81c5 	beq.w	80035d8 <HAL_GPIO_Init+0x420>
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	4a81      	ldr	r2, [pc, #516]	; (8003458 <HAL_GPIO_Init+0x2a0>)
 8003254:	4293      	cmp	r3, r2
 8003256:	f000 81bf 	beq.w	80035d8 <HAL_GPIO_Init+0x420>
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	4a7f      	ldr	r2, [pc, #508]	; (800345c <HAL_GPIO_Init+0x2a4>)
 8003260:	4293      	cmp	r3, r2
 8003262:	f000 81b9 	beq.w	80035d8 <HAL_GPIO_Init+0x420>
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	4a7d      	ldr	r2, [pc, #500]	; (8003460 <HAL_GPIO_Init+0x2a8>)
 800326c:	4293      	cmp	r3, r2
 800326e:	f000 81b3 	beq.w	80035d8 <HAL_GPIO_Init+0x420>
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	4a7b      	ldr	r2, [pc, #492]	; (8003464 <HAL_GPIO_Init+0x2ac>)
 8003278:	4293      	cmp	r3, r2
 800327a:	f000 81ad 	beq.w	80035d8 <HAL_GPIO_Init+0x420>
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	4a79      	ldr	r2, [pc, #484]	; (8003468 <HAL_GPIO_Init+0x2b0>)
 8003284:	4293      	cmp	r3, r2
 8003286:	f000 81a7 	beq.w	80035d8 <HAL_GPIO_Init+0x420>
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	2b03      	cmp	r3, #3
 8003290:	f000 81a2 	beq.w	80035d8 <HAL_GPIO_Init+0x420>
 8003294:	21bf      	movs	r1, #191	; 0xbf
 8003296:	486e      	ldr	r0, [pc, #440]	; (8003450 <HAL_GPIO_Init+0x298>)
 8003298:	f7fe fac4 	bl	8001824 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800329c:	e19c      	b.n	80035d8 <HAL_GPIO_Init+0x420>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800329e:	2201      	movs	r2, #1
 80032a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a2:	fa02 f303 	lsl.w	r3, r2, r3
 80032a6:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	69fa      	ldr	r2, [r7, #28]
 80032ae:	4013      	ands	r3, r2
 80032b0:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80032b2:	69ba      	ldr	r2, [r7, #24]
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	f040 818b 	bne.w	80035d2 <HAL_GPIO_Init+0x41a>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a60      	ldr	r2, [pc, #384]	; (8003440 <HAL_GPIO_Init+0x288>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d00f      	beq.n	80032e4 <HAL_GPIO_Init+0x12c>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a5f      	ldr	r2, [pc, #380]	; (8003444 <HAL_GPIO_Init+0x28c>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d00b      	beq.n	80032e4 <HAL_GPIO_Init+0x12c>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a5e      	ldr	r2, [pc, #376]	; (8003448 <HAL_GPIO_Init+0x290>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d007      	beq.n	80032e4 <HAL_GPIO_Init+0x12c>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a5d      	ldr	r2, [pc, #372]	; (800344c <HAL_GPIO_Init+0x294>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d003      	beq.n	80032e4 <HAL_GPIO_Init+0x12c>
 80032dc:	21cd      	movs	r1, #205	; 0xcd
 80032de:	485c      	ldr	r0, [pc, #368]	; (8003450 <HAL_GPIO_Init+0x298>)
 80032e0:	f7fe faa0 	bl	8001824 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	2b12      	cmp	r3, #18
 80032ea:	d065      	beq.n	80033b8 <HAL_GPIO_Init+0x200>
 80032ec:	2b12      	cmp	r3, #18
 80032ee:	d80e      	bhi.n	800330e <HAL_GPIO_Init+0x156>
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d04c      	beq.n	800338e <HAL_GPIO_Init+0x1d6>
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d804      	bhi.n	8003302 <HAL_GPIO_Init+0x14a>
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d072      	beq.n	80033e2 <HAL_GPIO_Init+0x22a>
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d01d      	beq.n	800333c <HAL_GPIO_Init+0x184>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003300:	e099      	b.n	8003436 <HAL_GPIO_Init+0x27e>
      switch (GPIO_Init->Mode)
 8003302:	2b03      	cmp	r3, #3
 8003304:	f000 8094 	beq.w	8003430 <HAL_GPIO_Init+0x278>
 8003308:	2b11      	cmp	r3, #17
 800330a:	d02b      	beq.n	8003364 <HAL_GPIO_Init+0x1ac>
          break;
 800330c:	e093      	b.n	8003436 <HAL_GPIO_Init+0x27e>
      switch (GPIO_Init->Mode)
 800330e:	4a52      	ldr	r2, [pc, #328]	; (8003458 <HAL_GPIO_Init+0x2a0>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d066      	beq.n	80033e2 <HAL_GPIO_Init+0x22a>
 8003314:	4a50      	ldr	r2, [pc, #320]	; (8003458 <HAL_GPIO_Init+0x2a0>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d806      	bhi.n	8003328 <HAL_GPIO_Init+0x170>
 800331a:	4a4e      	ldr	r2, [pc, #312]	; (8003454 <HAL_GPIO_Init+0x29c>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d060      	beq.n	80033e2 <HAL_GPIO_Init+0x22a>
 8003320:	4a4f      	ldr	r2, [pc, #316]	; (8003460 <HAL_GPIO_Init+0x2a8>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d05d      	beq.n	80033e2 <HAL_GPIO_Init+0x22a>
          break;
 8003326:	e086      	b.n	8003436 <HAL_GPIO_Init+0x27e>
      switch (GPIO_Init->Mode)
 8003328:	4a4c      	ldr	r2, [pc, #304]	; (800345c <HAL_GPIO_Init+0x2a4>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d059      	beq.n	80033e2 <HAL_GPIO_Init+0x22a>
 800332e:	4a4e      	ldr	r2, [pc, #312]	; (8003468 <HAL_GPIO_Init+0x2b0>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d056      	beq.n	80033e2 <HAL_GPIO_Init+0x22a>
 8003334:	4a4b      	ldr	r2, [pc, #300]	; (8003464 <HAL_GPIO_Init+0x2ac>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d053      	beq.n	80033e2 <HAL_GPIO_Init+0x22a>
          break;
 800333a:	e07c      	b.n	8003436 <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	2b02      	cmp	r3, #2
 8003342:	d00b      	beq.n	800335c <HAL_GPIO_Init+0x1a4>
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d007      	beq.n	800335c <HAL_GPIO_Init+0x1a4>
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	2b03      	cmp	r3, #3
 8003352:	d003      	beq.n	800335c <HAL_GPIO_Init+0x1a4>
 8003354:	21d5      	movs	r1, #213	; 0xd5
 8003356:	483e      	ldr	r0, [pc, #248]	; (8003450 <HAL_GPIO_Init+0x298>)
 8003358:	f7fe fa64 	bl	8001824 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	623b      	str	r3, [r7, #32]
          break;
 8003362:	e068      	b.n	8003436 <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	2b02      	cmp	r3, #2
 800336a:	d00b      	beq.n	8003384 <HAL_GPIO_Init+0x1cc>
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d007      	beq.n	8003384 <HAL_GPIO_Init+0x1cc>
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	2b03      	cmp	r3, #3
 800337a:	d003      	beq.n	8003384 <HAL_GPIO_Init+0x1cc>
 800337c:	21dc      	movs	r1, #220	; 0xdc
 800337e:	4834      	ldr	r0, [pc, #208]	; (8003450 <HAL_GPIO_Init+0x298>)
 8003380:	f7fe fa50 	bl	8001824 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	3304      	adds	r3, #4
 800338a:	623b      	str	r3, [r7, #32]
          break;
 800338c:	e053      	b.n	8003436 <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	2b02      	cmp	r3, #2
 8003394:	d00b      	beq.n	80033ae <HAL_GPIO_Init+0x1f6>
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d007      	beq.n	80033ae <HAL_GPIO_Init+0x1f6>
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	2b03      	cmp	r3, #3
 80033a4:	d003      	beq.n	80033ae <HAL_GPIO_Init+0x1f6>
 80033a6:	21e3      	movs	r1, #227	; 0xe3
 80033a8:	4829      	ldr	r0, [pc, #164]	; (8003450 <HAL_GPIO_Init+0x298>)
 80033aa:	f7fe fa3b 	bl	8001824 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	3308      	adds	r3, #8
 80033b4:	623b      	str	r3, [r7, #32]
          break;
 80033b6:	e03e      	b.n	8003436 <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d00b      	beq.n	80033d8 <HAL_GPIO_Init+0x220>
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d007      	beq.n	80033d8 <HAL_GPIO_Init+0x220>
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	2b03      	cmp	r3, #3
 80033ce:	d003      	beq.n	80033d8 <HAL_GPIO_Init+0x220>
 80033d0:	21ea      	movs	r1, #234	; 0xea
 80033d2:	481f      	ldr	r0, [pc, #124]	; (8003450 <HAL_GPIO_Init+0x298>)
 80033d4:	f7fe fa26 	bl	8001824 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	330c      	adds	r3, #12
 80033de:	623b      	str	r3, [r7, #32]
          break;
 80033e0:	e029      	b.n	8003436 <HAL_GPIO_Init+0x27e>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00b      	beq.n	8003402 <HAL_GPIO_Init+0x24a>
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d007      	beq.n	8003402 <HAL_GPIO_Init+0x24a>
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d003      	beq.n	8003402 <HAL_GPIO_Init+0x24a>
 80033fa:	21f7      	movs	r1, #247	; 0xf7
 80033fc:	4814      	ldr	r0, [pc, #80]	; (8003450 <HAL_GPIO_Init+0x298>)
 80033fe:	f7fe fa11 	bl	8001824 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d102      	bne.n	8003410 <HAL_GPIO_Init+0x258>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800340a:	2304      	movs	r3, #4
 800340c:	623b      	str	r3, [r7, #32]
          break;
 800340e:	e012      	b.n	8003436 <HAL_GPIO_Init+0x27e>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d105      	bne.n	8003424 <HAL_GPIO_Init+0x26c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003418:	2308      	movs	r3, #8
 800341a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	69fa      	ldr	r2, [r7, #28]
 8003420:	611a      	str	r2, [r3, #16]
          break;
 8003422:	e008      	b.n	8003436 <HAL_GPIO_Init+0x27e>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003424:	2308      	movs	r3, #8
 8003426:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	69fa      	ldr	r2, [r7, #28]
 800342c:	615a      	str	r2, [r3, #20]
          break;
 800342e:	e002      	b.n	8003436 <HAL_GPIO_Init+0x27e>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003430:	2300      	movs	r3, #0
 8003432:	623b      	str	r3, [r7, #32]
          break;
 8003434:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	2bff      	cmp	r3, #255	; 0xff
 800343a:	d817      	bhi.n	800346c <HAL_GPIO_Init+0x2b4>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	e017      	b.n	8003470 <HAL_GPIO_Init+0x2b8>
 8003440:	40010800 	.word	0x40010800
 8003444:	40010c00 	.word	0x40010c00
 8003448:	40011000 	.word	0x40011000
 800344c:	40011400 	.word	0x40011400
 8003450:	08007258 	.word	0x08007258
 8003454:	10110000 	.word	0x10110000
 8003458:	10210000 	.word	0x10210000
 800345c:	10310000 	.word	0x10310000
 8003460:	10120000 	.word	0x10120000
 8003464:	10220000 	.word	0x10220000
 8003468:	10320000 	.word	0x10320000
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	3304      	adds	r3, #4
 8003470:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	2bff      	cmp	r3, #255	; 0xff
 8003476:	d802      	bhi.n	800347e <HAL_GPIO_Init+0x2c6>
 8003478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	e002      	b.n	8003484 <HAL_GPIO_Init+0x2cc>
 800347e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003480:	3b08      	subs	r3, #8
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	210f      	movs	r1, #15
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	fa01 f303 	lsl.w	r3, r1, r3
 8003492:	43db      	mvns	r3, r3
 8003494:	401a      	ands	r2, r3
 8003496:	6a39      	ldr	r1, [r7, #32]
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	fa01 f303 	lsl.w	r3, r1, r3
 800349e:	431a      	orrs	r2, r3
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 8090 	beq.w	80035d2 <HAL_GPIO_Init+0x41a>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80034b2:	4b4f      	ldr	r3, [pc, #316]	; (80035f0 <HAL_GPIO_Init+0x438>)
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	4a4e      	ldr	r2, [pc, #312]	; (80035f0 <HAL_GPIO_Init+0x438>)
 80034b8:	f043 0301 	orr.w	r3, r3, #1
 80034bc:	6193      	str	r3, [r2, #24]
 80034be:	4b4c      	ldr	r3, [pc, #304]	; (80035f0 <HAL_GPIO_Init+0x438>)
 80034c0:	699b      	ldr	r3, [r3, #24]
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	60bb      	str	r3, [r7, #8]
 80034c8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80034ca:	4a4a      	ldr	r2, [pc, #296]	; (80035f4 <HAL_GPIO_Init+0x43c>)
 80034cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ce:	089b      	lsrs	r3, r3, #2
 80034d0:	3302      	adds	r3, #2
 80034d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034d6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80034d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034da:	f003 0303 	and.w	r3, r3, #3
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	220f      	movs	r2, #15
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	43db      	mvns	r3, r3
 80034e8:	68fa      	ldr	r2, [r7, #12]
 80034ea:	4013      	ands	r3, r2
 80034ec:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a41      	ldr	r2, [pc, #260]	; (80035f8 <HAL_GPIO_Init+0x440>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d00d      	beq.n	8003512 <HAL_GPIO_Init+0x35a>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a40      	ldr	r2, [pc, #256]	; (80035fc <HAL_GPIO_Init+0x444>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d007      	beq.n	800350e <HAL_GPIO_Init+0x356>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a3f      	ldr	r2, [pc, #252]	; (8003600 <HAL_GPIO_Init+0x448>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d101      	bne.n	800350a <HAL_GPIO_Init+0x352>
 8003506:	2302      	movs	r3, #2
 8003508:	e004      	b.n	8003514 <HAL_GPIO_Init+0x35c>
 800350a:	2303      	movs	r3, #3
 800350c:	e002      	b.n	8003514 <HAL_GPIO_Init+0x35c>
 800350e:	2301      	movs	r3, #1
 8003510:	e000      	b.n	8003514 <HAL_GPIO_Init+0x35c>
 8003512:	2300      	movs	r3, #0
 8003514:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003516:	f002 0203 	and.w	r2, r2, #3
 800351a:	0092      	lsls	r2, r2, #2
 800351c:	4093      	lsls	r3, r2
 800351e:	68fa      	ldr	r2, [r7, #12]
 8003520:	4313      	orrs	r3, r2
 8003522:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003524:	4933      	ldr	r1, [pc, #204]	; (80035f4 <HAL_GPIO_Init+0x43c>)
 8003526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003528:	089b      	lsrs	r3, r3, #2
 800352a:	3302      	adds	r3, #2
 800352c:	68fa      	ldr	r2, [r7, #12]
 800352e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d006      	beq.n	800354c <HAL_GPIO_Init+0x394>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800353e:	4b31      	ldr	r3, [pc, #196]	; (8003604 <HAL_GPIO_Init+0x44c>)
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	4930      	ldr	r1, [pc, #192]	; (8003604 <HAL_GPIO_Init+0x44c>)
 8003544:	69bb      	ldr	r3, [r7, #24]
 8003546:	4313      	orrs	r3, r2
 8003548:	600b      	str	r3, [r1, #0]
 800354a:	e006      	b.n	800355a <HAL_GPIO_Init+0x3a2>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800354c:	4b2d      	ldr	r3, [pc, #180]	; (8003604 <HAL_GPIO_Init+0x44c>)
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	43db      	mvns	r3, r3
 8003554:	492b      	ldr	r1, [pc, #172]	; (8003604 <HAL_GPIO_Init+0x44c>)
 8003556:	4013      	ands	r3, r2
 8003558:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d006      	beq.n	8003574 <HAL_GPIO_Init+0x3bc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003566:	4b27      	ldr	r3, [pc, #156]	; (8003604 <HAL_GPIO_Init+0x44c>)
 8003568:	685a      	ldr	r2, [r3, #4]
 800356a:	4926      	ldr	r1, [pc, #152]	; (8003604 <HAL_GPIO_Init+0x44c>)
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	4313      	orrs	r3, r2
 8003570:	604b      	str	r3, [r1, #4]
 8003572:	e006      	b.n	8003582 <HAL_GPIO_Init+0x3ca>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003574:	4b23      	ldr	r3, [pc, #140]	; (8003604 <HAL_GPIO_Init+0x44c>)
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	43db      	mvns	r3, r3
 800357c:	4921      	ldr	r1, [pc, #132]	; (8003604 <HAL_GPIO_Init+0x44c>)
 800357e:	4013      	ands	r3, r2
 8003580:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d006      	beq.n	800359c <HAL_GPIO_Init+0x3e4>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800358e:	4b1d      	ldr	r3, [pc, #116]	; (8003604 <HAL_GPIO_Init+0x44c>)
 8003590:	689a      	ldr	r2, [r3, #8]
 8003592:	491c      	ldr	r1, [pc, #112]	; (8003604 <HAL_GPIO_Init+0x44c>)
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	4313      	orrs	r3, r2
 8003598:	608b      	str	r3, [r1, #8]
 800359a:	e006      	b.n	80035aa <HAL_GPIO_Init+0x3f2>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800359c:	4b19      	ldr	r3, [pc, #100]	; (8003604 <HAL_GPIO_Init+0x44c>)
 800359e:	689a      	ldr	r2, [r3, #8]
 80035a0:	69bb      	ldr	r3, [r7, #24]
 80035a2:	43db      	mvns	r3, r3
 80035a4:	4917      	ldr	r1, [pc, #92]	; (8003604 <HAL_GPIO_Init+0x44c>)
 80035a6:	4013      	ands	r3, r2
 80035a8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d006      	beq.n	80035c4 <HAL_GPIO_Init+0x40c>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80035b6:	4b13      	ldr	r3, [pc, #76]	; (8003604 <HAL_GPIO_Init+0x44c>)
 80035b8:	68da      	ldr	r2, [r3, #12]
 80035ba:	4912      	ldr	r1, [pc, #72]	; (8003604 <HAL_GPIO_Init+0x44c>)
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	4313      	orrs	r3, r2
 80035c0:	60cb      	str	r3, [r1, #12]
 80035c2:	e006      	b.n	80035d2 <HAL_GPIO_Init+0x41a>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80035c4:	4b0f      	ldr	r3, [pc, #60]	; (8003604 <HAL_GPIO_Init+0x44c>)
 80035c6:	68da      	ldr	r2, [r3, #12]
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	43db      	mvns	r3, r3
 80035cc:	490d      	ldr	r1, [pc, #52]	; (8003604 <HAL_GPIO_Init+0x44c>)
 80035ce:	4013      	ands	r3, r2
 80035d0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80035d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d4:	3301      	adds	r3, #1
 80035d6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035de:	fa22 f303 	lsr.w	r3, r2, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	f47f ae5b 	bne.w	800329e <HAL_GPIO_Init+0xe6>
  }
}
 80035e8:	bf00      	nop
 80035ea:	3728      	adds	r7, #40	; 0x28
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	40021000 	.word	0x40021000
 80035f4:	40010000 	.word	0x40010000
 80035f8:	40010800 	.word	0x40010800
 80035fc:	40010c00 	.word	0x40010c00
 8003600:	40011000 	.word	0x40011000
 8003604:	40010400 	.word	0x40010400

08003608 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	460b      	mov	r3, r1
 8003612:	807b      	strh	r3, [r7, #2]
 8003614:	4613      	mov	r3, r2
 8003616:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003618:	887b      	ldrh	r3, [r7, #2]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d004      	beq.n	8003628 <HAL_GPIO_WritePin+0x20>
 800361e:	887b      	ldrh	r3, [r7, #2]
 8003620:	0c1b      	lsrs	r3, r3, #16
 8003622:	041b      	lsls	r3, r3, #16
 8003624:	2b00      	cmp	r3, #0
 8003626:	d004      	beq.n	8003632 <HAL_GPIO_WritePin+0x2a>
 8003628:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 800362c:	480e      	ldr	r0, [pc, #56]	; (8003668 <HAL_GPIO_WritePin+0x60>)
 800362e:	f7fe f8f9 	bl	8001824 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003632:	787b      	ldrb	r3, [r7, #1]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d007      	beq.n	8003648 <HAL_GPIO_WritePin+0x40>
 8003638:	787b      	ldrb	r3, [r7, #1]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d004      	beq.n	8003648 <HAL_GPIO_WritePin+0x40>
 800363e:	f240 11d5 	movw	r1, #469	; 0x1d5
 8003642:	4809      	ldr	r0, [pc, #36]	; (8003668 <HAL_GPIO_WritePin+0x60>)
 8003644:	f7fe f8ee 	bl	8001824 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8003648:	787b      	ldrb	r3, [r7, #1]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d003      	beq.n	8003656 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800364e:	887a      	ldrh	r2, [r7, #2]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003654:	e003      	b.n	800365e <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003656:	887b      	ldrh	r3, [r7, #2]
 8003658:	041a      	lsls	r2, r3, #16
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	611a      	str	r2, [r3, #16]
}
 800365e:	bf00      	nop
 8003660:	3708      	adds	r7, #8
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	08007258 	.word	0x08007258

0800366c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	460b      	mov	r3, r1
 8003676:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003678:	887b      	ldrh	r3, [r7, #2]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d004      	beq.n	8003688 <HAL_GPIO_TogglePin+0x1c>
 800367e:	887b      	ldrh	r3, [r7, #2]
 8003680:	0c1b      	lsrs	r3, r3, #16
 8003682:	041b      	lsls	r3, r3, #16
 8003684:	2b00      	cmp	r3, #0
 8003686:	d004      	beq.n	8003692 <HAL_GPIO_TogglePin+0x26>
 8003688:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
 800368c:	4809      	ldr	r0, [pc, #36]	; (80036b4 <HAL_GPIO_TogglePin+0x48>)
 800368e:	f7fe f8c9 	bl	8001824 <assert_failed>

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	68da      	ldr	r2, [r3, #12]
 8003696:	887b      	ldrh	r3, [r7, #2]
 8003698:	4013      	ands	r3, r2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d003      	beq.n	80036a6 <HAL_GPIO_TogglePin+0x3a>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800369e:	887a      	ldrh	r2, [r7, #2]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80036a4:	e002      	b.n	80036ac <HAL_GPIO_TogglePin+0x40>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80036a6:	887a      	ldrh	r2, [r7, #2]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	611a      	str	r2, [r3, #16]
}
 80036ac:	bf00      	nop
 80036ae:	3708      	adds	r7, #8
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	08007258 	.word	0x08007258

080036b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e193      	b.n	80039f2 <HAL_I2C_Init+0x33a>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a95      	ldr	r2, [pc, #596]	; (8003924 <HAL_I2C_Init+0x26c>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d004      	beq.n	80036de <HAL_I2C_Init+0x26>
 80036d4:	f240 11cd 	movw	r1, #461	; 0x1cd
 80036d8:	4893      	ldr	r0, [pc, #588]	; (8003928 <HAL_I2C_Init+0x270>)
 80036da:	f7fe f8a3 	bl	8001824 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d004      	beq.n	80036f0 <HAL_I2C_Init+0x38>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	4a90      	ldr	r2, [pc, #576]	; (800392c <HAL_I2C_Init+0x274>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d904      	bls.n	80036fa <HAL_I2C_Init+0x42>
 80036f0:	f44f 71e7 	mov.w	r1, #462	; 0x1ce
 80036f4:	488c      	ldr	r0, [pc, #560]	; (8003928 <HAL_I2C_Init+0x270>)
 80036f6:	f7fe f895 	bl	8001824 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d009      	beq.n	8003716 <HAL_I2C_Init+0x5e>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800370a:	d004      	beq.n	8003716 <HAL_I2C_Init+0x5e>
 800370c:	f240 11cf 	movw	r1, #463	; 0x1cf
 8003710:	4885      	ldr	r0, [pc, #532]	; (8003928 <HAL_I2C_Init+0x270>)
 8003712:	f7fe f887 	bl	8001824 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800371e:	f023 0303 	bic.w	r3, r3, #3
 8003722:	2b00      	cmp	r3, #0
 8003724:	d004      	beq.n	8003730 <HAL_I2C_Init+0x78>
 8003726:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 800372a:	487f      	ldr	r0, [pc, #508]	; (8003928 <HAL_I2C_Init+0x270>)
 800372c:	f7fe f87a 	bl	8001824 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	691b      	ldr	r3, [r3, #16]
 8003734:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003738:	d009      	beq.n	800374e <HAL_I2C_Init+0x96>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	691b      	ldr	r3, [r3, #16]
 800373e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003742:	d004      	beq.n	800374e <HAL_I2C_Init+0x96>
 8003744:	f240 11d1 	movw	r1, #465	; 0x1d1
 8003748:	4877      	ldr	r0, [pc, #476]	; (8003928 <HAL_I2C_Init+0x270>)
 800374a:	f7fe f86b 	bl	8001824 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	695b      	ldr	r3, [r3, #20]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d008      	beq.n	8003768 <HAL_I2C_Init+0xb0>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d004      	beq.n	8003768 <HAL_I2C_Init+0xb0>
 800375e:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
 8003762:	4871      	ldr	r0, [pc, #452]	; (8003928 <HAL_I2C_Init+0x270>)
 8003764:	f7fe f85e 	bl	8001824 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8003770:	2b00      	cmp	r3, #0
 8003772:	d004      	beq.n	800377e <HAL_I2C_Init+0xc6>
 8003774:	f240 11d3 	movw	r1, #467	; 0x1d3
 8003778:	486b      	ldr	r0, [pc, #428]	; (8003928 <HAL_I2C_Init+0x270>)
 800377a:	f7fe f853 	bl	8001824 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	69db      	ldr	r3, [r3, #28]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d008      	beq.n	8003798 <HAL_I2C_Init+0xe0>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	69db      	ldr	r3, [r3, #28]
 800378a:	2b40      	cmp	r3, #64	; 0x40
 800378c:	d004      	beq.n	8003798 <HAL_I2C_Init+0xe0>
 800378e:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8003792:	4865      	ldr	r0, [pc, #404]	; (8003928 <HAL_I2C_Init+0x270>)
 8003794:	f7fe f846 	bl	8001824 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6a1b      	ldr	r3, [r3, #32]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d008      	beq.n	80037b2 <HAL_I2C_Init+0xfa>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6a1b      	ldr	r3, [r3, #32]
 80037a4:	2b80      	cmp	r3, #128	; 0x80
 80037a6:	d004      	beq.n	80037b2 <HAL_I2C_Init+0xfa>
 80037a8:	f240 11d5 	movw	r1, #469	; 0x1d5
 80037ac:	485e      	ldr	r0, [pc, #376]	; (8003928 <HAL_I2C_Init+0x270>)
 80037ae:	f7fe f839 	bl	8001824 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d106      	bne.n	80037cc <HAL_I2C_Init+0x114>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f7fd fde2 	bl	8001390 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2224      	movs	r2, #36	; 0x24
 80037d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 0201 	bic.w	r2, r2, #1
 80037e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037e4:	f002 fa56 	bl	8005c94 <HAL_RCC_GetPCLK1Freq>
 80037e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	4a50      	ldr	r2, [pc, #320]	; (8003930 <HAL_I2C_Init+0x278>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d807      	bhi.n	8003804 <HAL_I2C_Init+0x14c>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	4a4f      	ldr	r2, [pc, #316]	; (8003934 <HAL_I2C_Init+0x27c>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	bf94      	ite	ls
 80037fc:	2301      	movls	r3, #1
 80037fe:	2300      	movhi	r3, #0
 8003800:	b2db      	uxtb	r3, r3
 8003802:	e006      	b.n	8003812 <HAL_I2C_Init+0x15a>
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	4a4c      	ldr	r2, [pc, #304]	; (8003938 <HAL_I2C_Init+0x280>)
 8003808:	4293      	cmp	r3, r2
 800380a:	bf94      	ite	ls
 800380c:	2301      	movls	r3, #1
 800380e:	2300      	movhi	r3, #0
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <HAL_I2C_Init+0x162>
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e0eb      	b.n	80039f2 <HAL_I2C_Init+0x33a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	4a47      	ldr	r2, [pc, #284]	; (800393c <HAL_I2C_Init+0x284>)
 800381e:	fba2 2303 	umull	r2, r3, r2, r3
 8003822:	0c9b      	lsrs	r3, r3, #18
 8003824:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68ba      	ldr	r2, [r7, #8]
 8003836:	430a      	orrs	r2, r1
 8003838:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6a1b      	ldr	r3, [r3, #32]
 8003840:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	4a39      	ldr	r2, [pc, #228]	; (8003930 <HAL_I2C_Init+0x278>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d802      	bhi.n	8003854 <HAL_I2C_Init+0x19c>
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	3301      	adds	r3, #1
 8003852:	e009      	b.n	8003868 <HAL_I2C_Init+0x1b0>
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800385a:	fb02 f303 	mul.w	r3, r2, r3
 800385e:	4a38      	ldr	r2, [pc, #224]	; (8003940 <HAL_I2C_Init+0x288>)
 8003860:	fba2 2303 	umull	r2, r3, r2, r3
 8003864:	099b      	lsrs	r3, r3, #6
 8003866:	3301      	adds	r3, #1
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	6812      	ldr	r2, [r2, #0]
 800386c:	430b      	orrs	r3, r1
 800386e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	69db      	ldr	r3, [r3, #28]
 8003876:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800387a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	492b      	ldr	r1, [pc, #172]	; (8003930 <HAL_I2C_Init+0x278>)
 8003884:	428b      	cmp	r3, r1
 8003886:	d80d      	bhi.n	80038a4 <HAL_I2C_Init+0x1ec>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	1e59      	subs	r1, r3, #1
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	005b      	lsls	r3, r3, #1
 8003892:	fbb1 f3f3 	udiv	r3, r1, r3
 8003896:	3301      	adds	r3, #1
 8003898:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800389c:	2b04      	cmp	r3, #4
 800389e:	bf38      	it	cc
 80038a0:	2304      	movcc	r3, #4
 80038a2:	e05f      	b.n	8003964 <HAL_I2C_Init+0x2ac>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d111      	bne.n	80038d0 <HAL_I2C_Init+0x218>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	1e58      	subs	r0, r3, #1
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6859      	ldr	r1, [r3, #4]
 80038b4:	460b      	mov	r3, r1
 80038b6:	005b      	lsls	r3, r3, #1
 80038b8:	440b      	add	r3, r1
 80038ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80038be:	3301      	adds	r3, #1
 80038c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	bf0c      	ite	eq
 80038c8:	2301      	moveq	r3, #1
 80038ca:	2300      	movne	r3, #0
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	e012      	b.n	80038f6 <HAL_I2C_Init+0x23e>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	1e58      	subs	r0, r3, #1
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6859      	ldr	r1, [r3, #4]
 80038d8:	460b      	mov	r3, r1
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	440b      	add	r3, r1
 80038de:	0099      	lsls	r1, r3, #2
 80038e0:	440b      	add	r3, r1
 80038e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038e6:	3301      	adds	r3, #1
 80038e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	bf0c      	ite	eq
 80038f0:	2301      	moveq	r3, #1
 80038f2:	2300      	movne	r3, #0
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <HAL_I2C_Init+0x246>
 80038fa:	2301      	movs	r3, #1
 80038fc:	e032      	b.n	8003964 <HAL_I2C_Init+0x2ac>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d11e      	bne.n	8003944 <HAL_I2C_Init+0x28c>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	1e58      	subs	r0, r3, #1
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6859      	ldr	r1, [r3, #4]
 800390e:	460b      	mov	r3, r1
 8003910:	005b      	lsls	r3, r3, #1
 8003912:	440b      	add	r3, r1
 8003914:	fbb0 f3f3 	udiv	r3, r0, r3
 8003918:	3301      	adds	r3, #1
 800391a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800391e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003922:	e01f      	b.n	8003964 <HAL_I2C_Init+0x2ac>
 8003924:	40005400 	.word	0x40005400
 8003928:	08007294 	.word	0x08007294
 800392c:	00061a80 	.word	0x00061a80
 8003930:	000186a0 	.word	0x000186a0
 8003934:	001e847f 	.word	0x001e847f
 8003938:	003d08ff 	.word	0x003d08ff
 800393c:	431bde83 	.word	0x431bde83
 8003940:	10624dd3 	.word	0x10624dd3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	1e58      	subs	r0, r3, #1
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6859      	ldr	r1, [r3, #4]
 800394c:	460b      	mov	r3, r1
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	440b      	add	r3, r1
 8003952:	0099      	lsls	r1, r3, #2
 8003954:	440b      	add	r3, r1
 8003956:	fbb0 f3f3 	udiv	r3, r0, r3
 800395a:	3301      	adds	r3, #1
 800395c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003960:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003964:	6879      	ldr	r1, [r7, #4]
 8003966:	6809      	ldr	r1, [r1, #0]
 8003968:	4313      	orrs	r3, r2
 800396a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	69da      	ldr	r2, [r3, #28]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	431a      	orrs	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	430a      	orrs	r2, r1
 8003986:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003992:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	6911      	ldr	r1, [r2, #16]
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	68d2      	ldr	r2, [r2, #12]
 800399e:	4311      	orrs	r1, r2
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	6812      	ldr	r2, [r2, #0]
 80039a4:	430b      	orrs	r3, r1
 80039a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	695a      	ldr	r2, [r3, #20]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	431a      	orrs	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	430a      	orrs	r2, r1
 80039c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f042 0201 	orr.w	r2, r2, #1
 80039d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2220      	movs	r2, #32
 80039de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3710      	adds	r7, #16
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop

080039fc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b088      	sub	sp, #32
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003a04:	2300      	movs	r3, #0
 8003a06:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a14:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a1c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a24:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003a26:	7bfb      	ldrb	r3, [r7, #15]
 8003a28:	2b10      	cmp	r3, #16
 8003a2a:	d003      	beq.n	8003a34 <HAL_I2C_EV_IRQHandler+0x38>
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
 8003a2e:	2b40      	cmp	r3, #64	; 0x40
 8003a30:	f040 80b6 	bne.w	8003ba0 <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d10d      	bne.n	8003a6a <HAL_I2C_EV_IRQHandler+0x6e>
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003a54:	d003      	beq.n	8003a5e <HAL_I2C_EV_IRQHandler+0x62>
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003a5c:	d101      	bne.n	8003a62 <HAL_I2C_EV_IRQHandler+0x66>
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e000      	b.n	8003a64 <HAL_I2C_EV_IRQHandler+0x68>
 8003a62:	2300      	movs	r3, #0
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	f000 8127 	beq.w	8003cb8 <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	f003 0301 	and.w	r3, r3, #1
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d00c      	beq.n	8003a8e <HAL_I2C_EV_IRQHandler+0x92>
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	0a5b      	lsrs	r3, r3, #9
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d006      	beq.n	8003a8e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f001 fb74 	bl	800516e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f000 fd03 	bl	8004492 <I2C_Master_SB>
 8003a8c:	e087      	b.n	8003b9e <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	08db      	lsrs	r3, r3, #3
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d009      	beq.n	8003aae <HAL_I2C_EV_IRQHandler+0xb2>
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	0a5b      	lsrs	r3, r3, #9
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d003      	beq.n	8003aae <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 fd78 	bl	800459c <I2C_Master_ADD10>
 8003aac:	e077      	b.n	8003b9e <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	085b      	lsrs	r3, r3, #1
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d009      	beq.n	8003ace <HAL_I2C_EV_IRQHandler+0xd2>
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	0a5b      	lsrs	r3, r3, #9
 8003abe:	f003 0301 	and.w	r3, r3, #1
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d003      	beq.n	8003ace <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f000 fd91 	bl	80045ee <I2C_Master_ADDR>
 8003acc:	e067      	b.n	8003b9e <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	089b      	lsrs	r3, r3, #2
 8003ad2:	f003 0301 	and.w	r3, r3, #1
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d030      	beq.n	8003b3c <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ae4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ae8:	f000 80e8 	beq.w	8003cbc <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	09db      	lsrs	r3, r3, #7
 8003af0:	f003 0301 	and.w	r3, r3, #1
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00f      	beq.n	8003b18 <HAL_I2C_EV_IRQHandler+0x11c>
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	0a9b      	lsrs	r3, r3, #10
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d009      	beq.n	8003b18 <HAL_I2C_EV_IRQHandler+0x11c>
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	089b      	lsrs	r3, r3, #2
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d103      	bne.n	8003b18 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 f9e4 	bl	8003ede <I2C_MasterTransmit_TXE>
 8003b16:	e042      	b.n	8003b9e <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	089b      	lsrs	r3, r3, #2
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 80cb 	beq.w	8003cbc <HAL_I2C_EV_IRQHandler+0x2c0>
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	0a5b      	lsrs	r3, r3, #9
 8003b2a:	f003 0301 	and.w	r3, r3, #1
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	f000 80c4 	beq.w	8003cbc <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 faca 	bl	80040ce <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b3a:	e0bf      	b.n	8003cbc <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b4a:	f000 80b7 	beq.w	8003cbc <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	099b      	lsrs	r3, r3, #6
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00f      	beq.n	8003b7a <HAL_I2C_EV_IRQHandler+0x17e>
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	0a9b      	lsrs	r3, r3, #10
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d009      	beq.n	8003b7a <HAL_I2C_EV_IRQHandler+0x17e>
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	089b      	lsrs	r3, r3, #2
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d103      	bne.n	8003b7a <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 fb21 	bl	80041ba <I2C_MasterReceive_RXNE>
 8003b78:	e011      	b.n	8003b9e <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	089b      	lsrs	r3, r3, #2
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	f000 809a 	beq.w	8003cbc <HAL_I2C_EV_IRQHandler+0x2c0>
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	0a5b      	lsrs	r3, r3, #9
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f000 8093 	beq.w	8003cbc <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 fb91 	bl	80042be <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b9c:	e08e      	b.n	8003cbc <HAL_I2C_EV_IRQHandler+0x2c0>
 8003b9e:	e08d      	b.n	8003cbc <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d004      	beq.n	8003bb2 <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	695b      	ldr	r3, [r3, #20]
 8003bae:	61fb      	str	r3, [r7, #28]
 8003bb0:	e007      	b.n	8003bc2 <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	695b      	ldr	r3, [r3, #20]
 8003bc0:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bc2:	69fb      	ldr	r3, [r7, #28]
 8003bc4:	085b      	lsrs	r3, r3, #1
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d012      	beq.n	8003bf4 <HAL_I2C_EV_IRQHandler+0x1f8>
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	0a5b      	lsrs	r3, r3, #9
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d00c      	beq.n	8003bf4 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003bea:	69b9      	ldr	r1, [r7, #24]
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f000 ff55 	bl	8004a9c <I2C_Slave_ADDR>
 8003bf2:	e066      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	091b      	lsrs	r3, r3, #4
 8003bf8:	f003 0301 	and.w	r3, r3, #1
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d009      	beq.n	8003c14 <HAL_I2C_EV_IRQHandler+0x218>
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	0a5b      	lsrs	r3, r3, #9
 8003c04:	f003 0301 	and.w	r3, r3, #1
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d003      	beq.n	8003c14 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 ff89 	bl	8004b24 <I2C_Slave_STOPF>
 8003c12:	e056      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003c14:	7bbb      	ldrb	r3, [r7, #14]
 8003c16:	2b21      	cmp	r3, #33	; 0x21
 8003c18:	d002      	beq.n	8003c20 <HAL_I2C_EV_IRQHandler+0x224>
 8003c1a:	7bbb      	ldrb	r3, [r7, #14]
 8003c1c:	2b29      	cmp	r3, #41	; 0x29
 8003c1e:	d125      	bne.n	8003c6c <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	09db      	lsrs	r3, r3, #7
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00f      	beq.n	8003c4c <HAL_I2C_EV_IRQHandler+0x250>
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	0a9b      	lsrs	r3, r3, #10
 8003c30:	f003 0301 	and.w	r3, r3, #1
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d009      	beq.n	8003c4c <HAL_I2C_EV_IRQHandler+0x250>
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	089b      	lsrs	r3, r3, #2
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d103      	bne.n	8003c4c <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f000 fe6d 	bl	8004924 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c4a:	e039      	b.n	8003cc0 <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	089b      	lsrs	r3, r3, #2
 8003c50:	f003 0301 	and.w	r3, r3, #1
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d033      	beq.n	8003cc0 <HAL_I2C_EV_IRQHandler+0x2c4>
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	0a5b      	lsrs	r3, r3, #9
 8003c5c:	f003 0301 	and.w	r3, r3, #1
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d02d      	beq.n	8003cc0 <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f000 fe9a 	bl	800499e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c6a:	e029      	b.n	8003cc0 <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	099b      	lsrs	r3, r3, #6
 8003c70:	f003 0301 	and.w	r3, r3, #1
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d00f      	beq.n	8003c98 <HAL_I2C_EV_IRQHandler+0x29c>
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	0a9b      	lsrs	r3, r3, #10
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d009      	beq.n	8003c98 <HAL_I2C_EV_IRQHandler+0x29c>
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	089b      	lsrs	r3, r3, #2
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d103      	bne.n	8003c98 <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f000 fea4 	bl	80049de <I2C_SlaveReceive_RXNE>
 8003c96:	e014      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	089b      	lsrs	r3, r3, #2
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00e      	beq.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x2c6>
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	0a5b      	lsrs	r3, r3, #9
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d008      	beq.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f000 fed2 	bl	8004a5a <I2C_SlaveReceive_BTF>
 8003cb6:	e004      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 8003cb8:	bf00      	nop
 8003cba:	e002      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cbc:	bf00      	nop
 8003cbe:	e000      	b.n	8003cc2 <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003cc0:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003cc2:	3720      	adds	r7, #32
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b08a      	sub	sp, #40	; 0x28
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	627b      	str	r3, [r7, #36]	; 0x24

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003ce4:	6a3b      	ldr	r3, [r7, #32]
 8003ce6:	0a1b      	lsrs	r3, r3, #8
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d016      	beq.n	8003d1e <HAL_I2C_ER_IRQHandler+0x56>
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	0a1b      	lsrs	r3, r3, #8
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d010      	beq.n	8003d1e <HAL_I2C_ER_IRQHandler+0x56>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfe:	f043 0301 	orr.w	r3, r3, #1
 8003d02:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003d0c:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d1c:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003d1e:	6a3b      	ldr	r3, [r7, #32]
 8003d20:	0a5b      	lsrs	r3, r3, #9
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00e      	beq.n	8003d48 <HAL_I2C_ER_IRQHandler+0x80>
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	0a1b      	lsrs	r3, r3, #8
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d008      	beq.n	8003d48 <HAL_I2C_ER_IRQHandler+0x80>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d38:	f043 0302 	orr.w	r3, r3, #2
 8003d3c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003d46:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003d48:	6a3b      	ldr	r3, [r7, #32]
 8003d4a:	0a9b      	lsrs	r3, r3, #10
 8003d4c:	f003 0301 	and.w	r3, r3, #1
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d041      	beq.n	8003dd8 <HAL_I2C_ER_IRQHandler+0x110>
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	0a1b      	lsrs	r3, r3, #8
 8003d58:	f003 0301 	and.w	r3, r3, #1
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d03b      	beq.n	8003dd8 <HAL_I2C_ER_IRQHandler+0x110>
  {
    tmp1 = hi2c->Mode;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d66:	76fb      	strb	r3, [r7, #27]
    tmp2 = hi2c->XferCount;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d76:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7c:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003d7e:	7efb      	ldrb	r3, [r7, #27]
 8003d80:	2b20      	cmp	r3, #32
 8003d82:	d112      	bne.n	8003daa <HAL_I2C_ER_IRQHandler+0xe2>
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10f      	bne.n	8003daa <HAL_I2C_ER_IRQHandler+0xe2>
 8003d8a:	7cfb      	ldrb	r3, [r7, #19]
 8003d8c:	2b21      	cmp	r3, #33	; 0x21
 8003d8e:	d008      	beq.n	8003da2 <HAL_I2C_ER_IRQHandler+0xda>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003d90:	7cfb      	ldrb	r3, [r7, #19]
 8003d92:	2b29      	cmp	r3, #41	; 0x29
 8003d94:	d005      	beq.n	8003da2 <HAL_I2C_ER_IRQHandler+0xda>
 8003d96:	7cfb      	ldrb	r3, [r7, #19]
 8003d98:	2b28      	cmp	r3, #40	; 0x28
 8003d9a:	d106      	bne.n	8003daa <HAL_I2C_ER_IRQHandler+0xe2>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2b21      	cmp	r3, #33	; 0x21
 8003da0:	d103      	bne.n	8003daa <HAL_I2C_ER_IRQHandler+0xe2>
    {
      I2C_Slave_AF(hi2c);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 ffee 	bl	8004d84 <I2C_Slave_AF>
 8003da8:	e016      	b.n	8003dd8 <HAL_I2C_ER_IRQHandler+0x110>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003db2:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db6:	f043 0304 	orr.w	r3, r3, #4
 8003dba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b10      	cmp	r3, #16
 8003dc6:	d107      	bne.n	8003dd8 <HAL_I2C_ER_IRQHandler+0x110>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dd6:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003dd8:	6a3b      	ldr	r3, [r7, #32]
 8003dda:	0adb      	lsrs	r3, r3, #11
 8003ddc:	f003 0301 	and.w	r3, r3, #1
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00e      	beq.n	8003e02 <HAL_I2C_ER_IRQHandler+0x13a>
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	0a1b      	lsrs	r3, r3, #8
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d008      	beq.n	8003e02 <HAL_I2C_ER_IRQHandler+0x13a>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df2:	f043 0308 	orr.w	r3, r3, #8
 8003df6:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003e00:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d008      	beq.n	8003e1a <HAL_I2C_ER_IRQHandler+0x152>
  {
    hi2c->ErrorCode |= error;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f001 f825 	bl	8004e64 <I2C_ITError>
  }
}
 8003e1a:	bf00      	nop
 8003e1c:	3728      	adds	r7, #40	; 0x28
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}

08003e22 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b083      	sub	sp, #12
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003e2a:	bf00      	nop
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bc80      	pop	{r7}
 8003e32:	4770      	bx	lr

08003e34 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bc80      	pop	{r7}
 8003e44:	4770      	bx	lr

08003e46 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bc80      	pop	{r7}
 8003e56:	4770      	bx	lr

08003e58 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003e60:	bf00      	nop
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bc80      	pop	{r7}
 8003e68:	4770      	bx	lr

08003e6a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b083      	sub	sp, #12
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
 8003e72:	460b      	mov	r3, r1
 8003e74:	70fb      	strb	r3, [r7, #3]
 8003e76:	4613      	mov	r3, r2
 8003e78:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003e7a:	bf00      	nop
 8003e7c:	370c      	adds	r7, #12
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bc80      	pop	{r7}
 8003e82:	4770      	bx	lr

08003e84 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bc80      	pop	{r7}
 8003e94:	4770      	bx	lr

08003e96 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e96:	b480      	push	{r7}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003e9e:	bf00      	nop
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bc80      	pop	{r7}
 8003ea6:	4770      	bx	lr

08003ea8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bc80      	pop	{r7}
 8003eb8:	4770      	bx	lr

08003eba <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b083      	sub	sp, #12
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003ec2:	bf00      	nop
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bc80      	pop	{r7}
 8003eca:	4770      	bx	lr

08003ecc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003ed4:	bf00      	nop
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bc80      	pop	{r7}
 8003edc:	4770      	bx	lr

08003ede <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b084      	sub	sp, #16
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eec:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ef4:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003efa:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d150      	bne.n	8003fa6 <I2C_MasterTransmit_TXE+0xc8>
 8003f04:	7bfb      	ldrb	r3, [r7, #15]
 8003f06:	2b21      	cmp	r3, #33	; 0x21
 8003f08:	d14d      	bne.n	8003fa6 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	2b08      	cmp	r3, #8
 8003f0e:	d01d      	beq.n	8003f4c <I2C_MasterTransmit_TXE+0x6e>
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	2b20      	cmp	r3, #32
 8003f14:	d01a      	beq.n	8003f4c <I2C_MasterTransmit_TXE+0x6e>
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f1c:	d016      	beq.n	8003f4c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	685a      	ldr	r2, [r3, #4]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003f2c:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2211      	movs	r2, #17
 8003f32:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2220      	movs	r2, #32
 8003f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f7ff ff6c 	bl	8003e22 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f4a:	e0bc      	b.n	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	685a      	ldr	r2, [r3, #4]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003f5a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f6a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2220      	movs	r2, #32
 8003f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b40      	cmp	r3, #64	; 0x40
 8003f84:	d107      	bne.n	8003f96 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f7ff ff81 	bl	8003e96 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f94:	e097      	b.n	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7ff ff3f 	bl	8003e22 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003fa4:	e08f      	b.n	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003fa6:	7bfb      	ldrb	r3, [r7, #15]
 8003fa8:	2b21      	cmp	r3, #33	; 0x21
 8003faa:	d007      	beq.n	8003fbc <I2C_MasterTransmit_TXE+0xde>
 8003fac:	7bbb      	ldrb	r3, [r7, #14]
 8003fae:	2b40      	cmp	r3, #64	; 0x40
 8003fb0:	f040 8089 	bne.w	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003fb4:	7bfb      	ldrb	r3, [r7, #15]
 8003fb6:	2b22      	cmp	r3, #34	; 0x22
 8003fb8:	f040 8085 	bne.w	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
  {
    if (hi2c->XferCount == 0U)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d108      	bne.n	8003fd8 <I2C_MasterTransmit_TXE+0xfa>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	685a      	ldr	r2, [r3, #4]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fd4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003fd6:	e076      	b.n	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b40      	cmp	r3, #64	; 0x40
 8003fe2:	d15d      	bne.n	80040a0 <I2C_MasterTransmit_TXE+0x1c2>
        if (hi2c->EventCount == 0U)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d11d      	bne.n	8004028 <I2C_MasterTransmit_TXE+0x14a>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d10b      	bne.n	800400c <I2C_MasterTransmit_TXE+0x12e>
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ff8:	b2da      	uxtb	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2U;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004004:	1c9a      	adds	r2, r3, #2
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	651a      	str	r2, [r3, #80]	; 0x50
}
 800400a:	e05c      	b.n	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004010:	b29b      	uxth	r3, r3
 8004012:	121b      	asrs	r3, r3, #8
 8004014:	b2da      	uxtb	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004020:	1c5a      	adds	r2, r3, #1
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004026:	e04e      	b.n	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
        else if (hi2c->EventCount == 1U)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800402c:	2b01      	cmp	r3, #1
 800402e:	d10b      	bne.n	8004048 <I2C_MasterTransmit_TXE+0x16a>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004034:	b2da      	uxtb	r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	611a      	str	r2, [r3, #16]
          hi2c->EventCount++;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004040:	1c5a      	adds	r2, r3, #1
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004046:	e03e      	b.n	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
        else if (hi2c->EventCount == 2U)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800404c:	2b02      	cmp	r3, #2
 800404e:	d13a      	bne.n	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004056:	b2db      	uxtb	r3, r3
 8004058:	2b22      	cmp	r3, #34	; 0x22
 800405a:	d108      	bne.n	800406e <I2C_MasterTransmit_TXE+0x190>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800406a:	601a      	str	r2, [r3, #0]
}
 800406c:	e02b      	b.n	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b21      	cmp	r3, #33	; 0x21
 8004078:	d125      	bne.n	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
            hi2c->Instance->DR = *hi2c->pBuffPtr;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407e:	781a      	ldrb	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	611a      	str	r2, [r3, #16]
            hi2c->pBuffPtr++;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408a:	1c5a      	adds	r2, r3, #1
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	625a      	str	r2, [r3, #36]	; 0x24
            hi2c->XferCount--;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004094:	b29b      	uxth	r3, r3
 8004096:	3b01      	subs	r3, #1
 8004098:	b29a      	uxth	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800409e:	e012      	b.n	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a4:	781a      	ldrb	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b0:	1c5a      	adds	r2, r3, #1
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	3b01      	subs	r3, #1
 80040be:	b29a      	uxth	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80040c4:	e7ff      	b.n	80040c6 <I2C_MasterTransmit_TXE+0x1e8>
 80040c6:	bf00      	nop
 80040c8:	3710      	adds	r7, #16
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b084      	sub	sp, #16
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040da:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2b21      	cmp	r3, #33	; 0x21
 80040e6:	d164      	bne.n	80041b2 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d012      	beq.n	8004118 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f6:	781a      	ldrb	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004102:	1c5a      	adds	r2, r3, #1
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800410c:	b29b      	uxth	r3, r3
 800410e:	3b01      	subs	r3, #1
 8004110:	b29a      	uxth	r2, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	855a      	strh	r2, [r3, #42]	; 0x2a
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
        }
      }
    }
  }
}
 8004116:	e04c      	b.n	80041b2 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2b08      	cmp	r3, #8
 800411c:	d01d      	beq.n	800415a <I2C_MasterTransmit_BTF+0x8c>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2b20      	cmp	r3, #32
 8004122:	d01a      	beq.n	800415a <I2C_MasterTransmit_BTF+0x8c>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800412a:	d016      	beq.n	800415a <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	685a      	ldr	r2, [r3, #4]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800413a:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2211      	movs	r2, #17
 8004140:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2220      	movs	r2, #32
 800414e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f7ff fe65 	bl	8003e22 <HAL_I2C_MasterTxCpltCallback>
}
 8004158:	e02b      	b.n	80041b2 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	685a      	ldr	r2, [r3, #4]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004168:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004178:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2220      	movs	r2, #32
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800418e:	b2db      	uxtb	r3, r3
 8004190:	2b40      	cmp	r3, #64	; 0x40
 8004192:	d107      	bne.n	80041a4 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f7ff fe7a 	bl	8003e96 <HAL_I2C_MemTxCpltCallback>
}
 80041a2:	e006      	b.n	80041b2 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f7ff fe38 	bl	8003e22 <HAL_I2C_MasterTxCpltCallback>
}
 80041b2:	bf00      	nop
 80041b4:	3710      	adds	r7, #16
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}

080041ba <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b084      	sub	sp, #16
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b22      	cmp	r3, #34	; 0x22
 80041cc:	d173      	bne.n	80042b6 <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2b03      	cmp	r3, #3
 80041da:	d920      	bls.n	800421e <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	691a      	ldr	r2, [r3, #16]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e6:	b2d2      	uxtb	r2, r2
 80041e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ee:	1c5a      	adds	r2, r3, #1
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	3b01      	subs	r3, #1
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004206:	b29b      	uxth	r3, r3
 8004208:	2b03      	cmp	r3, #3
 800420a:	d154      	bne.n	80042b6 <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800421a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800421c:	e04b      	b.n	80042b6 <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004222:	2b02      	cmp	r3, #2
 8004224:	d047      	beq.n	80042b6 <I2C_MasterReceive_RXNE+0xfc>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d002      	beq.n	8004232 <I2C_MasterReceive_RXNE+0x78>
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d141      	bne.n	80042b6 <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004240:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	685a      	ldr	r2, [r3, #4]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004250:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	691a      	ldr	r2, [r3, #16]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425c:	b2d2      	uxtb	r2, r2
 800425e:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004264:	1c5a      	adds	r2, r3, #1
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800426e:	b29b      	uxth	r3, r3
 8004270:	3b01      	subs	r3, #1
 8004272:	b29a      	uxth	r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2220      	movs	r2, #32
 800427c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b40      	cmp	r3, #64	; 0x40
 800428a:	d10a      	bne.n	80042a2 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f7ff fe04 	bl	8003ea8 <HAL_I2C_MemRxCpltCallback>
}
 80042a0:	e009      	b.n	80042b6 <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2212      	movs	r2, #18
 80042ae:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f7ff fdbf 	bl	8003e34 <HAL_I2C_MasterRxCpltCallback>
}
 80042b6:	bf00      	nop
 80042b8:	3710      	adds	r7, #16
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}

080042be <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80042be:	b580      	push	{r7, lr}
 80042c0:	b084      	sub	sp, #16
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ca:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	2b04      	cmp	r3, #4
 80042d4:	d11b      	bne.n	800430e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	685a      	ldr	r2, [r3, #4]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042e4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	691a      	ldr	r2, [r3, #16]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f0:	b2d2      	uxtb	r2, r2
 80042f2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f8:	1c5a      	adds	r2, r3, #1
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004302:	b29b      	uxth	r3, r3
 8004304:	3b01      	subs	r3, #1
 8004306:	b29a      	uxth	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800430c:	e0bd      	b.n	800448a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004312:	b29b      	uxth	r3, r3
 8004314:	2b03      	cmp	r3, #3
 8004316:	d129      	bne.n	800436c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	685a      	ldr	r2, [r3, #4]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004326:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2b04      	cmp	r3, #4
 800432c:	d00a      	beq.n	8004344 <I2C_MasterReceive_BTF+0x86>
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2b02      	cmp	r3, #2
 8004332:	d007      	beq.n	8004344 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004342:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	691a      	ldr	r2, [r3, #16]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800434e:	b2d2      	uxtb	r2, r2
 8004350:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004356:	1c5a      	adds	r2, r3, #1
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004360:	b29b      	uxth	r3, r3
 8004362:	3b01      	subs	r3, #1
 8004364:	b29a      	uxth	r2, r3
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800436a:	e08e      	b.n	800448a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004370:	b29b      	uxth	r3, r3
 8004372:	2b02      	cmp	r3, #2
 8004374:	d176      	bne.n	8004464 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2b01      	cmp	r3, #1
 800437a:	d002      	beq.n	8004382 <I2C_MasterReceive_BTF+0xc4>
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2b10      	cmp	r3, #16
 8004380:	d108      	bne.n	8004394 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004390:	601a      	str	r2, [r3, #0]
 8004392:	e019      	b.n	80043c8 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2b04      	cmp	r3, #4
 8004398:	d002      	beq.n	80043a0 <I2C_MasterReceive_BTF+0xe2>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2b02      	cmp	r3, #2
 800439e:	d108      	bne.n	80043b2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043ae:	601a      	str	r2, [r3, #0]
 80043b0:	e00a      	b.n	80043c8 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2b10      	cmp	r3, #16
 80043b6:	d007      	beq.n	80043c8 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043c6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	691a      	ldr	r2, [r3, #16]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d2:	b2d2      	uxtb	r2, r2
 80043d4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043da:	1c5a      	adds	r2, r3, #1
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	3b01      	subs	r3, #1
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	691a      	ldr	r2, [r3, #16]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f8:	b2d2      	uxtb	r2, r2
 80043fa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004400:	1c5a      	adds	r2, r3, #1
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800440a:	b29b      	uxth	r3, r3
 800440c:	3b01      	subs	r3, #1
 800440e:	b29a      	uxth	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	685a      	ldr	r2, [r3, #4]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004422:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2220      	movs	r2, #32
 8004428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004432:	b2db      	uxtb	r3, r3
 8004434:	2b40      	cmp	r3, #64	; 0x40
 8004436:	d10a      	bne.n	800444e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f7ff fd2e 	bl	8003ea8 <HAL_I2C_MemRxCpltCallback>
}
 800444c:	e01d      	b.n	800448a <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2212      	movs	r2, #18
 800445a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f7ff fce9 	bl	8003e34 <HAL_I2C_MasterRxCpltCallback>
}
 8004462:	e012      	b.n	800448a <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	691a      	ldr	r2, [r3, #16]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446e:	b2d2      	uxtb	r2, r2
 8004470:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004476:	1c5a      	adds	r2, r3, #1
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004480:	b29b      	uxth	r3, r3
 8004482:	3b01      	subs	r3, #1
 8004484:	b29a      	uxth	r2, r3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800448a:	bf00      	nop
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}

08004492 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004492:	b480      	push	{r7}
 8004494:	b083      	sub	sp, #12
 8004496:	af00      	add	r7, sp, #0
 8004498:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	2b40      	cmp	r3, #64	; 0x40
 80044a4:	d117      	bne.n	80044d6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d109      	bne.n	80044c2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	461a      	mov	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044be:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80044c0:	e067      	b.n	8004592 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	f043 0301 	orr.w	r3, r3, #1
 80044cc:	b2da      	uxtb	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	611a      	str	r2, [r3, #16]
}
 80044d4:	e05d      	b.n	8004592 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044de:	d133      	bne.n	8004548 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b21      	cmp	r3, #33	; 0x21
 80044ea:	d109      	bne.n	8004500 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	461a      	mov	r2, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044fc:	611a      	str	r2, [r3, #16]
 80044fe:	e008      	b.n	8004512 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004504:	b2db      	uxtb	r3, r3
 8004506:	f043 0301 	orr.w	r3, r3, #1
 800450a:	b2da      	uxtb	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	611a      	str	r2, [r3, #16]
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004516:	2b00      	cmp	r3, #0
 8004518:	d103      	bne.n	8004522 <I2C_Master_SB+0x90>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800451e:	2b00      	cmp	r3, #0
 8004520:	d037      	beq.n	8004592 <I2C_Master_SB+0x100>
        if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004528:	2b00      	cmp	r3, #0
 800452a:	d104      	bne.n	8004536 <I2C_Master_SB+0xa4>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004532:	2b00      	cmp	r3, #0
 8004534:	d02d      	beq.n	8004592 <I2C_Master_SB+0x100>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	685a      	ldr	r2, [r3, #4]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004544:	605a      	str	r2, [r3, #4]
}
 8004546:	e024      	b.n	8004592 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800454c:	2b00      	cmp	r3, #0
 800454e:	d10e      	bne.n	800456e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004554:	b29b      	uxth	r3, r3
 8004556:	11db      	asrs	r3, r3, #7
 8004558:	b2db      	uxtb	r3, r3
 800455a:	f003 0306 	and.w	r3, r3, #6
 800455e:	b2db      	uxtb	r3, r3
 8004560:	f063 030f 	orn	r3, r3, #15
 8004564:	b2da      	uxtb	r2, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	611a      	str	r2, [r3, #16]
}
 800456c:	e011      	b.n	8004592 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004572:	2b01      	cmp	r3, #1
 8004574:	d10d      	bne.n	8004592 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800457a:	b29b      	uxth	r3, r3
 800457c:	11db      	asrs	r3, r3, #7
 800457e:	b2db      	uxtb	r3, r3
 8004580:	f003 0306 	and.w	r3, r3, #6
 8004584:	b2db      	uxtb	r3, r3
 8004586:	f063 030e 	orn	r3, r3, #14
 800458a:	b2da      	uxtb	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	611a      	str	r2, [r3, #16]
}
 8004592:	bf00      	nop
 8004594:	370c      	adds	r7, #12
 8004596:	46bd      	mov	sp, r7
 8004598:	bc80      	pop	{r7}
 800459a:	4770      	bx	lr

0800459c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045a8:	b2da      	uxtb	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d103      	bne.n	80045c0 <I2C_Master_ADD10+0x24>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d011      	beq.n	80045e4 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d104      	bne.n	80045d4 <I2C_Master_ADD10+0x38>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d007      	beq.n	80045e4 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	685a      	ldr	r2, [r3, #4]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045e2:	605a      	str	r2, [r3, #4]
    }
  }
}
 80045e4:	bf00      	nop
 80045e6:	370c      	adds	r7, #12
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bc80      	pop	{r7}
 80045ec:	4770      	bx	lr

080045ee <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80045ee:	b480      	push	{r7}
 80045f0:	b091      	sub	sp, #68	; 0x44
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045fc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004604:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800460a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b22      	cmp	r3, #34	; 0x22
 8004616:	f040 8174 	bne.w	8004902 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800461e:	2b00      	cmp	r3, #0
 8004620:	d10f      	bne.n	8004642 <I2C_Master_ADDR+0x54>
 8004622:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004626:	2b40      	cmp	r3, #64	; 0x40
 8004628:	d10b      	bne.n	8004642 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800462a:	2300      	movs	r3, #0
 800462c:	633b      	str	r3, [r7, #48]	; 0x30
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	695b      	ldr	r3, [r3, #20]
 8004634:	633b      	str	r3, [r7, #48]	; 0x30
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	699b      	ldr	r3, [r3, #24]
 800463c:	633b      	str	r3, [r7, #48]	; 0x30
 800463e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004640:	e16b      	b.n	800491a <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004646:	2b00      	cmp	r3, #0
 8004648:	d11d      	bne.n	8004686 <I2C_Master_ADDR+0x98>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004652:	d118      	bne.n	8004686 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004654:	2300      	movs	r3, #0
 8004656:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	695b      	ldr	r3, [r3, #20]
 800465e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	699b      	ldr	r3, [r3, #24]
 8004666:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004668:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004678:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800467e:	1c5a      	adds	r2, r3, #1
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	651a      	str	r2, [r3, #80]	; 0x50
 8004684:	e149      	b.n	800491a <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800468a:	b29b      	uxth	r3, r3
 800468c:	2b00      	cmp	r3, #0
 800468e:	d113      	bne.n	80046b8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004690:	2300      	movs	r3, #0
 8004692:	62bb      	str	r3, [r7, #40]	; 0x28
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	62bb      	str	r3, [r7, #40]	; 0x28
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80046a4:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046b4:	601a      	str	r2, [r3, #0]
 80046b6:	e120      	b.n	80048fa <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046bc:	b29b      	uxth	r3, r3
 80046be:	2b01      	cmp	r3, #1
 80046c0:	f040 808a 	bne.w	80047d8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80046c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80046ca:	d137      	bne.n	800473c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046da:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046ea:	d113      	bne.n	8004714 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046fa:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046fc:	2300      	movs	r3, #0
 80046fe:	627b      	str	r3, [r7, #36]	; 0x24
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	695b      	ldr	r3, [r3, #20]
 8004706:	627b      	str	r3, [r7, #36]	; 0x24
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	699b      	ldr	r3, [r3, #24]
 800470e:	627b      	str	r3, [r7, #36]	; 0x24
 8004710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004712:	e0f2      	b.n	80048fa <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004714:	2300      	movs	r3, #0
 8004716:	623b      	str	r3, [r7, #32]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	695b      	ldr	r3, [r3, #20]
 800471e:	623b      	str	r3, [r7, #32]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	699b      	ldr	r3, [r3, #24]
 8004726:	623b      	str	r3, [r7, #32]
 8004728:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004738:	601a      	str	r2, [r3, #0]
 800473a:	e0de      	b.n	80048fa <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800473c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800473e:	2b08      	cmp	r3, #8
 8004740:	d02e      	beq.n	80047a0 <I2C_Master_ADDR+0x1b2>
 8004742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004744:	2b20      	cmp	r3, #32
 8004746:	d02b      	beq.n	80047a0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800474a:	2b12      	cmp	r3, #18
 800474c:	d102      	bne.n	8004754 <I2C_Master_ADDR+0x166>
 800474e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004750:	2b01      	cmp	r3, #1
 8004752:	d125      	bne.n	80047a0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004756:	2b04      	cmp	r3, #4
 8004758:	d00e      	beq.n	8004778 <I2C_Master_ADDR+0x18a>
 800475a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800475c:	2b02      	cmp	r3, #2
 800475e:	d00b      	beq.n	8004778 <I2C_Master_ADDR+0x18a>
 8004760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004762:	2b10      	cmp	r3, #16
 8004764:	d008      	beq.n	8004778 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004774:	601a      	str	r2, [r3, #0]
 8004776:	e007      	b.n	8004788 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004786:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004788:	2300      	movs	r3, #0
 800478a:	61fb      	str	r3, [r7, #28]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	695b      	ldr	r3, [r3, #20]
 8004792:	61fb      	str	r3, [r7, #28]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	61fb      	str	r3, [r7, #28]
 800479c:	69fb      	ldr	r3, [r7, #28]
 800479e:	e0ac      	b.n	80048fa <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047ae:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047b0:	2300      	movs	r3, #0
 80047b2:	61bb      	str	r3, [r7, #24]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	61bb      	str	r3, [r7, #24]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	699b      	ldr	r3, [r3, #24]
 80047c2:	61bb      	str	r3, [r7, #24]
 80047c4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047d4:	601a      	str	r2, [r3, #0]
 80047d6:	e090      	b.n	80048fa <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047dc:	b29b      	uxth	r3, r3
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d158      	bne.n	8004894 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80047e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047e4:	2b04      	cmp	r3, #4
 80047e6:	d021      	beq.n	800482c <I2C_Master_ADDR+0x23e>
 80047e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d01e      	beq.n	800482c <I2C_Master_ADDR+0x23e>
 80047ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047f0:	2b10      	cmp	r3, #16
 80047f2:	d01b      	beq.n	800482c <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004802:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004804:	2300      	movs	r3, #0
 8004806:	617b      	str	r3, [r7, #20]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	617b      	str	r3, [r7, #20]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	617b      	str	r3, [r7, #20]
 8004818:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004828:	601a      	str	r2, [r3, #0]
 800482a:	e012      	b.n	8004852 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800483a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800483c:	2300      	movs	r3, #0
 800483e:	613b      	str	r3, [r7, #16]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	613b      	str	r3, [r7, #16]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	699b      	ldr	r3, [r3, #24]
 800484e:	613b      	str	r3, [r7, #16]
 8004850:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800485c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004860:	d14b      	bne.n	80048fa <I2C_Master_ADDR+0x30c>
 8004862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004864:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004868:	d00b      	beq.n	8004882 <I2C_Master_ADDR+0x294>
 800486a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800486c:	2b01      	cmp	r3, #1
 800486e:	d008      	beq.n	8004882 <I2C_Master_ADDR+0x294>
 8004870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004872:	2b08      	cmp	r3, #8
 8004874:	d005      	beq.n	8004882 <I2C_Master_ADDR+0x294>
 8004876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004878:	2b10      	cmp	r3, #16
 800487a:	d002      	beq.n	8004882 <I2C_Master_ADDR+0x294>
 800487c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800487e:	2b20      	cmp	r3, #32
 8004880:	d13b      	bne.n	80048fa <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	685a      	ldr	r2, [r3, #4]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004890:	605a      	str	r2, [r3, #4]
 8004892:	e032      	b.n	80048fa <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80048a2:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048b2:	d117      	bne.n	80048e4 <I2C_Master_ADDR+0x2f6>
 80048b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048b6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80048ba:	d00b      	beq.n	80048d4 <I2C_Master_ADDR+0x2e6>
 80048bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d008      	beq.n	80048d4 <I2C_Master_ADDR+0x2e6>
 80048c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048c4:	2b08      	cmp	r3, #8
 80048c6:	d005      	beq.n	80048d4 <I2C_Master_ADDR+0x2e6>
 80048c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048ca:	2b10      	cmp	r3, #16
 80048cc:	d002      	beq.n	80048d4 <I2C_Master_ADDR+0x2e6>
 80048ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048d0:	2b20      	cmp	r3, #32
 80048d2:	d107      	bne.n	80048e4 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685a      	ldr	r2, [r3, #4]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80048e2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048e4:	2300      	movs	r3, #0
 80048e6:	60fb      	str	r3, [r7, #12]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	60fb      	str	r3, [r7, #12]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	60fb      	str	r3, [r7, #12]
 80048f8:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004900:	e00b      	b.n	800491a <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004902:	2300      	movs	r3, #0
 8004904:	60bb      	str	r3, [r7, #8]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	60bb      	str	r3, [r7, #8]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	60bb      	str	r3, [r7, #8]
 8004916:	68bb      	ldr	r3, [r7, #8]
}
 8004918:	e7ff      	b.n	800491a <I2C_Master_ADDR+0x32c>
 800491a:	bf00      	nop
 800491c:	3744      	adds	r7, #68	; 0x44
 800491e:	46bd      	mov	sp, r7
 8004920:	bc80      	pop	{r7}
 8004922:	4770      	bx	lr

08004924 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004932:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004938:	b29b      	uxth	r3, r3
 800493a:	2b00      	cmp	r3, #0
 800493c:	d02b      	beq.n	8004996 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004942:	781a      	ldrb	r2, [r3, #0]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494e:	1c5a      	adds	r2, r3, #1
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004958:	b29b      	uxth	r3, r3
 800495a:	3b01      	subs	r3, #1
 800495c:	b29a      	uxth	r2, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004966:	b29b      	uxth	r3, r3
 8004968:	2b00      	cmp	r3, #0
 800496a:	d114      	bne.n	8004996 <I2C_SlaveTransmit_TXE+0x72>
 800496c:	7bfb      	ldrb	r3, [r7, #15]
 800496e:	2b29      	cmp	r3, #41	; 0x29
 8004970:	d111      	bne.n	8004996 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004980:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2221      	movs	r2, #33	; 0x21
 8004986:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2228      	movs	r2, #40	; 0x28
 800498c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f7ff fa58 	bl	8003e46 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004996:	bf00      	nop
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800499e:	b480      	push	{r7}
 80049a0:	b083      	sub	sp, #12
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d011      	beq.n	80049d4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b4:	781a      	ldrb	r2, [r3, #0]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c0:	1c5a      	adds	r2, r3, #1
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	3b01      	subs	r3, #1
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80049d4:	bf00      	nop
 80049d6:	370c      	adds	r7, #12
 80049d8:	46bd      	mov	sp, r7
 80049da:	bc80      	pop	{r7}
 80049dc:	4770      	bx	lr

080049de <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b084      	sub	sp, #16
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049ec:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d02c      	beq.n	8004a52 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	691a      	ldr	r2, [r3, #16]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a02:	b2d2      	uxtb	r2, r2
 8004a04:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0a:	1c5a      	adds	r2, r3, #1
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	3b01      	subs	r3, #1
 8004a18:	b29a      	uxth	r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d114      	bne.n	8004a52 <I2C_SlaveReceive_RXNE+0x74>
 8004a28:	7bfb      	ldrb	r3, [r7, #15]
 8004a2a:	2b2a      	cmp	r3, #42	; 0x2a
 8004a2c:	d111      	bne.n	8004a52 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	685a      	ldr	r2, [r3, #4]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a3c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2222      	movs	r2, #34	; 0x22
 8004a42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2228      	movs	r2, #40	; 0x28
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f7ff fa03 	bl	8003e58 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004a52:	bf00      	nop
 8004a54:	3710      	adds	r7, #16
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}

08004a5a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	b083      	sub	sp, #12
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d012      	beq.n	8004a92 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	691a      	ldr	r2, [r3, #16]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a76:	b2d2      	uxtb	r2, r2
 8004a78:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7e:	1c5a      	adds	r2, r3, #1
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	b29a      	uxth	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bc80      	pop	{r7}
 8004a9a:	4770      	bx	lr

08004a9c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004ab6:	2b28      	cmp	r3, #40	; 0x28
 8004ab8:	d127      	bne.n	8004b0a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	685a      	ldr	r2, [r3, #4]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ac8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	089b      	lsrs	r3, r3, #2
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	09db      	lsrs	r3, r3, #7
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d103      	bne.n	8004aee <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	81bb      	strh	r3, [r7, #12]
 8004aec:	e002      	b.n	8004af4 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004afc:	89ba      	ldrh	r2, [r7, #12]
 8004afe:	7bfb      	ldrb	r3, [r7, #15]
 8004b00:	4619      	mov	r1, r3
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f7ff f9b1 	bl	8003e6a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004b08:	e008      	b.n	8004b1c <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f06f 0202 	mvn.w	r2, #2
 8004b12:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004b1c:	bf00      	nop
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}

08004b24 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b32:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	685a      	ldr	r2, [r3, #4]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b42:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004b44:	2300      	movs	r3, #0
 8004b46:	60bb      	str	r3, [r7, #8]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	695b      	ldr	r3, [r3, #20]
 8004b4e:	60bb      	str	r3, [r7, #8]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f042 0201 	orr.w	r2, r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]
 8004b60:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b70:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b80:	d172      	bne.n	8004c68 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004b82:	7bfb      	ldrb	r3, [r7, #15]
 8004b84:	2b22      	cmp	r3, #34	; 0x22
 8004b86:	d002      	beq.n	8004b8e <I2C_Slave_STOPF+0x6a>
 8004b88:	7bfb      	ldrb	r3, [r7, #15]
 8004b8a:	2b2a      	cmp	r3, #42	; 0x2a
 8004b8c:	d135      	bne.n	8004bfa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d005      	beq.n	8004bb2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004baa:	f043 0204 	orr.w	r2, r3, #4
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bc0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f7fe fabc 	bl	8003144 <HAL_DMA_GetState>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d049      	beq.n	8004c66 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bd6:	4a69      	ldr	r2, [pc, #420]	; (8004d7c <I2C_Slave_STOPF+0x258>)
 8004bd8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bde:	4618      	mov	r0, r3
 8004be0:	f7fe f934 	bl	8002e4c <HAL_DMA_Abort_IT>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d03d      	beq.n	8004c66 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004bf4:	4610      	mov	r0, r2
 8004bf6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004bf8:	e035      	b.n	8004c66 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	b29a      	uxth	r2, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d005      	beq.n	8004c1e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c16:	f043 0204 	orr.w	r2, r3, #4
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	685a      	ldr	r2, [r3, #4]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c2c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c32:	4618      	mov	r0, r3
 8004c34:	f7fe fa86 	bl	8003144 <HAL_DMA_GetState>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d014      	beq.n	8004c68 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c42:	4a4e      	ldr	r2, [pc, #312]	; (8004d7c <I2C_Slave_STOPF+0x258>)
 8004c44:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7fe f8fe 	bl	8002e4c <HAL_DMA_Abort_IT>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d008      	beq.n	8004c68 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004c60:	4610      	mov	r0, r2
 8004c62:	4798      	blx	r3
 8004c64:	e000      	b.n	8004c68 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c66:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d03e      	beq.n	8004cf0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	695b      	ldr	r3, [r3, #20]
 8004c78:	f003 0304 	and.w	r3, r3, #4
 8004c7c:	2b04      	cmp	r3, #4
 8004c7e:	d112      	bne.n	8004ca6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	691a      	ldr	r2, [r3, #16]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8a:	b2d2      	uxtb	r2, r2
 8004c8c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c92:	1c5a      	adds	r2, r3, #1
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	3b01      	subs	r3, #1
 8004ca0:	b29a      	uxth	r2, r3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	695b      	ldr	r3, [r3, #20]
 8004cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cb0:	2b40      	cmp	r3, #64	; 0x40
 8004cb2:	d112      	bne.n	8004cda <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	691a      	ldr	r2, [r3, #16]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cbe:	b2d2      	uxtb	r2, r2
 8004cc0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc6:	1c5a      	adds	r2, r3, #1
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d005      	beq.n	8004cf0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce8:	f043 0204 	orr.w	r2, r3, #4
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d003      	beq.n	8004d00 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 f8b3 	bl	8004e64 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004cfe:	e039      	b.n	8004d74 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004d00:	7bfb      	ldrb	r3, [r7, #15]
 8004d02:	2b2a      	cmp	r3, #42	; 0x2a
 8004d04:	d109      	bne.n	8004d1a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2228      	movs	r2, #40	; 0x28
 8004d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f7ff f89f 	bl	8003e58 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	2b28      	cmp	r3, #40	; 0x28
 8004d24:	d111      	bne.n	8004d4a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a15      	ldr	r2, [pc, #84]	; (8004d80 <I2C_Slave_STOPF+0x25c>)
 8004d2a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2220      	movs	r2, #32
 8004d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7ff f89e 	bl	8003e84 <HAL_I2C_ListenCpltCallback>
}
 8004d48:	e014      	b.n	8004d74 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d4e:	2b22      	cmp	r3, #34	; 0x22
 8004d50:	d002      	beq.n	8004d58 <I2C_Slave_STOPF+0x234>
 8004d52:	7bfb      	ldrb	r3, [r7, #15]
 8004d54:	2b22      	cmp	r3, #34	; 0x22
 8004d56:	d10d      	bne.n	8004d74 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2220      	movs	r2, #32
 8004d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f7ff f872 	bl	8003e58 <HAL_I2C_SlaveRxCpltCallback>
}
 8004d74:	bf00      	nop
 8004d76:	3710      	adds	r7, #16
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	08005091 	.word	0x08005091
 8004d80:	ffff0000 	.word	0xffff0000

08004d84 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d92:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d98:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	2b08      	cmp	r3, #8
 8004d9e:	d002      	beq.n	8004da6 <I2C_Slave_AF+0x22>
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	2b20      	cmp	r3, #32
 8004da4:	d129      	bne.n	8004dfa <I2C_Slave_AF+0x76>
 8004da6:	7bfb      	ldrb	r3, [r7, #15]
 8004da8:	2b28      	cmp	r3, #40	; 0x28
 8004daa:	d126      	bne.n	8004dfa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a2c      	ldr	r2, [pc, #176]	; (8004e60 <I2C_Slave_AF+0xdc>)
 8004db0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	685a      	ldr	r2, [r3, #4]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004dc0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004dca:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dda:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2220      	movs	r2, #32
 8004de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f7ff f846 	bl	8003e84 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004df8:	e02e      	b.n	8004e58 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004dfa:	7bfb      	ldrb	r3, [r7, #15]
 8004dfc:	2b21      	cmp	r3, #33	; 0x21
 8004dfe:	d126      	bne.n	8004e4e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	4a17      	ldr	r2, [pc, #92]	; (8004e60 <I2C_Slave_AF+0xdc>)
 8004e04:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2221      	movs	r2, #33	; 0x21
 8004e0a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2220      	movs	r2, #32
 8004e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	685a      	ldr	r2, [r3, #4]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e2a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e34:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e44:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7fe fffd 	bl	8003e46 <HAL_I2C_SlaveTxCpltCallback>
}
 8004e4c:	e004      	b.n	8004e58 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e56:	615a      	str	r2, [r3, #20]
}
 8004e58:	bf00      	nop
 8004e5a:	3710      	adds	r7, #16
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	ffff0000 	.word	0xffff0000

08004e64 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e72:	73fb      	strb	r3, [r7, #15]

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	2b10      	cmp	r3, #16
 8004e7e:	d10a      	bne.n	8004e96 <I2C_ITError+0x32>
 8004e80:	7bfb      	ldrb	r3, [r7, #15]
 8004e82:	2b22      	cmp	r3, #34	; 0x22
 8004e84:	d107      	bne.n	8004e96 <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e94:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e96:	7bfb      	ldrb	r3, [r7, #15]
 8004e98:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004e9c:	2b28      	cmp	r3, #40	; 0x28
 8004e9e:	d107      	bne.n	8004eb0 <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2228      	movs	r2, #40	; 0x28
 8004eaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004eae:	e015      	b.n	8004edc <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004eba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ebe:	d006      	beq.n	8004ece <I2C_ITError+0x6a>
 8004ec0:	7bfb      	ldrb	r3, [r7, #15]
 8004ec2:	2b60      	cmp	r3, #96	; 0x60
 8004ec4:	d003      	beq.n	8004ece <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2220      	movs	r2, #32
 8004eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ee6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004eea:	d161      	bne.n	8004fb0 <I2C_ITError+0x14c>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	685a      	ldr	r2, [r3, #4]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004efa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f00:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d020      	beq.n	8004f4a <I2C_ITError+0xe6>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f0c:	4a5e      	ldr	r2, [pc, #376]	; (8005088 <I2C_ITError+0x224>)
 8004f0e:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7fd ff99 	bl	8002e4c <HAL_DMA_Abort_IT>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f000 8089 	beq.w	8005034 <I2C_ITError+0x1d0>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f022 0201 	bic.w	r2, r2, #1
 8004f30:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f40:	687a      	ldr	r2, [r7, #4]
 8004f42:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004f44:	4610      	mov	r0, r2
 8004f46:	4798      	blx	r3
 8004f48:	e074      	b.n	8005034 <I2C_ITError+0x1d0>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f4e:	4a4e      	ldr	r2, [pc, #312]	; (8005088 <I2C_ITError+0x224>)
 8004f50:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7fd ff78 	bl	8002e4c <HAL_DMA_Abort_IT>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d068      	beq.n	8005034 <I2C_ITError+0x1d0>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	695b      	ldr	r3, [r3, #20]
 8004f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f6c:	2b40      	cmp	r3, #64	; 0x40
 8004f6e:	d10b      	bne.n	8004f88 <I2C_ITError+0x124>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	691a      	ldr	r2, [r3, #16]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7a:	b2d2      	uxtb	r2, r2
 8004f7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f82:	1c5a      	adds	r2, r3, #1
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f022 0201 	bic.w	r2, r2, #1
 8004f96:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2220      	movs	r2, #32
 8004f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004faa:	4610      	mov	r0, r2
 8004fac:	4798      	blx	r3
 8004fae:	e041      	b.n	8005034 <I2C_ITError+0x1d0>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	2b60      	cmp	r3, #96	; 0x60
 8004fba:	d125      	bne.n	8005008 <I2C_ITError+0x1a4>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2220      	movs	r2, #32
 8004fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	695b      	ldr	r3, [r3, #20]
 8004fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fd4:	2b40      	cmp	r3, #64	; 0x40
 8004fd6:	d10b      	bne.n	8004ff0 <I2C_ITError+0x18c>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	691a      	ldr	r2, [r3, #16]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe2:	b2d2      	uxtb	r2, r2
 8004fe4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fea:	1c5a      	adds	r2, r3, #1
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f022 0201 	bic.w	r2, r2, #1
 8004ffe:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f7fe ff63 	bl	8003ecc <HAL_I2C_AbortCpltCallback>
 8005006:	e015      	b.n	8005034 <I2C_ITError+0x1d0>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005012:	2b40      	cmp	r3, #64	; 0x40
 8005014:	d10b      	bne.n	800502e <I2C_ITError+0x1ca>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	691a      	ldr	r2, [r3, #16]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005020:	b2d2      	uxtb	r2, r2
 8005022:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005028:	1c5a      	adds	r2, r3, #1
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f7fe ff43 	bl	8003eba <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800503a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005040:	f003 0304 	and.w	r3, r3, #4
 8005044:	2b04      	cmp	r3, #4
 8005046:	d11b      	bne.n	8005080 <I2C_ITError+0x21c>
 8005048:	7bfb      	ldrb	r3, [r7, #15]
 800504a:	2b28      	cmp	r3, #40	; 0x28
 800504c:	d118      	bne.n	8005080 <I2C_ITError+0x21c>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	685a      	ldr	r2, [r3, #4]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800505c:	605a      	str	r2, [r3, #4]

    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a0a      	ldr	r2, [pc, #40]	; (800508c <I2C_ITError+0x228>)
 8005062:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2220      	movs	r2, #32
 800506e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f7fe ff02 	bl	8003e84 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005080:	bf00      	nop
 8005082:	3710      	adds	r7, #16
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}
 8005088:	08005091 	.word	0x08005091
 800508c:	ffff0000 	.word	0xffff0000

08005090 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800509c:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050a4:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  hi2c->hdmatx->XferCpltCallback = NULL;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050aa:	2200      	movs	r2, #0
 80050ac:	629a      	str	r2, [r3, #40]	; 0x28
  hi2c->hdmarx->XferCpltCallback = NULL;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b2:	2200      	movs	r2, #0
 80050b4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050c4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050d0:	2200      	movs	r2, #0
 80050d2:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d8:	2200      	movs	r2, #0
 80050da:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f022 0201 	bic.w	r2, r2, #1
 80050ea:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	2b60      	cmp	r3, #96	; 0x60
 80050f6:	d10e      	bne.n	8005116 <I2C_DMAAbort+0x86>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2220      	movs	r2, #32
 80050fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2200      	movs	r2, #0
 800510c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f7fe fedc 	bl	8003ecc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005114:	e027      	b.n	8005166 <I2C_DMAAbort+0xd6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005116:	7afb      	ldrb	r3, [r7, #11]
 8005118:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800511c:	2b28      	cmp	r3, #40	; 0x28
 800511e:	d117      	bne.n	8005150 <I2C_DMAAbort+0xc0>
      __HAL_I2C_ENABLE(hi2c);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f042 0201 	orr.w	r2, r2, #1
 800512e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800513e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2228      	movs	r2, #40	; 0x28
 800514a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800514e:	e007      	b.n	8005160 <I2C_DMAAbort+0xd0>
      hi2c->State = HAL_I2C_STATE_READY;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2220      	movs	r2, #32
 8005154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005160:	68f8      	ldr	r0, [r7, #12]
 8005162:	f7fe feaa 	bl	8003eba <HAL_I2C_ErrorCallback>
}
 8005166:	bf00      	nop
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800516e:	b480      	push	{r7}
 8005170:	b083      	sub	sp, #12
 8005172:	af00      	add	r7, sp, #0
 8005174:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800517a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800517e:	d103      	bne.n	8005188 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005186:	e007      	b.n	8005198 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800518c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005190:	d102      	bne.n	8005198 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2208      	movs	r2, #8
 8005196:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005198:	bf00      	nop
 800519a:	370c      	adds	r7, #12
 800519c:	46bd      	mov	sp, r7
 800519e:	bc80      	pop	{r7}
 80051a0:	4770      	bx	lr
	...

080051a4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80051a4:	b480      	push	{r7}
 80051a6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80051a8:	4b03      	ldr	r3, [pc, #12]	; (80051b8 <HAL_PWR_EnableBkUpAccess+0x14>)
 80051aa:	2201      	movs	r2, #1
 80051ac:	601a      	str	r2, [r3, #0]
}
 80051ae:	bf00      	nop
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bc80      	pop	{r7}
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	420e0020 	.word	0x420e0020

080051bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b086      	sub	sp, #24
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d101      	bne.n	80051ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e35c      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d01c      	beq.n	8005210 <HAL_RCC_OscConfig+0x54>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 0301 	and.w	r3, r3, #1
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d116      	bne.n	8005210 <HAL_RCC_OscConfig+0x54>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 0302 	and.w	r3, r3, #2
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d110      	bne.n	8005210 <HAL_RCC_OscConfig+0x54>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0308 	and.w	r3, r3, #8
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10a      	bne.n	8005210 <HAL_RCC_OscConfig+0x54>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 0304 	and.w	r3, r3, #4
 8005202:	2b00      	cmp	r3, #0
 8005204:	d104      	bne.n	8005210 <HAL_RCC_OscConfig+0x54>
 8005206:	f240 1167 	movw	r1, #359	; 0x167
 800520a:	48a5      	ldr	r0, [pc, #660]	; (80054a0 <HAL_RCC_OscConfig+0x2e4>)
 800520c:	f7fc fb0a 	bl	8001824 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0301 	and.w	r3, r3, #1
 8005218:	2b00      	cmp	r3, #0
 800521a:	f000 809a 	beq.w	8005352 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d00e      	beq.n	8005244 <HAL_RCC_OscConfig+0x88>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800522e:	d009      	beq.n	8005244 <HAL_RCC_OscConfig+0x88>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005238:	d004      	beq.n	8005244 <HAL_RCC_OscConfig+0x88>
 800523a:	f240 116d 	movw	r1, #365	; 0x16d
 800523e:	4898      	ldr	r0, [pc, #608]	; (80054a0 <HAL_RCC_OscConfig+0x2e4>)
 8005240:	f7fc faf0 	bl	8001824 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005244:	4b97      	ldr	r3, [pc, #604]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f003 030c 	and.w	r3, r3, #12
 800524c:	2b04      	cmp	r3, #4
 800524e:	d00c      	beq.n	800526a <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005250:	4b94      	ldr	r3, [pc, #592]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	f003 030c 	and.w	r3, r3, #12
 8005258:	2b08      	cmp	r3, #8
 800525a:	d112      	bne.n	8005282 <HAL_RCC_OscConfig+0xc6>
 800525c:	4b91      	ldr	r3, [pc, #580]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005264:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005268:	d10b      	bne.n	8005282 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800526a:	4b8e      	ldr	r3, [pc, #568]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d06c      	beq.n	8005350 <HAL_RCC_OscConfig+0x194>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d168      	bne.n	8005350 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e302      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800528a:	d106      	bne.n	800529a <HAL_RCC_OscConfig+0xde>
 800528c:	4b85      	ldr	r3, [pc, #532]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a84      	ldr	r2, [pc, #528]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 8005292:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005296:	6013      	str	r3, [r2, #0]
 8005298:	e02e      	b.n	80052f8 <HAL_RCC_OscConfig+0x13c>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d10c      	bne.n	80052bc <HAL_RCC_OscConfig+0x100>
 80052a2:	4b80      	ldr	r3, [pc, #512]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a7f      	ldr	r2, [pc, #508]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80052a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052ac:	6013      	str	r3, [r2, #0]
 80052ae:	4b7d      	ldr	r3, [pc, #500]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a7c      	ldr	r2, [pc, #496]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80052b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052b8:	6013      	str	r3, [r2, #0]
 80052ba:	e01d      	b.n	80052f8 <HAL_RCC_OscConfig+0x13c>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80052c4:	d10c      	bne.n	80052e0 <HAL_RCC_OscConfig+0x124>
 80052c6:	4b77      	ldr	r3, [pc, #476]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a76      	ldr	r2, [pc, #472]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80052cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052d0:	6013      	str	r3, [r2, #0]
 80052d2:	4b74      	ldr	r3, [pc, #464]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a73      	ldr	r2, [pc, #460]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80052d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052dc:	6013      	str	r3, [r2, #0]
 80052de:	e00b      	b.n	80052f8 <HAL_RCC_OscConfig+0x13c>
 80052e0:	4b70      	ldr	r3, [pc, #448]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a6f      	ldr	r2, [pc, #444]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80052e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052ea:	6013      	str	r3, [r2, #0]
 80052ec:	4b6d      	ldr	r3, [pc, #436]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a6c      	ldr	r2, [pc, #432]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80052f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d013      	beq.n	8005328 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005300:	f7fc fcac 	bl	8001c5c <HAL_GetTick>
 8005304:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005306:	e008      	b.n	800531a <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005308:	f7fc fca8 	bl	8001c5c <HAL_GetTick>
 800530c:	4602      	mov	r2, r0
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	1ad3      	subs	r3, r2, r3
 8005312:	2b64      	cmp	r3, #100	; 0x64
 8005314:	d901      	bls.n	800531a <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	e2b6      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800531a:	4b62      	ldr	r3, [pc, #392]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005322:	2b00      	cmp	r3, #0
 8005324:	d0f0      	beq.n	8005308 <HAL_RCC_OscConfig+0x14c>
 8005326:	e014      	b.n	8005352 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005328:	f7fc fc98 	bl	8001c5c <HAL_GetTick>
 800532c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800532e:	e008      	b.n	8005342 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005330:	f7fc fc94 	bl	8001c5c <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	2b64      	cmp	r3, #100	; 0x64
 800533c:	d901      	bls.n	8005342 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e2a2      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005342:	4b58      	ldr	r3, [pc, #352]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d1f0      	bne.n	8005330 <HAL_RCC_OscConfig+0x174>
 800534e:	e000      	b.n	8005352 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005350:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0302 	and.w	r3, r3, #2
 800535a:	2b00      	cmp	r3, #0
 800535c:	d079      	beq.n	8005452 <HAL_RCC_OscConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	691b      	ldr	r3, [r3, #16]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d008      	beq.n	8005378 <HAL_RCC_OscConfig+0x1bc>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	2b01      	cmp	r3, #1
 800536c:	d004      	beq.n	8005378 <HAL_RCC_OscConfig+0x1bc>
 800536e:	f240 11a1 	movw	r1, #417	; 0x1a1
 8005372:	484b      	ldr	r0, [pc, #300]	; (80054a0 <HAL_RCC_OscConfig+0x2e4>)
 8005374:	f7fc fa56 	bl	8001824 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	2b1f      	cmp	r3, #31
 800537e:	d904      	bls.n	800538a <HAL_RCC_OscConfig+0x1ce>
 8005380:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
 8005384:	4846      	ldr	r0, [pc, #280]	; (80054a0 <HAL_RCC_OscConfig+0x2e4>)
 8005386:	f7fc fa4d 	bl	8001824 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800538a:	4b46      	ldr	r3, [pc, #280]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	f003 030c 	and.w	r3, r3, #12
 8005392:	2b00      	cmp	r3, #0
 8005394:	d00b      	beq.n	80053ae <HAL_RCC_OscConfig+0x1f2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005396:	4b43      	ldr	r3, [pc, #268]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f003 030c 	and.w	r3, r3, #12
 800539e:	2b08      	cmp	r3, #8
 80053a0:	d11c      	bne.n	80053dc <HAL_RCC_OscConfig+0x220>
 80053a2:	4b40      	ldr	r3, [pc, #256]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d116      	bne.n	80053dc <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053ae:	4b3d      	ldr	r3, [pc, #244]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 0302 	and.w	r3, r3, #2
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d005      	beq.n	80053c6 <HAL_RCC_OscConfig+0x20a>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d001      	beq.n	80053c6 <HAL_RCC_OscConfig+0x20a>
      {
        return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e260      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053c6:	4b37      	ldr	r3, [pc, #220]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	00db      	lsls	r3, r3, #3
 80053d4:	4933      	ldr	r1, [pc, #204]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 80053d6:	4313      	orrs	r3, r2
 80053d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053da:	e03a      	b.n	8005452 <HAL_RCC_OscConfig+0x296>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d020      	beq.n	8005426 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053e4:	4b30      	ldr	r3, [pc, #192]	; (80054a8 <HAL_RCC_OscConfig+0x2ec>)
 80053e6:	2201      	movs	r2, #1
 80053e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053ea:	f7fc fc37 	bl	8001c5c <HAL_GetTick>
 80053ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053f0:	e008      	b.n	8005404 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053f2:	f7fc fc33 	bl	8001c5c <HAL_GetTick>
 80053f6:	4602      	mov	r2, r0
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	1ad3      	subs	r3, r2, r3
 80053fc:	2b02      	cmp	r3, #2
 80053fe:	d901      	bls.n	8005404 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005400:	2303      	movs	r3, #3
 8005402:	e241      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005404:	4b27      	ldr	r3, [pc, #156]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f003 0302 	and.w	r3, r3, #2
 800540c:	2b00      	cmp	r3, #0
 800540e:	d0f0      	beq.n	80053f2 <HAL_RCC_OscConfig+0x236>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005410:	4b24      	ldr	r3, [pc, #144]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	695b      	ldr	r3, [r3, #20]
 800541c:	00db      	lsls	r3, r3, #3
 800541e:	4921      	ldr	r1, [pc, #132]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 8005420:	4313      	orrs	r3, r2
 8005422:	600b      	str	r3, [r1, #0]
 8005424:	e015      	b.n	8005452 <HAL_RCC_OscConfig+0x296>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005426:	4b20      	ldr	r3, [pc, #128]	; (80054a8 <HAL_RCC_OscConfig+0x2ec>)
 8005428:	2200      	movs	r2, #0
 800542a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800542c:	f7fc fc16 	bl	8001c5c <HAL_GetTick>
 8005430:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005432:	e008      	b.n	8005446 <HAL_RCC_OscConfig+0x28a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005434:	f7fc fc12 	bl	8001c5c <HAL_GetTick>
 8005438:	4602      	mov	r2, r0
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	2b02      	cmp	r3, #2
 8005440:	d901      	bls.n	8005446 <HAL_RCC_OscConfig+0x28a>
          {
            return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e220      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005446:	4b17      	ldr	r3, [pc, #92]	; (80054a4 <HAL_RCC_OscConfig+0x2e8>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0302 	and.w	r3, r3, #2
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1f0      	bne.n	8005434 <HAL_RCC_OscConfig+0x278>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0308 	and.w	r3, r3, #8
 800545a:	2b00      	cmp	r3, #0
 800545c:	d048      	beq.n	80054f0 <HAL_RCC_OscConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	699b      	ldr	r3, [r3, #24]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d008      	beq.n	8005478 <HAL_RCC_OscConfig+0x2bc>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	699b      	ldr	r3, [r3, #24]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d004      	beq.n	8005478 <HAL_RCC_OscConfig+0x2bc>
 800546e:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 8005472:	480b      	ldr	r0, [pc, #44]	; (80054a0 <HAL_RCC_OscConfig+0x2e4>)
 8005474:	f7fc f9d6 	bl	8001824 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d021      	beq.n	80054c4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005480:	4b0a      	ldr	r3, [pc, #40]	; (80054ac <HAL_RCC_OscConfig+0x2f0>)
 8005482:	2201      	movs	r2, #1
 8005484:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005486:	f7fc fbe9 	bl	8001c5c <HAL_GetTick>
 800548a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800548c:	e010      	b.n	80054b0 <HAL_RCC_OscConfig+0x2f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800548e:	f7fc fbe5 	bl	8001c5c <HAL_GetTick>
 8005492:	4602      	mov	r2, r0
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	2b02      	cmp	r3, #2
 800549a:	d909      	bls.n	80054b0 <HAL_RCC_OscConfig+0x2f4>
        {
          return HAL_TIMEOUT;
 800549c:	2303      	movs	r3, #3
 800549e:	e1f3      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
 80054a0:	080072cc 	.word	0x080072cc
 80054a4:	40021000 	.word	0x40021000
 80054a8:	42420000 	.word	0x42420000
 80054ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054b0:	4b67      	ldr	r3, [pc, #412]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80054b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b4:	f003 0302 	and.w	r3, r3, #2
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d0e8      	beq.n	800548e <HAL_RCC_OscConfig+0x2d2>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80054bc:	2001      	movs	r0, #1
 80054be:	f000 fc11 	bl	8005ce4 <RCC_Delay>
 80054c2:	e015      	b.n	80054f0 <HAL_RCC_OscConfig+0x334>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054c4:	4b63      	ldr	r3, [pc, #396]	; (8005654 <HAL_RCC_OscConfig+0x498>)
 80054c6:	2200      	movs	r2, #0
 80054c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054ca:	f7fc fbc7 	bl	8001c5c <HAL_GetTick>
 80054ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054d0:	e008      	b.n	80054e4 <HAL_RCC_OscConfig+0x328>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054d2:	f7fc fbc3 	bl	8001c5c <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d901      	bls.n	80054e4 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e1d1      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054e4:	4b5a      	ldr	r3, [pc, #360]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80054e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e8:	f003 0302 	and.w	r3, r3, #2
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1f0      	bne.n	80054d2 <HAL_RCC_OscConfig+0x316>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0304 	and.w	r3, r3, #4
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	f000 80c0 	beq.w	800567e <HAL_RCC_OscConfig+0x4c2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054fe:	2300      	movs	r3, #0
 8005500:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d00c      	beq.n	8005524 <HAL_RCC_OscConfig+0x368>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	2b01      	cmp	r3, #1
 8005510:	d008      	beq.n	8005524 <HAL_RCC_OscConfig+0x368>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	2b05      	cmp	r3, #5
 8005518:	d004      	beq.n	8005524 <HAL_RCC_OscConfig+0x368>
 800551a:	f240 2111 	movw	r1, #529	; 0x211
 800551e:	484e      	ldr	r0, [pc, #312]	; (8005658 <HAL_RCC_OscConfig+0x49c>)
 8005520:	f7fc f980 	bl	8001824 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005524:	4b4a      	ldr	r3, [pc, #296]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 8005526:	69db      	ldr	r3, [r3, #28]
 8005528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d10d      	bne.n	800554c <HAL_RCC_OscConfig+0x390>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005530:	4b47      	ldr	r3, [pc, #284]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 8005532:	69db      	ldr	r3, [r3, #28]
 8005534:	4a46      	ldr	r2, [pc, #280]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 8005536:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800553a:	61d3      	str	r3, [r2, #28]
 800553c:	4b44      	ldr	r3, [pc, #272]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 800553e:	69db      	ldr	r3, [r3, #28]
 8005540:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005544:	60bb      	str	r3, [r7, #8]
 8005546:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005548:	2301      	movs	r3, #1
 800554a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800554c:	4b43      	ldr	r3, [pc, #268]	; (800565c <HAL_RCC_OscConfig+0x4a0>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005554:	2b00      	cmp	r3, #0
 8005556:	d118      	bne.n	800558a <HAL_RCC_OscConfig+0x3ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005558:	4b40      	ldr	r3, [pc, #256]	; (800565c <HAL_RCC_OscConfig+0x4a0>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a3f      	ldr	r2, [pc, #252]	; (800565c <HAL_RCC_OscConfig+0x4a0>)
 800555e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005562:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005564:	f7fc fb7a 	bl	8001c5c <HAL_GetTick>
 8005568:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800556a:	e008      	b.n	800557e <HAL_RCC_OscConfig+0x3c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800556c:	f7fc fb76 	bl	8001c5c <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	2b64      	cmp	r3, #100	; 0x64
 8005578:	d901      	bls.n	800557e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e184      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800557e:	4b37      	ldr	r3, [pc, #220]	; (800565c <HAL_RCC_OscConfig+0x4a0>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005586:	2b00      	cmp	r3, #0
 8005588:	d0f0      	beq.n	800556c <HAL_RCC_OscConfig+0x3b0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	2b01      	cmp	r3, #1
 8005590:	d106      	bne.n	80055a0 <HAL_RCC_OscConfig+0x3e4>
 8005592:	4b2f      	ldr	r3, [pc, #188]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 8005594:	6a1b      	ldr	r3, [r3, #32]
 8005596:	4a2e      	ldr	r2, [pc, #184]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 8005598:	f043 0301 	orr.w	r3, r3, #1
 800559c:	6213      	str	r3, [r2, #32]
 800559e:	e02d      	b.n	80055fc <HAL_RCC_OscConfig+0x440>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d10c      	bne.n	80055c2 <HAL_RCC_OscConfig+0x406>
 80055a8:	4b29      	ldr	r3, [pc, #164]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80055aa:	6a1b      	ldr	r3, [r3, #32]
 80055ac:	4a28      	ldr	r2, [pc, #160]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80055ae:	f023 0301 	bic.w	r3, r3, #1
 80055b2:	6213      	str	r3, [r2, #32]
 80055b4:	4b26      	ldr	r3, [pc, #152]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80055b6:	6a1b      	ldr	r3, [r3, #32]
 80055b8:	4a25      	ldr	r2, [pc, #148]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80055ba:	f023 0304 	bic.w	r3, r3, #4
 80055be:	6213      	str	r3, [r2, #32]
 80055c0:	e01c      	b.n	80055fc <HAL_RCC_OscConfig+0x440>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	2b05      	cmp	r3, #5
 80055c8:	d10c      	bne.n	80055e4 <HAL_RCC_OscConfig+0x428>
 80055ca:	4b21      	ldr	r3, [pc, #132]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80055cc:	6a1b      	ldr	r3, [r3, #32]
 80055ce:	4a20      	ldr	r2, [pc, #128]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80055d0:	f043 0304 	orr.w	r3, r3, #4
 80055d4:	6213      	str	r3, [r2, #32]
 80055d6:	4b1e      	ldr	r3, [pc, #120]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	4a1d      	ldr	r2, [pc, #116]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80055dc:	f043 0301 	orr.w	r3, r3, #1
 80055e0:	6213      	str	r3, [r2, #32]
 80055e2:	e00b      	b.n	80055fc <HAL_RCC_OscConfig+0x440>
 80055e4:	4b1a      	ldr	r3, [pc, #104]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80055e6:	6a1b      	ldr	r3, [r3, #32]
 80055e8:	4a19      	ldr	r2, [pc, #100]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80055ea:	f023 0301 	bic.w	r3, r3, #1
 80055ee:	6213      	str	r3, [r2, #32]
 80055f0:	4b17      	ldr	r3, [pc, #92]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80055f2:	6a1b      	ldr	r3, [r3, #32]
 80055f4:	4a16      	ldr	r2, [pc, #88]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 80055f6:	f023 0304 	bic.w	r3, r3, #4
 80055fa:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d015      	beq.n	8005630 <HAL_RCC_OscConfig+0x474>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005604:	f7fc fb2a 	bl	8001c5c <HAL_GetTick>
 8005608:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800560a:	e00a      	b.n	8005622 <HAL_RCC_OscConfig+0x466>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800560c:	f7fc fb26 	bl	8001c5c <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	f241 3288 	movw	r2, #5000	; 0x1388
 800561a:	4293      	cmp	r3, r2
 800561c:	d901      	bls.n	8005622 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e132      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005622:	4b0b      	ldr	r3, [pc, #44]	; (8005650 <HAL_RCC_OscConfig+0x494>)
 8005624:	6a1b      	ldr	r3, [r3, #32]
 8005626:	f003 0302 	and.w	r3, r3, #2
 800562a:	2b00      	cmp	r3, #0
 800562c:	d0ee      	beq.n	800560c <HAL_RCC_OscConfig+0x450>
 800562e:	e01d      	b.n	800566c <HAL_RCC_OscConfig+0x4b0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005630:	f7fc fb14 	bl	8001c5c <HAL_GetTick>
 8005634:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005636:	e013      	b.n	8005660 <HAL_RCC_OscConfig+0x4a4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005638:	f7fc fb10 	bl	8001c5c <HAL_GetTick>
 800563c:	4602      	mov	r2, r0
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	1ad3      	subs	r3, r2, r3
 8005642:	f241 3288 	movw	r2, #5000	; 0x1388
 8005646:	4293      	cmp	r3, r2
 8005648:	d90a      	bls.n	8005660 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e11c      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
 800564e:	bf00      	nop
 8005650:	40021000 	.word	0x40021000
 8005654:	42420480 	.word	0x42420480
 8005658:	080072cc 	.word	0x080072cc
 800565c:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005660:	4b8b      	ldr	r3, [pc, #556]	; (8005890 <HAL_RCC_OscConfig+0x6d4>)
 8005662:	6a1b      	ldr	r3, [r3, #32]
 8005664:	f003 0302 	and.w	r3, r3, #2
 8005668:	2b00      	cmp	r3, #0
 800566a:	d1e5      	bne.n	8005638 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800566c:	7dfb      	ldrb	r3, [r7, #23]
 800566e:	2b01      	cmp	r3, #1
 8005670:	d105      	bne.n	800567e <HAL_RCC_OscConfig+0x4c2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005672:	4b87      	ldr	r3, [pc, #540]	; (8005890 <HAL_RCC_OscConfig+0x6d4>)
 8005674:	69db      	ldr	r3, [r3, #28]
 8005676:	4a86      	ldr	r2, [pc, #536]	; (8005890 <HAL_RCC_OscConfig+0x6d4>)
 8005678:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800567c:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	69db      	ldr	r3, [r3, #28]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00c      	beq.n	80056a0 <HAL_RCC_OscConfig+0x4e4>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	69db      	ldr	r3, [r3, #28]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d008      	beq.n	80056a0 <HAL_RCC_OscConfig+0x4e4>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	69db      	ldr	r3, [r3, #28]
 8005692:	2b02      	cmp	r3, #2
 8005694:	d004      	beq.n	80056a0 <HAL_RCC_OscConfig+0x4e4>
 8005696:	f240 21af 	movw	r1, #687	; 0x2af
 800569a:	487e      	ldr	r0, [pc, #504]	; (8005894 <HAL_RCC_OscConfig+0x6d8>)
 800569c:	f7fc f8c2 	bl	8001824 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	69db      	ldr	r3, [r3, #28]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	f000 80ee 	beq.w	8005886 <HAL_RCC_OscConfig+0x6ca>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80056aa:	4b79      	ldr	r3, [pc, #484]	; (8005890 <HAL_RCC_OscConfig+0x6d4>)
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f003 030c 	and.w	r3, r3, #12
 80056b2:	2b08      	cmp	r3, #8
 80056b4:	f000 80ce 	beq.w	8005854 <HAL_RCC_OscConfig+0x698>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	69db      	ldr	r3, [r3, #28]
 80056bc:	2b02      	cmp	r3, #2
 80056be:	f040 80b2 	bne.w	8005826 <HAL_RCC_OscConfig+0x66a>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6a1b      	ldr	r3, [r3, #32]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d009      	beq.n	80056de <HAL_RCC_OscConfig+0x522>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056d2:	d004      	beq.n	80056de <HAL_RCC_OscConfig+0x522>
 80056d4:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 80056d8:	486e      	ldr	r0, [pc, #440]	; (8005894 <HAL_RCC_OscConfig+0x6d8>)
 80056da:	f7fc f8a3 	bl	8001824 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d04a      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80056ee:	d045      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80056f8:	d040      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056fe:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005702:	d03b      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005708:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800570c:	d036      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005712:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005716:	d031      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005720:	d02c      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005726:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800572a:	d027      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005730:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005734:	d022      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800573e:	d01d      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005744:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005748:	d018      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005752:	d013      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005758:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800575c:	d00e      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005762:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 8005766:	d009      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800576c:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8005770:	d004      	beq.n	800577c <HAL_RCC_OscConfig+0x5c0>
 8005772:	f240 21b9 	movw	r1, #697	; 0x2b9
 8005776:	4847      	ldr	r0, [pc, #284]	; (8005894 <HAL_RCC_OscConfig+0x6d8>)
 8005778:	f7fc f854 	bl	8001824 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800577c:	4b46      	ldr	r3, [pc, #280]	; (8005898 <HAL_RCC_OscConfig+0x6dc>)
 800577e:	2200      	movs	r2, #0
 8005780:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005782:	f7fc fa6b 	bl	8001c5c <HAL_GetTick>
 8005786:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005788:	e008      	b.n	800579c <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800578a:	f7fc fa67 	bl	8001c5c <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	2b02      	cmp	r3, #2
 8005796:	d901      	bls.n	800579c <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e075      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800579c:	4b3c      	ldr	r3, [pc, #240]	; (8005890 <HAL_RCC_OscConfig+0x6d4>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1f0      	bne.n	800578a <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a1b      	ldr	r3, [r3, #32]
 80057ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057b0:	d116      	bne.n	80057e0 <HAL_RCC_OscConfig+0x624>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d009      	beq.n	80057ce <HAL_RCC_OscConfig+0x612>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80057c2:	d004      	beq.n	80057ce <HAL_RCC_OscConfig+0x612>
 80057c4:	f240 21cf 	movw	r1, #719	; 0x2cf
 80057c8:	4832      	ldr	r0, [pc, #200]	; (8005894 <HAL_RCC_OscConfig+0x6d8>)
 80057ca:	f7fc f82b 	bl	8001824 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80057ce:	4b30      	ldr	r3, [pc, #192]	; (8005890 <HAL_RCC_OscConfig+0x6d4>)
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	492d      	ldr	r1, [pc, #180]	; (8005890 <HAL_RCC_OscConfig+0x6d4>)
 80057dc:	4313      	orrs	r3, r2
 80057de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80057e0:	4b2b      	ldr	r3, [pc, #172]	; (8005890 <HAL_RCC_OscConfig+0x6d4>)
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a19      	ldr	r1, [r3, #32]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f0:	430b      	orrs	r3, r1
 80057f2:	4927      	ldr	r1, [pc, #156]	; (8005890 <HAL_RCC_OscConfig+0x6d4>)
 80057f4:	4313      	orrs	r3, r2
 80057f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057f8:	4b27      	ldr	r3, [pc, #156]	; (8005898 <HAL_RCC_OscConfig+0x6dc>)
 80057fa:	2201      	movs	r2, #1
 80057fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057fe:	f7fc fa2d 	bl	8001c5c <HAL_GetTick>
 8005802:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005804:	e008      	b.n	8005818 <HAL_RCC_OscConfig+0x65c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005806:	f7fc fa29 	bl	8001c5c <HAL_GetTick>
 800580a:	4602      	mov	r2, r0
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	2b02      	cmp	r3, #2
 8005812:	d901      	bls.n	8005818 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8005814:	2303      	movs	r3, #3
 8005816:	e037      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005818:	4b1d      	ldr	r3, [pc, #116]	; (8005890 <HAL_RCC_OscConfig+0x6d4>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d0f0      	beq.n	8005806 <HAL_RCC_OscConfig+0x64a>
 8005824:	e02f      	b.n	8005886 <HAL_RCC_OscConfig+0x6ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005826:	4b1c      	ldr	r3, [pc, #112]	; (8005898 <HAL_RCC_OscConfig+0x6dc>)
 8005828:	2200      	movs	r2, #0
 800582a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800582c:	f7fc fa16 	bl	8001c5c <HAL_GetTick>
 8005830:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005832:	e008      	b.n	8005846 <HAL_RCC_OscConfig+0x68a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005834:	f7fc fa12 	bl	8001c5c <HAL_GetTick>
 8005838:	4602      	mov	r2, r0
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	1ad3      	subs	r3, r2, r3
 800583e:	2b02      	cmp	r3, #2
 8005840:	d901      	bls.n	8005846 <HAL_RCC_OscConfig+0x68a>
          {
            return HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	e020      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005846:	4b12      	ldr	r3, [pc, #72]	; (8005890 <HAL_RCC_OscConfig+0x6d4>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800584e:	2b00      	cmp	r3, #0
 8005850:	d1f0      	bne.n	8005834 <HAL_RCC_OscConfig+0x678>
 8005852:	e018      	b.n	8005886 <HAL_RCC_OscConfig+0x6ca>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	69db      	ldr	r3, [r3, #28]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d101      	bne.n	8005860 <HAL_RCC_OscConfig+0x6a4>
      {
        return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e013      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005860:	4b0b      	ldr	r3, [pc, #44]	; (8005890 <HAL_RCC_OscConfig+0x6d4>)
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a1b      	ldr	r3, [r3, #32]
 8005870:	429a      	cmp	r2, r3
 8005872:	d106      	bne.n	8005882 <HAL_RCC_OscConfig+0x6c6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800587e:	429a      	cmp	r2, r3
 8005880:	d001      	beq.n	8005886 <HAL_RCC_OscConfig+0x6ca>
        {
          return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e000      	b.n	8005888 <HAL_RCC_OscConfig+0x6cc>
        }
      }
    }
  }

  return HAL_OK;
 8005886:	2300      	movs	r3, #0
}
 8005888:	4618      	mov	r0, r3
 800588a:	3718      	adds	r7, #24
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}
 8005890:	40021000 	.word	0x40021000
 8005894:	080072cc 	.word	0x080072cc
 8005898:	42420060 	.word	0x42420060

0800589c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d101      	bne.n	80058b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	e176      	b.n	8005b9e <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0301 	and.w	r3, r3, #1
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d116      	bne.n	80058ea <HAL_RCC_ClockConfig+0x4e>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0302 	and.w	r3, r3, #2
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d110      	bne.n	80058ea <HAL_RCC_ClockConfig+0x4e>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0304 	and.w	r3, r3, #4
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10a      	bne.n	80058ea <HAL_RCC_ClockConfig+0x4e>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0308 	and.w	r3, r3, #8
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d104      	bne.n	80058ea <HAL_RCC_ClockConfig+0x4e>
 80058e0:	f44f 714e 	mov.w	r1, #824	; 0x338
 80058e4:	4874      	ldr	r0, [pc, #464]	; (8005ab8 <HAL_RCC_ClockConfig+0x21c>)
 80058e6:	f7fb ff9d 	bl	8001824 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d00a      	beq.n	8005906 <HAL_RCC_ClockConfig+0x6a>
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d007      	beq.n	8005906 <HAL_RCC_ClockConfig+0x6a>
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d004      	beq.n	8005906 <HAL_RCC_ClockConfig+0x6a>
 80058fc:	f240 3139 	movw	r1, #825	; 0x339
 8005900:	486d      	ldr	r0, [pc, #436]	; (8005ab8 <HAL_RCC_ClockConfig+0x21c>)
 8005902:	f7fb ff8f 	bl	8001824 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005906:	4b6d      	ldr	r3, [pc, #436]	; (8005abc <HAL_RCC_ClockConfig+0x220>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 0307 	and.w	r3, r3, #7
 800590e:	683a      	ldr	r2, [r7, #0]
 8005910:	429a      	cmp	r2, r3
 8005912:	d910      	bls.n	8005936 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005914:	4b69      	ldr	r3, [pc, #420]	; (8005abc <HAL_RCC_ClockConfig+0x220>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f023 0207 	bic.w	r2, r3, #7
 800591c:	4967      	ldr	r1, [pc, #412]	; (8005abc <HAL_RCC_ClockConfig+0x220>)
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	4313      	orrs	r3, r2
 8005922:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005924:	4b65      	ldr	r3, [pc, #404]	; (8005abc <HAL_RCC_ClockConfig+0x220>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f003 0307 	and.w	r3, r3, #7
 800592c:	683a      	ldr	r2, [r7, #0]
 800592e:	429a      	cmp	r2, r3
 8005930:	d001      	beq.n	8005936 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e133      	b.n	8005b9e <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0302 	and.w	r3, r3, #2
 800593e:	2b00      	cmp	r3, #0
 8005940:	d049      	beq.n	80059d6 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f003 0304 	and.w	r3, r3, #4
 800594a:	2b00      	cmp	r3, #0
 800594c:	d005      	beq.n	800595a <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800594e:	4b5c      	ldr	r3, [pc, #368]	; (8005ac0 <HAL_RCC_ClockConfig+0x224>)
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	4a5b      	ldr	r2, [pc, #364]	; (8005ac0 <HAL_RCC_ClockConfig+0x224>)
 8005954:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005958:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0308 	and.w	r3, r3, #8
 8005962:	2b00      	cmp	r3, #0
 8005964:	d005      	beq.n	8005972 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005966:	4b56      	ldr	r3, [pc, #344]	; (8005ac0 <HAL_RCC_ClockConfig+0x224>)
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	4a55      	ldr	r2, [pc, #340]	; (8005ac0 <HAL_RCC_ClockConfig+0x224>)
 800596c:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005970:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d024      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x128>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	2b80      	cmp	r3, #128	; 0x80
 8005980:	d020      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x128>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	2b90      	cmp	r3, #144	; 0x90
 8005988:	d01c      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x128>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	2ba0      	cmp	r3, #160	; 0xa0
 8005990:	d018      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x128>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	2bb0      	cmp	r3, #176	; 0xb0
 8005998:	d014      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x128>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	2bc0      	cmp	r3, #192	; 0xc0
 80059a0:	d010      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x128>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	2bd0      	cmp	r3, #208	; 0xd0
 80059a8:	d00c      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x128>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	2be0      	cmp	r3, #224	; 0xe0
 80059b0:	d008      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x128>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	2bf0      	cmp	r3, #240	; 0xf0
 80059b8:	d004      	beq.n	80059c4 <HAL_RCC_ClockConfig+0x128>
 80059ba:	f240 315f 	movw	r1, #863	; 0x35f
 80059be:	483e      	ldr	r0, [pc, #248]	; (8005ab8 <HAL_RCC_ClockConfig+0x21c>)
 80059c0:	f7fb ff30 	bl	8001824 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059c4:	4b3e      	ldr	r3, [pc, #248]	; (8005ac0 <HAL_RCC_ClockConfig+0x224>)
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	493b      	ldr	r1, [pc, #236]	; (8005ac0 <HAL_RCC_ClockConfig+0x224>)
 80059d2:	4313      	orrs	r3, r2
 80059d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d051      	beq.n	8005a86 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d00c      	beq.n	8005a04 <HAL_RCC_ClockConfig+0x168>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d008      	beq.n	8005a04 <HAL_RCC_ClockConfig+0x168>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	2b02      	cmp	r3, #2
 80059f8:	d004      	beq.n	8005a04 <HAL_RCC_ClockConfig+0x168>
 80059fa:	f240 3166 	movw	r1, #870	; 0x366
 80059fe:	482e      	ldr	r0, [pc, #184]	; (8005ab8 <HAL_RCC_ClockConfig+0x21c>)
 8005a00:	f7fb ff10 	bl	8001824 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d107      	bne.n	8005a1c <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a0c:	4b2c      	ldr	r3, [pc, #176]	; (8005ac0 <HAL_RCC_ClockConfig+0x224>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d115      	bne.n	8005a44 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e0c0      	b.n	8005b9e <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d107      	bne.n	8005a34 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a24:	4b26      	ldr	r3, [pc, #152]	; (8005ac0 <HAL_RCC_ClockConfig+0x224>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d109      	bne.n	8005a44 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e0b4      	b.n	8005b9e <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a34:	4b22      	ldr	r3, [pc, #136]	; (8005ac0 <HAL_RCC_ClockConfig+0x224>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f003 0302 	and.w	r3, r3, #2
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d101      	bne.n	8005a44 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e0ac      	b.n	8005b9e <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a44:	4b1e      	ldr	r3, [pc, #120]	; (8005ac0 <HAL_RCC_ClockConfig+0x224>)
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f023 0203 	bic.w	r2, r3, #3
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	491b      	ldr	r1, [pc, #108]	; (8005ac0 <HAL_RCC_ClockConfig+0x224>)
 8005a52:	4313      	orrs	r3, r2
 8005a54:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a56:	f7fc f901 	bl	8001c5c <HAL_GetTick>
 8005a5a:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a5c:	e00a      	b.n	8005a74 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a5e:	f7fc f8fd 	bl	8001c5c <HAL_GetTick>
 8005a62:	4602      	mov	r2, r0
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d901      	bls.n	8005a74 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e094      	b.n	8005b9e <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a74:	4b12      	ldr	r3, [pc, #72]	; (8005ac0 <HAL_RCC_ClockConfig+0x224>)
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f003 020c 	and.w	r2, r3, #12
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d1eb      	bne.n	8005a5e <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a86:	4b0d      	ldr	r3, [pc, #52]	; (8005abc <HAL_RCC_ClockConfig+0x220>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 0307 	and.w	r3, r3, #7
 8005a8e:	683a      	ldr	r2, [r7, #0]
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d217      	bcs.n	8005ac4 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a94:	4b09      	ldr	r3, [pc, #36]	; (8005abc <HAL_RCC_ClockConfig+0x220>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f023 0207 	bic.w	r2, r3, #7
 8005a9c:	4907      	ldr	r1, [pc, #28]	; (8005abc <HAL_RCC_ClockConfig+0x220>)
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005aa4:	4b05      	ldr	r3, [pc, #20]	; (8005abc <HAL_RCC_ClockConfig+0x220>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 0307 	and.w	r3, r3, #7
 8005aac:	683a      	ldr	r2, [r7, #0]
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d008      	beq.n	8005ac4 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e073      	b.n	8005b9e <HAL_RCC_ClockConfig+0x302>
 8005ab6:	bf00      	nop
 8005ab8:	080072cc 	.word	0x080072cc
 8005abc:	40022000 	.word	0x40022000
 8005ac0:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0304 	and.w	r3, r3, #4
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d025      	beq.n	8005b1c <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d018      	beq.n	8005b0a <HAL_RCC_ClockConfig+0x26e>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ae0:	d013      	beq.n	8005b0a <HAL_RCC_ClockConfig+0x26e>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8005aea:	d00e      	beq.n	8005b0a <HAL_RCC_ClockConfig+0x26e>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005af4:	d009      	beq.n	8005b0a <HAL_RCC_ClockConfig+0x26e>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005afe:	d004      	beq.n	8005b0a <HAL_RCC_ClockConfig+0x26e>
 8005b00:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 8005b04:	4828      	ldr	r0, [pc, #160]	; (8005ba8 <HAL_RCC_ClockConfig+0x30c>)
 8005b06:	f7fb fe8d 	bl	8001824 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b0a:	4b28      	ldr	r3, [pc, #160]	; (8005bac <HAL_RCC_ClockConfig+0x310>)
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	4925      	ldr	r1, [pc, #148]	; (8005bac <HAL_RCC_ClockConfig+0x310>)
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 0308 	and.w	r3, r3, #8
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d026      	beq.n	8005b76 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	691b      	ldr	r3, [r3, #16]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d018      	beq.n	8005b62 <HAL_RCC_ClockConfig+0x2c6>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	691b      	ldr	r3, [r3, #16]
 8005b34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b38:	d013      	beq.n	8005b62 <HAL_RCC_ClockConfig+0x2c6>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8005b42:	d00e      	beq.n	8005b62 <HAL_RCC_ClockConfig+0x2c6>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005b4c:	d009      	beq.n	8005b62 <HAL_RCC_ClockConfig+0x2c6>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b56:	d004      	beq.n	8005b62 <HAL_RCC_ClockConfig+0x2c6>
 8005b58:	f240 31ab 	movw	r1, #939	; 0x3ab
 8005b5c:	4812      	ldr	r0, [pc, #72]	; (8005ba8 <HAL_RCC_ClockConfig+0x30c>)
 8005b5e:	f7fb fe61 	bl	8001824 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005b62:	4b12      	ldr	r3, [pc, #72]	; (8005bac <HAL_RCC_ClockConfig+0x310>)
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	691b      	ldr	r3, [r3, #16]
 8005b6e:	00db      	lsls	r3, r3, #3
 8005b70:	490e      	ldr	r1, [pc, #56]	; (8005bac <HAL_RCC_ClockConfig+0x310>)
 8005b72:	4313      	orrs	r3, r2
 8005b74:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005b76:	f000 f821 	bl	8005bbc <HAL_RCC_GetSysClockFreq>
 8005b7a:	4601      	mov	r1, r0
 8005b7c:	4b0b      	ldr	r3, [pc, #44]	; (8005bac <HAL_RCC_ClockConfig+0x310>)
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	091b      	lsrs	r3, r3, #4
 8005b82:	f003 030f 	and.w	r3, r3, #15
 8005b86:	4a0a      	ldr	r2, [pc, #40]	; (8005bb0 <HAL_RCC_ClockConfig+0x314>)
 8005b88:	5cd3      	ldrb	r3, [r2, r3]
 8005b8a:	fa21 f303 	lsr.w	r3, r1, r3
 8005b8e:	4a09      	ldr	r2, [pc, #36]	; (8005bb4 <HAL_RCC_ClockConfig+0x318>)
 8005b90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005b92:	4b09      	ldr	r3, [pc, #36]	; (8005bb8 <HAL_RCC_ClockConfig+0x31c>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4618      	mov	r0, r3
 8005b98:	f7fc f81e 	bl	8001bd8 <HAL_InitTick>

  return HAL_OK;
 8005b9c:	2300      	movs	r3, #0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3710      	adds	r7, #16
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop
 8005ba8:	080072cc 	.word	0x080072cc
 8005bac:	40021000 	.word	0x40021000
 8005bb0:	080073a0 	.word	0x080073a0
 8005bb4:	20000008 	.word	0x20000008
 8005bb8:	2000000c 	.word	0x2000000c

08005bbc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bbc:	b490      	push	{r4, r7}
 8005bbe:	b08a      	sub	sp, #40	; 0x28
 8005bc0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005bc2:	4b2a      	ldr	r3, [pc, #168]	; (8005c6c <HAL_RCC_GetSysClockFreq+0xb0>)
 8005bc4:	1d3c      	adds	r4, r7, #4
 8005bc6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005bc8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005bcc:	4b28      	ldr	r3, [pc, #160]	; (8005c70 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005bce:	881b      	ldrh	r3, [r3, #0]
 8005bd0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	61fb      	str	r3, [r7, #28]
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	61bb      	str	r3, [r7, #24]
 8005bda:	2300      	movs	r3, #0
 8005bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8005bde:	2300      	movs	r3, #0
 8005be0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005be2:	2300      	movs	r3, #0
 8005be4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005be6:	4b23      	ldr	r3, [pc, #140]	; (8005c74 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	f003 030c 	and.w	r3, r3, #12
 8005bf2:	2b04      	cmp	r3, #4
 8005bf4:	d002      	beq.n	8005bfc <HAL_RCC_GetSysClockFreq+0x40>
 8005bf6:	2b08      	cmp	r3, #8
 8005bf8:	d003      	beq.n	8005c02 <HAL_RCC_GetSysClockFreq+0x46>
 8005bfa:	e02d      	b.n	8005c58 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005bfc:	4b1e      	ldr	r3, [pc, #120]	; (8005c78 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005bfe:	623b      	str	r3, [r7, #32]
      break;
 8005c00:	e02d      	b.n	8005c5e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	0c9b      	lsrs	r3, r3, #18
 8005c06:	f003 030f 	and.w	r3, r3, #15
 8005c0a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005c0e:	4413      	add	r3, r2
 8005c10:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005c14:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d013      	beq.n	8005c48 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005c20:	4b14      	ldr	r3, [pc, #80]	; (8005c74 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	0c5b      	lsrs	r3, r3, #17
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005c2e:	4413      	add	r3, r2
 8005c30:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005c34:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	4a0f      	ldr	r2, [pc, #60]	; (8005c78 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005c3a:	fb02 f203 	mul.w	r2, r2, r3
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c44:	627b      	str	r3, [r7, #36]	; 0x24
 8005c46:	e004      	b.n	8005c52 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	4a0c      	ldr	r2, [pc, #48]	; (8005c7c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005c4c:	fb02 f303 	mul.w	r3, r2, r3
 8005c50:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c54:	623b      	str	r3, [r7, #32]
      break;
 8005c56:	e002      	b.n	8005c5e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005c58:	4b07      	ldr	r3, [pc, #28]	; (8005c78 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005c5a:	623b      	str	r3, [r7, #32]
      break;
 8005c5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c5e:	6a3b      	ldr	r3, [r7, #32]
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3728      	adds	r7, #40	; 0x28
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bc90      	pop	{r4, r7}
 8005c68:	4770      	bx	lr
 8005c6a:	bf00      	nop
 8005c6c:	08007304 	.word	0x08007304
 8005c70:	08007314 	.word	0x08007314
 8005c74:	40021000 	.word	0x40021000
 8005c78:	007a1200 	.word	0x007a1200
 8005c7c:	003d0900 	.word	0x003d0900

08005c80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c80:	b480      	push	{r7}
 8005c82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c84:	4b02      	ldr	r3, [pc, #8]	; (8005c90 <HAL_RCC_GetHCLKFreq+0x10>)
 8005c86:	681b      	ldr	r3, [r3, #0]
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bc80      	pop	{r7}
 8005c8e:	4770      	bx	lr
 8005c90:	20000008 	.word	0x20000008

08005c94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005c98:	f7ff fff2 	bl	8005c80 <HAL_RCC_GetHCLKFreq>
 8005c9c:	4601      	mov	r1, r0
 8005c9e:	4b05      	ldr	r3, [pc, #20]	; (8005cb4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	0a1b      	lsrs	r3, r3, #8
 8005ca4:	f003 0307 	and.w	r3, r3, #7
 8005ca8:	4a03      	ldr	r2, [pc, #12]	; (8005cb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005caa:	5cd3      	ldrb	r3, [r2, r3]
 8005cac:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	bd80      	pop	{r7, pc}
 8005cb4:	40021000 	.word	0x40021000
 8005cb8:	080073b0 	.word	0x080073b0

08005cbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005cc0:	f7ff ffde 	bl	8005c80 <HAL_RCC_GetHCLKFreq>
 8005cc4:	4601      	mov	r1, r0
 8005cc6:	4b05      	ldr	r3, [pc, #20]	; (8005cdc <HAL_RCC_GetPCLK2Freq+0x20>)
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	0adb      	lsrs	r3, r3, #11
 8005ccc:	f003 0307 	and.w	r3, r3, #7
 8005cd0:	4a03      	ldr	r2, [pc, #12]	; (8005ce0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cd2:	5cd3      	ldrb	r3, [r2, r3]
 8005cd4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	bd80      	pop	{r7, pc}
 8005cdc:	40021000 	.word	0x40021000
 8005ce0:	080073b0 	.word	0x080073b0

08005ce4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b085      	sub	sp, #20
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005cec:	4b0a      	ldr	r3, [pc, #40]	; (8005d18 <RCC_Delay+0x34>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a0a      	ldr	r2, [pc, #40]	; (8005d1c <RCC_Delay+0x38>)
 8005cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf6:	0a5b      	lsrs	r3, r3, #9
 8005cf8:	687a      	ldr	r2, [r7, #4]
 8005cfa:	fb02 f303 	mul.w	r3, r2, r3
 8005cfe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005d00:	bf00      	nop
  }
  while (Delay --);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	1e5a      	subs	r2, r3, #1
 8005d06:	60fa      	str	r2, [r7, #12]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d1f9      	bne.n	8005d00 <RCC_Delay+0x1c>
}
 8005d0c:	bf00      	nop
 8005d0e:	3714      	adds	r7, #20
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bc80      	pop	{r7}
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop
 8005d18:	20000008 	.word	0x20000008
 8005d1c:	10624dd3 	.word	0x10624dd3

08005d20 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b086      	sub	sp, #24
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	613b      	str	r3, [r7, #16]
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	60fb      	str	r3, [r7, #12]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0301 	and.w	r3, r3, #1
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d10f      	bne.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 0302 	and.w	r3, r3, #2
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d109      	bne.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 0310 	and.w	r3, r3, #16
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d103      	bne.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8005d54:	216c      	movs	r1, #108	; 0x6c
 8005d56:	4873      	ldr	r0, [pc, #460]	; (8005f24 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8005d58:	f7fb fd64 	bl	8001824 <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 8095 	beq.w	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d012      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d7a:	d00d      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d84:	d008      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d8e:	d003      	beq.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8005d90:	2172      	movs	r1, #114	; 0x72
 8005d92:	4864      	ldr	r0, [pc, #400]	; (8005f24 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8005d94:	f7fb fd46 	bl	8001824 <assert_failed>

    FlagStatus       pwrclkchanged = RESET;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d9c:	4b62      	ldr	r3, [pc, #392]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005d9e:	69db      	ldr	r3, [r3, #28]
 8005da0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10d      	bne.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005da8:	4b5f      	ldr	r3, [pc, #380]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005daa:	69db      	ldr	r3, [r3, #28]
 8005dac:	4a5e      	ldr	r2, [pc, #376]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005dae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005db2:	61d3      	str	r3, [r2, #28]
 8005db4:	4b5c      	ldr	r3, [pc, #368]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005db6:	69db      	ldr	r3, [r3, #28]
 8005db8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005dbc:	60bb      	str	r3, [r7, #8]
 8005dbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dc4:	4b59      	ldr	r3, [pc, #356]	; (8005f2c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d118      	bne.n	8005e02 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005dd0:	4b56      	ldr	r3, [pc, #344]	; (8005f2c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a55      	ldr	r2, [pc, #340]	; (8005f2c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005dd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005dda:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ddc:	f7fb ff3e 	bl	8001c5c <HAL_GetTick>
 8005de0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005de2:	e008      	b.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005de4:	f7fb ff3a 	bl	8001c5c <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b64      	cmp	r3, #100	; 0x64
 8005df0:	d901      	bls.n	8005df6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
        {
          return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e092      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005df6:	4b4d      	ldr	r3, [pc, #308]	; (8005f2c <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d0f0      	beq.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005e02:	4b49      	ldr	r3, [pc, #292]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e04:	6a1b      	ldr	r3, [r3, #32]
 8005e06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e0a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d02e      	beq.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d027      	beq.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005e20:	4b41      	ldr	r3, [pc, #260]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e22:	6a1b      	ldr	r3, [r3, #32]
 8005e24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e28:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005e2a:	4b41      	ldr	r3, [pc, #260]	; (8005f30 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005e30:	4b3f      	ldr	r3, [pc, #252]	; (8005f30 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005e32:	2200      	movs	r2, #0
 8005e34:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005e36:	4a3c      	ldr	r2, [pc, #240]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f003 0301 	and.w	r3, r3, #1
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d014      	beq.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e46:	f7fb ff09 	bl	8001c5c <HAL_GetTick>
 8005e4a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e4c:	e00a      	b.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e4e:	f7fb ff05 	bl	8001c5c <HAL_GetTick>
 8005e52:	4602      	mov	r2, r0
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	1ad3      	subs	r3, r2, r3
 8005e58:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d901      	bls.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 8005e60:	2303      	movs	r3, #3
 8005e62:	e05b      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e64:	4b30      	ldr	r3, [pc, #192]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e66:	6a1b      	ldr	r3, [r3, #32]
 8005e68:	f003 0302 	and.w	r3, r3, #2
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d0ee      	beq.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e70:	4b2d      	ldr	r3, [pc, #180]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e72:	6a1b      	ldr	r3, [r3, #32]
 8005e74:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	492a      	ldr	r1, [pc, #168]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005e82:	7dfb      	ldrb	r3, [r7, #23]
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d105      	bne.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e88:	4b27      	ldr	r3, [pc, #156]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e8a:	69db      	ldr	r3, [r3, #28]
 8005e8c:	4a26      	ldr	r2, [pc, #152]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e92:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 0302 	and.w	r3, r3, #2
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d01f      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d012      	beq.n	8005ece <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005eb0:	d00d      	beq.n	8005ece <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005eba:	d008      	beq.n	8005ece <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005ec4:	d003      	beq.n	8005ece <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005ec6:	21b9      	movs	r1, #185	; 0xb9
 8005ec8:	4816      	ldr	r0, [pc, #88]	; (8005f24 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8005eca:	f7fb fcab 	bl	8001824 <assert_failed>

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005ece:	4b16      	ldr	r3, [pc, #88]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	4913      	ldr	r1, [pc, #76]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005edc:	4313      	orrs	r3, r2
 8005ede:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 0310 	and.w	r3, r3, #16
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d016      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005ef4:	d008      	beq.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d004      	beq.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005efe:	f240 1115 	movw	r1, #277	; 0x115
 8005f02:	4808      	ldr	r0, [pc, #32]	; (8005f24 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8005f04:	f7fb fc8e 	bl	8001824 <assert_failed>

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005f08:	4b07      	ldr	r3, [pc, #28]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	4904      	ldr	r1, [pc, #16]	; (8005f28 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005f16:	4313      	orrs	r3, r2
 8005f18:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005f1a:	2300      	movs	r3, #0
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3718      	adds	r7, #24
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	08007318 	.word	0x08007318
 8005f28:	40021000 	.word	0x40021000
 8005f2c:	40007000 	.word	0x40007000
 8005f30:	42420440 	.word	0x42420440

08005f34 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005f34:	b590      	push	{r4, r7, lr}
 8005f36:	b08d      	sub	sp, #52	; 0x34
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005f3c:	4b5f      	ldr	r3, [pc, #380]	; (80060bc <HAL_RCCEx_GetPeriphCLKFreq+0x188>)
 8005f3e:	f107 040c 	add.w	r4, r7, #12
 8005f42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005f44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005f48:	4b5d      	ldr	r3, [pc, #372]	; (80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>)
 8005f4a:	881b      	ldrh	r3, [r3, #0]
 8005f4c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	627b      	str	r3, [r7, #36]	; 0x24
 8005f52:	2300      	movs	r3, #0
 8005f54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f56:	2300      	movs	r3, #0
 8005f58:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	61fb      	str	r3, [r7, #28]
 8005f5e:	2300      	movs	r3, #0
 8005f60:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f003 0301 	and.w	r3, r3, #1
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d10e      	bne.n	8005f8a <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f003 0302 	and.w	r3, r3, #2
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d109      	bne.n	8005f8a <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f003 0310 	and.w	r3, r3, #16
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d104      	bne.n	8005f8a <HAL_RCCEx_GetPeriphCLKFreq+0x56>
 8005f80:	f44f 71cb 	mov.w	r1, #406	; 0x196
 8005f84:	484f      	ldr	r0, [pc, #316]	; (80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x190>)
 8005f86:	f7fb fc4d 	bl	8001824 <assert_failed>

  switch (PeriphClk)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2b02      	cmp	r3, #2
 8005f8e:	d07f      	beq.n	8006090 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
 8005f90:	2b10      	cmp	r3, #16
 8005f92:	d002      	beq.n	8005f9a <HAL_RCCEx_GetPeriphCLKFreq+0x66>
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d048      	beq.n	800602a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005f98:	e08b      	b.n	80060b2 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
      temp_reg = RCC->CFGR;
 8005f9a:	4b4b      	ldr	r3, [pc, #300]	; (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005fa0:	4b49      	ldr	r3, [pc, #292]	; (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d07f      	beq.n	80060ac <HAL_RCCEx_GetPeriphCLKFreq+0x178>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	0c9b      	lsrs	r3, r3, #18
 8005fb0:	f003 030f 	and.w	r3, r3, #15
 8005fb4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005fb8:	4413      	add	r3, r2
 8005fba:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005fbe:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005fc0:	69fb      	ldr	r3, [r7, #28]
 8005fc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d018      	beq.n	8005ffc <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005fca:	4b3f      	ldr	r3, [pc, #252]	; (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	0c5b      	lsrs	r3, r3, #17
 8005fd0:	f003 0301 	and.w	r3, r3, #1
 8005fd4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005fd8:	4413      	add	r3, r2
 8005fda:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005fde:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00d      	beq.n	8006006 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005fea:	4a38      	ldr	r2, [pc, #224]	; (80060cc <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8005fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fee:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ff2:	6a3b      	ldr	r3, [r7, #32]
 8005ff4:	fb02 f303 	mul.w	r3, r2, r3
 8005ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ffa:	e004      	b.n	8006006 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005ffc:	6a3b      	ldr	r3, [r7, #32]
 8005ffe:	4a34      	ldr	r2, [pc, #208]	; (80060d0 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8006000:	fb02 f303 	mul.w	r3, r2, r3
 8006004:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006006:	4b30      	ldr	r3, [pc, #192]	; (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800600e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006012:	d102      	bne.n	800601a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
          frequency = pllclk;
 8006014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006016:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006018:	e048      	b.n	80060ac <HAL_RCCEx_GetPeriphCLKFreq+0x178>
          frequency = (pllclk * 2) / 3;
 800601a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800601c:	005b      	lsls	r3, r3, #1
 800601e:	4a2d      	ldr	r2, [pc, #180]	; (80060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8006020:	fba2 2303 	umull	r2, r3, r2, r3
 8006024:	085b      	lsrs	r3, r3, #1
 8006026:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006028:	e040      	b.n	80060ac <HAL_RCCEx_GetPeriphCLKFreq+0x178>
      temp_reg = RCC->BDCR;
 800602a:	4b27      	ldr	r3, [pc, #156]	; (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006036:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800603a:	d108      	bne.n	800604e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	f003 0302 	and.w	r3, r3, #2
 8006042:	2b00      	cmp	r3, #0
 8006044:	d003      	beq.n	800604e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSE_VALUE;
 8006046:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800604a:	62bb      	str	r3, [r7, #40]	; 0x28
 800604c:	e01f      	b.n	800608e <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006058:	d109      	bne.n	800606e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800605a:	4b1b      	ldr	r3, [pc, #108]	; (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 800605c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800605e:	f003 0302 	and.w	r3, r3, #2
 8006062:	2b00      	cmp	r3, #0
 8006064:	d003      	beq.n	800606e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        frequency = LSI_VALUE;
 8006066:	f649 4340 	movw	r3, #40000	; 0x9c40
 800606a:	62bb      	str	r3, [r7, #40]	; 0x28
 800606c:	e00f      	b.n	800608e <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800606e:	69fb      	ldr	r3, [r7, #28]
 8006070:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006074:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006078:	d11a      	bne.n	80060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 800607a:	4b13      	ldr	r3, [pc, #76]	; (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d014      	beq.n	80060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
        frequency = HSE_VALUE / 128U;
 8006086:	f24f 4324 	movw	r3, #62500	; 0xf424
 800608a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800608c:	e010      	b.n	80060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 800608e:	e00f      	b.n	80060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006090:	f7ff fe14 	bl	8005cbc <HAL_RCC_GetPCLK2Freq>
 8006094:	4602      	mov	r2, r0
 8006096:	4b0c      	ldr	r3, [pc, #48]	; (80060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>)
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	0b9b      	lsrs	r3, r3, #14
 800609c:	f003 0303 	and.w	r3, r3, #3
 80060a0:	3301      	adds	r3, #1
 80060a2:	005b      	lsls	r3, r3, #1
 80060a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80060a8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80060aa:	e002      	b.n	80060b2 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
      break;
 80060ac:	bf00      	nop
 80060ae:	e000      	b.n	80060b2 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
      break;
 80060b0:	bf00      	nop
    }
  }
  return (frequency);
 80060b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3734      	adds	r7, #52	; 0x34
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd90      	pop	{r4, r7, pc}
 80060bc:	08007354 	.word	0x08007354
 80060c0:	08007364 	.word	0x08007364
 80060c4:	08007318 	.word	0x08007318
 80060c8:	40021000 	.word	0x40021000
 80060cc:	007a1200 	.word	0x007a1200
 80060d0:	003d0900 	.word	0x003d0900
 80060d4:	aaaaaaab 	.word	0xaaaaaaab

080060d8 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b084      	sub	sp, #16
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80060e0:	2300      	movs	r3, #0
 80060e2:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d101      	bne.n	80060ee <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80060ea:	2301      	movs	r3, #1
 80060ec:	e0b4      	b.n	8006258 <HAL_RTC_Init+0x180>
  }

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a5b      	ldr	r2, [pc, #364]	; (8006260 <HAL_RTC_Init+0x188>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d004      	beq.n	8006102 <HAL_RTC_Init+0x2a>
 80060f8:	f240 111d 	movw	r1, #285	; 0x11d
 80060fc:	4859      	ldr	r0, [pc, #356]	; (8006264 <HAL_RTC_Init+0x18c>)
 80060fe:	f7fb fb91 	bl	8001824 <assert_failed>
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d012      	beq.n	8006130 <HAL_RTC_Init+0x58>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	2b80      	cmp	r3, #128	; 0x80
 8006110:	d00e      	beq.n	8006130 <HAL_RTC_Init+0x58>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800611a:	d009      	beq.n	8006130 <HAL_RTC_Init+0x58>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006124:	d004      	beq.n	8006130 <HAL_RTC_Init+0x58>
 8006126:	f44f 718f 	mov.w	r1, #286	; 0x11e
 800612a:	484e      	ldr	r0, [pc, #312]	; (8006264 <HAL_RTC_Init+0x18c>)
 800612c:	f7fb fb7a 	bl	8001824 <assert_failed>
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006138:	d309      	bcc.n	800614e <HAL_RTC_Init+0x76>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006142:	d004      	beq.n	800614e <HAL_RTC_Init+0x76>
 8006144:	f240 111f 	movw	r1, #287	; 0x11f
 8006148:	4846      	ldr	r0, [pc, #280]	; (8006264 <HAL_RTC_Init+0x18c>)
 800614a:	f7fb fb6b 	bl	8001824 <assert_failed>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	7c5b      	ldrb	r3, [r3, #17]
 8006152:	b2db      	uxtb	r3, r3
 8006154:	2b00      	cmp	r3, #0
 8006156:	d105      	bne.n	8006164 <HAL_RTC_Init+0x8c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f7fb fbb4 	bl	80018cc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2202      	movs	r2, #2
 8006168:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 fd07 	bl	8006b7e <HAL_RTC_WaitForSynchro>
 8006170:	4603      	mov	r3, r0
 8006172:	2b00      	cmp	r3, #0
 8006174:	d004      	beq.n	8006180 <HAL_RTC_Init+0xa8>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2204      	movs	r2, #4
 800617a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e06b      	b.n	8006258 <HAL_RTC_Init+0x180>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f000 fdc0 	bl	8006d06 <RTC_EnterInitMode>
 8006186:	4603      	mov	r3, r0
 8006188:	2b00      	cmp	r3, #0
 800618a:	d004      	beq.n	8006196 <HAL_RTC_Init+0xbe>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2204      	movs	r2, #4
 8006190:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e060      	b.n	8006258 <HAL_RTC_Init+0x180>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	685a      	ldr	r2, [r3, #4]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f022 0207 	bic.w	r2, r2, #7
 80061a4:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d005      	beq.n	80061ba <HAL_RTC_Init+0xe2>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80061ae:	4b2e      	ldr	r3, [pc, #184]	; (8006268 <HAL_RTC_Init+0x190>)
 80061b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061b2:	4a2d      	ldr	r2, [pc, #180]	; (8006268 <HAL_RTC_Init+0x190>)
 80061b4:	f023 0301 	bic.w	r3, r3, #1
 80061b8:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80061ba:	4b2b      	ldr	r3, [pc, #172]	; (8006268 <HAL_RTC_Init+0x190>)
 80061bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061be:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	4928      	ldr	r1, [pc, #160]	; (8006268 <HAL_RTC_Init+0x190>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d4:	d003      	beq.n	80061de <HAL_RTC_Init+0x106>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	60fb      	str	r3, [r7, #12]
 80061dc:	e00e      	b.n	80061fc <HAL_RTC_Init+0x124>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80061de:	2001      	movs	r0, #1
 80061e0:	f7ff fea8 	bl	8005f34 <HAL_RCCEx_GetPeriphCLKFreq>
 80061e4:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d104      	bne.n	80061f6 <HAL_RTC_Init+0x11e>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2204      	movs	r2, #4
 80061f0:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80061f2:	2301      	movs	r3, #1
 80061f4:	e030      	b.n	8006258 <HAL_RTC_Init+0x180>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	3b01      	subs	r3, #1
 80061fa:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	f023 010f 	bic.w	r1, r3, #15
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	0c1a      	lsrs	r2, r3, #16
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	430a      	orrs	r2, r1
 8006210:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68db      	ldr	r3, [r3, #12]
 8006218:	0c1b      	lsrs	r3, r3, #16
 800621a:	041b      	lsls	r3, r3, #16
 800621c:	68fa      	ldr	r2, [r7, #12]
 800621e:	b291      	uxth	r1, r2
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	6812      	ldr	r2, [r2, #0]
 8006224:	430b      	orrs	r3, r1
 8006226:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f000 fd94 	bl	8006d56 <RTC_ExitInitMode>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d004      	beq.n	800623e <HAL_RTC_Init+0x166>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2204      	movs	r2, #4
 8006238:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e00c      	b.n	8006258 <HAL_RTC_Init+0x180>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2201      	movs	r2, #1
 800624e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8006256:	2300      	movs	r3, #0
  }
}
 8006258:	4618      	mov	r0, r3
 800625a:	3710      	adds	r7, #16
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	40002800 	.word	0x40002800
 8006264:	08007368 	.word	0x08007368
 8006268:	40006c00 	.word	0x40006c00

0800626c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800626c:	b590      	push	{r4, r7, lr}
 800626e:	b087      	sub	sp, #28
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8006278:	2300      	movs	r3, #0
 800627a:	617b      	str	r3, [r7, #20]
 800627c:	2300      	movs	r3, #0
 800627e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d002      	beq.n	800628c <HAL_RTC_SetTime+0x20>
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d101      	bne.n	8006290 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e0cd      	b.n	800642c <HAL_RTC_SetTime+0x1c0>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d007      	beq.n	80062a6 <HAL_RTC_SetTime+0x3a>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2b01      	cmp	r3, #1
 800629a:	d004      	beq.n	80062a6 <HAL_RTC_SetTime+0x3a>
 800629c:	f240 21ca 	movw	r1, #714	; 0x2ca
 80062a0:	4864      	ldr	r0, [pc, #400]	; (8006434 <HAL_RTC_SetTime+0x1c8>)
 80062a2:	f7fb fabf 	bl	8001824 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	7c1b      	ldrb	r3, [r3, #16]
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d101      	bne.n	80062b2 <HAL_RTC_SetTime+0x46>
 80062ae:	2302      	movs	r3, #2
 80062b0:	e0bc      	b.n	800642c <HAL_RTC_SetTime+0x1c0>
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2201      	movs	r2, #1
 80062b6:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2202      	movs	r2, #2
 80062bc:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d12e      	bne.n	8006322 <HAL_RTC_SetTime+0xb6>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	781b      	ldrb	r3, [r3, #0]
 80062c8:	2b17      	cmp	r3, #23
 80062ca:	d904      	bls.n	80062d6 <HAL_RTC_SetTime+0x6a>
 80062cc:	f240 21d3 	movw	r1, #723	; 0x2d3
 80062d0:	4858      	ldr	r0, [pc, #352]	; (8006434 <HAL_RTC_SetTime+0x1c8>)
 80062d2:	f7fb faa7 	bl	8001824 <assert_failed>
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	785b      	ldrb	r3, [r3, #1]
 80062da:	2b3b      	cmp	r3, #59	; 0x3b
 80062dc:	d904      	bls.n	80062e8 <HAL_RTC_SetTime+0x7c>
 80062de:	f44f 7135 	mov.w	r1, #724	; 0x2d4
 80062e2:	4854      	ldr	r0, [pc, #336]	; (8006434 <HAL_RTC_SetTime+0x1c8>)
 80062e4:	f7fb fa9e 	bl	8001824 <assert_failed>
    assert_param(IS_RTC_SECONDS(sTime->Seconds));
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	789b      	ldrb	r3, [r3, #2]
 80062ec:	2b3b      	cmp	r3, #59	; 0x3b
 80062ee:	d904      	bls.n	80062fa <HAL_RTC_SetTime+0x8e>
 80062f0:	f240 21d5 	movw	r1, #725	; 0x2d5
 80062f4:	484f      	ldr	r0, [pc, #316]	; (8006434 <HAL_RTC_SetTime+0x1c8>)
 80062f6:	f7fb fa95 	bl	8001824 <assert_failed>

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	781b      	ldrb	r3, [r3, #0]
 80062fe:	461a      	mov	r2, r3
 8006300:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006304:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	785b      	ldrb	r3, [r3, #1]
 800630c:	4619      	mov	r1, r3
 800630e:	460b      	mov	r3, r1
 8006310:	011b      	lsls	r3, r3, #4
 8006312:	1a5b      	subs	r3, r3, r1
 8006314:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006316:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8006318:	68ba      	ldr	r2, [r7, #8]
 800631a:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800631c:	4413      	add	r3, r2
 800631e:	617b      	str	r3, [r7, #20]
 8006320:	e045      	b.n	80063ae <HAL_RTC_SetTime+0x142>
  }
  else
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	781b      	ldrb	r3, [r3, #0]
 8006326:	4618      	mov	r0, r3
 8006328:	f000 fd5a 	bl	8006de0 <RTC_Bcd2ToByte>
 800632c:	4603      	mov	r3, r0
 800632e:	2b17      	cmp	r3, #23
 8006330:	d904      	bls.n	800633c <HAL_RTC_SetTime+0xd0>
 8006332:	f240 21dd 	movw	r1, #733	; 0x2dd
 8006336:	483f      	ldr	r0, [pc, #252]	; (8006434 <HAL_RTC_SetTime+0x1c8>)
 8006338:	f7fb fa74 	bl	8001824 <assert_failed>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	785b      	ldrb	r3, [r3, #1]
 8006340:	4618      	mov	r0, r3
 8006342:	f000 fd4d 	bl	8006de0 <RTC_Bcd2ToByte>
 8006346:	4603      	mov	r3, r0
 8006348:	2b3b      	cmp	r3, #59	; 0x3b
 800634a:	d904      	bls.n	8006356 <HAL_RTC_SetTime+0xea>
 800634c:	f240 21de 	movw	r1, #734	; 0x2de
 8006350:	4838      	ldr	r0, [pc, #224]	; (8006434 <HAL_RTC_SetTime+0x1c8>)
 8006352:	f7fb fa67 	bl	8001824 <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	789b      	ldrb	r3, [r3, #2]
 800635a:	4618      	mov	r0, r3
 800635c:	f000 fd40 	bl	8006de0 <RTC_Bcd2ToByte>
 8006360:	4603      	mov	r3, r0
 8006362:	2b3b      	cmp	r3, #59	; 0x3b
 8006364:	d904      	bls.n	8006370 <HAL_RTC_SetTime+0x104>
 8006366:	f240 21df 	movw	r1, #735	; 0x2df
 800636a:	4832      	ldr	r0, [pc, #200]	; (8006434 <HAL_RTC_SetTime+0x1c8>)
 800636c:	f7fb fa5a 	bl	8001824 <assert_failed>

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	781b      	ldrb	r3, [r3, #0]
 8006374:	4618      	mov	r0, r3
 8006376:	f000 fd33 	bl	8006de0 <RTC_Bcd2ToByte>
 800637a:	4603      	mov	r3, r0
 800637c:	461a      	mov	r2, r3
 800637e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006382:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	785b      	ldrb	r3, [r3, #1]
 800638a:	4618      	mov	r0, r3
 800638c:	f000 fd28 	bl	8006de0 <RTC_Bcd2ToByte>
 8006390:	4603      	mov	r3, r0
 8006392:	461a      	mov	r2, r3
 8006394:	4613      	mov	r3, r2
 8006396:	011b      	lsls	r3, r3, #4
 8006398:	1a9b      	subs	r3, r3, r2
 800639a:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800639c:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	789b      	ldrb	r3, [r3, #2]
 80063a2:	4618      	mov	r0, r3
 80063a4:	f000 fd1c 	bl	8006de0 <RTC_Bcd2ToByte>
 80063a8:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80063aa:	4423      	add	r3, r4
 80063ac:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80063ae:	6979      	ldr	r1, [r7, #20]
 80063b0:	68f8      	ldr	r0, [r7, #12]
 80063b2:	f000 fc41 	bl	8006c38 <RTC_WriteTimeCounter>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d007      	beq.n	80063cc <HAL_RTC_SetTime+0x160>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2204      	movs	r2, #4
 80063c0:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2200      	movs	r2, #0
 80063c6:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	e02f      	b.n	800642c <HAL_RTC_SetTime+0x1c0>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	685a      	ldr	r2, [r3, #4]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f022 0205 	bic.w	r2, r2, #5
 80063da:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80063dc:	68f8      	ldr	r0, [r7, #12]
 80063de:	f000 fc52 	bl	8006c86 <RTC_ReadAlarmCounter>
 80063e2:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ea:	d018      	beq.n	800641e <HAL_RTC_SetTime+0x1b2>
    {
      if (counter_alarm < counter_time)
 80063ec:	693a      	ldr	r2, [r7, #16]
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d214      	bcs.n	800641e <HAL_RTC_SetTime+0x1b2>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80063fa:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80063fe:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006400:	6939      	ldr	r1, [r7, #16]
 8006402:	68f8      	ldr	r0, [r7, #12]
 8006404:	f000 fc58 	bl	8006cb8 <RTC_WriteAlarmCounter>
 8006408:	4603      	mov	r3, r0
 800640a:	2b00      	cmp	r3, #0
 800640c:	d007      	beq.n	800641e <HAL_RTC_SetTime+0x1b2>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2204      	movs	r2, #4
 8006412:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2200      	movs	r2, #0
 8006418:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	e006      	b.n	800642c <HAL_RTC_SetTime+0x1c0>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2201      	movs	r2, #1
 8006422:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2200      	movs	r2, #0
 8006428:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800642a:	2300      	movs	r3, #0
  }
}
 800642c:	4618      	mov	r0, r3
 800642e:	371c      	adds	r7, #28
 8006430:	46bd      	mov	sp, r7
 8006432:	bd90      	pop	{r4, r7, pc}
 8006434:	08007368 	.word	0x08007368

08006438 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b088      	sub	sp, #32
 800643c:	af00      	add	r7, sp, #0
 800643e:	60f8      	str	r0, [r7, #12]
 8006440:	60b9      	str	r1, [r7, #8]
 8006442:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8006444:	2300      	movs	r3, #0
 8006446:	61bb      	str	r3, [r7, #24]
 8006448:	2300      	movs	r3, #0
 800644a:	61fb      	str	r3, [r7, #28]
 800644c:	2300      	movs	r3, #0
 800644e:	617b      	str	r3, [r7, #20]
 8006450:	2300      	movs	r3, #0
 8006452:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d002      	beq.n	8006460 <HAL_RTC_GetTime+0x28>
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d101      	bne.n	8006464 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e0c0      	b.n	80065e6 <HAL_RTC_GetTime+0x1ae>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d007      	beq.n	800647a <HAL_RTC_GetTime+0x42>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d004      	beq.n	800647a <HAL_RTC_GetTime+0x42>
 8006470:	f240 312d 	movw	r1, #813	; 0x32d
 8006474:	485e      	ldr	r0, [pc, #376]	; (80065f0 <HAL_RTC_GetTime+0x1b8>)
 8006476:	f7fb f9d5 	bl	8001824 <assert_failed>

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	f003 0304 	and.w	r3, r3, #4
 8006484:	2b00      	cmp	r3, #0
 8006486:	d001      	beq.n	800648c <HAL_RTC_GetTime+0x54>
  {
    return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e0ac      	b.n	80065e6 <HAL_RTC_GetTime+0x1ae>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f000 fba3 	bl	8006bd8 <RTC_ReadTimeCounter>
 8006492:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	4a57      	ldr	r2, [pc, #348]	; (80065f4 <HAL_RTC_GetTime+0x1bc>)
 8006498:	fba2 2303 	umull	r2, r3, r2, r3
 800649c:	0adb      	lsrs	r3, r3, #11
 800649e:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 80064a0:	69ba      	ldr	r2, [r7, #24]
 80064a2:	4b54      	ldr	r3, [pc, #336]	; (80065f4 <HAL_RTC_GetTime+0x1bc>)
 80064a4:	fba3 1302 	umull	r1, r3, r3, r2
 80064a8:	0adb      	lsrs	r3, r3, #11
 80064aa:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80064ae:	fb01 f303 	mul.w	r3, r1, r3
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	4a50      	ldr	r2, [pc, #320]	; (80065f8 <HAL_RTC_GetTime+0x1c0>)
 80064b6:	fba2 2303 	umull	r2, r3, r2, r3
 80064ba:	095b      	lsrs	r3, r3, #5
 80064bc:	b2da      	uxtb	r2, r3
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80064c2:	69bb      	ldr	r3, [r7, #24]
 80064c4:	4a4b      	ldr	r2, [pc, #300]	; (80065f4 <HAL_RTC_GetTime+0x1bc>)
 80064c6:	fba2 1203 	umull	r1, r2, r2, r3
 80064ca:	0ad2      	lsrs	r2, r2, #11
 80064cc:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80064d0:	fb01 f202 	mul.w	r2, r1, r2
 80064d4:	1a9a      	subs	r2, r3, r2
 80064d6:	4b48      	ldr	r3, [pc, #288]	; (80065f8 <HAL_RTC_GetTime+0x1c0>)
 80064d8:	fba3 1302 	umull	r1, r3, r3, r2
 80064dc:	0959      	lsrs	r1, r3, #5
 80064de:	460b      	mov	r3, r1
 80064e0:	011b      	lsls	r3, r3, #4
 80064e2:	1a5b      	subs	r3, r3, r1
 80064e4:	009b      	lsls	r3, r3, #2
 80064e6:	1ad1      	subs	r1, r2, r3
 80064e8:	b2ca      	uxtb	r2, r1
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	2b17      	cmp	r3, #23
 80064f2:	d955      	bls.n	80065a0 <HAL_RTC_GetTime+0x168>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	4a41      	ldr	r2, [pc, #260]	; (80065fc <HAL_RTC_GetTime+0x1c4>)
 80064f8:	fba2 2303 	umull	r2, r3, r2, r3
 80064fc:	091b      	lsrs	r3, r3, #4
 80064fe:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8006500:	6939      	ldr	r1, [r7, #16]
 8006502:	4b3e      	ldr	r3, [pc, #248]	; (80065fc <HAL_RTC_GetTime+0x1c4>)
 8006504:	fba3 2301 	umull	r2, r3, r3, r1
 8006508:	091a      	lsrs	r2, r3, #4
 800650a:	4613      	mov	r3, r2
 800650c:	005b      	lsls	r3, r3, #1
 800650e:	4413      	add	r3, r2
 8006510:	00db      	lsls	r3, r3, #3
 8006512:	1aca      	subs	r2, r1, r3
 8006514:	b2d2      	uxtb	r2, r2
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800651a:	68f8      	ldr	r0, [r7, #12]
 800651c:	f000 fbb3 	bl	8006c86 <RTC_ReadAlarmCounter>
 8006520:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8006522:	69fb      	ldr	r3, [r7, #28]
 8006524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006528:	d008      	beq.n	800653c <HAL_RTC_GetTime+0x104>
 800652a:	69fa      	ldr	r2, [r7, #28]
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	429a      	cmp	r2, r3
 8006530:	d904      	bls.n	800653c <HAL_RTC_GetTime+0x104>
    {
      counter_alarm -= counter_time;
 8006532:	69fa      	ldr	r2, [r7, #28]
 8006534:	69bb      	ldr	r3, [r7, #24]
 8006536:	1ad3      	subs	r3, r2, r3
 8006538:	61fb      	str	r3, [r7, #28]
 800653a:	e002      	b.n	8006542 <HAL_RTC_GetTime+0x10a>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800653c:	f04f 33ff 	mov.w	r3, #4294967295
 8006540:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	4a2e      	ldr	r2, [pc, #184]	; (8006600 <HAL_RTC_GetTime+0x1c8>)
 8006546:	fb02 f303 	mul.w	r3, r2, r3
 800654a:	69ba      	ldr	r2, [r7, #24]
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8006550:	69b9      	ldr	r1, [r7, #24]
 8006552:	68f8      	ldr	r0, [r7, #12]
 8006554:	f000 fb70 	bl	8006c38 <RTC_WriteTimeCounter>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d001      	beq.n	8006562 <HAL_RTC_GetTime+0x12a>
    {
      return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	e041      	b.n	80065e6 <HAL_RTC_GetTime+0x1ae>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8006562:	69fb      	ldr	r3, [r7, #28]
 8006564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006568:	d00c      	beq.n	8006584 <HAL_RTC_GetTime+0x14c>
    {
      counter_alarm += counter_time;
 800656a:	69fa      	ldr	r2, [r7, #28]
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	4413      	add	r3, r2
 8006570:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006572:	69f9      	ldr	r1, [r7, #28]
 8006574:	68f8      	ldr	r0, [r7, #12]
 8006576:	f000 fb9f 	bl	8006cb8 <RTC_WriteAlarmCounter>
 800657a:	4603      	mov	r3, r0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d00a      	beq.n	8006596 <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	e030      	b.n	80065e6 <HAL_RTC_GetTime+0x1ae>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006584:	69f9      	ldr	r1, [r7, #28]
 8006586:	68f8      	ldr	r0, [r7, #12]
 8006588:	f000 fb96 	bl	8006cb8 <RTC_WriteAlarmCounter>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d001      	beq.n	8006596 <HAL_RTC_GetTime+0x15e>
      {
        return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e027      	b.n	80065e6 <HAL_RTC_GetTime+0x1ae>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8006596:	6979      	ldr	r1, [r7, #20]
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 fc3e 	bl	8006e1a <RTC_DateUpdate>
 800659e:	e003      	b.n	80065a8 <HAL_RTC_GetTime+0x170>
  }
  else
  {
    sTime->Hours = hours;
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	b2da      	uxtb	r2, r3
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d01a      	beq.n	80065e4 <HAL_RTC_GetTime+0x1ac>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	781b      	ldrb	r3, [r3, #0]
 80065b2:	4618      	mov	r0, r3
 80065b4:	f000 fbf7 	bl	8006da6 <RTC_ByteToBcd2>
 80065b8:	4603      	mov	r3, r0
 80065ba:	461a      	mov	r2, r3
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	785b      	ldrb	r3, [r3, #1]
 80065c4:	4618      	mov	r0, r3
 80065c6:	f000 fbee 	bl	8006da6 <RTC_ByteToBcd2>
 80065ca:	4603      	mov	r3, r0
 80065cc:	461a      	mov	r2, r3
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	789b      	ldrb	r3, [r3, #2]
 80065d6:	4618      	mov	r0, r3
 80065d8:	f000 fbe5 	bl	8006da6 <RTC_ByteToBcd2>
 80065dc:	4603      	mov	r3, r0
 80065de:	461a      	mov	r2, r3
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80065e4:	2300      	movs	r3, #0
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3720      	adds	r7, #32
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	08007368 	.word	0x08007368
 80065f4:	91a2b3c5 	.word	0x91a2b3c5
 80065f8:	88888889 	.word	0x88888889
 80065fc:	aaaaaaab 	.word	0xaaaaaaab
 8006600:	00015180 	.word	0x00015180

08006604 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b088      	sub	sp, #32
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8006610:	2300      	movs	r3, #0
 8006612:	61fb      	str	r3, [r7, #28]
 8006614:	2300      	movs	r3, #0
 8006616:	61bb      	str	r3, [r7, #24]
 8006618:	2300      	movs	r3, #0
 800661a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d002      	beq.n	8006628 <HAL_RTC_SetDate+0x24>
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d101      	bne.n	800662c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	e0fc      	b.n	8006826 <HAL_RTC_SetDate+0x222>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d007      	beq.n	8006642 <HAL_RTC_SetDate+0x3e>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2b01      	cmp	r3, #1
 8006636:	d004      	beq.n	8006642 <HAL_RTC_SetDate+0x3e>
 8006638:	f44f 7167 	mov.w	r1, #924	; 0x39c
 800663c:	487c      	ldr	r0, [pc, #496]	; (8006830 <HAL_RTC_SetDate+0x22c>)
 800663e:	f7fb f8f1 	bl	8001824 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	7c1b      	ldrb	r3, [r3, #16]
 8006646:	2b01      	cmp	r3, #1
 8006648:	d101      	bne.n	800664e <HAL_RTC_SetDate+0x4a>
 800664a:	2302      	movs	r3, #2
 800664c:	e0eb      	b.n	8006826 <HAL_RTC_SetDate+0x222>
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2201      	movs	r2, #1
 8006652:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2202      	movs	r2, #2
 8006658:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d12f      	bne.n	80066c0 <HAL_RTC_SetDate+0xbc>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	78db      	ldrb	r3, [r3, #3]
 8006664:	2b63      	cmp	r3, #99	; 0x63
 8006666:	d904      	bls.n	8006672 <HAL_RTC_SetDate+0x6e>
 8006668:	f240 31a5 	movw	r1, #933	; 0x3a5
 800666c:	4870      	ldr	r0, [pc, #448]	; (8006830 <HAL_RTC_SetDate+0x22c>)
 800666e:	f7fb f8d9 	bl	8001824 <assert_failed>
    assert_param(IS_RTC_MONTH(sDate->Month));
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	785b      	ldrb	r3, [r3, #1]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d003      	beq.n	8006682 <HAL_RTC_SetDate+0x7e>
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	785b      	ldrb	r3, [r3, #1]
 800667e:	2b0c      	cmp	r3, #12
 8006680:	d904      	bls.n	800668c <HAL_RTC_SetDate+0x88>
 8006682:	f240 31a6 	movw	r1, #934	; 0x3a6
 8006686:	486a      	ldr	r0, [pc, #424]	; (8006830 <HAL_RTC_SetDate+0x22c>)
 8006688:	f7fb f8cc 	bl	8001824 <assert_failed>
    assert_param(IS_RTC_DATE(sDate->Date));
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	789b      	ldrb	r3, [r3, #2]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d003      	beq.n	800669c <HAL_RTC_SetDate+0x98>
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	789b      	ldrb	r3, [r3, #2]
 8006698:	2b1f      	cmp	r3, #31
 800669a:	d904      	bls.n	80066a6 <HAL_RTC_SetDate+0xa2>
 800669c:	f240 31a7 	movw	r1, #935	; 0x3a7
 80066a0:	4863      	ldr	r0, [pc, #396]	; (8006830 <HAL_RTC_SetDate+0x22c>)
 80066a2:	f7fb f8bf 	bl	8001824 <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	78da      	ldrb	r2, [r3, #3]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	785a      	ldrb	r2, [r3, #1]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	789a      	ldrb	r2, [r3, #2]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	739a      	strb	r2, [r3, #14]
 80066be:	e051      	b.n	8006764 <HAL_RTC_SetDate+0x160>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	78db      	ldrb	r3, [r3, #3]
 80066c4:	4618      	mov	r0, r3
 80066c6:	f000 fb8b 	bl	8006de0 <RTC_Bcd2ToByte>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b63      	cmp	r3, #99	; 0x63
 80066ce:	d904      	bls.n	80066da <HAL_RTC_SetDate+0xd6>
 80066d0:	f44f 716c 	mov.w	r1, #944	; 0x3b0
 80066d4:	4856      	ldr	r0, [pc, #344]	; (8006830 <HAL_RTC_SetDate+0x22c>)
 80066d6:	f7fb f8a5 	bl	8001824 <assert_failed>
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	785b      	ldrb	r3, [r3, #1]
 80066de:	4618      	mov	r0, r3
 80066e0:	f000 fb7e 	bl	8006de0 <RTC_Bcd2ToByte>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d007      	beq.n	80066fa <HAL_RTC_SetDate+0xf6>
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	785b      	ldrb	r3, [r3, #1]
 80066ee:	4618      	mov	r0, r3
 80066f0:	f000 fb76 	bl	8006de0 <RTC_Bcd2ToByte>
 80066f4:	4603      	mov	r3, r0
 80066f6:	2b0c      	cmp	r3, #12
 80066f8:	d904      	bls.n	8006704 <HAL_RTC_SetDate+0x100>
 80066fa:	f240 31b1 	movw	r1, #945	; 0x3b1
 80066fe:	484c      	ldr	r0, [pc, #304]	; (8006830 <HAL_RTC_SetDate+0x22c>)
 8006700:	f7fb f890 	bl	8001824 <assert_failed>
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	789b      	ldrb	r3, [r3, #2]
 8006708:	4618      	mov	r0, r3
 800670a:	f000 fb69 	bl	8006de0 <RTC_Bcd2ToByte>
 800670e:	4603      	mov	r3, r0
 8006710:	2b00      	cmp	r3, #0
 8006712:	d007      	beq.n	8006724 <HAL_RTC_SetDate+0x120>
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	789b      	ldrb	r3, [r3, #2]
 8006718:	4618      	mov	r0, r3
 800671a:	f000 fb61 	bl	8006de0 <RTC_Bcd2ToByte>
 800671e:	4603      	mov	r3, r0
 8006720:	2b1f      	cmp	r3, #31
 8006722:	d904      	bls.n	800672e <HAL_RTC_SetDate+0x12a>
 8006724:	f240 31b2 	movw	r1, #946	; 0x3b2
 8006728:	4841      	ldr	r0, [pc, #260]	; (8006830 <HAL_RTC_SetDate+0x22c>)
 800672a:	f7fb f87b 	bl	8001824 <assert_failed>

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	78db      	ldrb	r3, [r3, #3]
 8006732:	4618      	mov	r0, r3
 8006734:	f000 fb54 	bl	8006de0 <RTC_Bcd2ToByte>
 8006738:	4603      	mov	r3, r0
 800673a:	461a      	mov	r2, r3
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	785b      	ldrb	r3, [r3, #1]
 8006744:	4618      	mov	r0, r3
 8006746:	f000 fb4b 	bl	8006de0 <RTC_Bcd2ToByte>
 800674a:	4603      	mov	r3, r0
 800674c:	461a      	mov	r2, r3
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	789b      	ldrb	r3, [r3, #2]
 8006756:	4618      	mov	r0, r3
 8006758:	f000 fb42 	bl	8006de0 <RTC_Bcd2ToByte>
 800675c:	4603      	mov	r3, r0
 800675e:	461a      	mov	r2, r3
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	7bdb      	ldrb	r3, [r3, #15]
 8006768:	4618      	mov	r0, r3
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	7b59      	ldrb	r1, [r3, #13]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	7b9b      	ldrb	r3, [r3, #14]
 8006772:	461a      	mov	r2, r3
 8006774:	f000 fc2c 	bl	8006fd0 <RTC_WeekDayNum>
 8006778:	4603      	mov	r3, r0
 800677a:	461a      	mov	r2, r3
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	7b1a      	ldrb	r2, [r3, #12]
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8006788:	68f8      	ldr	r0, [r7, #12]
 800678a:	f000 fa25 	bl	8006bd8 <RTC_ReadTimeCounter>
 800678e:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8006790:	69fb      	ldr	r3, [r7, #28]
 8006792:	4a28      	ldr	r2, [pc, #160]	; (8006834 <HAL_RTC_SetDate+0x230>)
 8006794:	fba2 2303 	umull	r2, r3, r2, r3
 8006798:	0adb      	lsrs	r3, r3, #11
 800679a:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	2b18      	cmp	r3, #24
 80067a0:	d93a      	bls.n	8006818 <HAL_RTC_SetDate+0x214>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	4a24      	ldr	r2, [pc, #144]	; (8006838 <HAL_RTC_SetDate+0x234>)
 80067a6:	fba2 2303 	umull	r2, r3, r2, r3
 80067aa:	091b      	lsrs	r3, r3, #4
 80067ac:	4a23      	ldr	r2, [pc, #140]	; (800683c <HAL_RTC_SetDate+0x238>)
 80067ae:	fb02 f303 	mul.w	r3, r2, r3
 80067b2:	69fa      	ldr	r2, [r7, #28]
 80067b4:	1ad3      	subs	r3, r2, r3
 80067b6:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80067b8:	69f9      	ldr	r1, [r7, #28]
 80067ba:	68f8      	ldr	r0, [r7, #12]
 80067bc:	f000 fa3c 	bl	8006c38 <RTC_WriteTimeCounter>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d007      	beq.n	80067d6 <HAL_RTC_SetDate+0x1d2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2204      	movs	r2, #4
 80067ca:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	e027      	b.n	8006826 <HAL_RTC_SetDate+0x222>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80067d6:	68f8      	ldr	r0, [r7, #12]
 80067d8:	f000 fa55 	bl	8006c86 <RTC_ReadAlarmCounter>
 80067dc:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e4:	d018      	beq.n	8006818 <HAL_RTC_SetDate+0x214>
    {
      if (counter_alarm < counter_time)
 80067e6:	69ba      	ldr	r2, [r7, #24]
 80067e8:	69fb      	ldr	r3, [r7, #28]
 80067ea:	429a      	cmp	r2, r3
 80067ec:	d214      	bcs.n	8006818 <HAL_RTC_SetDate+0x214>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80067f4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80067f8:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80067fa:	69b9      	ldr	r1, [r7, #24]
 80067fc:	68f8      	ldr	r0, [r7, #12]
 80067fe:	f000 fa5b 	bl	8006cb8 <RTC_WriteAlarmCounter>
 8006802:	4603      	mov	r3, r0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d007      	beq.n	8006818 <HAL_RTC_SetDate+0x214>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2204      	movs	r2, #4
 800680c:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	e006      	b.n	8006826 <HAL_RTC_SetDate+0x222>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2201      	movs	r2, #1
 800681c:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2200      	movs	r2, #0
 8006822:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8006824:	2300      	movs	r3, #0
}
 8006826:	4618      	mov	r0, r3
 8006828:	3720      	adds	r7, #32
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
 8006830:	08007368 	.word	0x08007368
 8006834:	91a2b3c5 	.word	0x91a2b3c5
 8006838:	aaaaaaab 	.word	0xaaaaaaab
 800683c:	00015180 	.word	0x00015180

08006840 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b086      	sub	sp, #24
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 800684c:	f107 0314 	add.w	r3, r7, #20
 8006850:	2100      	movs	r1, #0
 8006852:	460a      	mov	r2, r1
 8006854:	801a      	strh	r2, [r3, #0]
 8006856:	460a      	mov	r2, r1
 8006858:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d002      	beq.n	8006866 <HAL_RTC_GetDate+0x26>
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d101      	bne.n	800686a <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	e045      	b.n	80068f6 <HAL_RTC_GetDate+0xb6>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d007      	beq.n	8006880 <HAL_RTC_GetDate+0x40>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2b01      	cmp	r3, #1
 8006874:	d004      	beq.n	8006880 <HAL_RTC_GetDate+0x40>
 8006876:	f240 410e 	movw	r1, #1038	; 0x40e
 800687a:	4821      	ldr	r0, [pc, #132]	; (8006900 <HAL_RTC_GetDate+0xc0>)
 800687c:	f7fa ffd2 	bl	8001824 <assert_failed>

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8006880:	f107 0314 	add.w	r3, r7, #20
 8006884:	2200      	movs	r2, #0
 8006886:	4619      	mov	r1, r3
 8006888:	68f8      	ldr	r0, [r7, #12]
 800688a:	f7ff fdd5 	bl	8006438 <HAL_RTC_GetTime>
 800688e:	4603      	mov	r3, r0
 8006890:	2b00      	cmp	r3, #0
 8006892:	d001      	beq.n	8006898 <HAL_RTC_GetDate+0x58>
  {
    return HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	e02e      	b.n	80068f6 <HAL_RTC_GetDate+0xb6>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	7b1a      	ldrb	r2, [r3, #12]
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	7bda      	ldrb	r2, [r3, #15]
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	7b5a      	ldrb	r2, [r3, #13]
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	7b9a      	ldrb	r2, [r3, #14]
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d01a      	beq.n	80068f4 <HAL_RTC_GetDate+0xb4>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	78db      	ldrb	r3, [r3, #3]
 80068c2:	4618      	mov	r0, r3
 80068c4:	f000 fa6f 	bl	8006da6 <RTC_ByteToBcd2>
 80068c8:	4603      	mov	r3, r0
 80068ca:	461a      	mov	r2, r3
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	785b      	ldrb	r3, [r3, #1]
 80068d4:	4618      	mov	r0, r3
 80068d6:	f000 fa66 	bl	8006da6 <RTC_ByteToBcd2>
 80068da:	4603      	mov	r3, r0
 80068dc:	461a      	mov	r2, r3
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	789b      	ldrb	r3, [r3, #2]
 80068e6:	4618      	mov	r0, r3
 80068e8:	f000 fa5d 	bl	8006da6 <RTC_ByteToBcd2>
 80068ec:	4603      	mov	r3, r0
 80068ee:	461a      	mov	r2, r3
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3718      	adds	r7, #24
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
 80068fe:	bf00      	nop
 8006900:	08007368 	.word	0x08007368

08006904 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006904:	b590      	push	{r4, r7, lr}
 8006906:	b089      	sub	sp, #36	; 0x24
 8006908:	af00      	add	r7, sp, #0
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	60b9      	str	r1, [r7, #8]
 800690e:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8006910:	2300      	movs	r3, #0
 8006912:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8006914:	f107 0314 	add.w	r3, r7, #20
 8006918:	2100      	movs	r1, #0
 800691a:	460a      	mov	r2, r1
 800691c:	801a      	strh	r2, [r3, #0]
 800691e:	460a      	mov	r2, r1
 8006920:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d002      	beq.n	800692e <HAL_RTC_SetAlarm_IT+0x2a>
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d101      	bne.n	8006932 <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e0ec      	b.n	8006b0c <HAL_RTC_SetAlarm_IT+0x208>
  }

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d007      	beq.n	8006948 <HAL_RTC_SetAlarm_IT+0x44>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2b01      	cmp	r3, #1
 800693c:	d004      	beq.n	8006948 <HAL_RTC_SetAlarm_IT+0x44>
 800693e:	f240 41ac 	movw	r1, #1196	; 0x4ac
 8006942:	4874      	ldr	r0, [pc, #464]	; (8006b14 <HAL_RTC_SetAlarm_IT+0x210>)
 8006944:	f7fa ff6e 	bl	8001824 <assert_failed>
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d004      	beq.n	800695a <HAL_RTC_SetAlarm_IT+0x56>
 8006950:	f240 41ad 	movw	r1, #1197	; 0x4ad
 8006954:	486f      	ldr	r0, [pc, #444]	; (8006b14 <HAL_RTC_SetAlarm_IT+0x210>)
 8006956:	f7fa ff65 	bl	8001824 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	7c1b      	ldrb	r3, [r3, #16]
 800695e:	2b01      	cmp	r3, #1
 8006960:	d101      	bne.n	8006966 <HAL_RTC_SetAlarm_IT+0x62>
 8006962:	2302      	movs	r3, #2
 8006964:	e0d2      	b.n	8006b0c <HAL_RTC_SetAlarm_IT+0x208>
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	2201      	movs	r2, #1
 800696a:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2202      	movs	r2, #2
 8006970:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8006972:	f107 0314 	add.w	r3, r7, #20
 8006976:	2200      	movs	r2, #0
 8006978:	4619      	mov	r1, r3
 800697a:	68f8      	ldr	r0, [r7, #12]
 800697c:	f7ff fd5c 	bl	8006438 <HAL_RTC_GetTime>
 8006980:	4603      	mov	r3, r0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d001      	beq.n	800698a <HAL_RTC_SetAlarm_IT+0x86>
  {
    return HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	e0c0      	b.n	8006b0c <HAL_RTC_SetAlarm_IT+0x208>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800698a:	7d3b      	ldrb	r3, [r7, #20]
 800698c:	461a      	mov	r2, r3
 800698e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006992:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8006996:	7d7b      	ldrb	r3, [r7, #21]
 8006998:	4619      	mov	r1, r3
 800699a:	460b      	mov	r3, r1
 800699c:	011b      	lsls	r3, r3, #4
 800699e:	1a5b      	subs	r3, r3, r1
 80069a0:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 80069a2:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 80069a4:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 80069a6:	4413      	add	r3, r2
 80069a8:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d12e      	bne.n	8006a0e <HAL_RTC_SetAlarm_IT+0x10a>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	781b      	ldrb	r3, [r3, #0]
 80069b4:	2b17      	cmp	r3, #23
 80069b6:	d904      	bls.n	80069c2 <HAL_RTC_SetAlarm_IT+0xbe>
 80069b8:	f240 41c1 	movw	r1, #1217	; 0x4c1
 80069bc:	4855      	ldr	r0, [pc, #340]	; (8006b14 <HAL_RTC_SetAlarm_IT+0x210>)
 80069be:	f7fa ff31 	bl	8001824 <assert_failed>
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	785b      	ldrb	r3, [r3, #1]
 80069c6:	2b3b      	cmp	r3, #59	; 0x3b
 80069c8:	d904      	bls.n	80069d4 <HAL_RTC_SetAlarm_IT+0xd0>
 80069ca:	f240 41c2 	movw	r1, #1218	; 0x4c2
 80069ce:	4851      	ldr	r0, [pc, #324]	; (8006b14 <HAL_RTC_SetAlarm_IT+0x210>)
 80069d0:	f7fa ff28 	bl	8001824 <assert_failed>
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	789b      	ldrb	r3, [r3, #2]
 80069d8:	2b3b      	cmp	r3, #59	; 0x3b
 80069da:	d904      	bls.n	80069e6 <HAL_RTC_SetAlarm_IT+0xe2>
 80069dc:	f240 41c3 	movw	r1, #1219	; 0x4c3
 80069e0:	484c      	ldr	r0, [pc, #304]	; (8006b14 <HAL_RTC_SetAlarm_IT+0x210>)
 80069e2:	f7fa ff1f 	bl	8001824 <assert_failed>

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	781b      	ldrb	r3, [r3, #0]
 80069ea:	461a      	mov	r2, r3
 80069ec:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80069f0:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	785b      	ldrb	r3, [r3, #1]
 80069f8:	4619      	mov	r1, r3
 80069fa:	460b      	mov	r3, r1
 80069fc:	011b      	lsls	r3, r3, #4
 80069fe:	1a5b      	subs	r3, r3, r1
 8006a00:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8006a02:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8006a04:	68ba      	ldr	r2, [r7, #8]
 8006a06:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8006a08:	4413      	add	r3, r2
 8006a0a:	61fb      	str	r3, [r7, #28]
 8006a0c:	e045      	b.n	8006a9a <HAL_RTC_SetAlarm_IT+0x196>
  }
  else
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	781b      	ldrb	r3, [r3, #0]
 8006a12:	4618      	mov	r0, r3
 8006a14:	f000 f9e4 	bl	8006de0 <RTC_Bcd2ToByte>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b17      	cmp	r3, #23
 8006a1c:	d904      	bls.n	8006a28 <HAL_RTC_SetAlarm_IT+0x124>
 8006a1e:	f240 41cb 	movw	r1, #1227	; 0x4cb
 8006a22:	483c      	ldr	r0, [pc, #240]	; (8006b14 <HAL_RTC_SetAlarm_IT+0x210>)
 8006a24:	f7fa fefe 	bl	8001824 <assert_failed>
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	785b      	ldrb	r3, [r3, #1]
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f000 f9d7 	bl	8006de0 <RTC_Bcd2ToByte>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b3b      	cmp	r3, #59	; 0x3b
 8006a36:	d904      	bls.n	8006a42 <HAL_RTC_SetAlarm_IT+0x13e>
 8006a38:	f240 41cc 	movw	r1, #1228	; 0x4cc
 8006a3c:	4835      	ldr	r0, [pc, #212]	; (8006b14 <HAL_RTC_SetAlarm_IT+0x210>)
 8006a3e:	f7fa fef1 	bl	8001824 <assert_failed>
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	789b      	ldrb	r3, [r3, #2]
 8006a46:	4618      	mov	r0, r3
 8006a48:	f000 f9ca 	bl	8006de0 <RTC_Bcd2ToByte>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b3b      	cmp	r3, #59	; 0x3b
 8006a50:	d904      	bls.n	8006a5c <HAL_RTC_SetAlarm_IT+0x158>
 8006a52:	f240 41cd 	movw	r1, #1229	; 0x4cd
 8006a56:	482f      	ldr	r0, [pc, #188]	; (8006b14 <HAL_RTC_SetAlarm_IT+0x210>)
 8006a58:	f7fa fee4 	bl	8001824 <assert_failed>

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	4618      	mov	r0, r3
 8006a62:	f000 f9bd 	bl	8006de0 <RTC_Bcd2ToByte>
 8006a66:	4603      	mov	r3, r0
 8006a68:	461a      	mov	r2, r3
 8006a6a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006a6e:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	785b      	ldrb	r3, [r3, #1]
 8006a76:	4618      	mov	r0, r3
 8006a78:	f000 f9b2 	bl	8006de0 <RTC_Bcd2ToByte>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	461a      	mov	r2, r3
 8006a80:	4613      	mov	r3, r2
 8006a82:	011b      	lsls	r3, r3, #4
 8006a84:	1a9b      	subs	r3, r3, r2
 8006a86:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8006a88:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	789b      	ldrb	r3, [r3, #2]
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f000 f9a6 	bl	8006de0 <RTC_Bcd2ToByte>
 8006a94:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8006a96:	4423      	add	r3, r4
 8006a98:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8006a9a:	69fa      	ldr	r2, [r7, #28]
 8006a9c:	69bb      	ldr	r3, [r7, #24]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d205      	bcs.n	8006aae <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8006aa2:	69fb      	ldr	r3, [r7, #28]
 8006aa4:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8006aa8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006aac:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006aae:	69f9      	ldr	r1, [r7, #28]
 8006ab0:	68f8      	ldr	r0, [r7, #12]
 8006ab2:	f000 f901 	bl	8006cb8 <RTC_WriteAlarmCounter>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d007      	beq.n	8006acc <HAL_RTC_SetAlarm_IT+0x1c8>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2204      	movs	r2, #4
 8006ac0:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e01f      	b.n	8006b0c <HAL_RTC_SetAlarm_IT+0x208>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f06f 0202 	mvn.w	r2, #2
 8006ad4:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	681a      	ldr	r2, [r3, #0]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f042 0202 	orr.w	r2, r2, #2
 8006ae4:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006ae6:	4b0c      	ldr	r3, [pc, #48]	; (8006b18 <HAL_RTC_SetAlarm_IT+0x214>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a0b      	ldr	r2, [pc, #44]	; (8006b18 <HAL_RTC_SetAlarm_IT+0x214>)
 8006aec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006af0:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8006af2:	4b09      	ldr	r3, [pc, #36]	; (8006b18 <HAL_RTC_SetAlarm_IT+0x214>)
 8006af4:	689b      	ldr	r3, [r3, #8]
 8006af6:	4a08      	ldr	r2, [pc, #32]	; (8006b18 <HAL_RTC_SetAlarm_IT+0x214>)
 8006af8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006afc:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2201      	movs	r2, #1
 8006b02:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2200      	movs	r2, #0
 8006b08:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8006b0a:	2300      	movs	r3, #0
  }
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3724      	adds	r7, #36	; 0x24
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd90      	pop	{r4, r7, pc}
 8006b14:	08007368 	.word	0x08007368
 8006b18:	40010400 	.word	0x40010400

08006b1c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b082      	sub	sp, #8
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f003 0302 	and.w	r3, r3, #2
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d00e      	beq.n	8006b50 <HAL_RTC_AlarmIRQHandler+0x34>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	f003 0302 	and.w	r3, r3, #2
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d007      	beq.n	8006b50 <HAL_RTC_AlarmIRQHandler+0x34>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f000 f813 	bl	8006b6c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f06f 0202 	mvn.w	r2, #2
 8006b4e:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8006b50:	4b05      	ldr	r3, [pc, #20]	; (8006b68 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8006b52:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006b56:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	745a      	strb	r2, [r3, #17]
}
 8006b5e:	bf00      	nop
 8006b60:	3708      	adds	r7, #8
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	bf00      	nop
 8006b68:	40010400 	.word	0x40010400

08006b6c <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b083      	sub	sp, #12
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8006b74:	bf00      	nop
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bc80      	pop	{r7}
 8006b7c:	4770      	bx	lr

08006b7e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006b7e:	b580      	push	{r7, lr}
 8006b80:	b084      	sub	sp, #16
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006b86:	2300      	movs	r3, #0
 8006b88:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d101      	bne.n	8006b94 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e01d      	b.n	8006bd0 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	685a      	ldr	r2, [r3, #4]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f022 0208 	bic.w	r2, r2, #8
 8006ba2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006ba4:	f7fb f85a 	bl	8001c5c <HAL_GetTick>
 8006ba8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8006baa:	e009      	b.n	8006bc0 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006bac:	f7fb f856 	bl	8001c5c <HAL_GetTick>
 8006bb0:	4602      	mov	r2, r0
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	1ad3      	subs	r3, r2, r3
 8006bb6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006bba:	d901      	bls.n	8006bc0 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8006bbc:	2303      	movs	r3, #3
 8006bbe:	e007      	b.n	8006bd0 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	f003 0308 	and.w	r3, r3, #8
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d0ee      	beq.n	8006bac <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8006bce:	2300      	movs	r3, #0
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	3710      	adds	r7, #16
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}

08006bd8 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b087      	sub	sp, #28
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8006be0:	2300      	movs	r3, #0
 8006be2:	827b      	strh	r3, [r7, #18]
 8006be4:	2300      	movs	r3, #0
 8006be6:	823b      	strh	r3, [r7, #16]
 8006be8:	2300      	movs	r3, #0
 8006bea:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8006bec:	2300      	movs	r3, #0
 8006bee:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	69db      	ldr	r3, [r3, #28]
 8006bfe:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	699b      	ldr	r3, [r3, #24]
 8006c06:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8006c08:	8a7a      	ldrh	r2, [r7, #18]
 8006c0a:	8a3b      	ldrh	r3, [r7, #16]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d008      	beq.n	8006c22 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8006c10:	8a3b      	ldrh	r3, [r7, #16]
 8006c12:	041a      	lsls	r2, r3, #16
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	69db      	ldr	r3, [r3, #28]
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	617b      	str	r3, [r7, #20]
 8006c20:	e004      	b.n	8006c2c <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8006c22:	8a7b      	ldrh	r3, [r7, #18]
 8006c24:	041a      	lsls	r2, r3, #16
 8006c26:	89fb      	ldrh	r3, [r7, #14]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8006c2c:	697b      	ldr	r3, [r7, #20]
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	371c      	adds	r7, #28
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bc80      	pop	{r7}
 8006c36:	4770      	bx	lr

08006c38 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c42:	2300      	movs	r3, #0
 8006c44:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f000 f85d 	bl	8006d06 <RTC_EnterInitMode>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d002      	beq.n	8006c58 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	73fb      	strb	r3, [r7, #15]
 8006c56:	e011      	b.n	8006c7c <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	683a      	ldr	r2, [r7, #0]
 8006c5e:	0c12      	lsrs	r2, r2, #16
 8006c60:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	683a      	ldr	r2, [r7, #0]
 8006c68:	b292      	uxth	r2, r2
 8006c6a:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	f000 f872 	bl	8006d56 <RTC_ExitInitMode>
 8006c72:	4603      	mov	r3, r0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d001      	beq.n	8006c7c <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3710      	adds	r7, #16
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}

08006c86 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8006c86:	b480      	push	{r7}
 8006c88:	b085      	sub	sp, #20
 8006c8a:	af00      	add	r7, sp, #0
 8006c8c:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	81fb      	strh	r3, [r7, #14]
 8006c92:	2300      	movs	r3, #0
 8006c94:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	6a1b      	ldr	r3, [r3, #32]
 8006c9c:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca4:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8006ca6:	89fb      	ldrh	r3, [r7, #14]
 8006ca8:	041a      	lsls	r2, r3, #16
 8006caa:	89bb      	ldrh	r3, [r7, #12]
 8006cac:	4313      	orrs	r3, r2
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3714      	adds	r7, #20
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bc80      	pop	{r7}
 8006cb6:	4770      	bx	lr

08006cb8 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	f000 f81d 	bl	8006d06 <RTC_EnterInitMode>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d002      	beq.n	8006cd8 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	73fb      	strb	r3, [r7, #15]
 8006cd6:	e011      	b.n	8006cfc <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	683a      	ldr	r2, [r7, #0]
 8006cde:	0c12      	lsrs	r2, r2, #16
 8006ce0:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	683a      	ldr	r2, [r7, #0]
 8006ce8:	b292      	uxth	r2, r2
 8006cea:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 f832 	bl	8006d56 <RTC_ExitInitMode>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d001      	beq.n	8006cfc <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3710      	adds	r7, #16
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}

08006d06 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006d06:	b580      	push	{r7, lr}
 8006d08:	b084      	sub	sp, #16
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8006d12:	f7fa ffa3 	bl	8001c5c <HAL_GetTick>
 8006d16:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006d18:	e009      	b.n	8006d2e <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006d1a:	f7fa ff9f 	bl	8001c5c <HAL_GetTick>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	1ad3      	subs	r3, r2, r3
 8006d24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006d28:	d901      	bls.n	8006d2e <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e00f      	b.n	8006d4e <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	f003 0320 	and.w	r3, r3, #32
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d0ee      	beq.n	8006d1a <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	685a      	ldr	r2, [r3, #4]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f042 0210 	orr.w	r2, r2, #16
 8006d4a:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3710      	adds	r7, #16
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}

08006d56 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006d56:	b580      	push	{r7, lr}
 8006d58:	b084      	sub	sp, #16
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	685a      	ldr	r2, [r3, #4]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f022 0210 	bic.w	r2, r2, #16
 8006d70:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006d72:	f7fa ff73 	bl	8001c5c <HAL_GetTick>
 8006d76:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006d78:	e009      	b.n	8006d8e <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006d7a:	f7fa ff6f 	bl	8001c5c <HAL_GetTick>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	1ad3      	subs	r3, r2, r3
 8006d84:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006d88:	d901      	bls.n	8006d8e <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8006d8a:	2303      	movs	r3, #3
 8006d8c:	e007      	b.n	8006d9e <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	f003 0320 	and.w	r3, r3, #32
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d0ee      	beq.n	8006d7a <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8006d9c:	2300      	movs	r3, #0
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3710      	adds	r7, #16
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}

08006da6 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006da6:	b480      	push	{r7}
 8006da8:	b085      	sub	sp, #20
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	4603      	mov	r3, r0
 8006dae:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006db0:	2300      	movs	r3, #0
 8006db2:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8006db4:	e005      	b.n	8006dc2 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	3301      	adds	r3, #1
 8006dba:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8006dbc:	79fb      	ldrb	r3, [r7, #7]
 8006dbe:	3b0a      	subs	r3, #10
 8006dc0:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8006dc2:	79fb      	ldrb	r3, [r7, #7]
 8006dc4:	2b09      	cmp	r3, #9
 8006dc6:	d8f6      	bhi.n	8006db6 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	011b      	lsls	r3, r3, #4
 8006dce:	b2da      	uxtb	r2, r3
 8006dd0:	79fb      	ldrb	r3, [r7, #7]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	b2db      	uxtb	r3, r3
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3714      	adds	r7, #20
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bc80      	pop	{r7}
 8006dde:	4770      	bx	lr

08006de0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b085      	sub	sp, #20
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	4603      	mov	r3, r0
 8006de8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8006dea:	2300      	movs	r3, #0
 8006dec:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8006dee:	79fb      	ldrb	r3, [r7, #7]
 8006df0:	091b      	lsrs	r3, r3, #4
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	461a      	mov	r2, r3
 8006df6:	4613      	mov	r3, r2
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	4413      	add	r3, r2
 8006dfc:	005b      	lsls	r3, r3, #1
 8006dfe:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8006e00:	79fb      	ldrb	r3, [r7, #7]
 8006e02:	f003 030f 	and.w	r3, r3, #15
 8006e06:	b2da      	uxtb	r2, r3
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	4413      	add	r3, r2
 8006e0e:	b2db      	uxtb	r3, r3
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bc80      	pop	{r7}
 8006e18:	4770      	bx	lr

08006e1a <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8006e1a:	b580      	push	{r7, lr}
 8006e1c:	b086      	sub	sp, #24
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]
 8006e22:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8006e24:	2300      	movs	r3, #0
 8006e26:	617b      	str	r3, [r7, #20]
 8006e28:	2300      	movs	r3, #0
 8006e2a:	613b      	str	r3, [r7, #16]
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8006e30:	2300      	movs	r3, #0
 8006e32:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	7bdb      	ldrb	r3, [r3, #15]
 8006e38:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	7b5b      	ldrb	r3, [r3, #13]
 8006e3e:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	7b9b      	ldrb	r3, [r3, #14]
 8006e44:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8006e46:	2300      	movs	r3, #0
 8006e48:	60bb      	str	r3, [r7, #8]
 8006e4a:	e06f      	b.n	8006f2c <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d011      	beq.n	8006e76 <RTC_DateUpdate+0x5c>
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	2b03      	cmp	r3, #3
 8006e56:	d00e      	beq.n	8006e76 <RTC_DateUpdate+0x5c>
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	2b05      	cmp	r3, #5
 8006e5c:	d00b      	beq.n	8006e76 <RTC_DateUpdate+0x5c>
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	2b07      	cmp	r3, #7
 8006e62:	d008      	beq.n	8006e76 <RTC_DateUpdate+0x5c>
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	2b08      	cmp	r3, #8
 8006e68:	d005      	beq.n	8006e76 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	2b0a      	cmp	r3, #10
 8006e6e:	d002      	beq.n	8006e76 <RTC_DateUpdate+0x5c>
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	2b0c      	cmp	r3, #12
 8006e74:	d117      	bne.n	8006ea6 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	2b1e      	cmp	r3, #30
 8006e7a:	d803      	bhi.n	8006e84 <RTC_DateUpdate+0x6a>
      {
        day++;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	3301      	adds	r3, #1
 8006e80:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8006e82:	e050      	b.n	8006f26 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8006e84:	693b      	ldr	r3, [r7, #16]
 8006e86:	2b0c      	cmp	r3, #12
 8006e88:	d005      	beq.n	8006e96 <RTC_DateUpdate+0x7c>
        {
          month++;
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006e90:	2301      	movs	r3, #1
 8006e92:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8006e94:	e047      	b.n	8006f26 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8006e96:	2301      	movs	r3, #1
 8006e98:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	60fb      	str	r3, [r7, #12]
          year++;
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8006ea4:	e03f      	b.n	8006f26 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	2b04      	cmp	r3, #4
 8006eaa:	d008      	beq.n	8006ebe <RTC_DateUpdate+0xa4>
 8006eac:	693b      	ldr	r3, [r7, #16]
 8006eae:	2b06      	cmp	r3, #6
 8006eb0:	d005      	beq.n	8006ebe <RTC_DateUpdate+0xa4>
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	2b09      	cmp	r3, #9
 8006eb6:	d002      	beq.n	8006ebe <RTC_DateUpdate+0xa4>
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	2b0b      	cmp	r3, #11
 8006ebc:	d10c      	bne.n	8006ed8 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2b1d      	cmp	r3, #29
 8006ec2:	d803      	bhi.n	8006ecc <RTC_DateUpdate+0xb2>
      {
        day++;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8006eca:	e02c      	b.n	8006f26 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	3301      	adds	r3, #1
 8006ed0:	613b      	str	r3, [r7, #16]
        day = 1U;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8006ed6:	e026      	b.n	8006f26 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	2b02      	cmp	r3, #2
 8006edc:	d123      	bne.n	8006f26 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2b1b      	cmp	r3, #27
 8006ee2:	d803      	bhi.n	8006eec <RTC_DateUpdate+0xd2>
      {
        day++;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	3301      	adds	r3, #1
 8006ee8:	60fb      	str	r3, [r7, #12]
 8006eea:	e01c      	b.n	8006f26 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2b1c      	cmp	r3, #28
 8006ef0:	d111      	bne.n	8006f16 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	b29b      	uxth	r3, r3
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f000 f838 	bl	8006f6c <RTC_IsLeapYear>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d003      	beq.n	8006f0a <RTC_DateUpdate+0xf0>
        {
          day++;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	3301      	adds	r3, #1
 8006f06:	60fb      	str	r3, [r7, #12]
 8006f08:	e00d      	b.n	8006f26 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	3301      	adds	r3, #1
 8006f0e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006f10:	2301      	movs	r3, #1
 8006f12:	60fb      	str	r3, [r7, #12]
 8006f14:	e007      	b.n	8006f26 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2b1d      	cmp	r3, #29
 8006f1a:	d104      	bne.n	8006f26 <RTC_DateUpdate+0x10c>
      {
        month++;
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	3301      	adds	r3, #1
 8006f20:	613b      	str	r3, [r7, #16]
        day = 1U;
 8006f22:	2301      	movs	r3, #1
 8006f24:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	3301      	adds	r3, #1
 8006f2a:	60bb      	str	r3, [r7, #8]
 8006f2c:	68ba      	ldr	r2, [r7, #8]
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d38b      	bcc.n	8006e4c <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	b2da      	uxtb	r2, r3
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	b2da      	uxtb	r2, r3
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	b2da      	uxtb	r2, r3
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	68fa      	ldr	r2, [r7, #12]
 8006f52:	b2d2      	uxtb	r2, r2
 8006f54:	4619      	mov	r1, r3
 8006f56:	6978      	ldr	r0, [r7, #20]
 8006f58:	f000 f83a 	bl	8006fd0 <RTC_WeekDayNum>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	461a      	mov	r2, r3
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	731a      	strb	r2, [r3, #12]
}
 8006f64:	bf00      	nop
 8006f66:	3718      	adds	r7, #24
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}

08006f6c <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b083      	sub	sp, #12
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	4603      	mov	r3, r0
 8006f74:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8006f76:	88fb      	ldrh	r3, [r7, #6]
 8006f78:	f003 0303 	and.w	r3, r3, #3
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d001      	beq.n	8006f86 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8006f82:	2300      	movs	r3, #0
 8006f84:	e01d      	b.n	8006fc2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8006f86:	88fb      	ldrh	r3, [r7, #6]
 8006f88:	4a10      	ldr	r2, [pc, #64]	; (8006fcc <RTC_IsLeapYear+0x60>)
 8006f8a:	fba2 1203 	umull	r1, r2, r2, r3
 8006f8e:	0952      	lsrs	r2, r2, #5
 8006f90:	2164      	movs	r1, #100	; 0x64
 8006f92:	fb01 f202 	mul.w	r2, r1, r2
 8006f96:	1a9b      	subs	r3, r3, r2
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d001      	beq.n	8006fa2 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e00f      	b.n	8006fc2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8006fa2:	88fb      	ldrh	r3, [r7, #6]
 8006fa4:	4a09      	ldr	r2, [pc, #36]	; (8006fcc <RTC_IsLeapYear+0x60>)
 8006fa6:	fba2 1203 	umull	r1, r2, r2, r3
 8006faa:	09d2      	lsrs	r2, r2, #7
 8006fac:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006fb0:	fb01 f202 	mul.w	r2, r1, r2
 8006fb4:	1a9b      	subs	r3, r3, r2
 8006fb6:	b29b      	uxth	r3, r3
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d101      	bne.n	8006fc0 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e000      	b.n	8006fc2 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8006fc0:	2300      	movs	r3, #0
  }
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	370c      	adds	r7, #12
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bc80      	pop	{r7}
 8006fca:	4770      	bx	lr
 8006fcc:	51eb851f 	.word	0x51eb851f

08006fd0 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	460b      	mov	r3, r1
 8006fda:	70fb      	strb	r3, [r7, #3]
 8006fdc:	4613      	mov	r3, r2
 8006fde:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	60bb      	str	r3, [r7, #8]
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8006fee:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8006ff0:	78fb      	ldrb	r3, [r7, #3]
 8006ff2:	2b02      	cmp	r3, #2
 8006ff4:	d82d      	bhi.n	8007052 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8006ff6:	78fa      	ldrb	r2, [r7, #3]
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	005b      	lsls	r3, r3, #1
 8006ffc:	4413      	add	r3, r2
 8006ffe:	00db      	lsls	r3, r3, #3
 8007000:	1a9b      	subs	r3, r3, r2
 8007002:	4a2c      	ldr	r2, [pc, #176]	; (80070b4 <RTC_WeekDayNum+0xe4>)
 8007004:	fba2 2303 	umull	r2, r3, r2, r3
 8007008:	085a      	lsrs	r2, r3, #1
 800700a:	78bb      	ldrb	r3, [r7, #2]
 800700c:	441a      	add	r2, r3
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	441a      	add	r2, r3
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	3b01      	subs	r3, #1
 8007016:	089b      	lsrs	r3, r3, #2
 8007018:	441a      	add	r2, r3
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	3b01      	subs	r3, #1
 800701e:	4926      	ldr	r1, [pc, #152]	; (80070b8 <RTC_WeekDayNum+0xe8>)
 8007020:	fba1 1303 	umull	r1, r3, r1, r3
 8007024:	095b      	lsrs	r3, r3, #5
 8007026:	1ad2      	subs	r2, r2, r3
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	3b01      	subs	r3, #1
 800702c:	4922      	ldr	r1, [pc, #136]	; (80070b8 <RTC_WeekDayNum+0xe8>)
 800702e:	fba1 1303 	umull	r1, r3, r1, r3
 8007032:	09db      	lsrs	r3, r3, #7
 8007034:	4413      	add	r3, r2
 8007036:	1d1a      	adds	r2, r3, #4
 8007038:	4b20      	ldr	r3, [pc, #128]	; (80070bc <RTC_WeekDayNum+0xec>)
 800703a:	fba3 1302 	umull	r1, r3, r3, r2
 800703e:	1ad1      	subs	r1, r2, r3
 8007040:	0849      	lsrs	r1, r1, #1
 8007042:	440b      	add	r3, r1
 8007044:	0899      	lsrs	r1, r3, #2
 8007046:	460b      	mov	r3, r1
 8007048:	00db      	lsls	r3, r3, #3
 800704a:	1a5b      	subs	r3, r3, r1
 800704c:	1ad3      	subs	r3, r2, r3
 800704e:	60fb      	str	r3, [r7, #12]
 8007050:	e029      	b.n	80070a6 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8007052:	78fa      	ldrb	r2, [r7, #3]
 8007054:	4613      	mov	r3, r2
 8007056:	005b      	lsls	r3, r3, #1
 8007058:	4413      	add	r3, r2
 800705a:	00db      	lsls	r3, r3, #3
 800705c:	1a9b      	subs	r3, r3, r2
 800705e:	4a15      	ldr	r2, [pc, #84]	; (80070b4 <RTC_WeekDayNum+0xe4>)
 8007060:	fba2 2303 	umull	r2, r3, r2, r3
 8007064:	085a      	lsrs	r2, r3, #1
 8007066:	78bb      	ldrb	r3, [r7, #2]
 8007068:	441a      	add	r2, r3
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	441a      	add	r2, r3
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	089b      	lsrs	r3, r3, #2
 8007072:	441a      	add	r2, r3
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	4910      	ldr	r1, [pc, #64]	; (80070b8 <RTC_WeekDayNum+0xe8>)
 8007078:	fba1 1303 	umull	r1, r3, r1, r3
 800707c:	095b      	lsrs	r3, r3, #5
 800707e:	1ad2      	subs	r2, r2, r3
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	490d      	ldr	r1, [pc, #52]	; (80070b8 <RTC_WeekDayNum+0xe8>)
 8007084:	fba1 1303 	umull	r1, r3, r1, r3
 8007088:	09db      	lsrs	r3, r3, #7
 800708a:	4413      	add	r3, r2
 800708c:	1c9a      	adds	r2, r3, #2
 800708e:	4b0b      	ldr	r3, [pc, #44]	; (80070bc <RTC_WeekDayNum+0xec>)
 8007090:	fba3 1302 	umull	r1, r3, r3, r2
 8007094:	1ad1      	subs	r1, r2, r3
 8007096:	0849      	lsrs	r1, r1, #1
 8007098:	440b      	add	r3, r1
 800709a:	0899      	lsrs	r1, r3, #2
 800709c:	460b      	mov	r3, r1
 800709e:	00db      	lsls	r3, r3, #3
 80070a0:	1a5b      	subs	r3, r3, r1
 80070a2:	1ad3      	subs	r3, r2, r3
 80070a4:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	b2db      	uxtb	r3, r3
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3714      	adds	r7, #20
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bc80      	pop	{r7}
 80070b2:	4770      	bx	lr
 80070b4:	38e38e39 	.word	0x38e38e39
 80070b8:	51eb851f 	.word	0x51eb851f
 80070bc:	24924925 	.word	0x24924925

080070c0 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b082      	sub	sp, #8
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f003 0301 	and.w	r3, r3, #1
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d024      	beq.n	8007120 <HAL_RTCEx_RTCIRQHandler+0x60>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	f003 0301 	and.w	r3, r3, #1
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d01d      	beq.n	8007120 <HAL_RTCEx_RTCIRQHandler+0x60>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	f003 0304 	and.w	r3, r3, #4
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d00b      	beq.n	800710a <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 f818 	bl	8007128 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f06f 0204 	mvn.w	r2, #4
 8007100:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2204      	movs	r2, #4
 8007106:	745a      	strb	r2, [r3, #17]
 8007108:	e005      	b.n	8007116 <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f7fa fa8e 	bl	800162c <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f06f 0201 	mvn.w	r2, #1
 800711e:	605a      	str	r2, [r3, #4]
    }
  }
}
 8007120:	bf00      	nop
 8007122:	3708      	adds	r7, #8
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8007128:	b480      	push	{r7}
 800712a:	b083      	sub	sp, #12
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8007130:	bf00      	nop
 8007132:	370c      	adds	r7, #12
 8007134:	46bd      	mov	sp, r7
 8007136:	bc80      	pop	{r7}
 8007138:	4770      	bx	lr
	...

0800713c <__libc_init_array>:
 800713c:	b570      	push	{r4, r5, r6, lr}
 800713e:	2500      	movs	r5, #0
 8007140:	4e0c      	ldr	r6, [pc, #48]	; (8007174 <__libc_init_array+0x38>)
 8007142:	4c0d      	ldr	r4, [pc, #52]	; (8007178 <__libc_init_array+0x3c>)
 8007144:	1ba4      	subs	r4, r4, r6
 8007146:	10a4      	asrs	r4, r4, #2
 8007148:	42a5      	cmp	r5, r4
 800714a:	d109      	bne.n	8007160 <__libc_init_array+0x24>
 800714c:	f000 f822 	bl	8007194 <_init>
 8007150:	2500      	movs	r5, #0
 8007152:	4e0a      	ldr	r6, [pc, #40]	; (800717c <__libc_init_array+0x40>)
 8007154:	4c0a      	ldr	r4, [pc, #40]	; (8007180 <__libc_init_array+0x44>)
 8007156:	1ba4      	subs	r4, r4, r6
 8007158:	10a4      	asrs	r4, r4, #2
 800715a:	42a5      	cmp	r5, r4
 800715c:	d105      	bne.n	800716a <__libc_init_array+0x2e>
 800715e:	bd70      	pop	{r4, r5, r6, pc}
 8007160:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007164:	4798      	blx	r3
 8007166:	3501      	adds	r5, #1
 8007168:	e7ee      	b.n	8007148 <__libc_init_array+0xc>
 800716a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800716e:	4798      	blx	r3
 8007170:	3501      	adds	r5, #1
 8007172:	e7f2      	b.n	800715a <__libc_init_array+0x1e>
 8007174:	080073b8 	.word	0x080073b8
 8007178:	080073b8 	.word	0x080073b8
 800717c:	080073b8 	.word	0x080073b8
 8007180:	080073bc 	.word	0x080073bc

08007184 <memset>:
 8007184:	4603      	mov	r3, r0
 8007186:	4402      	add	r2, r0
 8007188:	4293      	cmp	r3, r2
 800718a:	d100      	bne.n	800718e <memset+0xa>
 800718c:	4770      	bx	lr
 800718e:	f803 1b01 	strb.w	r1, [r3], #1
 8007192:	e7f9      	b.n	8007188 <memset+0x4>

08007194 <_init>:
 8007194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007196:	bf00      	nop
 8007198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800719a:	bc08      	pop	{r3}
 800719c:	469e      	mov	lr, r3
 800719e:	4770      	bx	lr

080071a0 <_fini>:
 80071a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071a2:	bf00      	nop
 80071a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071a6:	bc08      	pop	{r3}
 80071a8:	469e      	mov	lr, r3
 80071aa:	4770      	bx	lr
