// Seed: 736020522
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    output wor id_2,
    output wor id_3,
    output tri id_4,
    input uwire id_5,
    input wire id_6,
    output tri id_7,
    input tri id_8,
    input wand id_9,
    output wire id_10,
    input tri1 id_11,
    input tri0 id_12,
    input wor id_13,
    output tri1 id_14,
    output supply1 id_15,
    input uwire id_16,
    input wor void id_17
);
  assign id_0 = id_5;
  assign id_0 = 1;
  logic [7:0][""][1] id_19 (
      .id_0(1),
      .id_1(1),
      .id_2('b0),
      .id_3(id_5),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(),
      .id_8(id_12),
      .id_9(id_11 !== id_4)
  );
  assign id_3 = 1;
  wire id_20;
  wor id_21, id_22, id_23;
  assign id_4  = 1;
  assign id_23 = id_8;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input wire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri id_6,
    output wire id_7,
    output wor id_8
    , id_28,
    output supply1 id_9,
    input tri id_10,
    input wand id_11,
    input wire id_12,
    input supply1 id_13,
    input supply1 id_14,
    input supply0 id_15,
    output supply1 id_16,
    input wire id_17,
    input wire id_18,
    output tri1 id_19,
    output tri id_20,
    input tri0 id_21,
    input tri id_22,
    input supply1 id_23,
    output tri id_24,
    input uwire id_25,
    input wire id_26
);
  assign id_6 = id_4;
  module_0(
      id_8,
      id_20,
      id_16,
      id_1,
      id_6,
      id_21,
      id_3,
      id_20,
      id_5,
      id_26,
      id_16,
      id_23,
      id_3,
      id_11,
      id_9,
      id_24,
      id_12,
      id_4
  );
endmodule
