$date
   Tue Nov 26 13:51:49 2024
$end
$version
  2019.1
$end
$timescale
  1ps
$end
$scope module tb_counter_8bits $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 8 # count [7:0] $end
$var reg 1 $ overflow $end
$var reg 8 % q [7:0] $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 8 ( count [7:0] $end
$var reg 1 $ overflow $end
$var reg 8 % q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
0$
b0 %
0&
0'
b0 (
$end
#5000
1!
1&
#10000
1"
b0 #
