// SPDX-License-Identifier: GPL-2.0+
/*
 * BCM2835/BCM2711 SPI controller driver for U-Boot
 *
 * Copyright (C) 2025 wolfSSL Inc.
 * Author: Aidan Garske <aidan@wolfssl.com>
 *
 * Based on Linux driver by Chris Boot, Martin Sperl, et al.
 */

/* Reduce debug output - only print first few transfers */
#define DEBUG
/* #define BCM2835_SPI_DEBUG */  /* Disabled - too much output */

#include <dm.h>
#include <errno.h>
#include <log.h>
#include <malloc.h>
#include <spi.h>
#include <asm/io.h>
#include <asm/gpio.h>
#include <dm/device_compat.h>
#include <linux/delay.h>

#ifdef BCM2835_SPI_DEBUG
#define spi_debug(fmt, args...) printf("BCM2835_SPI: " fmt, ##args)
#else
#define spi_debug(fmt, args...) debug(fmt, ##args)
#endif

/* SPI register offsets */
#define BCM2835_SPI_CS      0x00    /* Control and Status */
#define BCM2835_SPI_FIFO    0x04    /* TX and RX FIFOs */
#define BCM2835_SPI_CLK     0x08    /* Clock Divider */
#define BCM2835_SPI_DLEN    0x0c    /* Data Length */
#define BCM2835_SPI_LTOH    0x10    /* LoSSI mode TOH */
#define BCM2835_SPI_DC      0x14    /* DMA DREQ Controls */

/* CS register bits */
#define BCM2835_SPI_CS_LEN_LONG     BIT(25)
#define BCM2835_SPI_CS_DMA_LEN      BIT(24)
#define BCM2835_SPI_CS_CSPOL2       BIT(23)
#define BCM2835_SPI_CS_CSPOL1       BIT(22)
#define BCM2835_SPI_CS_CSPOL0       BIT(21)
#define BCM2835_SPI_CS_RXF          BIT(20)
#define BCM2835_SPI_CS_RXR          BIT(19)
#define BCM2835_SPI_CS_TXD          BIT(18)
#define BCM2835_SPI_CS_RXD          BIT(17)
#define BCM2835_SPI_CS_DONE         BIT(16)
#define BCM2835_SPI_CS_LEN          BIT(13)
#define BCM2835_SPI_CS_REN          BIT(12)
#define BCM2835_SPI_CS_ADCS         BIT(11)
#define BCM2835_SPI_CS_INTR         BIT(10)
#define BCM2835_SPI_CS_INTD         BIT(9)
#define BCM2835_SPI_CS_DMAEN        BIT(8)
#define BCM2835_SPI_CS_TA           BIT(7)
#define BCM2835_SPI_CS_CSPOL        BIT(6)
#define BCM2835_SPI_CS_CLEAR_RX     BIT(5)
#define BCM2835_SPI_CS_CLEAR_TX     BIT(4)
#define BCM2835_SPI_CS_CPOL         BIT(3)
#define BCM2835_SPI_CS_CPHA         BIT(2)
#define BCM2835_SPI_CS_CS_10        BIT(1)
#define BCM2835_SPI_CS_CS_01        BIT(0)

/* Default clock rate - 250 MHz for Pi 4 */
#define BCM2835_SPI_DEFAULT_CLK     250000000

struct bcm2835_spi_priv {
    void __iomem *regs;
    u32 clk_hz;
    u32 cs_reg;         /* Cached CS register value */
    u32 speed_hz;
    u8 mode;
    struct gpio_desc cs_gpio;
    int cs_gpio_valid;
    int cs_asserted;    /* Track if CS should stay asserted between transfers */
};

struct bcm2835_spi_plat {
    fdt_addr_t base;
    u32 clk_hz;
};

static inline u32 bcm2835_spi_readl(struct bcm2835_spi_priv *priv, u32 reg)
{
    return readl(priv->regs + reg);
}

static inline void bcm2835_spi_writel(struct bcm2835_spi_priv *priv,
                                       u32 reg, u32 val)
{
    writel(val, priv->regs + reg);
}

static void bcm2835_spi_reset(struct bcm2835_spi_priv *priv)
{
    /* Clear FIFOs and disable SPI */
    bcm2835_spi_writel(priv, BCM2835_SPI_CS,
                       BCM2835_SPI_CS_CLEAR_RX | BCM2835_SPI_CS_CLEAR_TX);
}

/* GPIO base for software CS control */
static void __iomem *g_gpio_base = (void __iomem *)0xFE200000;

/* Software CS control - assert (LOW = active) */
static void bcm2835_spi_cs_assert(int cs_pin)
{
    /* GPCLR0 - clear pin (drive LOW) */
    writel(1 << cs_pin, g_gpio_base + 0x28);
}

/* Software CS control - deassert (HIGH = inactive) */
static void bcm2835_spi_cs_deassert(int cs_pin)
{
    /* GPSET0 - set pin (drive HIGH) */
    writel(1 << cs_pin, g_gpio_base + 0x1C);
}

static void bcm2835_spi_cs_activate(struct udevice *dev)
{
    struct udevice *bus = dev_get_parent(dev);
    struct bcm2835_spi_priv *priv = dev_get_priv(bus);

    /* Assert chip select (active low) */
    if (priv->cs_gpio_valid)
        dm_gpio_set_value(&priv->cs_gpio, 0);
}

static void bcm2835_spi_cs_deactivate(struct udevice *dev)
{
    struct udevice *bus = dev_get_parent(dev);
    struct bcm2835_spi_priv *priv = dev_get_priv(bus);

    /* Deassert chip select */
    if (priv->cs_gpio_valid)
        dm_gpio_set_value(&priv->cs_gpio, 1);
}

static int bcm2835_spi_xfer(struct udevice *dev, unsigned int bitlen,
                            const void *dout, void *din, unsigned long flags)
{
    struct udevice *bus = dev_get_parent(dev);
    struct bcm2835_spi_priv *priv = dev_get_priv(bus);
    const u8 *tx = dout;
    u8 *rx = din;
    u32 len = bitlen / 8;
    u32 cs_reg;
    u32 tx_count = 0, rx_count = 0;
    int timeout;
    int cs = spi_chip_select(dev);  /* Get chip select from slave device */
    int cs_pin = (cs == 0) ? 8 : 7; /* CS0=GPIO8, CS1=GPIO7 */
    u32 stat;
    static int xfer_count = 0;

    xfer_count++;

    if (bitlen == 0) {
        /* Handle CS-only operations (deassert) */
        if (flags & SPI_XFER_END) {
            bcm2835_spi_cs_deassert(cs_pin);
            priv->cs_asserted = 0;
            spi_debug("XFER #%d: CS deassert only (END flag)\n", xfer_count);
        }
        return 0;
    }

    if (bitlen % 8) {
        dev_err(dev, "Non-byte-aligned transfer not supported\n");
        return -EINVAL;
    }

    spi_debug("=== XFER #%d START ===\n", xfer_count);
    spi_debug("  len=%d, cs=%d (GPIO%d), flags=0x%lx (BEGIN=%d END=%d)\n",
              len, cs, cs_pin, flags, !!(flags & SPI_XFER_BEGIN), !!(flags & SPI_XFER_END));

    /* Show TX data */
    if (tx && len <= 16) {
        int i;
        spi_debug("  TX data: ");
        for (i = 0; i < len; i++)
            printf("%02X ", tx[i]);
        printf("\n");
    }

    /*
     * SOFTWARE GPIO CHIP SELECT - like Linux driver
     * Don't use hardware CS bits - set to 0 (unused)
     */
    cs_reg = priv->cs_reg & ~(BCM2835_SPI_CS_CS_10 | BCM2835_SPI_CS_CS_01);

    /* Assert CS at start of transaction (SPI_XFER_BEGIN) */
    if (flags & SPI_XFER_BEGIN) {
        spi_debug("  Asserting CS (GPIO%d LOW)...\n", cs_pin);
        bcm2835_spi_cs_assert(cs_pin);
        priv->cs_asserted = 1;
        udelay(1);  /* CS setup time */
    }

    /* Clear FIFOs for new transaction */
    if (flags & SPI_XFER_BEGIN) {
        bcm2835_spi_writel(priv, BCM2835_SPI_CS,
                           cs_reg | BCM2835_SPI_CS_CLEAR_RX |
                           BCM2835_SPI_CS_CLEAR_TX);
        udelay(1);
    }

    /* Start transfer with TA=1 (but CS is controlled by GPIO, not hardware) */
    bcm2835_spi_writel(priv, BCM2835_SPI_CS, cs_reg | BCM2835_SPI_CS_TA);

    /* Poll for completion - transfer byte by byte */
    timeout = 100000;
    while ((tx_count < len || rx_count < len) && timeout > 0) {
        stat = bcm2835_spi_readl(priv, BCM2835_SPI_CS);

        /* TX FIFO not full - send next byte */
        while ((stat & BCM2835_SPI_CS_TXD) && tx_count < len) {
            u8 byte = tx ? tx[tx_count] : 0;
            bcm2835_spi_writel(priv, BCM2835_SPI_FIFO, byte);
            tx_count++;
            stat = bcm2835_spi_readl(priv, BCM2835_SPI_CS);
        }

        /* RX FIFO has data - read it */
        while ((stat & BCM2835_SPI_CS_RXD) && rx_count < len) {
            u8 byte = bcm2835_spi_readl(priv, BCM2835_SPI_FIFO) & 0xff;
            if (rx)
                rx[rx_count] = byte;
            rx_count++;
            stat = bcm2835_spi_readl(priv, BCM2835_SPI_CS);
        }

        timeout--;
    }

    /* Wait for DONE */
    timeout = 10000;
    while (!(bcm2835_spi_readl(priv, BCM2835_SPI_CS) & BCM2835_SPI_CS_DONE) &&
           timeout > 0) {
        udelay(1);
        timeout--;
    }

    /* Read any remaining RX data from FIFO */
    while (bcm2835_spi_readl(priv, BCM2835_SPI_CS) & BCM2835_SPI_CS_RXD) {
        u8 byte = bcm2835_spi_readl(priv, BCM2835_SPI_FIFO) & 0xff;
        if (rx && rx_count < len)
            rx[rx_count++] = byte;
    }

    /* Clear TA to complete this transfer (doesn't affect GPIO CS) */
    bcm2835_spi_writel(priv, BCM2835_SPI_CS, cs_reg);

    /*
     * SOFTWARE GPIO CHIP SELECT control:
     * - SPI_XFER_END: deassert CS (GPIO HIGH)
     * - No END flag: keep CS asserted for next transfer
     */
    if (flags & SPI_XFER_END) {
        spi_debug("  Deasserting CS (GPIO%d HIGH)...\n", cs_pin);
        bcm2835_spi_cs_deassert(cs_pin);
        priv->cs_asserted = 0;
    } else {
        /* Keep CS asserted for next transfer (e.g., wait state polling) */
        priv->cs_asserted = 1;
        spi_debug("  Keeping CS asserted (GPIO%d LOW)\n", cs_pin);
    }

    /* Show RX data */
    if (rx && len <= 16) {
        int i;
        spi_debug("  RX data: ");
        for (i = 0; i < len; i++)
            printf("%02X ", rx[i]);
        printf("\n");
    }

    spi_debug("  tx_count=%d, rx_count=%d\n", tx_count, rx_count);

    if (timeout == 0) {
        spi_debug("  !!! TIMEOUT !!!\n");
        bcm2835_spi_cs_deassert(cs_pin);  /* Make sure CS is released */
        return -ETIMEDOUT;
    }

    spi_debug("=== XFER #%d COMPLETE ===\n\n", xfer_count);

    return 0;
}

static int bcm2835_spi_set_speed(struct udevice *bus, uint speed)
{
    struct bcm2835_spi_priv *priv = dev_get_priv(bus);
    u32 cdiv;

    if (speed == 0)
        speed = 1000000;  /* Default 1 MHz */

    priv->speed_hz = speed;

    /* Calculate clock divider */
    if (speed >= priv->clk_hz / 2) {
        cdiv = 2;  /* Fastest possible */
    } else {
        cdiv = (priv->clk_hz + speed - 1) / speed;
        cdiv += (cdiv & 1);  /* Must be even */
        if (cdiv >= 65536)
            cdiv = 0;  /* Slowest: clk/65536 */
    }

    bcm2835_spi_writel(priv, BCM2835_SPI_CLK, cdiv);

    debug("bcm2835_spi: set_speed %u Hz, cdiv=%u\n", speed, cdiv);

    return 0;
}

static int bcm2835_spi_set_mode(struct udevice *bus, uint mode)
{
    struct bcm2835_spi_priv *priv = dev_get_priv(bus);
    u32 cs_reg = 0;

    priv->mode = mode;

    /* Set clock polarity and phase */
    if (mode & SPI_CPOL)
        cs_reg |= BCM2835_SPI_CS_CPOL;
    if (mode & SPI_CPHA)
        cs_reg |= BCM2835_SPI_CS_CPHA;

    /* CS bits will be set in xfer based on slave's chip select */
    priv->cs_reg = cs_reg;

    debug("bcm2835_spi: set_mode 0x%x, cs_reg=0x%x\n", mode, cs_reg);

    return 0;
}

static int bcm2835_spi_claim_bus(struct udevice *dev)
{
    debug("bcm2835_spi: claim_bus\n");
    return 0;
}

static int bcm2835_spi_release_bus(struct udevice *dev)
{
    debug("bcm2835_spi: release_bus\n");
    return 0;
}

/* Setup GPIO pins for SPI0 with SOFTWARE chip select */
static void bcm2835_spi_setup_gpio(void)
{
    u32 val;

    printf("BCM2835 SPI: Setting up GPIO pins for SPI0...\n");
    printf("  Using SOFTWARE chip select (GPIO as output)\n");

    /* Read current GPFSEL values */
    printf("  GPFSEL0 before: 0x%08X\n", readl(g_gpio_base + 0x00));
    printf("  GPFSEL1 before: 0x%08X\n", readl(g_gpio_base + 0x04));

    /*
     * SPI0 pin configuration:
     * GPIO7  (CE1)  - OUTPUT (software CS) - GPFSEL0 bits 23:21 = 001
     * GPIO8  (CE0)  - OUTPUT (software CS) - GPFSEL0 bits 26:24 = 001
     * GPIO9  (MISO) - ALT0 (SPI)           - GPFSEL0 bits 29:27 = 100
     * GPIO10 (MOSI) - ALT0 (SPI)           - GPFSEL1 bits 2:0   = 100
     * GPIO11 (SCLK) - ALT0 (SPI)           - GPFSEL1 bits 5:3   = 100
     */

    /* Set GPIO7, GPIO8 to OUTPUT, GPIO9 to ALT0 in GPFSEL0 */
    val = readl(g_gpio_base + 0x00);
    val &= ~((7 << 21) | (7 << 24) | (7 << 27));  /* Clear GPIO7,8,9 */
    val |= (1 << 21);   /* GPIO7 = OUTPUT (001) */
    val |= (1 << 24);   /* GPIO8 = OUTPUT (001) */
    val |= (4 << 27);   /* GPIO9 = ALT0 (100) for MISO */
    writel(val, g_gpio_base + 0x00);

    /* Set GPIO10, GPIO11 to ALT0 in GPFSEL1 */
    val = readl(g_gpio_base + 0x04);
    val &= ~((7 << 0) | (7 << 3));  /* Clear GPIO10,11 */
    val |= (4 << 0);    /* GPIO10 = ALT0 (100) for MOSI */
    val |= (4 << 3);    /* GPIO11 = ALT0 (100) for SCLK */
    writel(val, g_gpio_base + 0x04);

    /* Deassert both CS lines (HIGH = inactive) */
    bcm2835_spi_cs_deassert(7);  /* CE1 */
    bcm2835_spi_cs_deassert(8);  /* CE0 */

    /* Read back to verify */
    printf("  GPFSEL0 after:  0x%08X\n", readl(g_gpio_base + 0x00));
    printf("  GPFSEL1 after:  0x%08X\n", readl(g_gpio_base + 0x04));

    /* Decode and print individual GPIO functions */
    val = readl(g_gpio_base + 0x00);
    printf("  GPIO7 (CE1):  func=%d (should be 1=OUTPUT)\n", (val >> 21) & 7);
    printf("  GPIO8 (CE0):  func=%d (should be 1=OUTPUT)\n", (val >> 24) & 7);
    printf("  GPIO9 (MISO): func=%d (should be 4=ALT0)\n", (val >> 27) & 7);
    val = readl(g_gpio_base + 0x04);
    printf("  GPIO10 (MOSI): func=%d (should be 4=ALT0)\n", (val >> 0) & 7);
    printf("  GPIO11 (SCLK): func=%d (should be 4=ALT0)\n", (val >> 3) & 7);

    /* Check GPIO levels */
    val = readl(g_gpio_base + 0x34);  /* GPLEV0 */
    printf("  GPIO7 level: %d (should be 1=HIGH)\n", (val >> 7) & 1);
    printf("  GPIO8 level: %d (should be 1=HIGH)\n", (val >> 8) & 1);

    printf("BCM2835 SPI: GPIO setup complete (software CS)\n");
}

/* TPM Reset via GPIO4 and GPIO24 - try both pins */
static void bcm2835_spi_tpm_reset(void)
{
    void __iomem *gpio_base = (void __iomem *)0xFE200000;
    u32 val;

    printf("BCM2835 SPI: Resetting TPM via GPIO4 and GPIO24...\n");

    /* Set GPIO4 as output (GPFSEL0, bits 14:12) */
    val = readl(gpio_base + 0x00);  /* GPFSEL0 */
    val &= ~(7 << 12);  /* Clear bits 14:12 for GPIO4 */
    val |= (1 << 12);   /* Set to output */
    writel(val, gpio_base + 0x00);

    /* Set GPIO24 as output (GPFSEL2, bits 14:12) */
    val = readl(gpio_base + 0x08);  /* GPFSEL2 */
    val &= ~(7 << 12);  /* Clear bits 14:12 for GPIO24 */
    val |= (1 << 12);   /* Set to output */
    writel(val, gpio_base + 0x08);

    /* Assert reset on BOTH pins (LOW) */
    printf("  Asserting reset (GPIO4 & GPIO24 LOW)...\n");
    writel((1 << 4) | (1 << 24), gpio_base + 0x28);  /* GPCLR0 */
    mdelay(100);

    /* Release reset on BOTH pins (HIGH) */
    printf("  Releasing reset (GPIO4 & GPIO24 HIGH)...\n");
    writel((1 << 4) | (1 << 24), gpio_base + 0x1C);  /* GPSET0 */
    mdelay(150);  /* Wait for TPM to initialize */

    /* Read back GPIO levels to verify */
    val = readl(gpio_base + 0x34);  /* GPLEV0 */
    printf("  GPIO4=%d, GPIO24=%d\n", (val >> 4) & 1, (val >> 24) & 1);

    printf("BCM2835 SPI: TPM reset complete\n");
}

static int bcm2835_spi_probe(struct udevice *bus)
{
    struct bcm2835_spi_plat *plat = dev_get_plat(bus);
    struct bcm2835_spi_priv *priv = dev_get_priv(bus);
    int ret;
    u32 cs_val;

    priv->regs = (void __iomem *)plat->base;
    priv->clk_hz = plat->clk_hz ? plat->clk_hz : BCM2835_SPI_DEFAULT_CLK;

    printf("\n");
    printf("=============================================\n");
    printf("BCM2835 SPI: Hardware SPI driver loaded\n");
    printf("=============================================\n");
    printf("  Register base: 0x%lx\n", (unsigned long)plat->base);
    printf("  Input clock:   %u Hz\n", priv->clk_hz);

    /* Setup GPIO pins for SPI0 (ALT0 function) */
    bcm2835_spi_setup_gpio();

    /* Reset TPM before using SPI */
    bcm2835_spi_tpm_reset();

    /* Read and display current register values */
    cs_val = bcm2835_spi_readl(priv, BCM2835_SPI_CS);
    printf("  Initial CS reg: 0x%08X\n", cs_val);
    printf("    CPOL=%d CPHA=%d CS=%d\n",
           !!(cs_val & BCM2835_SPI_CS_CPOL),
           !!(cs_val & BCM2835_SPI_CS_CPHA),
           cs_val & 0x3);
    printf("  Initial CLK reg: %d\n", bcm2835_spi_readl(priv, BCM2835_SPI_CLK));

    /* Try to get CS GPIO from device tree */
    ret = gpio_request_by_name(bus, "cs-gpios", 0, &priv->cs_gpio,
                               GPIOD_IS_OUT | GPIOD_ACTIVE_LOW);
    if (ret == 0) {
        priv->cs_gpio_valid = 1;
        /* Deassert CS initially */
        dm_gpio_set_value(&priv->cs_gpio, 1);
        printf("  CS GPIO: configured (software CS)\n");
    } else {
        priv->cs_gpio_valid = 0;
        printf("  CS GPIO: not configured, using hardware CS\n");
    }

    /* Reset the SPI controller */
    printf("  Resetting SPI controller...\n");
    bcm2835_spi_reset(priv);

    /* Set default speed and mode - try very slow for debugging */
    printf("  Setting default speed: 10 KHz (very slow for debug)\n");
    bcm2835_spi_set_speed(bus, 10000);
    printf("  Setting default mode: SPI_MODE_0\n");
    bcm2835_spi_set_mode(bus, SPI_MODE_0);

    /* Show final state */
    cs_val = bcm2835_spi_readl(priv, BCM2835_SPI_CS);
    printf("  Final CS reg: 0x%08X\n", cs_val);
    printf("  Final CLK reg: %d (actual speed: %u Hz)\n",
           bcm2835_spi_readl(priv, BCM2835_SPI_CLK),
           priv->speed_hz);
    printf("=============================================\n\n");

    return 0;
}

static int bcm2835_spi_of_to_plat(struct udevice *bus)
{
    struct bcm2835_spi_plat *plat = dev_get_plat(bus);
    fdt_addr_t addr;

    addr = dev_read_addr(bus);
    if (addr == FDT_ADDR_T_NONE) {
        dev_err(bus, "Failed to get SPI base address\n");
        return -EINVAL;
    }

    printf("BCM2835 SPI: Device tree address = 0x%lx\n", (unsigned long)addr);

    /*
     * On BCM2711 (Pi 4), the device tree often uses VideoCore bus addresses
     * which start with 0x7E. The ARM needs to access these via the ARM
     * peripheral base at 0xFE000000.
     *
     * VideoCore: 0x7E000000 - 0x7EFFFFFF
     * ARM:       0xFE000000 - 0xFEFFFFFF
     *
     * Translate if we detect a VideoCore address.
     */
    if ((addr & 0xFF000000) == 0x7E000000) {
        addr = (addr & 0x00FFFFFF) | 0xFE000000;
        printf("BCM2835 SPI: Translated to ARM address = 0x%lx\n", (unsigned long)addr);
    }

    plat->base = addr;

    /* Try to get clock rate from device tree */
    plat->clk_hz = dev_read_u32_default(bus, "clock-frequency",
                                         BCM2835_SPI_DEFAULT_CLK);

    printf("BCM2835 SPI: Final base=0x%lx, clk=%u\n",
          (unsigned long)plat->base, plat->clk_hz);

    return 0;
}

static const struct dm_spi_ops bcm2835_spi_ops = {
    .claim_bus      = bcm2835_spi_claim_bus,
    .release_bus    = bcm2835_spi_release_bus,
    .xfer           = bcm2835_spi_xfer,
    .set_speed      = bcm2835_spi_set_speed,
    .set_mode       = bcm2835_spi_set_mode,
};

static const struct udevice_id bcm2835_spi_ids[] = {
    { .compatible = "brcm,bcm2835-spi" },
    { .compatible = "brcm,bcm2711-spi" },
    { }
};

U_BOOT_DRIVER(bcm2835_spi) = {
    .name           = "bcm2835_spi",
    .id             = UCLASS_SPI,
    .of_match       = bcm2835_spi_ids,
    .ops            = &bcm2835_spi_ops,
    .of_to_plat     = bcm2835_spi_of_to_plat,
    .plat_auto      = sizeof(struct bcm2835_spi_plat),
    .priv_auto      = sizeof(struct bcm2835_spi_priv),
    .probe          = bcm2835_spi_probe,
};
