// Seed: 1436589729
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_5 = 1 != 1;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    output tri0  id_2,
    output wor   id_3,
    input  tri1  id_4,
    output wand  id_5,
    input  tri0  id_6,
    input  tri1  id_7,
    input  wire  id_8,
    output wor   id_9,
    input  wor   id_10
);
  assign id_2 = {1, 1};
  wire id_12;
  reg  id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
  initial begin : LABEL_0
    if (1)
      if ({1 != 1}) begin : LABEL_1
        if (1) id_13 <= id_6 ^ 1;
      end
  end
endmodule
