[
	{
		"original_line": "   real l,v1,v2;", 
		"bug_line": "   real l,v1,v2",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": " v1 = abs($random(iseed1)/`MAXINT);", 
		"bug_line": " v1 = abs$random(iseed1)/`MAXINT);",
		"error_description": "Missing opening parenthesis after 'abs' function name, causing 'abs$random' to be interpreted as an undefined identifier instead of a function call."
	},
	{
		"original_line": "`define MAXINT  2_147_483_647.0", 
		"bug_line": "`define MAX-INT  2_147_483_647.0",
		"error_description": "Invalid macro name containing hyphen instead of underscore, violating VerilogA identifier rules (only alphanumeric characters and underscores allowed)."
	},
	{
		"original_line": "parameter real l_mean = 10K from (0:inf);", 
		"bug_line": "parameter real l_mean = 10K from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "	 v1 = abs($random(iseed1)/`MAXINT);", 
		"bug_line": "	 v1 = abs($random(iseed1)/`MAXINT;",
		"error_description": "Missing closing parenthesis for the abs() function call, resulting in unmatched parentheses syntax error."
	},
	{
		"original_line": "	 l = l_mean + l_dev * (gasdev(v1, v2));", 
		"bug_line": "	 l = l_mean + l_dev * (gasdev(v1 v2));",
		"error_description": "Missing comma between function arguments v1 and v2 in gasdev call. VerilogA requires commas to separate function arguments."
	},
	{
		"original_line": "   integer iseed1, iseed2;", 
		"bug_line": "   integar iseed1, iseed2;",
		"error_description": "Misspelled keyword 'integer' as 'integar' which is not a valid Verilog-A data type"
	},
	{
		"original_line": "parameter real l_mean = 10K from (0:inf);", 
		"bug_line": "parameter real l_mean = 10K from (0:inf",
		"error_description": "Missing closing parenthesis ')' in range constraint for parameter declaration."
	},
	{
		"original_line": "      real  v1,v2;", 
		"bug_line": "      real  v1,v2",
		"error_description": "Missing semicolon at end of declaration statement causes syntax error as VerilogA requires semicolons to terminate variable declarations."
	},
	{
		"original_line": "	 l = l_mean + l_dev * (gasdev(v1, v2));", 
		"bug_line": "	 l = l_mean + l_dev * (gasdev(v1 v2));",
		"error_description": "Missing comma between function arguments v1 and v2, resulting in invalid syntax for the function call."
	},
	{
		"original_line": "   endfunction", 
		"bug_line": "   endfunctio",
		"error_description": "Misspelled keyword 'endfunctio' instead of 'endfunction'"
	},
	{
		"original_line": "v2 = abs($random(iseed2)/`MAXINT);", 
		"bug_line": "v2 = abs($random(iseed2)/`MAXINT)",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "	 if (show_val == 1) $strobe("inductance of %M = %f \n",l);", 
		"bug_line": "	 if (show_val == 1) $strobe("inductance of %M = %f \n",l;",
		"error_description": "Missing closing parenthesis for the $strobe function call. The line ends with a semicolon inside the argument list instead of properly closing the parentheses."
	},
	{
		"original_line": "   analog function real gasdev;", 
		"bug_line": "   analog function real gasdev",
		"error_description": "Missing semicolon at the end of the function declaration line. Verilog-A requires semicolons to terminate declaration statements."
	},
	{
		"original_line": "parameter integer seed2 = 13 from [0:inf);", 
		"bug_line": "parameter integer seed2 = 13 from [0:inf;",
		"error_description": "Missing closing parenthesis ')' for the range specification. The range [0:inf) requires both opening and closing delimiters."
	},
	{
		"original_line": "parameter integer seed2 = 13 from [0:inf);", 
		"bug_line": "parameter integer seed2 = 13 from [0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "      V(vp, vn) <+ ddt(l*I(vp, vn));", 
		"bug_line": "      V(vp, vn) <+ ddt(l*I(vp, vn))",
		"error_description": "Missing semicolon at the end of the statement causes a syntax error as the analog operator expression isn't properly terminated."
	},
	{
		"original_line": "   real l,v1,v2;", 
		"bug_line": "   real l,v1 v2;",
		"error_description": "Missing comma between variable declarations 'v1' and 'v2' in the real type declaration"
	},
	{
		"original_line": "	 iseed2 = seed2;", 
		"bug_line": "	 iseed2 = seed2",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error when the next token (v1) is encountered without an operator."
	},
	{
		"original_line": "parameter integer seed1 = 0 from [0:inf);", 
		"bug_line": "parameter integer seed1 = 0 from (0:inf);",
		"error_description": "Integer parameter range requires brackets [ ] but parentheses ( ) are used instead, causing a syntax error."
	}
]