

================================================================
== Vitis HLS Report for 'mergeResult_128u_4u_s'
================================================================
* Date:           Thu Jan 14 21:36:38 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        aes256CbcDecryptKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 4.282 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_TASK           |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + LOOP_MERGE_RESULT  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 7 
2 --> 3 
3 --> 4 7 
4 --> 6 5 
5 --> 4 
6 --> 3 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.52>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %endTextStrm_V, i1 %endTextStrm_1_V, i1 %endTextStrm_2_V, i1 %endTextStrm_3_V, i64, i64, i64"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %textStrm_V_V, i128 %textStrm_1_V_V, i128 %textStrm_2_V_V, i128 %textStrm_3_V_V, i64, i64, i64"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %outStrm, i64, i64, i64"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %taskNumStrm, i64, i64, i64"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %msgNumStrm, i64, i64, i64"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %burstLenStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %taskNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.46ns)   --->   "%msgNum_V = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %msgNumStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'msgNum_V' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 26 [1/1] (1.46ns)   --->   "%taskNum_V = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %taskNumStrm" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'taskNum_V' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 27 [1/1] (1.06ns)   --->   "%icmp_ln882 = icmp_eq  i64 %taskNum_V, i64"   --->   Operation 27 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln281 = br i1 %icmp_ln882, void %.lr.ph261.preheader, void %._crit_edge262.thread" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:281]   --->   Operation 28 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%burstLen = alloca i32"   --->   Operation 29 'alloca' 'burstLen' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.60ns)   --->   "%store_ln882 = store i32, i32 %burstLen"   --->   Operation 30 'store' 'store_ln882' <Predicate = true> <Delay = 0.60>
ST_2 : Operation 31 [1/1] (0.60ns)   --->   "%br_ln882 = br void %.lr.ph261"   --->   Operation 31 'br' 'br_ln882' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 4.28>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty = phi i64 %add_ln695, void %._crit_edge.loopexit, i64, void %.lr.ph261.preheader"   --->   Operation 32 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.06ns)   --->   "%icmp_ln882_1 = icmp_eq  i64 %empty, i64 %taskNum_V"   --->   Operation 33 'icmp' 'icmp_ln882_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.14ns)   --->   "%add_ln695 = add i64 %empty, i64"   --->   Operation 34 'add' 'add_ln695' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln281 = br i1 %icmp_ln882_1, void %.split5, void %._crit_edge262" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:281]   --->   Operation 35 'br' 'br_ln281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:272]   --->   Operation 36 'specloopname' 'specloopname_ln272' <Predicate = (!icmp_ln882_1)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.60ns)   --->   "%br_ln284 = br void" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:284]   --->   Operation 37 'br' 'br_ln284' <Predicate = (!icmp_ln882_1)> <Delay = 0.60>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%burstLen_load = load i32 %burstLen, void %store_ln882" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:327]   --->   Operation 38 'load' 'burstLen_load' <Predicate = (icmp_ln882_1)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln327 = icmp_eq  i32 %burstLen_load, i32" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:327]   --->   Operation 39 'icmp' 'icmp_ln327' <Predicate = (icmp_ln882_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327, void, void %._crit_edge262.thread" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:327]   --->   Operation 40 'br' 'br_ln327' <Predicate = (icmp_ln882_1)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.45ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %burstLenStrm, i32 %burstLen_load" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 41 'write' 'write_ln167' <Predicate = (icmp_ln882_1 & !icmp_ln327)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln329 = br void %._crit_edge262.thread" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:329]   --->   Operation 42 'br' 'br_ln329' <Predicate = (icmp_ln882_1 & !icmp_ln327)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_57 = phi i64, void %.split5, i64 %add_ln695_2, void"   --->   Operation 43 'phi' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.06ns)   --->   "%icmp_ln284 = icmp_eq  i64 %empty_57, i64 %msgNum_V" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:284]   --->   Operation 44 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.14ns)   --->   "%add_ln695_2 = add i64 %empty_57, i64"   --->   Operation 45 'add' 'add_ln695_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln284 = br i1 %icmp_ln284, void %.split2, void %._crit_edge.loopexit" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:284]   --->   Operation 46 'br' 'br_ln284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%burstLen_load_1 = load i32 %burstLen, void %store_ln882" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:311]   --->   Operation 47 'load' 'burstLen_load_1' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.85ns)   --->   "%icmp_ln311 = icmp_eq  i32 %burstLen_load_1, i32" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:311]   --->   Operation 48 'icmp' 'icmp_ln311' <Predicate = (!icmp_ln284)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln311 = br i1 %icmp_ln311, void, void" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:311]   --->   Operation 49 'br' 'br_ln311' <Predicate = (!icmp_ln284)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.88ns)   --->   "%burstLen_1 = add i32 %burstLen_load_1, i32" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:315]   --->   Operation 50 'add' 'burstLen_1' <Predicate = (!icmp_ln284 & !icmp_ln311)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.60ns)   --->   "%store_ln315 = store i32 %burstLen_1, i32 %burstLen, void %store_ln882, i32 %burstLen_load_1" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:315]   --->   Operation 51 'store' 'store_ln315' <Predicate = (!icmp_ln284 & !icmp_ln311)> <Delay = 0.60>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln284 & !icmp_ln311)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.60ns)   --->   "%store_ln314 = store i32, i32 %burstLen, void %store_ln882, i32 %burstLen_load_1" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:314]   --->   Operation 53 'store' 'store_ln314' <Predicate = (!icmp_ln284 & icmp_ln311)> <Delay = 0.60>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln284)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln272 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_4" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:272]   --->   Operation 55 'specpipeline' 'specpipeline_ln272' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:272]   --->   Operation 56 'specloopname' 'specloopname_ln272' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.46ns)   --->   "%blockReg_V_0 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P, i128 %textStrm_V_V" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'read' 'blockReg_V_0' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_5 : Operation 58 [1/1] (1.46ns)   --->   "%empty_58 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P, i1 %endTextStrm_V" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'empty_58' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 128> <FIFO>
ST_5 : Operation 59 [1/1] (1.46ns)   --->   "%blockReg_V_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P, i128 %textStrm_1_V_V" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'read' 'blockReg_V_1' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_5 : Operation 60 [1/1] (1.46ns)   --->   "%empty_59 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P, i1 %endTextStrm_1_V" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'read' 'empty_59' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 128> <FIFO>
ST_5 : Operation 61 [1/1] (1.46ns)   --->   "%blockReg_V_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P, i128 %textStrm_2_V_V" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'blockReg_V_2' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_5 : Operation 62 [1/1] (1.46ns)   --->   "%empty_60 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P, i1 %endTextStrm_2_V" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'read' 'empty_60' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 128> <FIFO>
ST_5 : Operation 63 [1/1] (1.46ns)   --->   "%blockReg_V_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P, i128 %textStrm_3_V_V" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'blockReg_V_3' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_5 : Operation 64 [1/1] (1.46ns)   --->   "%empty_61 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P, i1 %endTextStrm_3_V" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'empty_61' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 128> <FIFO>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128, i128 %blockReg_V_3, i128 %blockReg_V_2, i128 %blockReg_V_1, i128 %blockReg_V_0"   --->   Operation 65 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P, i512 %outStrm, i512 %p_Result_s" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 66 'write' 'write_ln167' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_BRAM">   --->   Core 19 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.51> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>
ST_5 : Operation 67 [1/1] (1.45ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %burstLenStrm, i32" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 67 'write' 'write_ln167' <Predicate = (icmp_ln311)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln314 = br void" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:314]   --->   Operation 68 'br' 'br_ln314' <Predicate = (icmp_ln311)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.46>
ST_6 : Operation 69 [1/1] (1.46ns)   --->   "%p_05 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P, i1 %endTextStrm_V" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'p_05' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 128> <FIFO>
ST_6 : Operation 70 [1/1] (1.46ns)   --->   "%p_06 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P, i1 %endTextStrm_1_V" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'read' 'p_06' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 128> <FIFO>
ST_6 : Operation 71 [1/1] (1.46ns)   --->   "%p_07 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P, i1 %endTextStrm_2_V" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'read' 'p_07' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 128> <FIFO>
ST_6 : Operation 72 [1/1] (1.46ns)   --->   "%p_08 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P, i1 %endTextStrm_3_V" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'read' 'p_08' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 128> <FIFO>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph261"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.45>
ST_7 : Operation 74 [1/1] (1.45ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %burstLenStrm, i32, void %write_ln167" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 74 'write' 'write_ln167' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln332 = ret" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:332]   --->   Operation 75 'ret' 'ret_ln332' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ msgNumStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ taskNumStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ burstLenStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textStrm_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textStrm_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textStrm_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextStrm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextStrm_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextStrm_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextStrm_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface ) [ 00000000]
specinterface_ln0  (specinterface ) [ 00000000]
specinterface_ln0  (specinterface ) [ 00000000]
specinterface_ln0  (specinterface ) [ 00000000]
specinterface_ln0  (specinterface ) [ 00000000]
specinterface_ln0  (specinterface ) [ 00000000]
specinterface_ln0  (specinterface ) [ 00000000]
specinterface_ln0  (specinterface ) [ 00000000]
specmemcore_ln0    (specmemcore   ) [ 00000000]
specmemcore_ln0    (specmemcore   ) [ 00000000]
specmemcore_ln0    (specmemcore   ) [ 00000000]
specmemcore_ln0    (specmemcore   ) [ 00000000]
specmemcore_ln0    (specmemcore   ) [ 00000000]
specinterface_ln0  (specinterface ) [ 00000000]
specinterface_ln0  (specinterface ) [ 00000000]
specinterface_ln0  (specinterface ) [ 00000000]
specinterface_ln0  (specinterface ) [ 00000000]
msgNum_V           (read          ) [ 00111110]
taskNum_V          (read          ) [ 00111110]
icmp_ln882         (icmp          ) [ 01000000]
br_ln281           (br            ) [ 00000000]
burstLen           (alloca        ) [ 00111110]
store_ln882        (store         ) [ 00000000]
br_ln882           (br            ) [ 00111110]
empty              (phi           ) [ 00010000]
icmp_ln882_1       (icmp          ) [ 00011110]
add_ln695          (add           ) [ 00111110]
br_ln281           (br            ) [ 00000000]
specloopname_ln272 (specloopname  ) [ 00000000]
br_ln284           (br            ) [ 00011110]
burstLen_load      (load          ) [ 00000000]
icmp_ln327         (icmp          ) [ 00011110]
br_ln327           (br            ) [ 00000000]
write_ln167        (write         ) [ 00000000]
br_ln329           (br            ) [ 00000000]
empty_57           (phi           ) [ 00001100]
icmp_ln284         (icmp          ) [ 00011110]
add_ln695_2        (add           ) [ 00011110]
br_ln284           (br            ) [ 00000000]
burstLen_load_1    (load          ) [ 00000000]
icmp_ln311         (icmp          ) [ 00011110]
br_ln311           (br            ) [ 00000000]
burstLen_1         (add           ) [ 00000000]
store_ln315        (store         ) [ 00000000]
br_ln0             (br            ) [ 00000000]
store_ln314        (store         ) [ 00000000]
br_ln0             (br            ) [ 00011110]
specpipeline_ln272 (specpipeline  ) [ 00000000]
specloopname_ln272 (specloopname  ) [ 00000000]
blockReg_V_0       (read          ) [ 00000000]
empty_58           (read          ) [ 00000000]
blockReg_V_1       (read          ) [ 00000000]
empty_59           (read          ) [ 00000000]
blockReg_V_2       (read          ) [ 00000000]
empty_60           (read          ) [ 00000000]
blockReg_V_3       (read          ) [ 00000000]
empty_61           (read          ) [ 00000000]
p_Result_s         (bitconcatenate) [ 00000000]
write_ln167        (write         ) [ 00000000]
write_ln167        (write         ) [ 00000000]
br_ln314           (br            ) [ 00000000]
p_05               (read          ) [ 00000000]
p_06               (read          ) [ 00000000]
p_07               (read          ) [ 00000000]
p_08               (read          ) [ 00000000]
br_ln0             (br            ) [ 00111110]
write_ln167        (write         ) [ 00000000]
ret_ln332          (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="msgNumStrm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msgNumStrm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="taskNumStrm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="taskNumStrm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outStrm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStrm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="burstLenStrm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstLenStrm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="textStrm_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="textStrm_1_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textStrm_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="textStrm_2_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textStrm_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="textStrm_3_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textStrm_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="endTextStrm_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextStrm_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="endTextStrm_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextStrm_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="endTextStrm_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextStrm_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="endTextStrm_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextStrm_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="burstLen_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="burstLen/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="msgNum_V_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="msgNum_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="taskNum_V_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="taskNum_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 write_ln167/5 write_ln167/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="blockReg_V_0_read_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="128" slack="0"/>
<pin id="105" dir="0" index="1" bw="128" slack="0"/>
<pin id="106" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blockReg_V_0/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_58/5 p_05/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="blockReg_V_1_read_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="128" slack="0"/>
<pin id="117" dir="0" index="1" bw="128" slack="0"/>
<pin id="118" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blockReg_V_1/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_read_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_59/5 p_06/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="blockReg_V_2_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="128" slack="0"/>
<pin id="129" dir="0" index="1" bw="128" slack="0"/>
<pin id="130" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blockReg_V_2/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_read_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_60/5 p_07/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="blockReg_V_3_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="128" slack="0"/>
<pin id="141" dir="0" index="1" bw="128" slack="0"/>
<pin id="142" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blockReg_V_3/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_read_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_61/5 p_08/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln167_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="512" slack="0"/>
<pin id="154" dir="0" index="2" bw="512" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="160" class="1005" name="empty_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="1"/>
<pin id="162" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="empty_57_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_57 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="empty_57_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="64" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_57/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln882/2 store_ln314/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="burstLen_load/3 burstLen_load_1/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln882_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln882_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="2"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_1/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln695_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln327_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln327/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln284_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="3"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln695_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_2/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln311_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln311/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="burstLen_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="burstLen_1/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln315_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="2"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_Result_s_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="512" slack="0"/>
<pin id="244" dir="0" index="1" bw="128" slack="0"/>
<pin id="245" dir="0" index="2" bw="128" slack="0"/>
<pin id="246" dir="0" index="3" bw="128" slack="0"/>
<pin id="247" dir="0" index="4" bw="128" slack="0"/>
<pin id="248" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="255" class="1005" name="msgNum_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="3"/>
<pin id="257" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="msgNum_V "/>
</bind>
</comp>

<comp id="260" class="1005" name="taskNum_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="2"/>
<pin id="262" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="taskNum_V "/>
</bind>
</comp>

<comp id="268" class="1005" name="burstLen_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="burstLen "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln882_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="add_ln695_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln284_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="291" class="1005" name="add_ln695_2_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695_2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="icmp_ln311_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln311 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="62" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="70" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="72" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="70" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="72" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="70" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="72" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="70" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="72" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="78" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="195"><net_src comp="90" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="164" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="164" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="187" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="175" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="175" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="187" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="187" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="74" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="139" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="127" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="115" pin="2"/><net_sink comp="242" pin=3"/></net>

<net id="253"><net_src comp="103" pin="2"/><net_sink comp="242" pin=4"/></net>

<net id="254"><net_src comp="242" pin="5"/><net_sink comp="151" pin=2"/></net>

<net id="258"><net_src comp="84" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="263"><net_src comp="90" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="271"><net_src comp="80" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="278"><net_src comp="197" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="202" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="290"><net_src comp="214" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="219" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="299"><net_src comp="225" pin="2"/><net_sink comp="296" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStrm | {5 }
	Port: burstLenStrm | {3 5 7 }
 - Input state : 
	Port: mergeResult<128u, 4u> : msgNumStrm | {1 }
	Port: mergeResult<128u, 4u> : taskNumStrm | {1 }
	Port: mergeResult<128u, 4u> : textStrm_V_V | {5 }
	Port: mergeResult<128u, 4u> : textStrm_1_V_V | {5 }
	Port: mergeResult<128u, 4u> : textStrm_2_V_V | {5 }
	Port: mergeResult<128u, 4u> : textStrm_3_V_V | {5 }
	Port: mergeResult<128u, 4u> : endTextStrm_V | {5 6 }
	Port: mergeResult<128u, 4u> : endTextStrm_1_V | {5 6 }
	Port: mergeResult<128u, 4u> : endTextStrm_2_V | {5 6 }
	Port: mergeResult<128u, 4u> : endTextStrm_3_V | {5 6 }
  - Chain level:
	State 1
		br_ln281 : 1
	State 2
		store_ln882 : 1
	State 3
		icmp_ln882_1 : 1
		add_ln695 : 1
		br_ln281 : 2
		icmp_ln327 : 1
		br_ln327 : 2
		write_ln167 : 1
	State 4
		icmp_ln284 : 1
		add_ln695_2 : 1
		br_ln284 : 2
		icmp_ln311 : 1
		br_ln311 : 2
		burstLen_1 : 1
		store_ln315 : 2
	State 5
		write_ln167 : 1
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln695_fu_202     |    0    |    71   |
|    add   |    add_ln695_2_fu_219    |    0    |    71   |
|          |     burstLen_1_fu_231    |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln882_fu_191    |    0    |    29   |
|          |    icmp_ln882_1_fu_197   |    0    |    29   |
|   icmp   |     icmp_ln327_fu_208    |    0    |    20   |
|          |     icmp_ln284_fu_214    |    0    |    29   |
|          |     icmp_ln311_fu_225    |    0    |    20   |
|----------|--------------------------|---------|---------|
|          |    msgNum_V_read_fu_84   |    0    |    0    |
|          |   taskNum_V_read_fu_90   |    0    |    0    |
|          | blockReg_V_0_read_fu_103 |    0    |    0    |
|          |      grp_read_fu_109     |    0    |    0    |
|   read   | blockReg_V_1_read_fu_115 |    0    |    0    |
|          |      grp_read_fu_121     |    0    |    0    |
|          | blockReg_V_2_read_fu_127 |    0    |    0    |
|          |      grp_read_fu_133     |    0    |    0    |
|          | blockReg_V_3_read_fu_139 |    0    |    0    |
|          |      grp_read_fu_145     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |      grp_write_fu_96     |    0    |    0    |
|          | write_ln167_write_fu_151 |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     p_Result_s_fu_242    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   308   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln695_2_reg_291|   64   |
|  add_ln695_reg_279 |   64   |
|  burstLen_reg_268  |   32   |
|  empty_57_reg_171  |   64   |
|    empty_reg_160   |   64   |
| icmp_ln284_reg_287 |    1   |
| icmp_ln311_reg_296 |    1   |
|icmp_ln882_1_reg_275|    1   |
|  msgNum_V_reg_255  |   64   |
|  taskNum_V_reg_260 |   64   |
+--------------------+--------+
|        Total       |   419  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_96 |  p2  |   3  |  32  |   96   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   96   || 0.61725 ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   308  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   419  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   419  |   317  |
+-----------+--------+--------+--------+
