# Welcome to My GitHub Profile! ðŸ‘‹

Hi, Iâ€™m [@chanchaltiwari01](https://github.com/chanchaltiwari01)

## About Me

- ðŸ‘€ Iâ€™m interested in VLSI Design.
- ðŸŒ± Iâ€™m currently learning Verilog, SystemVerilog, UVM, AMBA, and PCIe.

## How to Reach Me

Feel free to reach out to me via [Email](mailto:chanchaltiwari056@gmail.com) or connect with me on [LinkedIn](https://www.linkedin.com/in/chanchal-tiwari-6a36792aa).

## Pronouns

- ðŸ˜„ Pronouns : HE/HIM
