// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/27/2022 16:16:24"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module task2 (
	clk,
	rst_n,
	start_pc,
	out);
input 	clk;
input 	rst_n;
input 	[7:0] start_pc;
output 	[15:0] out;

// Design Ports Information
// out[0]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[8]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[9]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[10]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[11]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[12]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[13]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[14]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[15]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[0]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[1]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[2]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[3]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[4]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[5]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[6]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_pc[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \rst_n~input_o ;
wire \cpu|Add0~1_sumout ;
wire \start_pc[0]~input_o ;
wire \cpu|controller|state.fdr~q ;
wire \cpu|controller|state~56_combout ;
wire \cpu|controller|state.cmp2~q ;
wire \cpu|controller|state~44_combout ;
wire \cpu|controller|state.cmp3~q ;
wire \cpu|controller|state~52_combout ;
wire \cpu|controller|state.and1~q ;
wire \cpu|controller|state~57_combout ;
wire \cpu|controller|state.and2~q ;
wire \cpu|controller|state~40_combout ;
wire \cpu|controller|state.and3~q ;
wire \cpu|controller|state~48_combout ;
wire \cpu|controller|state.and4~q ;
wire \cpu|controller|state~53_combout ;
wire \cpu|controller|state.add1~q ;
wire \cpu|controller|state~55_combout ;
wire \cpu|controller|state.add2~q ;
wire \cpu|controller|state~39_combout ;
wire \cpu|controller|state.add3~q ;
wire \cpu|controller|state~47_combout ;
wire \cpu|controller|state.add4~q ;
wire \cpu|controller|state~45_combout ;
wire \cpu|controller|state.mov_3~q ;
wire \cpu|controller|state~49_combout ;
wire \cpu|controller|state.ldr5~q ;
wire \cpu|controller|state~46_combout ;
wire \cpu|controller|state.mvn3~q ;
wire \cpu|controller|Selector0~0_combout ;
wire \cpu|Add0~10 ;
wire \cpu|Add0~13_sumout ;
wire \start_pc[3]~input_o ;
wire \cpu|datapath|shift_in[5]~feeder_combout ;
wire \cpu|controller|en_B~0_combout ;
wire \cpu|Add0~14 ;
wire \cpu|Add0~17_sumout ;
wire \start_pc[4]~input_o ;
wire \cpu|Add0~18 ;
wire \cpu|Add0~21_sumout ;
wire \start_pc[5]~input_o ;
wire \cpu|Add0~22 ;
wire \cpu|Add0~25_sumout ;
wire \start_pc[6]~input_o ;
wire \cpu|Add0~26 ;
wire \cpu|Add0~29_sumout ;
wire \start_pc[7]~input_o ;
wire \ram|m_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu|controller|state~35_combout ;
wire \cpu|controller|state.stall1~q ;
wire \cpu|controller|state~43_combout ;
wire \cpu|controller|state.stall2~q ;
wire \cpu|controller|load_ir~0_combout ;
wire \cpu|datapath|Mux8~0_combout ;
wire \cpu|datapath|regfile|m~87feeder_combout ;
wire \cpu|controller|w_en~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu|instr_reg[6]~feeder_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu|idecoder|Mux3~2_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a9 ;
wire \cpu|idecoder|Mux3~1_combout ;
wire \cpu|idecoder|Mux4~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a10 ;
wire \ram|m_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu|idecoder|Mux3~3_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a8 ;
wire \cpu|idecoder|Mux5~0_combout ;
wire \cpu|datapath|regfile|m~256_combout ;
wire \cpu|datapath|regfile|m~87_q ;
wire \cpu|datapath|regfile|m~103feeder_combout ;
wire \cpu|datapath|regfile|m~259_combout ;
wire \cpu|datapath|regfile|m~103_q ;
wire \cpu|datapath|regfile|m~257_combout ;
wire \cpu|datapath|regfile|m~119_q ;
wire \cpu|datapath|regfile|m~260_combout ;
wire \cpu|datapath|regfile|m~23_q ;
wire \cpu|datapath|regfile|m~261_combout ;
wire \cpu|datapath|regfile|m~55_q ;
wire \cpu|datapath|regfile|m~263_combout ;
wire \cpu|datapath|regfile|m~39_q ;
wire \cpu|datapath|regfile|m~262_combout ;
wire \cpu|datapath|regfile|m~7_q ;
wire \cpu|datapath|regfile|m~220_combout ;
wire \cpu|datapath|regfile|m~71feeder_combout ;
wire \cpu|datapath|regfile|m~258_combout ;
wire \cpu|datapath|regfile|m~71_q ;
wire \cpu|datapath|regfile|m~156_combout ;
wire \cpu|datapath|val_B[15]~17_combout ;
wire \cpu|datapath|alu|Mux0~0_combout ;
wire \cpu|datapath|alu|Mux9~0_combout ;
wire \cpu|controller|en_C~0_combout ;
wire \cpu|datapath|C[6]~DUPLICATE_q ;
wire \cpu|datapath|Mux9~0_combout ;
wire \cpu|datapath|regfile|m~86feeder_combout ;
wire \cpu|datapath|regfile|m~86_q ;
wire \cpu|datapath|regfile|m~118feeder_combout ;
wire \cpu|datapath|regfile|m~118_q ;
wire \cpu|datapath|regfile|m~102feeder_combout ;
wire \cpu|datapath|regfile|m~102_q ;
wire \cpu|datapath|regfile|m~22feeder_combout ;
wire \cpu|datapath|regfile|m~22_q ;
wire \cpu|datapath|regfile|m~54_q ;
wire \cpu|datapath|regfile|m~38_q ;
wire \cpu|datapath|regfile|m~6feeder_combout ;
wire \cpu|datapath|regfile|m~6_q ;
wire \cpu|datapath|regfile|m~216_combout ;
wire \cpu|datapath|regfile|m~70_q ;
wire \cpu|datapath|regfile|m~152_combout ;
wire \cpu|datapath|shift_in[4]~feeder_combout ;
wire \cpu|datapath|val_B[5]~7_combout ;
wire \cpu|datapath|val_B[4]~6_combout ;
wire \cpu|instr_reg[2]~DUPLICATE_q ;
wire \cpu|datapath|Mux14~0_combout ;
wire \cpu|datapath|regfile|m~113feeder_combout ;
wire \cpu|datapath|regfile|m~113_q ;
wire \cpu|datapath|regfile|m~97_q ;
wire \cpu|datapath|regfile|m~81feeder_combout ;
wire \cpu|datapath|regfile|m~81_q ;
wire \cpu|datapath|regfile|m~17_q ;
wire \cpu|datapath|regfile|m~49_q ;
wire \cpu|datapath|regfile|m~33_q ;
wire \cpu|datapath|regfile|m~1_q ;
wire \cpu|datapath|regfile|m~196_combout ;
wire \cpu|datapath|regfile|m~65_q ;
wire \cpu|datapath|regfile|m~132_combout ;
wire \cpu|datapath|val_B[1]~2_combout ;
wire \cpu|datapath|val_B[1]~1_combout ;
wire \cpu|datapath|val_B[2]~4_combout ;
wire \cpu|instr_reg[0]~DUPLICATE_q ;
wire \cpu|datapath|Mux15~0_combout ;
wire \cpu|datapath|regfile|m~112feeder_combout ;
wire \cpu|datapath|regfile|m~112_q ;
wire \cpu|datapath|regfile|m~96_q ;
wire \cpu|datapath|regfile|m~80feeder_combout ;
wire \cpu|datapath|regfile|m~80_q ;
wire \cpu|datapath|regfile|m~16_q ;
wire \cpu|datapath|regfile|m~32_q ;
wire \cpu|datapath|regfile|m~48_q ;
wire \cpu|datapath|regfile|m~0feeder_combout ;
wire \cpu|datapath|regfile|m~0_q ;
wire \cpu|datapath|regfile|m~192_combout ;
wire \cpu|datapath|regfile|m~64feeder_combout ;
wire \cpu|datapath|regfile|m~64_q ;
wire \cpu|datapath|regfile|m~128_combout ;
wire \cpu|datapath|shift_in[0]~feeder_combout ;
wire \cpu|datapath|val_B[1]~3_combout ;
wire \cpu|datapath|val_B[0]~0_combout ;
wire \cpu|datapath|alu|Add0~66_cout ;
wire \cpu|datapath|alu|Add0~2 ;
wire \cpu|datapath|alu|Add0~6 ;
wire \cpu|datapath|alu|Add0~9_sumout ;
wire \cpu|datapath|C[2]~feeder_combout ;
wire \cpu|datapath|alu|Mux13~0_combout ;
wire \cpu|datapath|Mux13~0_combout ;
wire \cpu|datapath|regfile|m~114feeder_combout ;
wire \cpu|datapath|regfile|m~114_q ;
wire \cpu|datapath|regfile|m~98_q ;
wire \cpu|datapath|regfile|m~82feeder_combout ;
wire \cpu|datapath|regfile|m~82_q ;
wire \cpu|datapath|regfile|m~50_q ;
wire \cpu|datapath|regfile|m~18feeder_combout ;
wire \cpu|datapath|regfile|m~18_q ;
wire \cpu|datapath|regfile|m~34_q ;
wire \cpu|datapath|regfile|m~2_q ;
wire \cpu|datapath|regfile|m~200_combout ;
wire \cpu|datapath|regfile|m~66feeder_combout ;
wire \cpu|datapath|regfile|m~66_q ;
wire \cpu|datapath|regfile|m~136_combout ;
wire \cpu|datapath|shift_in[2]~feeder_combout ;
wire \cpu|datapath|val_B[3]~5_combout ;
wire \cpu|datapath|alu|Add0~10 ;
wire \cpu|datapath|alu|Add0~14 ;
wire \cpu|datapath|alu|Add0~18 ;
wire \cpu|datapath|alu|Add0~22 ;
wire \cpu|datapath|alu|Add0~26 ;
wire \cpu|datapath|alu|Add0~30 ;
wire \cpu|datapath|alu|Add0~34 ;
wire \cpu|datapath|alu|Add0~38 ;
wire \cpu|datapath|alu|Add0~42 ;
wire \cpu|datapath|alu|Add0~46 ;
wire \cpu|datapath|alu|Add0~50 ;
wire \cpu|datapath|alu|Add0~54 ;
wire \cpu|datapath|alu|Add0~58 ;
wire \cpu|datapath|alu|Add0~61_sumout ;
wire \cpu|datapath|C[15]~feeder_combout ;
wire \cpu|datapath|alu|Mux0~1_combout ;
wire \cpu|datapath|Mux0~0_combout ;
wire \cpu|datapath|regfile|m~127feeder_combout ;
wire \cpu|datapath|regfile|m~127_q ;
wire \cpu|datapath|regfile|m~95feeder_combout ;
wire \cpu|datapath|regfile|m~95_q ;
wire \cpu|datapath|regfile|m~111_q ;
wire \cpu|datapath|regfile|m~47_q ;
wire \cpu|datapath|regfile|m~63_q ;
wire \cpu|datapath|regfile|m~31feeder_combout ;
wire \cpu|datapath|regfile|m~31_q ;
wire \cpu|datapath|regfile|m~15_q ;
wire \cpu|datapath|regfile|m~252_combout ;
wire \cpu|datapath|regfile|m~79feeder_combout ;
wire \cpu|datapath|regfile|m~79_q ;
wire \cpu|datapath|regfile|m~188_combout ;
wire \cpu|datapath|val_B[14]~16_combout ;
wire \cpu|datapath|alu|Add0~57_sumout ;
wire \cpu|datapath|C[14]~feeder_combout ;
wire \cpu|datapath|alu|Mux1~0_combout ;
wire \cpu|datapath|Mux1~0_combout ;
wire \cpu|datapath|regfile|m~62_q ;
wire \cpu|datapath|regfile|m~46_q ;
wire \cpu|datapath|regfile|m~30feeder_combout ;
wire \cpu|datapath|regfile|m~30_q ;
wire \cpu|datapath|regfile|m~14feeder_combout ;
wire \cpu|datapath|regfile|m~14_q ;
wire \cpu|datapath|regfile|m~248_combout ;
wire \cpu|datapath|regfile|m~94_q ;
wire \cpu|datapath|regfile|m~110feeder_combout ;
wire \cpu|datapath|regfile|m~110_q ;
wire \cpu|datapath|regfile|m~126feeder_combout ;
wire \cpu|datapath|regfile|m~126_q ;
wire \cpu|datapath|regfile|m~78_q ;
wire \cpu|datapath|regfile|m~184_combout ;
wire \cpu|datapath|val_B[13]~15_combout ;
wire \cpu|datapath|alu|Add0~53_sumout ;
wire \cpu|datapath|C[13]~feeder_combout ;
wire \cpu|datapath|alu|Mux2~0_combout ;
wire \cpu|datapath|Mux2~0_combout ;
wire \cpu|datapath|regfile|m~125_q ;
wire \cpu|datapath|regfile|m~93feeder_combout ;
wire \cpu|datapath|regfile|m~93_q ;
wire \cpu|datapath|regfile|m~109_q ;
wire \cpu|datapath|regfile|m~61_q ;
wire \cpu|datapath|regfile|m~29_q ;
wire \cpu|datapath|regfile|m~45_q ;
wire \cpu|datapath|regfile|m~13_q ;
wire \cpu|datapath|regfile|m~244_combout ;
wire \cpu|datapath|regfile|m~77feeder_combout ;
wire \cpu|datapath|regfile|m~77_q ;
wire \cpu|datapath|regfile|m~180_combout ;
wire \cpu|datapath|val_B[12]~14_combout ;
wire \cpu|datapath|alu|Add0~49_sumout ;
wire \cpu|datapath|C[12]~feeder_combout ;
wire \cpu|datapath|alu|Mux3~0_combout ;
wire \cpu|datapath|Mux3~0_combout ;
wire \cpu|datapath|regfile|m~92feeder_combout ;
wire \cpu|datapath|regfile|m~92_q ;
wire \cpu|datapath|regfile|m~108feeder_combout ;
wire \cpu|datapath|regfile|m~108_q ;
wire \cpu|datapath|regfile|m~124_q ;
wire \cpu|datapath|regfile|m~28feeder_combout ;
wire \cpu|datapath|regfile|m~28_q ;
wire \cpu|datapath|regfile|m~60_q ;
wire \cpu|datapath|regfile|m~44_q ;
wire \cpu|datapath|regfile|m~12feeder_combout ;
wire \cpu|datapath|regfile|m~12_q ;
wire \cpu|datapath|regfile|m~240_combout ;
wire \cpu|datapath|regfile|m~76_q ;
wire \cpu|datapath|regfile|m~176_combout ;
wire \cpu|datapath|shift_in[12]~feeder_combout ;
wire \cpu|datapath|shift_in[12]~DUPLICATE_q ;
wire \cpu|datapath|val_B[11]~13_combout ;
wire \cpu|datapath|alu|Add0~45_sumout ;
wire \cpu|datapath|C[11]~feeder_combout ;
wire \cpu|datapath|alu|Mux4~0_combout ;
wire \cpu|datapath|Mux4~0_combout ;
wire \cpu|datapath|regfile|m~91_q ;
wire \cpu|datapath|regfile|m~107feeder_combout ;
wire \cpu|datapath|regfile|m~107_q ;
wire \cpu|datapath|regfile|m~123feeder_combout ;
wire \cpu|datapath|regfile|m~123_q ;
wire \cpu|datapath|regfile|m~27feeder_combout ;
wire \cpu|datapath|regfile|m~27_q ;
wire \cpu|datapath|regfile|m~59_q ;
wire \cpu|datapath|regfile|m~43_q ;
wire \cpu|datapath|regfile|m~11_q ;
wire \cpu|datapath|regfile|m~236_combout ;
wire \cpu|datapath|regfile|m~75_q ;
wire \cpu|datapath|regfile|m~172_combout ;
wire \cpu|datapath|shift_in[11]~feeder_combout ;
wire \cpu|datapath|val_B[10]~12_combout ;
wire \cpu|datapath|alu|Add0~41_sumout ;
wire \cpu|datapath|C[10]~feeder_combout ;
wire \cpu|datapath|alu|Mux5~0_combout ;
wire \cpu|datapath|Mux5~0_combout ;
wire \cpu|datapath|regfile|m~122feeder_combout ;
wire \cpu|datapath|regfile|m~122_q ;
wire \cpu|datapath|regfile|m~106feeder_combout ;
wire \cpu|datapath|regfile|m~106_q ;
wire \cpu|datapath|regfile|m~58_q ;
wire \cpu|datapath|regfile|m~26feeder_combout ;
wire \cpu|datapath|regfile|m~26_q ;
wire \cpu|datapath|regfile|m~42_q ;
wire \cpu|datapath|regfile|m~10_q ;
wire \cpu|datapath|regfile|m~232_combout ;
wire \cpu|datapath|regfile|m~90_q ;
wire \cpu|datapath|regfile|m~74feeder_combout ;
wire \cpu|datapath|regfile|m~74_q ;
wire \cpu|datapath|regfile|m~168_combout ;
wire \cpu|datapath|shift_in[10]~feeder_combout ;
wire \cpu|datapath|shift_in[10]~DUPLICATE_q ;
wire \cpu|datapath|shift_in[9]~DUPLICATE_q ;
wire \cpu|datapath|val_B[9]~11_combout ;
wire \cpu|datapath|alu|Add0~37_sumout ;
wire \cpu|datapath|C[9]~feeder_combout ;
wire \cpu|datapath|alu|Mux6~0_combout ;
wire \cpu|datapath|Mux6~0_combout ;
wire \cpu|datapath|regfile|m~89_q ;
wire \cpu|datapath|regfile|m~105_q ;
wire \cpu|datapath|regfile|m~121_q ;
wire \cpu|datapath|regfile|m~57_q ;
wire \cpu|datapath|regfile|m~25feeder_combout ;
wire \cpu|datapath|regfile|m~25_q ;
wire \cpu|datapath|regfile|m~41_q ;
wire \cpu|datapath|regfile|m~9_q ;
wire \cpu|datapath|regfile|m~228_combout ;
wire \cpu|datapath|regfile|m~73feeder_combout ;
wire \cpu|datapath|regfile|m~73_q ;
wire \cpu|datapath|regfile|m~164_combout ;
wire \cpu|datapath|val_B[8]~10_combout ;
wire \cpu|datapath|alu|Add0~33_sumout ;
wire \cpu|datapath|C[8]~feeder_combout ;
wire \cpu|datapath|alu|Mux7~0_combout ;
wire \cpu|datapath|Mux7~0_combout ;
wire \cpu|datapath|regfile|m~24feeder_combout ;
wire \cpu|datapath|regfile|m~24_q ;
wire \cpu|datapath|regfile|m~56_q ;
wire \cpu|datapath|regfile|m~40_q ;
wire \cpu|datapath|regfile|m~8feeder_combout ;
wire \cpu|datapath|regfile|m~8_q ;
wire \cpu|datapath|regfile|m~224_combout ;
wire \cpu|datapath|regfile|m~120feeder_combout ;
wire \cpu|datapath|regfile|m~120_q ;
wire \cpu|datapath|regfile|m~104feeder_combout ;
wire \cpu|datapath|regfile|m~104_q ;
wire \cpu|datapath|regfile|m~88feeder_combout ;
wire \cpu|datapath|regfile|m~88_q ;
wire \cpu|datapath|regfile|m~72feeder_combout ;
wire \cpu|datapath|regfile|m~72_q ;
wire \cpu|datapath|regfile|m~160_combout ;
wire \cpu|datapath|val_B[7]~9_combout ;
wire \cpu|datapath|alu|Add0~29_sumout ;
wire \cpu|datapath|C[7]~feeder_combout ;
wire \cpu|datapath|alu|Mux8~0_combout ;
wire \cpu|ram_addr[7]~7_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu|datapath|val_B[6]~8_combout ;
wire \cpu|datapath|alu|Add0~25_sumout ;
wire \cpu|datapath|C[6]~feeder_combout ;
wire \cpu|ram_addr[6]~6_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu|instr_reg[5]~feeder_combout ;
wire \cpu|datapath|Mux10~0_combout ;
wire \cpu|datapath|regfile|m~117_q ;
wire \cpu|datapath|regfile|m~101feeder_combout ;
wire \cpu|datapath|regfile|m~101_q ;
wire \cpu|datapath|regfile|m~53_q ;
wire \cpu|datapath|regfile|m~21feeder_combout ;
wire \cpu|datapath|regfile|m~21_q ;
wire \cpu|datapath|regfile|m~37_q ;
wire \cpu|datapath|regfile|m~5feeder_combout ;
wire \cpu|datapath|regfile|m~5_q ;
wire \cpu|datapath|regfile|m~212_combout ;
wire \cpu|datapath|regfile|m~85feeder_combout ;
wire \cpu|datapath|regfile|m~85_q ;
wire \cpu|datapath|regfile|m~69_q ;
wire \cpu|datapath|regfile|m~148_combout ;
wire \cpu|datapath|alu|Add0~21_sumout ;
wire \cpu|datapath|C[5]~feeder_combout ;
wire \cpu|datapath|alu|Mux10~0_combout ;
wire \cpu|ram_addr[5]~5_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a14 ;
wire \cpu|instr_reg[15]~DUPLICATE_q ;
wire \cpu|controller|state~41_combout ;
wire \cpu|controller|state~42_combout ;
wire \cpu|controller|state.mov1~q ;
wire \cpu|datapath|alu|Mux11~0_combout ;
wire \cpu|datapath|C[4]~DUPLICATE_q ;
wire \cpu|datapath|Mux11~0_combout ;
wire \cpu|datapath|regfile|m~84feeder_combout ;
wire \cpu|datapath|regfile|m~84_q ;
wire \cpu|datapath|regfile|m~116feeder_combout ;
wire \cpu|datapath|regfile|m~116_q ;
wire \cpu|datapath|regfile|m~100_q ;
wire \cpu|datapath|regfile|m~20_q ;
wire \cpu|datapath|regfile|m~52_q ;
wire \cpu|datapath|regfile|m~36_q ;
wire \cpu|datapath|regfile|m~4feeder_combout ;
wire \cpu|datapath|regfile|m~4_q ;
wire \cpu|datapath|regfile|m~208_combout ;
wire \cpu|datapath|regfile|m~68_q ;
wire \cpu|datapath|regfile|m~144_combout ;
wire \cpu|datapath|alu|Add0~17_sumout ;
wire \cpu|datapath|C[4]~feeder_combout ;
wire \cpu|ram_addr[4]~4_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu|datapath|Mux12~0_combout ;
wire \cpu|datapath|regfile|m~115feeder_combout ;
wire \cpu|datapath|regfile|m~115_q ;
wire \cpu|datapath|regfile|m~83feeder_combout ;
wire \cpu|datapath|regfile|m~83_q ;
wire \cpu|datapath|regfile|m~99_q ;
wire \cpu|datapath|regfile|m~19feeder_combout ;
wire \cpu|datapath|regfile|m~19_q ;
wire \cpu|datapath|regfile|m~51_q ;
wire \cpu|datapath|regfile|m~35_q ;
wire \cpu|datapath|regfile|m~3_q ;
wire \cpu|datapath|regfile|m~204_combout ;
wire \cpu|datapath|regfile|m~67_q ;
wire \cpu|datapath|regfile|m~140_combout ;
wire \cpu|datapath|alu|Add0~13_sumout ;
wire \cpu|datapath|C[3]~feeder_combout ;
wire \cpu|datapath|alu|Mux12~0_combout ;
wire \cpu|ram_addr[3]~3_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a15 ;
wire \cpu|controller|Selector0~1_combout ;
wire \cpu|controller|Selector0~2_combout ;
wire \cpu|controller|state.fd~q ;
wire \cpu|controller|state~54_combout ;
wire \cpu|controller|state.cmp1~q ;
wire \cpu|idecoder|Mux3~0_combout ;
wire \cpu|controller|load_pc~0_combout ;
wire \cpu|Add0~2 ;
wire \cpu|Add0~5_sumout ;
wire \start_pc[1]~input_o ;
wire \cpu|Add0~6 ;
wire \cpu|Add0~9_sumout ;
wire \start_pc[2]~input_o ;
wire \cpu|ram_addr[2]~2_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a13 ;
wire \cpu|instr_reg[13]~feeder_combout ;
wire \cpu|controller|Equal1~0_combout ;
wire \cpu|controller|state~59_combout ;
wire \cpu|controller|state.mvn1~q ;
wire \cpu|controller|state~38_combout ;
wire \cpu|controller|state.mvn2~q ;
wire \cpu|datapath|alu|Add0~5_sumout ;
wire \cpu|datapath|C[1]~feeder_combout ;
wire \cpu|datapath|alu|Mux14~0_combout ;
wire \cpu|ram_addr[1]~1_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a11 ;
wire \cpu|instr_reg[11]~feeder_combout ;
wire \cpu|instr_reg[11]~DUPLICATE_q ;
wire \cpu|controller|state~50_combout ;
wire \cpu|controller|state~51_combout ;
wire \cpu|controller|state.ldr1~q ;
wire \cpu|controller|state~36_combout ;
wire \cpu|controller|state.ldr2~q ;
wire \cpu|controller|state~61_combout ;
wire \cpu|controller|state.ldr3~q ;
wire \cpu|controller|state~60_combout ;
wire \cpu|controller|state.ldr4~q ;
wire \cpu|ram_addr[0]~0_combout ;
wire \ram|m_rtl_0|auto_generated|ram_block1a12 ;
wire \cpu|controller|state~58_combout ;
wire \cpu|controller|state.mov_1~q ;
wire \cpu|controller|state~37_combout ;
wire \cpu|controller|state.mov_2~q ;
wire \cpu|datapath|alu|Add0~1_sumout ;
wire \cpu|datapath|C[0]~feeder_combout ;
wire \cpu|datapath|alu|Mux15~0_combout ;
wire [15:0] \cpu|datapath|C ;
wire [7:0] \cpu|program_counter ;
wire [15:0] \cpu|instr_reg ;
wire [15:0] \cpu|datapath|A ;
wire [15:0] \cpu|datapath|shift_in ;
wire [7:0] \cpu|data_addr_reg ;

wire [19:0] \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ram|m_rtl_0|auto_generated|ram_block1a0~portadataout  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram|m_rtl_0|auto_generated|ram_block1a1  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram|m_rtl_0|auto_generated|ram_block1a2  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram|m_rtl_0|auto_generated|ram_block1a3  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram|m_rtl_0|auto_generated|ram_block1a4  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram|m_rtl_0|auto_generated|ram_block1a5  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram|m_rtl_0|auto_generated|ram_block1a6  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram|m_rtl_0|auto_generated|ram_block1a7  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ram|m_rtl_0|auto_generated|ram_block1a8  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \ram|m_rtl_0|auto_generated|ram_block1a9  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \ram|m_rtl_0|auto_generated|ram_block1a10  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \ram|m_rtl_0|auto_generated|ram_block1a11  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \ram|m_rtl_0|auto_generated|ram_block1a12  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \ram|m_rtl_0|auto_generated|ram_block1a13  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \ram|m_rtl_0|auto_generated|ram_block1a14  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \ram|m_rtl_0|auto_generated|ram_block1a15  = \ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \out[0]~output (
	.i(\cpu|datapath|C [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[0]),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
defparam \out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \out[1]~output (
	.i(\cpu|datapath|C [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[1]),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
defparam \out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \out[2]~output (
	.i(\cpu|datapath|C [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[2]),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
defparam \out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \out[3]~output (
	.i(\cpu|datapath|C [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[3]),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
defparam \out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \out[4]~output (
	.i(\cpu|datapath|C [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[4]),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
defparam \out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \out[5]~output (
	.i(\cpu|datapath|C [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[5]),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
defparam \out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \out[6]~output (
	.i(\cpu|datapath|C[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[6]),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
defparam \out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \out[7]~output (
	.i(\cpu|datapath|C [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[7]),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
defparam \out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \out[8]~output (
	.i(\cpu|datapath|C [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[8]),
	.obar());
// synopsys translate_off
defparam \out[8]~output .bus_hold = "false";
defparam \out[8]~output .open_drain_output = "false";
defparam \out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \out[9]~output (
	.i(\cpu|datapath|C [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[9]),
	.obar());
// synopsys translate_off
defparam \out[9]~output .bus_hold = "false";
defparam \out[9]~output .open_drain_output = "false";
defparam \out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \out[10]~output (
	.i(\cpu|datapath|C [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[10]),
	.obar());
// synopsys translate_off
defparam \out[10]~output .bus_hold = "false";
defparam \out[10]~output .open_drain_output = "false";
defparam \out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \out[11]~output (
	.i(\cpu|datapath|C [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[11]),
	.obar());
// synopsys translate_off
defparam \out[11]~output .bus_hold = "false";
defparam \out[11]~output .open_drain_output = "false";
defparam \out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \out[12]~output (
	.i(\cpu|datapath|C [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[12]),
	.obar());
// synopsys translate_off
defparam \out[12]~output .bus_hold = "false";
defparam \out[12]~output .open_drain_output = "false";
defparam \out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \out[13]~output (
	.i(\cpu|datapath|C [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[13]),
	.obar());
// synopsys translate_off
defparam \out[13]~output .bus_hold = "false";
defparam \out[13]~output .open_drain_output = "false";
defparam \out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \out[14]~output (
	.i(\cpu|datapath|C [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[14]),
	.obar());
// synopsys translate_off
defparam \out[14]~output .bus_hold = "false";
defparam \out[14]~output .open_drain_output = "false";
defparam \out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \out[15]~output (
	.i(\cpu|datapath|C [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out[15]),
	.obar());
// synopsys translate_off
defparam \out[15]~output .bus_hold = "false";
defparam \out[15]~output .open_drain_output = "false";
defparam \out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N30
cyclonev_lcell_comb \cpu|Add0~1 (
// Equation(s):
// \cpu|Add0~1_sumout  = SUM(( \cpu|program_counter [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add0~2  = CARRY(( \cpu|program_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|program_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~1_sumout ),
	.cout(\cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~1 .extended_lut = "off";
defparam \cpu|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \start_pc[0]~input (
	.i(start_pc[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[0]~input_o ));
// synopsys translate_off
defparam \start_pc[0]~input .bus_hold = "false";
defparam \start_pc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X84_Y3_N50
dffeas \cpu|controller|state.fdr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rst_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.fdr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.fdr .is_wysiwyg = "true";
defparam \cpu|controller|state.fdr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N39
cyclonev_lcell_comb \cpu|controller|state~56 (
// Equation(s):
// \cpu|controller|state~56_combout  = ( \cpu|controller|state.cmp1~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller|state.cmp1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~56 .extended_lut = "off";
defparam \cpu|controller|state~56 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller|state~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N41
dffeas \cpu|controller|state.cmp2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.cmp2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.cmp2 .is_wysiwyg = "true";
defparam \cpu|controller|state.cmp2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N45
cyclonev_lcell_comb \cpu|controller|state~44 (
// Equation(s):
// \cpu|controller|state~44_combout  = ( \cpu|controller|state.cmp2~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller|state.cmp2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~44 .extended_lut = "off";
defparam \cpu|controller|state~44 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller|state~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N47
dffeas \cpu|controller|state.cmp3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.cmp3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.cmp3 .is_wysiwyg = "true";
defparam \cpu|controller|state.cmp3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N21
cyclonev_lcell_comb \cpu|controller|state~52 (
// Equation(s):
// \cpu|controller|state~52_combout  = ( \cpu|instr_reg [12] & ( (\cpu|controller|state.fd~q  & (\rst_n~input_o  & (\cpu|controller|Equal1~0_combout  & !\cpu|instr_reg[11]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|controller|state.fd~q ),
	.datab(!\rst_n~input_o ),
	.datac(!\cpu|controller|Equal1~0_combout ),
	.datad(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|instr_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~52 .extended_lut = "off";
defparam \cpu|controller|state~52 .lut_mask = 64'h0000000001000100;
defparam \cpu|controller|state~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N23
dffeas \cpu|controller|state.and1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.and1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.and1 .is_wysiwyg = "true";
defparam \cpu|controller|state.and1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N24
cyclonev_lcell_comb \cpu|controller|state~57 (
// Equation(s):
// \cpu|controller|state~57_combout  = ( \cpu|controller|state.and1~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|controller|state.and1~q ),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~57 .extended_lut = "off";
defparam \cpu|controller|state~57 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|controller|state~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N26
dffeas \cpu|controller|state.and2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.and2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.and2 .is_wysiwyg = "true";
defparam \cpu|controller|state.and2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N36
cyclonev_lcell_comb \cpu|controller|state~40 (
// Equation(s):
// \cpu|controller|state~40_combout  = (\rst_n~input_o  & \cpu|controller|state.and2~q )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(!\cpu|controller|state.and2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~40 .extended_lut = "off";
defparam \cpu|controller|state~40 .lut_mask = 64'h0505050505050505;
defparam \cpu|controller|state~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N38
dffeas \cpu|controller|state.and3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.and3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.and3 .is_wysiwyg = "true";
defparam \cpu|controller|state.and3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N54
cyclonev_lcell_comb \cpu|controller|state~48 (
// Equation(s):
// \cpu|controller|state~48_combout  = ( \cpu|controller|state.and3~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller|state.and3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~48 .extended_lut = "off";
defparam \cpu|controller|state~48 .lut_mask = 64'h0000000033333333;
defparam \cpu|controller|state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N56
dffeas \cpu|controller|state.and4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.and4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.and4 .is_wysiwyg = "true";
defparam \cpu|controller|state.and4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N18
cyclonev_lcell_comb \cpu|controller|state~53 (
// Equation(s):
// \cpu|controller|state~53_combout  = ( \cpu|controller|Equal1~0_combout  & ( (\cpu|controller|state.fd~q  & (\rst_n~input_o  & (!\cpu|instr_reg [12] & !\cpu|instr_reg[11]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|controller|state.fd~q ),
	.datab(!\rst_n~input_o ),
	.datac(!\cpu|instr_reg [12]),
	.datad(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|controller|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~53 .extended_lut = "off";
defparam \cpu|controller|state~53 .lut_mask = 64'h0000000010001000;
defparam \cpu|controller|state~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N20
dffeas \cpu|controller|state.add1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.add1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.add1 .is_wysiwyg = "true";
defparam \cpu|controller|state.add1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N42
cyclonev_lcell_comb \cpu|controller|state~55 (
// Equation(s):
// \cpu|controller|state~55_combout  = ( \cpu|controller|state.add1~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller|state.add1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~55 .extended_lut = "off";
defparam \cpu|controller|state~55 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller|state~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N44
dffeas \cpu|controller|state.add2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.add2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.add2 .is_wysiwyg = "true";
defparam \cpu|controller|state.add2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N57
cyclonev_lcell_comb \cpu|controller|state~39 (
// Equation(s):
// \cpu|controller|state~39_combout  = (\rst_n~input_o  & \cpu|controller|state.add2~q )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(!\cpu|controller|state.add2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~39 .extended_lut = "off";
defparam \cpu|controller|state~39 .lut_mask = 64'h0505050505050505;
defparam \cpu|controller|state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N59
dffeas \cpu|controller|state.add3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.add3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.add3 .is_wysiwyg = "true";
defparam \cpu|controller|state.add3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N27
cyclonev_lcell_comb \cpu|controller|state~47 (
// Equation(s):
// \cpu|controller|state~47_combout  = ( \cpu|controller|state.add3~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller|state.add3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~47 .extended_lut = "off";
defparam \cpu|controller|state~47 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|controller|state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N8
dffeas \cpu|controller|state.add4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|controller|state~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.add4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.add4 .is_wysiwyg = "true";
defparam \cpu|controller|state.add4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N3
cyclonev_lcell_comb \cpu|controller|state~45 (
// Equation(s):
// \cpu|controller|state~45_combout  = ( \cpu|controller|state.mov_2~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller|state.mov_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~45 .extended_lut = "off";
defparam \cpu|controller|state~45 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|controller|state~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N5
dffeas \cpu|controller|state.mov_3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.mov_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.mov_3 .is_wysiwyg = "true";
defparam \cpu|controller|state.mov_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N45
cyclonev_lcell_comb \cpu|controller|state~49 (
// Equation(s):
// \cpu|controller|state~49_combout  = (\cpu|controller|state.ldr4~q  & \rst_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|controller|state.ldr4~q ),
	.datad(!\rst_n~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~49 .extended_lut = "off";
defparam \cpu|controller|state~49 .lut_mask = 64'h000F000F000F000F;
defparam \cpu|controller|state~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N47
dffeas \cpu|controller|state.ldr5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.ldr5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.ldr5 .is_wysiwyg = "true";
defparam \cpu|controller|state.ldr5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N48
cyclonev_lcell_comb \cpu|controller|state~46 (
// Equation(s):
// \cpu|controller|state~46_combout  = (\rst_n~input_o  & \cpu|controller|state.mvn2~q )

	.dataa(gnd),
	.datab(!\rst_n~input_o ),
	.datac(!\cpu|controller|state.mvn2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~46 .extended_lut = "off";
defparam \cpu|controller|state~46 .lut_mask = 64'h0303030303030303;
defparam \cpu|controller|state~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N44
dffeas \cpu|controller|state.mvn3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|controller|state~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.mvn3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.mvn3 .is_wysiwyg = "true";
defparam \cpu|controller|state.mvn3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N24
cyclonev_lcell_comb \cpu|controller|Selector0~0 (
// Equation(s):
// \cpu|controller|Selector0~0_combout  = ( !\cpu|controller|state.mvn3~q  & ( (!\cpu|controller|state.and4~q  & (!\cpu|controller|state.add4~q  & (!\cpu|controller|state.mov_3~q  & !\cpu|controller|state.ldr5~q ))) ) )

	.dataa(!\cpu|controller|state.and4~q ),
	.datab(!\cpu|controller|state.add4~q ),
	.datac(!\cpu|controller|state.mov_3~q ),
	.datad(!\cpu|controller|state.ldr5~q ),
	.datae(gnd),
	.dataf(!\cpu|controller|state.mvn3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|Selector0~0 .extended_lut = "off";
defparam \cpu|controller|Selector0~0 .lut_mask = 64'h8000800000000000;
defparam \cpu|controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N36
cyclonev_lcell_comb \cpu|Add0~9 (
// Equation(s):
// \cpu|Add0~9_sumout  = SUM(( \cpu|program_counter [2] ) + ( GND ) + ( \cpu|Add0~6  ))
// \cpu|Add0~10  = CARRY(( \cpu|program_counter [2] ) + ( GND ) + ( \cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|program_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~9_sumout ),
	.cout(\cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~9 .extended_lut = "off";
defparam \cpu|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N39
cyclonev_lcell_comb \cpu|Add0~13 (
// Equation(s):
// \cpu|Add0~13_sumout  = SUM(( \cpu|program_counter [3] ) + ( GND ) + ( \cpu|Add0~10  ))
// \cpu|Add0~14  = CARRY(( \cpu|program_counter [3] ) + ( GND ) + ( \cpu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|program_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~13_sumout ),
	.cout(\cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~13 .extended_lut = "off";
defparam \cpu|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \start_pc[3]~input (
	.i(start_pc[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[3]~input_o ));
// synopsys translate_off
defparam \start_pc[3]~input .bus_hold = "false";
defparam \start_pc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y2_N41
dffeas \cpu|program_counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~13_sumout ),
	.asdata(\start_pc[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|controller|state.fdr~q ),
	.ena(\cpu|controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|program_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|program_counter[3] .is_wysiwyg = "true";
defparam \cpu|program_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N9
cyclonev_lcell_comb \cpu|datapath|shift_in[5]~feeder (
// Equation(s):
// \cpu|datapath|shift_in[5]~feeder_combout  = ( \cpu|datapath|regfile|m~148_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|regfile|m~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|shift_in[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|shift_in[5]~feeder .extended_lut = "off";
defparam \cpu|datapath|shift_in[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|shift_in[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N48
cyclonev_lcell_comb \cpu|controller|en_B~0 (
// Equation(s):
// \cpu|controller|en_B~0_combout  = ( \cpu|controller|state.add2~q  ) # ( !\cpu|controller|state.add2~q  & ( (((\cpu|controller|state.cmp2~q ) # (\cpu|controller|state.and2~q )) # (\cpu|controller|state.mvn1~q )) # (\cpu|controller|state.mov_1~q ) ) )

	.dataa(!\cpu|controller|state.mov_1~q ),
	.datab(!\cpu|controller|state.mvn1~q ),
	.datac(!\cpu|controller|state.and2~q ),
	.datad(!\cpu|controller|state.cmp2~q ),
	.datae(gnd),
	.dataf(!\cpu|controller|state.add2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|en_B~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|en_B~0 .extended_lut = "off";
defparam \cpu|controller|en_B~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \cpu|controller|en_B~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N10
dffeas \cpu|datapath|shift_in[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|shift_in[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[5] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N42
cyclonev_lcell_comb \cpu|Add0~17 (
// Equation(s):
// \cpu|Add0~17_sumout  = SUM(( \cpu|program_counter [4] ) + ( GND ) + ( \cpu|Add0~14  ))
// \cpu|Add0~18  = CARRY(( \cpu|program_counter [4] ) + ( GND ) + ( \cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|program_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~17_sumout ),
	.cout(\cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~17 .extended_lut = "off";
defparam \cpu|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N1
cyclonev_io_ibuf \start_pc[4]~input (
	.i(start_pc[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[4]~input_o ));
// synopsys translate_off
defparam \start_pc[4]~input .bus_hold = "false";
defparam \start_pc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y2_N44
dffeas \cpu|program_counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~17_sumout ),
	.asdata(\start_pc[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|controller|state.fdr~q ),
	.ena(\cpu|controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|program_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|program_counter[4] .is_wysiwyg = "true";
defparam \cpu|program_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N45
cyclonev_lcell_comb \cpu|Add0~21 (
// Equation(s):
// \cpu|Add0~21_sumout  = SUM(( \cpu|program_counter [5] ) + ( GND ) + ( \cpu|Add0~18  ))
// \cpu|Add0~22  = CARRY(( \cpu|program_counter [5] ) + ( GND ) + ( \cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|program_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~21_sumout ),
	.cout(\cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~21 .extended_lut = "off";
defparam \cpu|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \start_pc[5]~input (
	.i(start_pc[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[5]~input_o ));
// synopsys translate_off
defparam \start_pc[5]~input .bus_hold = "false";
defparam \start_pc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y2_N46
dffeas \cpu|program_counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~21_sumout ),
	.asdata(\start_pc[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|controller|state.fdr~q ),
	.ena(\cpu|controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|program_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|program_counter[5] .is_wysiwyg = "true";
defparam \cpu|program_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N48
cyclonev_lcell_comb \cpu|Add0~25 (
// Equation(s):
// \cpu|Add0~25_sumout  = SUM(( \cpu|program_counter [6] ) + ( GND ) + ( \cpu|Add0~22  ))
// \cpu|Add0~26  = CARRY(( \cpu|program_counter [6] ) + ( GND ) + ( \cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|program_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~25_sumout ),
	.cout(\cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~25 .extended_lut = "off";
defparam \cpu|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \start_pc[6]~input (
	.i(start_pc[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[6]~input_o ));
// synopsys translate_off
defparam \start_pc[6]~input .bus_hold = "false";
defparam \start_pc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y2_N50
dffeas \cpu|program_counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~25_sumout ),
	.asdata(\start_pc[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|controller|state.fdr~q ),
	.ena(\cpu|controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|program_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|program_counter[6] .is_wysiwyg = "true";
defparam \cpu|program_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N51
cyclonev_lcell_comb \cpu|Add0~29 (
// Equation(s):
// \cpu|Add0~29_sumout  = SUM(( \cpu|program_counter [7] ) + ( GND ) + ( \cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|program_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~29 .extended_lut = "off";
defparam \cpu|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \start_pc[7]~input (
	.i(start_pc[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[7]~input_o ));
// synopsys translate_off
defparam \start_pc[7]~input .bus_hold = "false";
defparam \start_pc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y2_N52
dffeas \cpu|program_counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~29_sumout ),
	.asdata(\start_pc[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|controller|state.fdr~q ),
	.ena(\cpu|controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|program_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|program_counter[7] .is_wysiwyg = "true";
defparam \cpu|program_counter[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \ram|m_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({\cpu|ram_addr[7]~7_combout ,\cpu|ram_addr[6]~6_combout ,\cpu|ram_addr[5]~5_combout ,\cpu|ram_addr[4]~4_combout ,\cpu|ram_addr[3]~3_combout ,\cpu|ram_addr[2]~2_combout ,\cpu|ram_addr[1]~1_combout ,\cpu|ram_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|m_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .init_file = "db/task2.ram0_ram_1d0cf.hdl.mif";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram|altsyncram:m_rtl_0|altsyncram_obc1:auto_generated|ALTSYNCRAM";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "01B3900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|m_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000C06306061080210D1450C0080D07F0E000080210D1450C0080D07F0E0000C041060210C0080D07F0E000060210C0080D07F0E0000B8200D06F0E0000B0610D1140D0320E0000A0690D1F50D0480E0000C0600D1460D0450E0000B6E50B3E40D4AA0D36F0AD060AE050A5A70D7010B8A60C0060C0C80C00E0C0C80C00E0C0C80A00E0D67F0AA000A00A0A8020C0080A0E10C0480C0E00D1BB0D045";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N54
cyclonev_lcell_comb \cpu|controller|state~35 (
// Equation(s):
// \cpu|controller|state~35_combout  = ( \cpu|controller|state.fdr~q  & ( \cpu|controller|state.mov1~q  ) ) # ( !\cpu|controller|state.fdr~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|controller|state.mov1~q ),
	.datae(gnd),
	.dataf(!\cpu|controller|state.fdr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~35 .extended_lut = "off";
defparam \cpu|controller|state~35 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \cpu|controller|state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N56
dffeas \cpu|controller|state.stall1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|controller|state~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.stall1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.stall1 .is_wysiwyg = "true";
defparam \cpu|controller|state.stall1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N21
cyclonev_lcell_comb \cpu|controller|state~43 (
// Equation(s):
// \cpu|controller|state~43_combout  = ( \cpu|controller|state.stall1~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller|state.stall1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~43 .extended_lut = "off";
defparam \cpu|controller|state~43 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller|state~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N23
dffeas \cpu|controller|state.stall2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.stall2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.stall2 .is_wysiwyg = "true";
defparam \cpu|controller|state.stall2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N6
cyclonev_lcell_comb \cpu|controller|load_ir~0 (
// Equation(s):
// \cpu|controller|load_ir~0_combout  = ( \cpu|controller|state~35_combout  & ( \cpu|controller|state.cmp3~q  ) ) # ( !\cpu|controller|state~35_combout  & ( \cpu|controller|state.cmp3~q  ) ) # ( \cpu|controller|state~35_combout  & ( 
// !\cpu|controller|state.cmp3~q  ) ) # ( !\cpu|controller|state~35_combout  & ( !\cpu|controller|state.cmp3~q  & ( (((!\cpu|controller|Selector0~0_combout ) # (\cpu|controller|state.fd~q )) # (\cpu|controller|state.stall2~q )) # 
// (\cpu|controller|state.stall1~q ) ) ) )

	.dataa(!\cpu|controller|state.stall1~q ),
	.datab(!\cpu|controller|state.stall2~q ),
	.datac(!\cpu|controller|state.fd~q ),
	.datad(!\cpu|controller|Selector0~0_combout ),
	.datae(!\cpu|controller|state~35_combout ),
	.dataf(!\cpu|controller|state.cmp3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|load_ir~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|load_ir~0 .extended_lut = "off";
defparam \cpu|controller|load_ir~0 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \cpu|controller|load_ir~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N32
dffeas \cpu|instr_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[7] .is_wysiwyg = "true";
defparam \cpu|instr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N24
cyclonev_lcell_comb \cpu|datapath|Mux8~0 (
// Equation(s):
// \cpu|datapath|Mux8~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a7  & ( ((!\cpu|controller|state.mov1~q  & ((\cpu|datapath|C [7]))) # (\cpu|controller|state.mov1~q  & (\cpu|instr_reg [7]))) # (\cpu|controller|state.ldr5~q ) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a7  & ( (!\cpu|controller|state.ldr5~q  & ((!\cpu|controller|state.mov1~q  & ((\cpu|datapath|C [7]))) # (\cpu|controller|state.mov1~q  & (\cpu|instr_reg [7])))) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|instr_reg [7]),
	.datad(!\cpu|datapath|C [7]),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux8~0 .extended_lut = "off";
defparam \cpu|datapath|Mux8~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \cpu|datapath|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N36
cyclonev_lcell_comb \cpu|datapath|regfile|m~87feeder (
// Equation(s):
// \cpu|datapath|regfile|m~87feeder_combout  = ( \cpu|datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~87feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N36
cyclonev_lcell_comb \cpu|controller|w_en~0 (
// Equation(s):
// \cpu|controller|w_en~0_combout  = ( !\cpu|controller|state.mov1~q  & ( !\cpu|controller|state.mvn3~q  & ( (!\cpu|controller|state.mov_3~q  & (!\cpu|controller|state.add4~q  & (!\cpu|controller|state.and4~q  & !\cpu|controller|state.ldr5~q ))) ) ) )

	.dataa(!\cpu|controller|state.mov_3~q ),
	.datab(!\cpu|controller|state.add4~q ),
	.datac(!\cpu|controller|state.and4~q ),
	.datad(!\cpu|controller|state.ldr5~q ),
	.datae(!\cpu|controller|state.mov1~q ),
	.dataf(!\cpu|controller|state.mvn3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|w_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|w_en~0 .extended_lut = "off";
defparam \cpu|controller|w_en~0 .lut_mask = 64'h8000000000000000;
defparam \cpu|controller|w_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N33
cyclonev_lcell_comb \cpu|instr_reg[6]~feeder (
// Equation(s):
// \cpu|instr_reg[6]~feeder_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a6  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|instr_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|instr_reg[6]~feeder .extended_lut = "off";
defparam \cpu|instr_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|instr_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N35
dffeas \cpu|instr_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|instr_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[6] .is_wysiwyg = "true";
defparam \cpu|instr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N10
dffeas \cpu|instr_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[1] .is_wysiwyg = "true";
defparam \cpu|instr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N51
cyclonev_lcell_comb \cpu|idecoder|Mux3~2 (
// Equation(s):
// \cpu|idecoder|Mux3~2_combout  = ( !\cpu|controller|Selector0~0_combout  & ( (!\cpu|controller|state.add1~q  & (!\cpu|controller|state.cmp1~q  & !\cpu|controller|state.and1~q )) ) )

	.dataa(!\cpu|controller|state.add1~q ),
	.datab(gnd),
	.datac(!\cpu|controller|state.cmp1~q ),
	.datad(!\cpu|controller|state.and1~q ),
	.datae(gnd),
	.dataf(!\cpu|controller|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|idecoder|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|idecoder|Mux3~2 .extended_lut = "off";
defparam \cpu|idecoder|Mux3~2 .lut_mask = 64'hA000A00000000000;
defparam \cpu|idecoder|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N49
dffeas \cpu|instr_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[9] .is_wysiwyg = "true";
defparam \cpu|instr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N45
cyclonev_lcell_comb \cpu|idecoder|Mux3~1 (
// Equation(s):
// \cpu|idecoder|Mux3~1_combout  = ( !\cpu|idecoder|Mux3~0_combout  & ( \cpu|controller|w_en~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|controller|w_en~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|idecoder|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|idecoder|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|idecoder|Mux3~1 .extended_lut = "off";
defparam \cpu|idecoder|Mux3~1 .lut_mask = 64'h00FF00FF00000000;
defparam \cpu|idecoder|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N0
cyclonev_lcell_comb \cpu|idecoder|Mux4~0 (
// Equation(s):
// \cpu|idecoder|Mux4~0_combout  = ( \cpu|idecoder|Mux3~1_combout  & ( \cpu|instr_reg [1] ) ) # ( !\cpu|idecoder|Mux3~1_combout  & ( (!\cpu|idecoder|Mux3~2_combout  & ((\cpu|instr_reg [9]))) # (\cpu|idecoder|Mux3~2_combout  & (\cpu|instr_reg [6])) ) )

	.dataa(!\cpu|instr_reg [6]),
	.datab(!\cpu|instr_reg [1]),
	.datac(!\cpu|idecoder|Mux3~2_combout ),
	.datad(!\cpu|instr_reg [9]),
	.datae(gnd),
	.dataf(!\cpu|idecoder|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|idecoder|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|idecoder|Mux4~0 .extended_lut = "off";
defparam \cpu|idecoder|Mux4~0 .lut_mask = 64'h05F505F533333333;
defparam \cpu|idecoder|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N34
dffeas \cpu|instr_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[10] .is_wysiwyg = "true";
defparam \cpu|instr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N41
dffeas \cpu|instr_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[2] .is_wysiwyg = "true";
defparam \cpu|instr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N30
cyclonev_lcell_comb \cpu|idecoder|Mux3~3 (
// Equation(s):
// \cpu|idecoder|Mux3~3_combout  = ( \cpu|idecoder|Mux3~1_combout  & ( \cpu|instr_reg [2] ) ) # ( !\cpu|idecoder|Mux3~1_combout  & ( (!\cpu|idecoder|Mux3~2_combout  & (\cpu|instr_reg [10])) # (\cpu|idecoder|Mux3~2_combout  & ((\cpu|instr_reg [7]))) ) )

	.dataa(!\cpu|instr_reg [10]),
	.datab(!\cpu|instr_reg [2]),
	.datac(!\cpu|idecoder|Mux3~2_combout ),
	.datad(!\cpu|instr_reg [7]),
	.datae(gnd),
	.dataf(!\cpu|idecoder|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|idecoder|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|idecoder|Mux3~3 .extended_lut = "off";
defparam \cpu|idecoder|Mux3~3 .lut_mask = 64'h505F505F33333333;
defparam \cpu|idecoder|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N16
dffeas \cpu|instr_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[0] .is_wysiwyg = "true";
defparam \cpu|instr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N52
dffeas \cpu|instr_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[8] .is_wysiwyg = "true";
defparam \cpu|instr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N42
cyclonev_lcell_comb \cpu|idecoder|Mux5~0 (
// Equation(s):
// \cpu|idecoder|Mux5~0_combout  = ( \cpu|idecoder|Mux3~1_combout  & ( \cpu|instr_reg [0] ) ) # ( !\cpu|idecoder|Mux3~1_combout  & ( (!\cpu|idecoder|Mux3~2_combout  & (\cpu|instr_reg [8])) # (\cpu|idecoder|Mux3~2_combout  & ((\cpu|instr_reg [5]))) ) )

	.dataa(!\cpu|instr_reg [0]),
	.datab(!\cpu|instr_reg [8]),
	.datac(!\cpu|idecoder|Mux3~2_combout ),
	.datad(!\cpu|instr_reg [5]),
	.datae(gnd),
	.dataf(!\cpu|idecoder|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|idecoder|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|idecoder|Mux5~0 .extended_lut = "off";
defparam \cpu|idecoder|Mux5~0 .lut_mask = 64'h303F303F55555555;
defparam \cpu|idecoder|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N45
cyclonev_lcell_comb \cpu|datapath|regfile|m~256 (
// Equation(s):
// \cpu|datapath|regfile|m~256_combout  = ( \cpu|idecoder|Mux3~3_combout  & ( \cpu|idecoder|Mux5~0_combout  & ( (!\cpu|controller|w_en~0_combout  & !\cpu|idecoder|Mux4~0_combout ) ) ) )

	.dataa(!\cpu|controller|w_en~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|idecoder|Mux4~0_combout ),
	.datae(!\cpu|idecoder|Mux3~3_combout ),
	.dataf(!\cpu|idecoder|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~256 .extended_lut = "off";
defparam \cpu|datapath|regfile|m~256 .lut_mask = 64'h000000000000AA00;
defparam \cpu|datapath|regfile|m~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N38
dffeas \cpu|datapath|regfile|m~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~87 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~87 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N12
cyclonev_lcell_comb \cpu|datapath|regfile|m~103feeder (
// Equation(s):
// \cpu|datapath|regfile|m~103feeder_combout  = \cpu|datapath|Mux8~0_combout 

	.dataa(gnd),
	.datab(!\cpu|datapath|Mux8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~103feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~103feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|datapath|regfile|m~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N24
cyclonev_lcell_comb \cpu|datapath|regfile|m~259 (
// Equation(s):
// \cpu|datapath|regfile|m~259_combout  = ( !\cpu|idecoder|Mux5~0_combout  & ( \cpu|idecoder|Mux3~3_combout  & ( (!\cpu|controller|w_en~0_combout  & \cpu|idecoder|Mux4~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|controller|w_en~0_combout ),
	.datac(!\cpu|idecoder|Mux4~0_combout ),
	.datad(gnd),
	.datae(!\cpu|idecoder|Mux5~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~259 .extended_lut = "off";
defparam \cpu|datapath|regfile|m~259 .lut_mask = 64'h000000000C0C0000;
defparam \cpu|datapath|regfile|m~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N13
dffeas \cpu|datapath|regfile|m~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~103 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N42
cyclonev_lcell_comb \cpu|datapath|regfile|m~257 (
// Equation(s):
// \cpu|datapath|regfile|m~257_combout  = ( \cpu|idecoder|Mux5~0_combout  & ( (\cpu|idecoder|Mux4~0_combout  & (!\cpu|controller|w_en~0_combout  & \cpu|idecoder|Mux3~3_combout )) ) )

	.dataa(!\cpu|idecoder|Mux4~0_combout ),
	.datab(!\cpu|controller|w_en~0_combout ),
	.datac(!\cpu|idecoder|Mux3~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|idecoder|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~257 .extended_lut = "off";
defparam \cpu|datapath|regfile|m~257 .lut_mask = 64'h0000000004040404;
defparam \cpu|datapath|regfile|m~257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N16
dffeas \cpu|datapath|regfile|m~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~119 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~119 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N30
cyclonev_lcell_comb \cpu|datapath|regfile|m~260 (
// Equation(s):
// \cpu|datapath|regfile|m~260_combout  = ( \cpu|idecoder|Mux5~0_combout  & ( !\cpu|idecoder|Mux3~3_combout  & ( (!\cpu|controller|w_en~0_combout  & !\cpu|idecoder|Mux4~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|controller|w_en~0_combout ),
	.datac(!\cpu|idecoder|Mux4~0_combout ),
	.datad(gnd),
	.datae(!\cpu|idecoder|Mux5~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~260 .extended_lut = "off";
defparam \cpu|datapath|regfile|m~260 .lut_mask = 64'h0000C0C000000000;
defparam \cpu|datapath|regfile|m~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N2
dffeas \cpu|datapath|regfile|m~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~23 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N54
cyclonev_lcell_comb \cpu|datapath|regfile|m~261 (
// Equation(s):
// \cpu|datapath|regfile|m~261_combout  = ( !\cpu|idecoder|Mux3~3_combout  & ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|controller|w_en~0_combout  & \cpu|idecoder|Mux5~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|controller|w_en~0_combout ),
	.datad(!\cpu|idecoder|Mux5~0_combout ),
	.datae(!\cpu|idecoder|Mux3~3_combout ),
	.dataf(!\cpu|idecoder|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~261 .extended_lut = "off";
defparam \cpu|datapath|regfile|m~261 .lut_mask = 64'h0000000000F00000;
defparam \cpu|datapath|regfile|m~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N13
dffeas \cpu|datapath|regfile|m~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~55 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N33
cyclonev_lcell_comb \cpu|datapath|regfile|m~263 (
// Equation(s):
// \cpu|datapath|regfile|m~263_combout  = ( !\cpu|idecoder|Mux3~3_combout  & ( (!\cpu|controller|w_en~0_combout  & (!\cpu|idecoder|Mux5~0_combout  & \cpu|idecoder|Mux4~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|controller|w_en~0_combout ),
	.datac(!\cpu|idecoder|Mux5~0_combout ),
	.datad(!\cpu|idecoder|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~263 .extended_lut = "off";
defparam \cpu|datapath|regfile|m~263 .lut_mask = 64'h00C000C000000000;
defparam \cpu|datapath|regfile|m~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N25
dffeas \cpu|datapath|regfile|m~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~39 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N51
cyclonev_lcell_comb \cpu|datapath|regfile|m~262 (
// Equation(s):
// \cpu|datapath|regfile|m~262_combout  = ( !\cpu|idecoder|Mux3~3_combout  & ( (!\cpu|idecoder|Mux4~0_combout  & (!\cpu|controller|w_en~0_combout  & !\cpu|idecoder|Mux5~0_combout )) ) )

	.dataa(!\cpu|idecoder|Mux4~0_combout ),
	.datab(!\cpu|controller|w_en~0_combout ),
	.datac(!\cpu|idecoder|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~262 .extended_lut = "off";
defparam \cpu|datapath|regfile|m~262 .lut_mask = 64'h8080808000000000;
defparam \cpu|datapath|regfile|m~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N55
dffeas \cpu|datapath|regfile|m~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~7 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N12
cyclonev_lcell_comb \cpu|datapath|regfile|m~220 (
// Equation(s):
// \cpu|datapath|regfile|m~220_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux3~3_combout  & ((!\cpu|idecoder|Mux5~0_combout  & ((\cpu|datapath|regfile|m~7_q ))) # (\cpu|idecoder|Mux5~0_combout  & (\cpu|datapath|regfile|m~23_q )))) # 
// (\cpu|idecoder|Mux3~3_combout  & (((\cpu|idecoder|Mux5~0_combout ))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux3~3_combout  & ((!\cpu|idecoder|Mux5~0_combout  & ((\cpu|datapath|regfile|m~39_q ))) # (\cpu|idecoder|Mux5~0_combout  & 
// (\cpu|datapath|regfile|m~55_q )))) # (\cpu|idecoder|Mux3~3_combout  & (((\cpu|idecoder|Mux5~0_combout ))))) ) )

	.dataa(!\cpu|datapath|regfile|m~23_q ),
	.datab(!\cpu|datapath|regfile|m~55_q ),
	.datac(!\cpu|datapath|regfile|m~39_q ),
	.datad(!\cpu|idecoder|Mux3~3_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux5~0_combout ),
	.datag(!\cpu|datapath|regfile|m~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~220 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~220 .lut_mask = 64'h0F000F0055FF33FF;
defparam \cpu|datapath|regfile|m~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N27
cyclonev_lcell_comb \cpu|datapath|regfile|m~71feeder (
// Equation(s):
// \cpu|datapath|regfile|m~71feeder_combout  = ( \cpu|datapath|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~71feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~71feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~71feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~71feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N39
cyclonev_lcell_comb \cpu|datapath|regfile|m~258 (
// Equation(s):
// \cpu|datapath|regfile|m~258_combout  = ( !\cpu|idecoder|Mux5~0_combout  & ( \cpu|idecoder|Mux3~3_combout  & ( (!\cpu|controller|w_en~0_combout  & !\cpu|idecoder|Mux4~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|controller|w_en~0_combout ),
	.datac(gnd),
	.datad(!\cpu|idecoder|Mux4~0_combout ),
	.datae(!\cpu|idecoder|Mux5~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~258 .extended_lut = "off";
defparam \cpu|datapath|regfile|m~258 .lut_mask = 64'h00000000CC000000;
defparam \cpu|datapath|regfile|m~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N28
dffeas \cpu|datapath|regfile|m~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~71 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N18
cyclonev_lcell_comb \cpu|datapath|regfile|m~156 (
// Equation(s):
// \cpu|datapath|regfile|m~156_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~220_combout ))))) # (\cpu|idecoder|Mux3~3_combout  & (((!\cpu|datapath|regfile|m~220_combout  & 
// ((\cpu|datapath|regfile|m~71_q ))) # (\cpu|datapath|regfile|m~220_combout  & (\cpu|datapath|regfile|m~87_q ))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux3~3_combout  & (((\cpu|datapath|regfile|m~220_combout )))) # 
// (\cpu|idecoder|Mux3~3_combout  & ((!\cpu|datapath|regfile|m~220_combout  & (\cpu|datapath|regfile|m~103_q )) # (\cpu|datapath|regfile|m~220_combout  & ((\cpu|datapath|regfile|m~119_q )))))) ) )

	.dataa(!\cpu|datapath|regfile|m~87_q ),
	.datab(!\cpu|idecoder|Mux3~3_combout ),
	.datac(!\cpu|datapath|regfile|m~103_q ),
	.datad(!\cpu|datapath|regfile|m~119_q ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|datapath|regfile|m~220_combout ),
	.datag(!\cpu|datapath|regfile|m~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~156 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~156 .lut_mask = 64'h03030303DDDDCCFF;
defparam \cpu|datapath|regfile|m~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N20
dffeas \cpu|datapath|A[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[7] .is_wysiwyg = "true";
defparam \cpu|datapath|A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N8
dffeas \cpu|datapath|A[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[8] .is_wysiwyg = "true";
defparam \cpu|datapath|A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N1
dffeas \cpu|datapath|shift_in[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|shift_in[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[10] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N38
dffeas \cpu|datapath|A[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[13] .is_wysiwyg = "true";
defparam \cpu|datapath|A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N56
dffeas \cpu|datapath|A[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[14] .is_wysiwyg = "true";
defparam \cpu|datapath|A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N14
dffeas \cpu|datapath|A[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[15] .is_wysiwyg = "true";
defparam \cpu|datapath|A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N42
cyclonev_lcell_comb \cpu|datapath|val_B[15]~17 (
// Equation(s):
// \cpu|datapath|val_B[15]~17_combout  = ( \cpu|datapath|shift_in [14] & ( (!\cpu|controller|state.ldr2~q  & ((!\cpu|datapath|shift_in [15] & (!\cpu|instr_reg [4] & \cpu|instr_reg [3])) # (\cpu|datapath|shift_in [15] & ((!\cpu|instr_reg [4]) # 
// (\cpu|instr_reg [3]))))) # (\cpu|controller|state.ldr2~q  & (((\cpu|instr_reg [4])))) ) ) # ( !\cpu|datapath|shift_in [14] & ( (!\cpu|controller|state.ldr2~q  & (\cpu|datapath|shift_in [15] & (!\cpu|instr_reg [4] $ (\cpu|instr_reg [3])))) # 
// (\cpu|controller|state.ldr2~q  & (((\cpu|instr_reg [4])))) ) )

	.dataa(!\cpu|datapath|shift_in [15]),
	.datab(!\cpu|controller|state.ldr2~q ),
	.datac(!\cpu|instr_reg [4]),
	.datad(!\cpu|instr_reg [3]),
	.datae(gnd),
	.dataf(!\cpu|datapath|shift_in [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[15]~17 .extended_lut = "off";
defparam \cpu|datapath|val_B[15]~17 .lut_mask = 64'h4307430743C743C7;
defparam \cpu|datapath|val_B[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N26
dffeas \cpu|datapath|A[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[12] .is_wysiwyg = "true";
defparam \cpu|datapath|A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N38
dffeas \cpu|datapath|A[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[11] .is_wysiwyg = "true";
defparam \cpu|datapath|A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y2_N26
dffeas \cpu|datapath|A[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[10] .is_wysiwyg = "true";
defparam \cpu|datapath|A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N50
dffeas \cpu|datapath|A[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[9] .is_wysiwyg = "true";
defparam \cpu|datapath|A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N12
cyclonev_lcell_comb \cpu|datapath|alu|Mux0~0 (
// Equation(s):
// \cpu|datapath|alu|Mux0~0_combout  = ( !\cpu|controller|state.mov_2~q  & ( !\cpu|controller|state.mvn2~q  & ( !\cpu|instr_reg[11]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cpu|controller|state.mov_2~q ),
	.dataf(!\cpu|controller|state.mvn2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux0~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux0~0 .lut_mask = 64'hF0F0000000000000;
defparam \cpu|datapath|alu|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N24
cyclonev_lcell_comb \cpu|datapath|alu|Mux9~0 (
// Equation(s):
// \cpu|datapath|alu|Mux9~0_combout  = ( \cpu|datapath|val_B[6]~8_combout  & ( (\cpu|datapath|alu|Mux0~0_combout  & \cpu|datapath|A [6]) ) ) # ( !\cpu|datapath|val_B[6]~8_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  ) )

	.dataa(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datab(!\cpu|datapath|alu|Mux0~0_combout ),
	.datac(!\cpu|datapath|A [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|val_B[6]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux9~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux9~0 .lut_mask = 64'h5555555503030303;
defparam \cpu|datapath|alu|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N39
cyclonev_lcell_comb \cpu|controller|en_C~0 (
// Equation(s):
// \cpu|controller|en_C~0_combout  = ( \cpu|controller|state.mov_2~q  ) # ( !\cpu|controller|state.mov_2~q  & ( (((\cpu|controller|state.mvn2~q ) # (\cpu|controller|state.add3~q )) # (\cpu|controller|state.ldr2~q )) # (\cpu|controller|state.and3~q ) ) )

	.dataa(!\cpu|controller|state.and3~q ),
	.datab(!\cpu|controller|state.ldr2~q ),
	.datac(!\cpu|controller|state.add3~q ),
	.datad(!\cpu|controller|state.mvn2~q ),
	.datae(gnd),
	.dataf(!\cpu|controller|state.mov_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|en_C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|en_C~0 .extended_lut = "off";
defparam \cpu|controller|en_C~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \cpu|controller|en_C~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N47
dffeas \cpu|datapath|C[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[6]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|datapath|C[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N0
cyclonev_lcell_comb \cpu|datapath|Mux9~0 (
// Equation(s):
// \cpu|datapath|Mux9~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a6  & ( ((!\cpu|controller|state.mov1~q  & ((\cpu|datapath|C[6]~DUPLICATE_q ))) # (\cpu|controller|state.mov1~q  & (\cpu|instr_reg [6]))) # (\cpu|controller|state.ldr5~q ) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a6  & ( (!\cpu|controller|state.ldr5~q  & ((!\cpu|controller|state.mov1~q  & ((\cpu|datapath|C[6]~DUPLICATE_q ))) # (\cpu|controller|state.mov1~q  & (\cpu|instr_reg [6])))) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|instr_reg [6]),
	.datad(!\cpu|datapath|C[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux9~0 .extended_lut = "off";
defparam \cpu|datapath|Mux9~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \cpu|datapath|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N33
cyclonev_lcell_comb \cpu|datapath|regfile|m~86feeder (
// Equation(s):
// \cpu|datapath|regfile|m~86feeder_combout  = ( \cpu|datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~86feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N34
dffeas \cpu|datapath|regfile|m~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~86 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~86 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N27
cyclonev_lcell_comb \cpu|datapath|regfile|m~118feeder (
// Equation(s):
// \cpu|datapath|regfile|m~118feeder_combout  = ( \cpu|datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~118feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~118feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~118feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~118feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N28
dffeas \cpu|datapath|regfile|m~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~118 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N57
cyclonev_lcell_comb \cpu|datapath|regfile|m~102feeder (
// Equation(s):
// \cpu|datapath|regfile|m~102feeder_combout  = ( \cpu|datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~102feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~102feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N58
dffeas \cpu|datapath|regfile|m~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~102 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~102 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N0
cyclonev_lcell_comb \cpu|datapath|regfile|m~22feeder (
// Equation(s):
// \cpu|datapath|regfile|m~22feeder_combout  = ( \cpu|datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~22feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N1
dffeas \cpu|datapath|regfile|m~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~22 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N43
dffeas \cpu|datapath|regfile|m~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~54 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N34
dffeas \cpu|datapath|regfile|m~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~38 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~38 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N6
cyclonev_lcell_comb \cpu|datapath|regfile|m~6feeder (
// Equation(s):
// \cpu|datapath|regfile|m~6feeder_combout  = ( \cpu|datapath|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~6feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N7
dffeas \cpu|datapath|regfile|m~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~6 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N42
cyclonev_lcell_comb \cpu|datapath|regfile|m~216 (
// Equation(s):
// \cpu|datapath|regfile|m~216_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~6_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~22_q )))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~38_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~54_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~22_q ),
	.datab(!\cpu|datapath|regfile|m~54_q ),
	.datac(!\cpu|datapath|regfile|m~38_q ),
	.datad(!\cpu|idecoder|Mux5~0_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~216 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~216 .lut_mask = 64'h0F550F3300FF00FF;
defparam \cpu|datapath|regfile|m~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N46
dffeas \cpu|datapath|regfile|m~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~70 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N36
cyclonev_lcell_comb \cpu|datapath|regfile|m~152 (
// Equation(s):
// \cpu|datapath|regfile|m~152_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|datapath|regfile|m~216_combout  & (((\cpu|datapath|regfile|m~70_q  & \cpu|idecoder|Mux3~3_combout )))) # (\cpu|datapath|regfile|m~216_combout  & 
// (((!\cpu|idecoder|Mux3~3_combout )) # (\cpu|datapath|regfile|m~86_q )))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|datapath|regfile|m~216_combout  & (((\cpu|datapath|regfile|m~102_q  & \cpu|idecoder|Mux3~3_combout )))) # 
// (\cpu|datapath|regfile|m~216_combout  & (((!\cpu|idecoder|Mux3~3_combout )) # (\cpu|datapath|regfile|m~118_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~86_q ),
	.datab(!\cpu|datapath|regfile|m~118_q ),
	.datac(!\cpu|datapath|regfile|m~102_q ),
	.datad(!\cpu|datapath|regfile|m~216_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~152 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~152 .lut_mask = 64'h00FF00FF0F550F33;
defparam \cpu|datapath|regfile|m~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N38
dffeas \cpu|datapath|A[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[6] .is_wysiwyg = "true";
defparam \cpu|datapath|A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N14
dffeas \cpu|datapath|shift_in[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|regfile|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[6] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N3
cyclonev_lcell_comb \cpu|datapath|shift_in[4]~feeder (
// Equation(s):
// \cpu|datapath|shift_in[4]~feeder_combout  = ( \cpu|datapath|regfile|m~144_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|regfile|m~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|shift_in[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|shift_in[4]~feeder .extended_lut = "off";
defparam \cpu|datapath|shift_in[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|shift_in[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N4
dffeas \cpu|datapath|shift_in[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|shift_in[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[4] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N15
cyclonev_lcell_comb \cpu|datapath|val_B[5]~7 (
// Equation(s):
// \cpu|datapath|val_B[5]~7_combout  = ( \cpu|controller|state.ldr2~q  & ( \cpu|instr_reg [3] & ( \cpu|instr_reg [4] ) ) ) # ( !\cpu|controller|state.ldr2~q  & ( \cpu|instr_reg [3] & ( (!\cpu|instr_reg [4] & ((\cpu|datapath|shift_in [4]))) # (\cpu|instr_reg 
// [4] & (\cpu|datapath|shift_in [6])) ) ) ) # ( \cpu|controller|state.ldr2~q  & ( !\cpu|instr_reg [3] & ( \cpu|instr_reg [4] ) ) ) # ( !\cpu|controller|state.ldr2~q  & ( !\cpu|instr_reg [3] & ( (!\cpu|instr_reg [4] & (\cpu|datapath|shift_in [5])) # 
// (\cpu|instr_reg [4] & ((\cpu|datapath|shift_in [6]))) ) ) )

	.dataa(!\cpu|datapath|shift_in [5]),
	.datab(!\cpu|datapath|shift_in [6]),
	.datac(!\cpu|instr_reg [4]),
	.datad(!\cpu|datapath|shift_in [4]),
	.datae(!\cpu|controller|state.ldr2~q ),
	.dataf(!\cpu|instr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[5]~7 .extended_lut = "off";
defparam \cpu|datapath|val_B[5]~7 .lut_mask = 64'h53530F0F03F30F0F;
defparam \cpu|datapath|val_B[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N38
dffeas \cpu|datapath|shift_in[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|regfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[3] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N12
cyclonev_lcell_comb \cpu|datapath|val_B[4]~6 (
// Equation(s):
// \cpu|datapath|val_B[4]~6_combout  = ( \cpu|datapath|shift_in [3] & ( \cpu|datapath|shift_in [5] & ( ((!\cpu|controller|state.ldr2~q  & ((\cpu|datapath|shift_in [4]) # (\cpu|instr_reg [3])))) # (\cpu|instr_reg [4]) ) ) ) # ( !\cpu|datapath|shift_in [3] & ( 
// \cpu|datapath|shift_in [5] & ( ((!\cpu|instr_reg [3] & (\cpu|datapath|shift_in [4] & !\cpu|controller|state.ldr2~q ))) # (\cpu|instr_reg [4]) ) ) ) # ( \cpu|datapath|shift_in [3] & ( !\cpu|datapath|shift_in [5] & ( (!\cpu|instr_reg [4] & 
// (!\cpu|controller|state.ldr2~q  & ((\cpu|datapath|shift_in [4]) # (\cpu|instr_reg [3])))) # (\cpu|instr_reg [4] & (((\cpu|controller|state.ldr2~q )))) ) ) ) # ( !\cpu|datapath|shift_in [3] & ( !\cpu|datapath|shift_in [5] & ( (!\cpu|instr_reg [4] & 
// (!\cpu|instr_reg [3] & (\cpu|datapath|shift_in [4] & !\cpu|controller|state.ldr2~q ))) # (\cpu|instr_reg [4] & (((\cpu|controller|state.ldr2~q )))) ) ) )

	.dataa(!\cpu|instr_reg [3]),
	.datab(!\cpu|instr_reg [4]),
	.datac(!\cpu|datapath|shift_in [4]),
	.datad(!\cpu|controller|state.ldr2~q ),
	.datae(!\cpu|datapath|shift_in [3]),
	.dataf(!\cpu|datapath|shift_in [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[4]~6 .extended_lut = "off";
defparam \cpu|datapath|val_B[4]~6 .lut_mask = 64'h08334C333B337F33;
defparam \cpu|datapath|val_B[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N40
dffeas \cpu|instr_reg[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|instr_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N45
cyclonev_lcell_comb \cpu|datapath|Mux14~0 (
// Equation(s):
// \cpu|datapath|Mux14~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a1  & ( ((!\cpu|controller|state.mov1~q  & ((\cpu|datapath|C [1]))) # (\cpu|controller|state.mov1~q  & (\cpu|instr_reg [1]))) # (\cpu|controller|state.ldr5~q ) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a1  & ( (!\cpu|controller|state.ldr5~q  & ((!\cpu|controller|state.mov1~q  & ((\cpu|datapath|C [1]))) # (\cpu|controller|state.mov1~q  & (\cpu|instr_reg [1])))) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|instr_reg [1]),
	.datad(!\cpu|datapath|C [1]),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux14~0 .extended_lut = "off";
defparam \cpu|datapath|Mux14~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \cpu|datapath|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N57
cyclonev_lcell_comb \cpu|datapath|regfile|m~113feeder (
// Equation(s):
// \cpu|datapath|regfile|m~113feeder_combout  = ( \cpu|datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~113feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N58
dffeas \cpu|datapath|regfile|m~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~113 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N50
dffeas \cpu|datapath|regfile|m~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~97 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N9
cyclonev_lcell_comb \cpu|datapath|regfile|m~81feeder (
// Equation(s):
// \cpu|datapath|regfile|m~81feeder_combout  = ( \cpu|datapath|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~81feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N11
dffeas \cpu|datapath|regfile|m~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~81 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N25
dffeas \cpu|datapath|regfile|m~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~17 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y2_N43
dffeas \cpu|datapath|regfile|m~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~49 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N47
dffeas \cpu|datapath|regfile|m~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~33 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N53
dffeas \cpu|datapath|regfile|m~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~1 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N42
cyclonev_lcell_comb \cpu|datapath|regfile|m~196 (
// Equation(s):
// \cpu|datapath|regfile|m~196_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~1_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~17_q )))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~33_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~49_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~17_q ),
	.datab(!\cpu|datapath|regfile|m~49_q ),
	.datac(!\cpu|datapath|regfile|m~33_q ),
	.datad(!\cpu|idecoder|Mux5~0_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~196 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~196 .lut_mask = 64'h0F550F3300FF00FF;
defparam \cpu|datapath|regfile|m~196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N7
dffeas \cpu|datapath|regfile|m~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~65 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N48
cyclonev_lcell_comb \cpu|datapath|regfile|m~132 (
// Equation(s):
// \cpu|datapath|regfile|m~132_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux3~3_combout  & (((\cpu|datapath|regfile|m~196_combout )))) # (\cpu|idecoder|Mux3~3_combout  & ((!\cpu|datapath|regfile|m~196_combout  & 
// (\cpu|datapath|regfile|m~65_q )) # (\cpu|datapath|regfile|m~196_combout  & ((\cpu|datapath|regfile|m~81_q )))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~196_combout ))))) # 
// (\cpu|idecoder|Mux3~3_combout  & (((!\cpu|datapath|regfile|m~196_combout  & ((\cpu|datapath|regfile|m~97_q ))) # (\cpu|datapath|regfile|m~196_combout  & (\cpu|datapath|regfile|m~113_q ))))) ) )

	.dataa(!\cpu|datapath|regfile|m~113_q ),
	.datab(!\cpu|idecoder|Mux3~3_combout ),
	.datac(!\cpu|datapath|regfile|m~97_q ),
	.datad(!\cpu|datapath|regfile|m~81_q ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|datapath|regfile|m~196_combout ),
	.datag(!\cpu|datapath|regfile|m~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~132 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~132 .lut_mask = 64'h03030303CCFFDDDD;
defparam \cpu|datapath|regfile|m~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N28
dffeas \cpu|datapath|shift_in[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|regfile|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[1] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N36
cyclonev_lcell_comb \cpu|datapath|val_B[1]~2 (
// Equation(s):
// \cpu|datapath|val_B[1]~2_combout  = ( !\cpu|instr_reg [4] & ( !\cpu|controller|state.ldr2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|controller|state.ldr2~q ),
	.datae(gnd),
	.dataf(!\cpu|instr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[1]~2 .extended_lut = "off";
defparam \cpu|datapath|val_B[1]~2 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|datapath|val_B[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N24
cyclonev_lcell_comb \cpu|datapath|val_B[1]~1 (
// Equation(s):
// \cpu|datapath|val_B[1]~1_combout  = ( \cpu|instr_reg [3] & ( !\cpu|controller|state.ldr2~q  ) ) # ( !\cpu|instr_reg [3] & ( (\cpu|instr_reg [4] & !\cpu|controller|state.ldr2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|instr_reg [4]),
	.datad(!\cpu|controller|state.ldr2~q ),
	.datae(gnd),
	.dataf(!\cpu|instr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[1]~1 .extended_lut = "off";
defparam \cpu|datapath|val_B[1]~1 .lut_mask = 64'h0F000F00FF00FF00;
defparam \cpu|datapath|val_B[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N21
cyclonev_lcell_comb \cpu|datapath|val_B[2]~4 (
// Equation(s):
// \cpu|datapath|val_B[2]~4_combout  = ( \cpu|datapath|shift_in [3] & ( \cpu|datapath|val_B[1]~1_combout  & ( (!\cpu|datapath|val_B[1]~2_combout ) # (\cpu|datapath|shift_in [1]) ) ) ) # ( !\cpu|datapath|shift_in [3] & ( \cpu|datapath|val_B[1]~1_combout  & ( 
// (\cpu|datapath|shift_in [1] & \cpu|datapath|val_B[1]~2_combout ) ) ) ) # ( \cpu|datapath|shift_in [3] & ( !\cpu|datapath|val_B[1]~1_combout  & ( (!\cpu|datapath|val_B[1]~2_combout  & ((\cpu|instr_reg[2]~DUPLICATE_q ))) # (\cpu|datapath|val_B[1]~2_combout  
// & (\cpu|datapath|shift_in [2])) ) ) ) # ( !\cpu|datapath|shift_in [3] & ( !\cpu|datapath|val_B[1]~1_combout  & ( (!\cpu|datapath|val_B[1]~2_combout  & ((\cpu|instr_reg[2]~DUPLICATE_q ))) # (\cpu|datapath|val_B[1]~2_combout  & (\cpu|datapath|shift_in [2])) 
// ) ) )

	.dataa(!\cpu|datapath|shift_in [2]),
	.datab(!\cpu|instr_reg[2]~DUPLICATE_q ),
	.datac(!\cpu|datapath|shift_in [1]),
	.datad(!\cpu|datapath|val_B[1]~2_combout ),
	.datae(!\cpu|datapath|shift_in [3]),
	.dataf(!\cpu|datapath|val_B[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[2]~4 .extended_lut = "off";
defparam \cpu|datapath|val_B[2]~4 .lut_mask = 64'h33553355000FFF0F;
defparam \cpu|datapath|val_B[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N8
dffeas \cpu|datapath|A[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[2] .is_wysiwyg = "true";
defparam \cpu|datapath|A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N17
dffeas \cpu|instr_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|instr_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N42
cyclonev_lcell_comb \cpu|datapath|Mux15~0 (
// Equation(s):
// \cpu|datapath|Mux15~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a0~portadataout  & ( ((!\cpu|controller|state.mov1~q  & ((\cpu|datapath|C [0]))) # (\cpu|controller|state.mov1~q  & (\cpu|instr_reg[0]~DUPLICATE_q ))) # (\cpu|controller|state.ldr5~q 
// ) ) ) # ( !\ram|m_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\cpu|controller|state.ldr5~q  & ((!\cpu|controller|state.mov1~q  & ((\cpu|datapath|C [0]))) # (\cpu|controller|state.mov1~q  & (\cpu|instr_reg[0]~DUPLICATE_q )))) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|instr_reg[0]~DUPLICATE_q ),
	.datad(!\cpu|datapath|C [0]),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux15~0 .extended_lut = "off";
defparam \cpu|datapath|Mux15~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \cpu|datapath|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \cpu|datapath|regfile|m~112feeder (
// Equation(s):
// \cpu|datapath|regfile|m~112feeder_combout  = ( \cpu|datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~112feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N25
dffeas \cpu|datapath|regfile|m~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~112 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N52
dffeas \cpu|datapath|regfile|m~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~96 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \cpu|datapath|regfile|m~80feeder (
// Equation(s):
// \cpu|datapath|regfile|m~80feeder_combout  = ( \cpu|datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~80feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N31
dffeas \cpu|datapath|regfile|m~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~80 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N32
dffeas \cpu|datapath|regfile|m~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~16 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N44
dffeas \cpu|datapath|regfile|m~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~32 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N43
dffeas \cpu|datapath|regfile|m~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~48 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N6
cyclonev_lcell_comb \cpu|datapath|regfile|m~0feeder (
// Equation(s):
// \cpu|datapath|regfile|m~0feeder_combout  = ( \cpu|datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~0feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N7
dffeas \cpu|datapath|regfile|m~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~0 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N42
cyclonev_lcell_comb \cpu|datapath|regfile|m~192 (
// Equation(s):
// \cpu|datapath|regfile|m~192_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~0_q  & ((!\cpu|idecoder|Mux3~3_combout )))))) # (\cpu|idecoder|Mux5~0_combout  & ((((\cpu|idecoder|Mux3~3_combout ))) 
// # (\cpu|datapath|regfile|m~16_q ))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~32_q  & ((!\cpu|idecoder|Mux3~3_combout )))))) # (\cpu|idecoder|Mux5~0_combout  & ((((\cpu|idecoder|Mux3~3_combout ) 
// # (\cpu|datapath|regfile|m~48_q ))))) ) )

	.dataa(!\cpu|idecoder|Mux5~0_combout ),
	.datab(!\cpu|datapath|regfile|m~16_q ),
	.datac(!\cpu|datapath|regfile|m~32_q ),
	.datad(!\cpu|datapath|regfile|m~48_q ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~192 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~192 .lut_mask = 64'h1B1B0A5F55555555;
defparam \cpu|datapath|regfile|m~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N51
cyclonev_lcell_comb \cpu|datapath|regfile|m~64feeder (
// Equation(s):
// \cpu|datapath|regfile|m~64feeder_combout  = ( \cpu|datapath|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~64feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~64feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~64feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~64feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N52
dffeas \cpu|datapath|regfile|m~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~64 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N12
cyclonev_lcell_comb \cpu|datapath|regfile|m~128 (
// Equation(s):
// \cpu|datapath|regfile|m~128_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~192_combout ))))) # (\cpu|idecoder|Mux3~3_combout  & (((!\cpu|datapath|regfile|m~192_combout  & 
// (\cpu|datapath|regfile|m~64_q )) # (\cpu|datapath|regfile|m~192_combout  & ((\cpu|datapath|regfile|m~80_q )))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~192_combout ))))) # 
// (\cpu|idecoder|Mux3~3_combout  & (((!\cpu|datapath|regfile|m~192_combout  & ((\cpu|datapath|regfile|m~96_q ))) # (\cpu|datapath|regfile|m~192_combout  & (\cpu|datapath|regfile|m~112_q ))))) ) )

	.dataa(!\cpu|idecoder|Mux3~3_combout ),
	.datab(!\cpu|datapath|regfile|m~112_q ),
	.datac(!\cpu|datapath|regfile|m~96_q ),
	.datad(!\cpu|datapath|regfile|m~80_q ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|datapath|regfile|m~192_combout ),
	.datag(!\cpu|datapath|regfile|m~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~128 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~128 .lut_mask = 64'h05050505AAFFBBBB;
defparam \cpu|datapath|regfile|m~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N54
cyclonev_lcell_comb \cpu|datapath|shift_in[0]~feeder (
// Equation(s):
// \cpu|datapath|shift_in[0]~feeder_combout  = ( \cpu|datapath|regfile|m~128_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|regfile|m~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|shift_in[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|shift_in[0]~feeder .extended_lut = "off";
defparam \cpu|datapath|shift_in[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|shift_in[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N56
dffeas \cpu|datapath|shift_in[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|shift_in[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[0] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N33
cyclonev_lcell_comb \cpu|datapath|val_B[1]~3 (
// Equation(s):
// \cpu|datapath|val_B[1]~3_combout  = ( \cpu|datapath|shift_in [0] & ( \cpu|datapath|val_B[1]~1_combout  & ( (\cpu|datapath|val_B[1]~2_combout ) # (\cpu|datapath|shift_in [2]) ) ) ) # ( !\cpu|datapath|shift_in [0] & ( \cpu|datapath|val_B[1]~1_combout  & ( 
// (\cpu|datapath|shift_in [2] & !\cpu|datapath|val_B[1]~2_combout ) ) ) ) # ( \cpu|datapath|shift_in [0] & ( !\cpu|datapath|val_B[1]~1_combout  & ( (!\cpu|datapath|val_B[1]~2_combout  & (\cpu|instr_reg [1])) # (\cpu|datapath|val_B[1]~2_combout  & 
// ((\cpu|datapath|shift_in [1]))) ) ) ) # ( !\cpu|datapath|shift_in [0] & ( !\cpu|datapath|val_B[1]~1_combout  & ( (!\cpu|datapath|val_B[1]~2_combout  & (\cpu|instr_reg [1])) # (\cpu|datapath|val_B[1]~2_combout  & ((\cpu|datapath|shift_in [1]))) ) ) )

	.dataa(!\cpu|datapath|shift_in [2]),
	.datab(!\cpu|instr_reg [1]),
	.datac(!\cpu|datapath|shift_in [1]),
	.datad(!\cpu|datapath|val_B[1]~2_combout ),
	.datae(!\cpu|datapath|shift_in [0]),
	.dataf(!\cpu|datapath|val_B[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[1]~3 .extended_lut = "off";
defparam \cpu|datapath|val_B[1]~3 .lut_mask = 64'h330F330F550055FF;
defparam \cpu|datapath|val_B[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N50
dffeas \cpu|datapath|A[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[1] .is_wysiwyg = "true";
defparam \cpu|datapath|A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N45
cyclonev_lcell_comb \cpu|datapath|val_B[0]~0 (
// Equation(s):
// \cpu|datapath|val_B[0]~0_combout  = ( \cpu|datapath|shift_in [0] & ( \cpu|instr_reg [4] & ( (!\cpu|controller|state.ldr2~q  & ((\cpu|datapath|shift_in [1]))) # (\cpu|controller|state.ldr2~q  & (\cpu|instr_reg[0]~DUPLICATE_q )) ) ) ) # ( 
// !\cpu|datapath|shift_in [0] & ( \cpu|instr_reg [4] & ( (!\cpu|controller|state.ldr2~q  & ((\cpu|datapath|shift_in [1]))) # (\cpu|controller|state.ldr2~q  & (\cpu|instr_reg[0]~DUPLICATE_q )) ) ) ) # ( \cpu|datapath|shift_in [0] & ( !\cpu|instr_reg [4] & ( 
// (!\cpu|controller|state.ldr2~q  & (!\cpu|instr_reg [3])) # (\cpu|controller|state.ldr2~q  & ((\cpu|instr_reg[0]~DUPLICATE_q ))) ) ) ) # ( !\cpu|datapath|shift_in [0] & ( !\cpu|instr_reg [4] & ( (\cpu|instr_reg[0]~DUPLICATE_q  & 
// \cpu|controller|state.ldr2~q ) ) ) )

	.dataa(!\cpu|instr_reg [3]),
	.datab(!\cpu|instr_reg[0]~DUPLICATE_q ),
	.datac(!\cpu|controller|state.ldr2~q ),
	.datad(!\cpu|datapath|shift_in [1]),
	.datae(!\cpu|datapath|shift_in [0]),
	.dataf(!\cpu|instr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[0]~0 .extended_lut = "off";
defparam \cpu|datapath|val_B[0]~0 .lut_mask = 64'h0303A3A303F303F3;
defparam \cpu|datapath|val_B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N1
dffeas \cpu|datapath|A[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|regfile|m~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[0] .is_wysiwyg = "true";
defparam \cpu|datapath|A[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N0
cyclonev_lcell_comb \cpu|datapath|alu|Add0~66 (
// Equation(s):
// \cpu|datapath|alu|Add0~66_cout  = CARRY(( \cpu|instr_reg[11]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cpu|datapath|alu|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~66 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~66 .lut_mask = 64'h0000000000000F0F;
defparam \cpu|datapath|alu|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N3
cyclonev_lcell_comb \cpu|datapath|alu|Add0~1 (
// Equation(s):
// \cpu|datapath|alu|Add0~1_sumout  = SUM(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[0]~0_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [0])) ) + ( \cpu|datapath|alu|Add0~66_cout  ))
// \cpu|datapath|alu|Add0~2  = CARRY(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[0]~0_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [0])) ) + ( \cpu|datapath|alu|Add0~66_cout  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|val_B[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|A [0]),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~1_sumout ),
	.cout(\cpu|datapath|alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~1 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~1 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|datapath|alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N6
cyclonev_lcell_comb \cpu|datapath|alu|Add0~5 (
// Equation(s):
// \cpu|datapath|alu|Add0~5_sumout  = SUM(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[1]~3_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [1])) ) + ( \cpu|datapath|alu|Add0~2  ))
// \cpu|datapath|alu|Add0~6  = CARRY(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[1]~3_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [1])) ) + ( \cpu|datapath|alu|Add0~2  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|val_B[1]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|A [1]),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~5_sumout ),
	.cout(\cpu|datapath|alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~5 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~5 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|datapath|alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N9
cyclonev_lcell_comb \cpu|datapath|alu|Add0~9 (
// Equation(s):
// \cpu|datapath|alu|Add0~9_sumout  = SUM(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[2]~4_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [2])) ) + ( \cpu|datapath|alu|Add0~6  ))
// \cpu|datapath|alu|Add0~10  = CARRY(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[2]~4_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [2])) ) + ( \cpu|datapath|alu|Add0~6  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|val_B[2]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|A [2]),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~9_sumout ),
	.cout(\cpu|datapath|alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~9 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~9 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|datapath|alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N15
cyclonev_lcell_comb \cpu|datapath|C[2]~feeder (
// Equation(s):
// \cpu|datapath|C[2]~feeder_combout  = ( \cpu|datapath|alu|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[2]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|C[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N39
cyclonev_lcell_comb \cpu|datapath|alu|Mux13~0 (
// Equation(s):
// \cpu|datapath|alu|Mux13~0_combout  = ( \cpu|datapath|val_B[2]~4_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  & ( (\cpu|datapath|alu|Mux0~0_combout  & \cpu|datapath|A [2]) ) ) ) # ( !\cpu|datapath|val_B[2]~4_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  ) ) 
// # ( \cpu|datapath|val_B[2]~4_combout  & ( !\cpu|instr_reg[11]~DUPLICATE_q  & ( (\cpu|datapath|alu|Mux0~0_combout  & \cpu|datapath|A [2]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|alu|Mux0~0_combout ),
	.datac(!\cpu|datapath|A [2]),
	.datad(gnd),
	.datae(!\cpu|datapath|val_B[2]~4_combout ),
	.dataf(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux13~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux13~0 .lut_mask = 64'h00000303FFFF0303;
defparam \cpu|datapath|alu|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N16
dffeas \cpu|datapath|C[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[2]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[2] .is_wysiwyg = "true";
defparam \cpu|datapath|C[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N27
cyclonev_lcell_comb \cpu|datapath|Mux13~0 (
// Equation(s):
// \cpu|datapath|Mux13~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a2  & ( ((!\cpu|controller|state.mov1~q  & ((\cpu|datapath|C [2]))) # (\cpu|controller|state.mov1~q  & (\cpu|instr_reg [2]))) # (\cpu|controller|state.ldr5~q ) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a2  & ( (!\cpu|controller|state.ldr5~q  & ((!\cpu|controller|state.mov1~q  & ((\cpu|datapath|C [2]))) # (\cpu|controller|state.mov1~q  & (\cpu|instr_reg [2])))) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|instr_reg [2]),
	.datad(!\cpu|datapath|C [2]),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux13~0 .extended_lut = "off";
defparam \cpu|datapath|Mux13~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \cpu|datapath|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N51
cyclonev_lcell_comb \cpu|datapath|regfile|m~114feeder (
// Equation(s):
// \cpu|datapath|regfile|m~114feeder_combout  = ( \cpu|datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~114feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N52
dffeas \cpu|datapath|regfile|m~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~114 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N19
dffeas \cpu|datapath|regfile|m~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~98 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \cpu|datapath|regfile|m~82feeder (
// Equation(s):
// \cpu|datapath|regfile|m~82feeder_combout  = ( \cpu|datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~82feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N25
dffeas \cpu|datapath|regfile|m~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~82 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N50
dffeas \cpu|datapath|regfile|m~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~50 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \cpu|datapath|regfile|m~18feeder (
// Equation(s):
// \cpu|datapath|regfile|m~18feeder_combout  = ( \cpu|datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~18feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N49
dffeas \cpu|datapath|regfile|m~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~18 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N28
dffeas \cpu|datapath|regfile|m~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~34 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N11
dffeas \cpu|datapath|regfile|m~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~2 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N48
cyclonev_lcell_comb \cpu|datapath|regfile|m~200 (
// Equation(s):
// \cpu|datapath|regfile|m~200_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~2_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~18_q )))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~34_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~50_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~50_q ),
	.datab(!\cpu|datapath|regfile|m~18_q ),
	.datac(!\cpu|datapath|regfile|m~34_q ),
	.datad(!\cpu|idecoder|Mux5~0_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~200 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~200 .lut_mask = 64'h0F330F5500FF00FF;
defparam \cpu|datapath|regfile|m~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N30
cyclonev_lcell_comb \cpu|datapath|regfile|m~66feeder (
// Equation(s):
// \cpu|datapath|regfile|m~66feeder_combout  = ( \cpu|datapath|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~66feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N31
dffeas \cpu|datapath|regfile|m~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~66 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N6
cyclonev_lcell_comb \cpu|datapath|regfile|m~136 (
// Equation(s):
// \cpu|datapath|regfile|m~136_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~200_combout ))))) # (\cpu|idecoder|Mux3~3_combout  & (((!\cpu|datapath|regfile|m~200_combout  & 
// (\cpu|datapath|regfile|m~66_q )) # (\cpu|datapath|regfile|m~200_combout  & ((\cpu|datapath|regfile|m~82_q )))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~200_combout ))))) # 
// (\cpu|idecoder|Mux3~3_combout  & (((!\cpu|datapath|regfile|m~200_combout  & ((\cpu|datapath|regfile|m~98_q ))) # (\cpu|datapath|regfile|m~200_combout  & (\cpu|datapath|regfile|m~114_q ))))) ) )

	.dataa(!\cpu|idecoder|Mux3~3_combout ),
	.datab(!\cpu|datapath|regfile|m~114_q ),
	.datac(!\cpu|datapath|regfile|m~98_q ),
	.datad(!\cpu|datapath|regfile|m~82_q ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|datapath|regfile|m~200_combout ),
	.datag(!\cpu|datapath|regfile|m~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~136 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~136 .lut_mask = 64'h05050505AAFFBBBB;
defparam \cpu|datapath|regfile|m~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N48
cyclonev_lcell_comb \cpu|datapath|shift_in[2]~feeder (
// Equation(s):
// \cpu|datapath|shift_in[2]~feeder_combout  = ( \cpu|datapath|regfile|m~136_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|regfile|m~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|shift_in[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|shift_in[2]~feeder .extended_lut = "off";
defparam \cpu|datapath|shift_in[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|shift_in[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N50
dffeas \cpu|datapath|shift_in[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|shift_in[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[2] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N30
cyclonev_lcell_comb \cpu|datapath|val_B[3]~5 (
// Equation(s):
// \cpu|datapath|val_B[3]~5_combout  = ( \cpu|controller|state.ldr2~q  & ( \cpu|instr_reg [3] ) ) # ( !\cpu|controller|state.ldr2~q  & ( \cpu|instr_reg [3] & ( (!\cpu|instr_reg [4] & (\cpu|datapath|shift_in [2])) # (\cpu|instr_reg [4] & 
// ((\cpu|datapath|shift_in [4]))) ) ) ) # ( !\cpu|controller|state.ldr2~q  & ( !\cpu|instr_reg [3] & ( (!\cpu|instr_reg [4] & (\cpu|datapath|shift_in [3])) # (\cpu|instr_reg [4] & ((\cpu|datapath|shift_in [4]))) ) ) )

	.dataa(!\cpu|datapath|shift_in [3]),
	.datab(!\cpu|datapath|shift_in [2]),
	.datac(!\cpu|datapath|shift_in [4]),
	.datad(!\cpu|instr_reg [4]),
	.datae(!\cpu|controller|state.ldr2~q ),
	.dataf(!\cpu|instr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[3]~5 .extended_lut = "off";
defparam \cpu|datapath|val_B[3]~5 .lut_mask = 64'h550F0000330FFFFF;
defparam \cpu|datapath|val_B[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N12
cyclonev_lcell_comb \cpu|datapath|alu|Add0~13 (
// Equation(s):
// \cpu|datapath|alu|Add0~13_sumout  = SUM(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [3])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[3]~5_combout ) ) + ( \cpu|datapath|alu|Add0~10  ))
// \cpu|datapath|alu|Add0~14  = CARRY(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [3])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[3]~5_combout ) ) + ( \cpu|datapath|alu|Add0~10  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|A [3]),
	.datae(gnd),
	.dataf(!\cpu|datapath|val_B[3]~5_combout ),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~13_sumout ),
	.cout(\cpu|datapath|alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~13 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~13 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|datapath|alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N15
cyclonev_lcell_comb \cpu|datapath|alu|Add0~17 (
// Equation(s):
// \cpu|datapath|alu|Add0~17_sumout  = SUM(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [4])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[4]~6_combout ) ) + ( \cpu|datapath|alu|Add0~14  ))
// \cpu|datapath|alu|Add0~18  = CARRY(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [4])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[4]~6_combout ) ) + ( \cpu|datapath|alu|Add0~14  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|A [4]),
	.datae(gnd),
	.dataf(!\cpu|datapath|val_B[4]~6_combout ),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~17_sumout ),
	.cout(\cpu|datapath|alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~17 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~17 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|datapath|alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N18
cyclonev_lcell_comb \cpu|datapath|alu|Add0~21 (
// Equation(s):
// \cpu|datapath|alu|Add0~21_sumout  = SUM(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [5])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[5]~7_combout ) ) + ( \cpu|datapath|alu|Add0~18  ))
// \cpu|datapath|alu|Add0~22  = CARRY(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [5])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[5]~7_combout ) ) + ( \cpu|datapath|alu|Add0~18  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|A [5]),
	.datae(gnd),
	.dataf(!\cpu|datapath|val_B[5]~7_combout ),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~21_sumout ),
	.cout(\cpu|datapath|alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~21 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~21 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|datapath|alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N21
cyclonev_lcell_comb \cpu|datapath|alu|Add0~25 (
// Equation(s):
// \cpu|datapath|alu|Add0~25_sumout  = SUM(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[6]~8_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [6])) ) + ( \cpu|datapath|alu|Add0~22  ))
// \cpu|datapath|alu|Add0~26  = CARRY(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[6]~8_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [6])) ) + ( \cpu|datapath|alu|Add0~22  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|val_B[6]~8_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|A [6]),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~25_sumout ),
	.cout(\cpu|datapath|alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~25 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~25 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|datapath|alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N24
cyclonev_lcell_comb \cpu|datapath|alu|Add0~29 (
// Equation(s):
// \cpu|datapath|alu|Add0~29_sumout  = SUM(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [7])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[7]~9_combout ) ) + ( \cpu|datapath|alu|Add0~26  ))
// \cpu|datapath|alu|Add0~30  = CARRY(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [7])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[7]~9_combout ) ) + ( \cpu|datapath|alu|Add0~26  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|A [7]),
	.datae(gnd),
	.dataf(!\cpu|datapath|val_B[7]~9_combout ),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~29_sumout ),
	.cout(\cpu|datapath|alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~29 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~29 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|datapath|alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N27
cyclonev_lcell_comb \cpu|datapath|alu|Add0~33 (
// Equation(s):
// \cpu|datapath|alu|Add0~33_sumout  = SUM(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [8])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[8]~10_combout ) ) + ( \cpu|datapath|alu|Add0~30  ))
// \cpu|datapath|alu|Add0~34  = CARRY(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [8])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[8]~10_combout ) ) + ( \cpu|datapath|alu|Add0~30  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|A [8]),
	.datae(gnd),
	.dataf(!\cpu|datapath|val_B[8]~10_combout ),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~33_sumout ),
	.cout(\cpu|datapath|alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~33 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~33 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|datapath|alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N30
cyclonev_lcell_comb \cpu|datapath|alu|Add0~37 (
// Equation(s):
// \cpu|datapath|alu|Add0~37_sumout  = SUM(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[9]~11_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [9])) ) + ( \cpu|datapath|alu|Add0~34  ))
// \cpu|datapath|alu|Add0~38  = CARRY(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[9]~11_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [9])) ) + ( \cpu|datapath|alu|Add0~34  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|val_B[9]~11_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|A [9]),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~37_sumout ),
	.cout(\cpu|datapath|alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~37 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~37 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|datapath|alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N33
cyclonev_lcell_comb \cpu|datapath|alu|Add0~41 (
// Equation(s):
// \cpu|datapath|alu|Add0~41_sumout  = SUM(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[10]~12_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [10])) ) + ( \cpu|datapath|alu|Add0~38  ))
// \cpu|datapath|alu|Add0~42  = CARRY(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[10]~12_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [10])) ) + ( \cpu|datapath|alu|Add0~38  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|val_B[10]~12_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|A [10]),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~41_sumout ),
	.cout(\cpu|datapath|alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~41 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~41 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|datapath|alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N36
cyclonev_lcell_comb \cpu|datapath|alu|Add0~45 (
// Equation(s):
// \cpu|datapath|alu|Add0~45_sumout  = SUM(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[11]~13_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [11])) ) + ( \cpu|datapath|alu|Add0~42  ))
// \cpu|datapath|alu|Add0~46  = CARRY(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[11]~13_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [11])) ) + ( \cpu|datapath|alu|Add0~42  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|val_B[11]~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|A [11]),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~45_sumout ),
	.cout(\cpu|datapath|alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~45 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~45 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|datapath|alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N39
cyclonev_lcell_comb \cpu|datapath|alu|Add0~49 (
// Equation(s):
// \cpu|datapath|alu|Add0~49_sumout  = SUM(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[12]~14_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [12])) ) + ( \cpu|datapath|alu|Add0~46  ))
// \cpu|datapath|alu|Add0~50  = CARRY(( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[12]~14_combout ) ) + ( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [12])) ) + ( \cpu|datapath|alu|Add0~46  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|val_B[12]~14_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|A [12]),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~49_sumout ),
	.cout(\cpu|datapath|alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~49 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~49 .lut_mask = 64'h0000FF7700000FF0;
defparam \cpu|datapath|alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N42
cyclonev_lcell_comb \cpu|datapath|alu|Add0~53 (
// Equation(s):
// \cpu|datapath|alu|Add0~53_sumout  = SUM(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [13])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[13]~15_combout ) ) + ( \cpu|datapath|alu|Add0~50  ))
// \cpu|datapath|alu|Add0~54  = CARRY(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [13])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[13]~15_combout ) ) + ( \cpu|datapath|alu|Add0~50  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|A [13]),
	.datae(gnd),
	.dataf(!\cpu|datapath|val_B[13]~15_combout ),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~53_sumout ),
	.cout(\cpu|datapath|alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~53 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~53 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|datapath|alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N45
cyclonev_lcell_comb \cpu|datapath|alu|Add0~57 (
// Equation(s):
// \cpu|datapath|alu|Add0~57_sumout  = SUM(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [14])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[14]~16_combout ) ) + ( \cpu|datapath|alu|Add0~54  ))
// \cpu|datapath|alu|Add0~58  = CARRY(( (!\cpu|controller|state.mov_2~q  & (!\cpu|controller|state.mvn2~q  & \cpu|datapath|A [14])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[14]~16_combout ) ) + ( \cpu|datapath|alu|Add0~54  ))

	.dataa(!\cpu|controller|state.mov_2~q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|A [14]),
	.datae(gnd),
	.dataf(!\cpu|datapath|val_B[14]~16_combout ),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~57_sumout ),
	.cout(\cpu|datapath|alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~57 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~57 .lut_mask = 64'h0000F00F00000088;
defparam \cpu|datapath|alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N48
cyclonev_lcell_comb \cpu|datapath|alu|Add0~61 (
// Equation(s):
// \cpu|datapath|alu|Add0~61_sumout  = SUM(( (!\cpu|controller|state.mvn2~q  & (!\cpu|controller|state.mov_2~q  & \cpu|datapath|A [15])) ) + ( !\cpu|instr_reg[11]~DUPLICATE_q  $ (!\cpu|datapath|val_B[15]~17_combout ) ) + ( \cpu|datapath|alu|Add0~58  ))

	.dataa(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datab(!\cpu|controller|state.mvn2~q ),
	.datac(!\cpu|controller|state.mov_2~q ),
	.datad(!\cpu|datapath|A [15]),
	.datae(gnd),
	.dataf(!\cpu|datapath|val_B[15]~17_combout ),
	.datag(gnd),
	.cin(\cpu|datapath|alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|alu|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Add0~61 .extended_lut = "off";
defparam \cpu|datapath|alu|Add0~61 .lut_mask = 64'h0000AA55000000C0;
defparam \cpu|datapath|alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N6
cyclonev_lcell_comb \cpu|datapath|C[15]~feeder (
// Equation(s):
// \cpu|datapath|C[15]~feeder_combout  = ( \cpu|datapath|alu|Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[15]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|C[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N15
cyclonev_lcell_comb \cpu|datapath|alu|Mux0~1 (
// Equation(s):
// \cpu|datapath|alu|Mux0~1_combout  = ( \cpu|instr_reg[11]~DUPLICATE_q  & ( (!\cpu|datapath|val_B[15]~17_combout ) # ((\cpu|datapath|alu|Mux0~0_combout  & \cpu|datapath|A [15])) ) ) # ( !\cpu|instr_reg[11]~DUPLICATE_q  & ( 
// (\cpu|datapath|val_B[15]~17_combout  & (\cpu|datapath|alu|Mux0~0_combout  & \cpu|datapath|A [15])) ) )

	.dataa(!\cpu|datapath|val_B[15]~17_combout ),
	.datab(!\cpu|datapath|alu|Mux0~0_combout ),
	.datac(gnd),
	.datad(!\cpu|datapath|A [15]),
	.datae(gnd),
	.dataf(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux0~1 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux0~1 .lut_mask = 64'h00110011AABBAABB;
defparam \cpu|datapath|alu|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N7
dffeas \cpu|datapath|C[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[15]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[15] .is_wysiwyg = "true";
defparam \cpu|datapath|C[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N21
cyclonev_lcell_comb \cpu|datapath|Mux0~0 (
// Equation(s):
// \cpu|datapath|Mux0~0_combout  = ( \cpu|controller|state.mov1~q  & ( \ram|m_rtl_0|auto_generated|ram_block1a15  & ( \cpu|instr_reg [7] ) ) ) # ( !\cpu|controller|state.mov1~q  & ( \ram|m_rtl_0|auto_generated|ram_block1a15  & ( (\cpu|datapath|C [15]) # 
// (\cpu|controller|state.ldr5~q ) ) ) ) # ( \cpu|controller|state.mov1~q  & ( !\ram|m_rtl_0|auto_generated|ram_block1a15  & ( \cpu|instr_reg [7] ) ) ) # ( !\cpu|controller|state.mov1~q  & ( !\ram|m_rtl_0|auto_generated|ram_block1a15  & ( 
// (!\cpu|controller|state.ldr5~q  & \cpu|datapath|C [15]) ) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(gnd),
	.datac(!\cpu|datapath|C [15]),
	.datad(!\cpu|instr_reg [7]),
	.datae(!\cpu|controller|state.mov1~q ),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux0~0 .extended_lut = "off";
defparam \cpu|datapath|Mux0~0 .lut_mask = 64'h0A0A00FF5F5F00FF;
defparam \cpu|datapath|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N54
cyclonev_lcell_comb \cpu|datapath|regfile|m~127feeder (
// Equation(s):
// \cpu|datapath|regfile|m~127feeder_combout  = ( \cpu|datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~127feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~127feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~127feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~127feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N55
dffeas \cpu|datapath|regfile|m~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~127 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N51
cyclonev_lcell_comb \cpu|datapath|regfile|m~95feeder (
// Equation(s):
// \cpu|datapath|regfile|m~95feeder_combout  = ( \cpu|datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~95feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N52
dffeas \cpu|datapath|regfile|m~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~95 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N14
dffeas \cpu|datapath|regfile|m~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~111 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N22
dffeas \cpu|datapath|regfile|m~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~47 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N29
dffeas \cpu|datapath|regfile|m~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~63 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N57
cyclonev_lcell_comb \cpu|datapath|regfile|m~31feeder (
// Equation(s):
// \cpu|datapath|regfile|m~31feeder_combout  = ( \cpu|datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~31feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N58
dffeas \cpu|datapath|regfile|m~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~31 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N46
dffeas \cpu|datapath|regfile|m~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~15 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N30
cyclonev_lcell_comb \cpu|datapath|regfile|m~252 (
// Equation(s):
// \cpu|datapath|regfile|m~252_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((!\cpu|idecoder|Mux5~0_combout  & (\cpu|datapath|regfile|m~15_q )) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~31_q )))))) # 
// (\cpu|idecoder|Mux3~3_combout  & (\cpu|idecoder|Mux5~0_combout )) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((!\cpu|idecoder|Mux5~0_combout  & (\cpu|datapath|regfile|m~47_q )) # (\cpu|idecoder|Mux5~0_combout  & 
// (((\cpu|datapath|regfile|m~63_q )))))) # (\cpu|idecoder|Mux3~3_combout  & (\cpu|idecoder|Mux5~0_combout )) ) )

	.dataa(!\cpu|idecoder|Mux3~3_combout ),
	.datab(!\cpu|idecoder|Mux5~0_combout ),
	.datac(!\cpu|datapath|regfile|m~47_q ),
	.datad(!\cpu|datapath|regfile|m~63_q ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|datapath|regfile|m~31_q ),
	.datag(!\cpu|datapath|regfile|m~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~252 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~252 .lut_mask = 64'h1919193B3B3B193B;
defparam \cpu|datapath|regfile|m~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N39
cyclonev_lcell_comb \cpu|datapath|regfile|m~79feeder (
// Equation(s):
// \cpu|datapath|regfile|m~79feeder_combout  = ( \cpu|datapath|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~79feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N41
dffeas \cpu|datapath|regfile|m~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~79 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \cpu|datapath|regfile|m~188 (
// Equation(s):
// \cpu|datapath|regfile|m~188_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|datapath|regfile|m~252_combout  & (((\cpu|datapath|regfile|m~79_q  & \cpu|idecoder|Mux3~3_combout )))) # (\cpu|datapath|regfile|m~252_combout  & 
// (((!\cpu|idecoder|Mux3~3_combout )) # (\cpu|datapath|regfile|m~95_q )))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|datapath|regfile|m~252_combout  & (((\cpu|datapath|regfile|m~111_q  & \cpu|idecoder|Mux3~3_combout )))) # 
// (\cpu|datapath|regfile|m~252_combout  & (((!\cpu|idecoder|Mux3~3_combout )) # (\cpu|datapath|regfile|m~127_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~127_q ),
	.datab(!\cpu|datapath|regfile|m~95_q ),
	.datac(!\cpu|datapath|regfile|m~111_q ),
	.datad(!\cpu|datapath|regfile|m~252_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~188 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~188 .lut_mask = 64'h00FF00FF0F330F55;
defparam \cpu|datapath|regfile|m~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N26
dffeas \cpu|datapath|shift_in[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|regfile|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[15] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N24
cyclonev_lcell_comb \cpu|datapath|val_B[14]~16 (
// Equation(s):
// \cpu|datapath|val_B[14]~16_combout  = ( \cpu|datapath|shift_in [15] & ( \cpu|datapath|shift_in [13] & ( ((!\cpu|controller|state.ldr2~q  & ((\cpu|datapath|shift_in [14]) # (\cpu|instr_reg [3])))) # (\cpu|instr_reg [4]) ) ) ) # ( !\cpu|datapath|shift_in 
// [15] & ( \cpu|datapath|shift_in [13] & ( (!\cpu|instr_reg [4] & (!\cpu|controller|state.ldr2~q  & ((\cpu|datapath|shift_in [14]) # (\cpu|instr_reg [3])))) # (\cpu|instr_reg [4] & (((\cpu|controller|state.ldr2~q )))) ) ) ) # ( \cpu|datapath|shift_in [15] & 
// ( !\cpu|datapath|shift_in [13] & ( ((!\cpu|instr_reg [3] & (\cpu|datapath|shift_in [14] & !\cpu|controller|state.ldr2~q ))) # (\cpu|instr_reg [4]) ) ) ) # ( !\cpu|datapath|shift_in [15] & ( !\cpu|datapath|shift_in [13] & ( (!\cpu|instr_reg [4] & 
// (!\cpu|instr_reg [3] & (\cpu|datapath|shift_in [14] & !\cpu|controller|state.ldr2~q ))) # (\cpu|instr_reg [4] & (((\cpu|controller|state.ldr2~q )))) ) ) )

	.dataa(!\cpu|instr_reg [4]),
	.datab(!\cpu|instr_reg [3]),
	.datac(!\cpu|datapath|shift_in [14]),
	.datad(!\cpu|controller|state.ldr2~q ),
	.datae(!\cpu|datapath|shift_in [15]),
	.dataf(!\cpu|datapath|shift_in [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[14]~16 .extended_lut = "off";
defparam \cpu|datapath|val_B[14]~16 .lut_mask = 64'h08555D552A557F55;
defparam \cpu|datapath|val_B[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N33
cyclonev_lcell_comb \cpu|datapath|C[14]~feeder (
// Equation(s):
// \cpu|datapath|C[14]~feeder_combout  = ( \cpu|datapath|alu|Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[14]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|C[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N33
cyclonev_lcell_comb \cpu|datapath|alu|Mux1~0 (
// Equation(s):
// \cpu|datapath|alu|Mux1~0_combout  = ( \cpu|datapath|val_B[14]~16_combout  & ( (\cpu|datapath|A [14] & \cpu|datapath|alu|Mux0~0_combout ) ) ) # ( !\cpu|datapath|val_B[14]~16_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  ) )

	.dataa(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datab(!\cpu|datapath|A [14]),
	.datac(!\cpu|datapath|alu|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|val_B[14]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux1~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux1~0 .lut_mask = 64'h5555555503030303;
defparam \cpu|datapath|alu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N35
dffeas \cpu|datapath|C[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[14]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[14] .is_wysiwyg = "true";
defparam \cpu|datapath|C[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N15
cyclonev_lcell_comb \cpu|datapath|Mux1~0 (
// Equation(s):
// \cpu|datapath|Mux1~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a14  & ( (!\cpu|controller|state.mov1~q  & (((\cpu|datapath|C [14])) # (\cpu|controller|state.ldr5~q ))) # (\cpu|controller|state.mov1~q  & (((\cpu|instr_reg [7])))) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a14  & ( (!\cpu|controller|state.mov1~q  & (!\cpu|controller|state.ldr5~q  & (\cpu|datapath|C [14]))) # (\cpu|controller|state.mov1~q  & (((\cpu|instr_reg [7])))) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|datapath|C [14]),
	.datad(!\cpu|instr_reg [7]),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux1~0 .extended_lut = "off";
defparam \cpu|datapath|Mux1~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|datapath|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N1
dffeas \cpu|datapath|regfile|m~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~62 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N17
dffeas \cpu|datapath|regfile|m~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~46 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N33
cyclonev_lcell_comb \cpu|datapath|regfile|m~30feeder (
// Equation(s):
// \cpu|datapath|regfile|m~30feeder_combout  = ( \cpu|datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~30feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N34
dffeas \cpu|datapath|regfile|m~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~30 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~30 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N9
cyclonev_lcell_comb \cpu|datapath|regfile|m~14feeder (
// Equation(s):
// \cpu|datapath|regfile|m~14feeder_combout  = ( \cpu|datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~14feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N10
dffeas \cpu|datapath|regfile|m~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~14 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N0
cyclonev_lcell_comb \cpu|datapath|regfile|m~248 (
// Equation(s):
// \cpu|datapath|regfile|m~248_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & (((!\cpu|idecoder|Mux5~0_combout  & (\cpu|datapath|regfile|m~14_q )) # (\cpu|idecoder|Mux5~0_combout  & ((\cpu|datapath|regfile|m~30_q )))))) # 
// (\cpu|idecoder|Mux3~3_combout  & ((((\cpu|idecoder|Mux5~0_combout ))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~46_q )))) # (\cpu|idecoder|Mux5~0_combout  & 
// (\cpu|datapath|regfile|m~62_q )))) # (\cpu|idecoder|Mux3~3_combout  & ((((\cpu|idecoder|Mux5~0_combout ))))) ) )

	.dataa(!\cpu|idecoder|Mux3~3_combout ),
	.datab(!\cpu|datapath|regfile|m~62_q ),
	.datac(!\cpu|datapath|regfile|m~46_q ),
	.datad(!\cpu|idecoder|Mux5~0_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|datapath|regfile|m~30_q ),
	.datag(!\cpu|datapath|regfile|m~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~248 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~248 .lut_mask = 64'h0A550A770AFF0A77;
defparam \cpu|datapath|regfile|m~248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N46
dffeas \cpu|datapath|regfile|m~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~94 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~94 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N48
cyclonev_lcell_comb \cpu|datapath|regfile|m~110feeder (
// Equation(s):
// \cpu|datapath|regfile|m~110feeder_combout  = ( \cpu|datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~110feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N49
dffeas \cpu|datapath|regfile|m~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~110 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N18
cyclonev_lcell_comb \cpu|datapath|regfile|m~126feeder (
// Equation(s):
// \cpu|datapath|regfile|m~126feeder_combout  = ( \cpu|datapath|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~126feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N19
dffeas \cpu|datapath|regfile|m~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~126 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N13
dffeas \cpu|datapath|regfile|m~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~78 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N54
cyclonev_lcell_comb \cpu|datapath|regfile|m~184 (
// Equation(s):
// \cpu|datapath|regfile|m~184_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( (!\cpu|datapath|regfile|m~248_combout  & (((\cpu|datapath|regfile|m~78_q  & ((\cpu|idecoder|Mux3~3_combout )))))) # (\cpu|datapath|regfile|m~248_combout  & 
// ((((!\cpu|idecoder|Mux3~3_combout ))) # (\cpu|datapath|regfile|m~94_q ))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|datapath|regfile|m~248_combout  & (((\cpu|datapath|regfile|m~110_q  & ((\cpu|idecoder|Mux3~3_combout )))))) # 
// (\cpu|datapath|regfile|m~248_combout  & ((((!\cpu|idecoder|Mux3~3_combout ) # (\cpu|datapath|regfile|m~126_q ))))) ) )

	.dataa(!\cpu|datapath|regfile|m~248_combout ),
	.datab(!\cpu|datapath|regfile|m~94_q ),
	.datac(!\cpu|datapath|regfile|m~110_q ),
	.datad(!\cpu|datapath|regfile|m~126_q ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~184 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~184 .lut_mask = 64'h555555551B1B0A5F;
defparam \cpu|datapath|regfile|m~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N50
dffeas \cpu|datapath|shift_in[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|regfile|m~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[14] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N53
dffeas \cpu|datapath|shift_in[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|shift_in[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[12] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N51
cyclonev_lcell_comb \cpu|datapath|val_B[13]~15 (
// Equation(s):
// \cpu|datapath|val_B[13]~15_combout  = ( \cpu|instr_reg [4] & ( \cpu|datapath|shift_in [12] & ( (\cpu|datapath|shift_in [14]) # (\cpu|controller|state.ldr2~q ) ) ) ) # ( !\cpu|instr_reg [4] & ( \cpu|datapath|shift_in [12] & ( (!\cpu|controller|state.ldr2~q 
//  & ((\cpu|instr_reg [3]) # (\cpu|datapath|shift_in [13]))) ) ) ) # ( \cpu|instr_reg [4] & ( !\cpu|datapath|shift_in [12] & ( (\cpu|datapath|shift_in [14]) # (\cpu|controller|state.ldr2~q ) ) ) ) # ( !\cpu|instr_reg [4] & ( !\cpu|datapath|shift_in [12] & ( 
// (\cpu|datapath|shift_in [13] & (!\cpu|controller|state.ldr2~q  & !\cpu|instr_reg [3])) ) ) )

	.dataa(!\cpu|datapath|shift_in [13]),
	.datab(!\cpu|controller|state.ldr2~q ),
	.datac(!\cpu|instr_reg [3]),
	.datad(!\cpu|datapath|shift_in [14]),
	.datae(!\cpu|instr_reg [4]),
	.dataf(!\cpu|datapath|shift_in [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[13]~15 .extended_lut = "off";
defparam \cpu|datapath|val_B[13]~15 .lut_mask = 64'h404033FF4C4C33FF;
defparam \cpu|datapath|val_B[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N30
cyclonev_lcell_comb \cpu|datapath|C[13]~feeder (
// Equation(s):
// \cpu|datapath|C[13]~feeder_combout  = ( \cpu|datapath|alu|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[13]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|C[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N18
cyclonev_lcell_comb \cpu|datapath|alu|Mux2~0 (
// Equation(s):
// \cpu|datapath|alu|Mux2~0_combout  = ( \cpu|datapath|val_B[13]~15_combout  & ( (\cpu|datapath|A [13] & \cpu|datapath|alu|Mux0~0_combout ) ) ) # ( !\cpu|datapath|val_B[13]~15_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datac(!\cpu|datapath|A [13]),
	.datad(!\cpu|datapath|alu|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|val_B[13]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux2~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux2~0 .lut_mask = 64'h33333333000F000F;
defparam \cpu|datapath|alu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N31
dffeas \cpu|datapath|C[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[13]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[13] .is_wysiwyg = "true";
defparam \cpu|datapath|C[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N12
cyclonev_lcell_comb \cpu|datapath|Mux2~0 (
// Equation(s):
// \cpu|datapath|Mux2~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a13  & ( (!\cpu|controller|state.mov1~q  & (((\cpu|datapath|C [13])) # (\cpu|controller|state.ldr5~q ))) # (\cpu|controller|state.mov1~q  & (((\cpu|instr_reg [7])))) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a13  & ( (!\cpu|controller|state.mov1~q  & (!\cpu|controller|state.ldr5~q  & (\cpu|datapath|C [13]))) # (\cpu|controller|state.mov1~q  & (((\cpu|instr_reg [7])))) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|datapath|C [13]),
	.datad(!\cpu|instr_reg [7]),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux2~0 .extended_lut = "off";
defparam \cpu|datapath|Mux2~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|datapath|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N53
dffeas \cpu|datapath|regfile|m~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~125 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N39
cyclonev_lcell_comb \cpu|datapath|regfile|m~93feeder (
// Equation(s):
// \cpu|datapath|regfile|m~93feeder_combout  = ( \cpu|datapath|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~93feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N41
dffeas \cpu|datapath|regfile|m~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~93 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N34
dffeas \cpu|datapath|regfile|m~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~109 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N7
dffeas \cpu|datapath|regfile|m~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~61 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N4
dffeas \cpu|datapath|regfile|m~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~29 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N14
dffeas \cpu|datapath|regfile|m~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~45 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N44
dffeas \cpu|datapath|regfile|m~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~13 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N6
cyclonev_lcell_comb \cpu|datapath|regfile|m~244 (
// Equation(s):
// \cpu|datapath|regfile|m~244_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~13_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~29_q )))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~45_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~61_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~61_q ),
	.datab(!\cpu|datapath|regfile|m~29_q ),
	.datac(!\cpu|datapath|regfile|m~45_q ),
	.datad(!\cpu|idecoder|Mux5~0_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~244 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~244 .lut_mask = 64'h0F330F5500FF00FF;
defparam \cpu|datapath|regfile|m~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N33
cyclonev_lcell_comb \cpu|datapath|regfile|m~77feeder (
// Equation(s):
// \cpu|datapath|regfile|m~77feeder_combout  = ( \cpu|datapath|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~77feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~77feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N35
dffeas \cpu|datapath|regfile|m~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~77 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N36
cyclonev_lcell_comb \cpu|datapath|regfile|m~180 (
// Equation(s):
// \cpu|datapath|regfile|m~180_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|datapath|regfile|m~244_combout  & (((\cpu|datapath|regfile|m~77_q  & \cpu|idecoder|Mux3~3_combout )))) # (\cpu|datapath|regfile|m~244_combout  & 
// (((!\cpu|idecoder|Mux3~3_combout )) # (\cpu|datapath|regfile|m~93_q )))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|datapath|regfile|m~244_combout  & (((\cpu|datapath|regfile|m~109_q  & \cpu|idecoder|Mux3~3_combout )))) # 
// (\cpu|datapath|regfile|m~244_combout  & (((!\cpu|idecoder|Mux3~3_combout )) # (\cpu|datapath|regfile|m~125_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~125_q ),
	.datab(!\cpu|datapath|regfile|m~93_q ),
	.datac(!\cpu|datapath|regfile|m~109_q ),
	.datad(!\cpu|datapath|regfile|m~244_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~180 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~180 .lut_mask = 64'h00FF00FF0F330F55;
defparam \cpu|datapath|regfile|m~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N20
dffeas \cpu|datapath|shift_in[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|regfile|m~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[13] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N21
cyclonev_lcell_comb \cpu|datapath|val_B[12]~14 (
// Equation(s):
// \cpu|datapath|val_B[12]~14_combout  = ( \cpu|instr_reg [4] & ( \cpu|datapath|shift_in [11] & ( (\cpu|controller|state.ldr2~q ) # (\cpu|datapath|shift_in [13]) ) ) ) # ( !\cpu|instr_reg [4] & ( \cpu|datapath|shift_in [11] & ( (!\cpu|controller|state.ldr2~q 
//  & ((\cpu|datapath|shift_in [12]) # (\cpu|instr_reg [3]))) ) ) ) # ( \cpu|instr_reg [4] & ( !\cpu|datapath|shift_in [11] & ( (\cpu|controller|state.ldr2~q ) # (\cpu|datapath|shift_in [13]) ) ) ) # ( !\cpu|instr_reg [4] & ( !\cpu|datapath|shift_in [11] & ( 
// (!\cpu|instr_reg [3] & (!\cpu|controller|state.ldr2~q  & \cpu|datapath|shift_in [12])) ) ) )

	.dataa(!\cpu|datapath|shift_in [13]),
	.datab(!\cpu|instr_reg [3]),
	.datac(!\cpu|controller|state.ldr2~q ),
	.datad(!\cpu|datapath|shift_in [12]),
	.datae(!\cpu|instr_reg [4]),
	.dataf(!\cpu|datapath|shift_in [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[12]~14 .extended_lut = "off";
defparam \cpu|datapath|val_B[12]~14 .lut_mask = 64'h00C05F5F30F05F5F;
defparam \cpu|datapath|val_B[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N24
cyclonev_lcell_comb \cpu|datapath|C[12]~feeder (
// Equation(s):
// \cpu|datapath|C[12]~feeder_combout  = ( \cpu|datapath|alu|Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[12]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|C[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N48
cyclonev_lcell_comb \cpu|datapath|alu|Mux3~0 (
// Equation(s):
// \cpu|datapath|alu|Mux3~0_combout  = ( \cpu|datapath|val_B[12]~14_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  & ( (\cpu|datapath|alu|Mux0~0_combout  & \cpu|datapath|A [12]) ) ) ) # ( !\cpu|datapath|val_B[12]~14_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  
// ) ) # ( \cpu|datapath|val_B[12]~14_combout  & ( !\cpu|instr_reg[11]~DUPLICATE_q  & ( (\cpu|datapath|alu|Mux0~0_combout  & \cpu|datapath|A [12]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|alu|Mux0~0_combout ),
	.datac(!\cpu|datapath|A [12]),
	.datad(gnd),
	.datae(!\cpu|datapath|val_B[12]~14_combout ),
	.dataf(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux3~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux3~0 .lut_mask = 64'h00000303FFFF0303;
defparam \cpu|datapath|alu|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N26
dffeas \cpu|datapath|C[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[12]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[12] .is_wysiwyg = "true";
defparam \cpu|datapath|C[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N39
cyclonev_lcell_comb \cpu|datapath|Mux3~0 (
// Equation(s):
// \cpu|datapath|Mux3~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a12  & ( (!\cpu|controller|state.mov1~q  & (((\cpu|datapath|C [12])) # (\cpu|controller|state.ldr5~q ))) # (\cpu|controller|state.mov1~q  & (((\cpu|instr_reg [7])))) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a12  & ( (!\cpu|controller|state.mov1~q  & (!\cpu|controller|state.ldr5~q  & ((\cpu|datapath|C [12])))) # (\cpu|controller|state.mov1~q  & (((\cpu|instr_reg [7])))) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|instr_reg [7]),
	.datad(!\cpu|datapath|C [12]),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux3~0 .extended_lut = "off";
defparam \cpu|datapath|Mux3~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \cpu|datapath|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \cpu|datapath|regfile|m~92feeder (
// Equation(s):
// \cpu|datapath|regfile|m~92feeder_combout  = ( \cpu|datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~92feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N49
dffeas \cpu|datapath|regfile|m~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~92 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~92 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N54
cyclonev_lcell_comb \cpu|datapath|regfile|m~108feeder (
// Equation(s):
// \cpu|datapath|regfile|m~108feeder_combout  = ( \cpu|datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~108feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~108feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~108feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~108feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N55
dffeas \cpu|datapath|regfile|m~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~108 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N46
dffeas \cpu|datapath|regfile|m~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~124 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~124 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N33
cyclonev_lcell_comb \cpu|datapath|regfile|m~28feeder (
// Equation(s):
// \cpu|datapath|regfile|m~28feeder_combout  = ( \cpu|datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~28feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N34
dffeas \cpu|datapath|regfile|m~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~28 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N8
dffeas \cpu|datapath|regfile|m~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~60 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N40
dffeas \cpu|datapath|regfile|m~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~44 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N9
cyclonev_lcell_comb \cpu|datapath|regfile|m~12feeder (
// Equation(s):
// \cpu|datapath|regfile|m~12feeder_combout  = ( \cpu|datapath|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~12feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N10
dffeas \cpu|datapath|regfile|m~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~12 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N6
cyclonev_lcell_comb \cpu|datapath|regfile|m~240 (
// Equation(s):
// \cpu|datapath|regfile|m~240_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~12_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~28_q )))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~44_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~60_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~28_q ),
	.datab(!\cpu|datapath|regfile|m~60_q ),
	.datac(!\cpu|datapath|regfile|m~44_q ),
	.datad(!\cpu|idecoder|Mux5~0_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~240 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~240 .lut_mask = 64'h0F550F3300FF00FF;
defparam \cpu|datapath|regfile|m~240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N37
dffeas \cpu|datapath|regfile|m~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~76 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N24
cyclonev_lcell_comb \cpu|datapath|regfile|m~176 (
// Equation(s):
// \cpu|datapath|regfile|m~176_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~240_combout ))))) # (\cpu|idecoder|Mux3~3_combout  & (((!\cpu|datapath|regfile|m~240_combout  & 
// ((\cpu|datapath|regfile|m~76_q ))) # (\cpu|datapath|regfile|m~240_combout  & (\cpu|datapath|regfile|m~92_q ))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~240_combout ))))) # 
// (\cpu|idecoder|Mux3~3_combout  & (((!\cpu|datapath|regfile|m~240_combout  & (\cpu|datapath|regfile|m~108_q )) # (\cpu|datapath|regfile|m~240_combout  & ((\cpu|datapath|regfile|m~124_q )))))) ) )

	.dataa(!\cpu|idecoder|Mux3~3_combout ),
	.datab(!\cpu|datapath|regfile|m~92_q ),
	.datac(!\cpu|datapath|regfile|m~108_q ),
	.datad(!\cpu|datapath|regfile|m~124_q ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|datapath|regfile|m~240_combout ),
	.datag(!\cpu|datapath|regfile|m~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~176 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~176 .lut_mask = 64'h05050505BBBBAAFF;
defparam \cpu|datapath|regfile|m~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N51
cyclonev_lcell_comb \cpu|datapath|shift_in[12]~feeder (
// Equation(s):
// \cpu|datapath|shift_in[12]~feeder_combout  = ( \cpu|datapath|regfile|m~176_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|regfile|m~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|shift_in[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|shift_in[12]~feeder .extended_lut = "off";
defparam \cpu|datapath|shift_in[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|shift_in[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N52
dffeas \cpu|datapath|shift_in[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|shift_in[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[12]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N15
cyclonev_lcell_comb \cpu|datapath|val_B[11]~13 (
// Equation(s):
// \cpu|datapath|val_B[11]~13_combout  = ( \cpu|datapath|shift_in [11] & ( \cpu|datapath|shift_in[12]~DUPLICATE_q  & ( ((!\cpu|controller|state.ldr2~q  & ((!\cpu|instr_reg [3]) # (\cpu|datapath|shift_in[10]~DUPLICATE_q )))) # (\cpu|instr_reg [4]) ) ) ) # ( 
// !\cpu|datapath|shift_in [11] & ( \cpu|datapath|shift_in[12]~DUPLICATE_q  & ( ((\cpu|datapath|shift_in[10]~DUPLICATE_q  & (!\cpu|controller|state.ldr2~q  & \cpu|instr_reg [3]))) # (\cpu|instr_reg [4]) ) ) ) # ( \cpu|datapath|shift_in [11] & ( 
// !\cpu|datapath|shift_in[12]~DUPLICATE_q  & ( (!\cpu|instr_reg [4] & (!\cpu|controller|state.ldr2~q  & ((!\cpu|instr_reg [3]) # (\cpu|datapath|shift_in[10]~DUPLICATE_q )))) # (\cpu|instr_reg [4] & (((\cpu|controller|state.ldr2~q )))) ) ) ) # ( 
// !\cpu|datapath|shift_in [11] & ( !\cpu|datapath|shift_in[12]~DUPLICATE_q  & ( (!\cpu|instr_reg [4] & (\cpu|datapath|shift_in[10]~DUPLICATE_q  & (!\cpu|controller|state.ldr2~q  & \cpu|instr_reg [3]))) # (\cpu|instr_reg [4] & (((\cpu|controller|state.ldr2~q 
// )))) ) ) )

	.dataa(!\cpu|datapath|shift_in[10]~DUPLICATE_q ),
	.datab(!\cpu|instr_reg [4]),
	.datac(!\cpu|controller|state.ldr2~q ),
	.datad(!\cpu|instr_reg [3]),
	.datae(!\cpu|datapath|shift_in [11]),
	.dataf(!\cpu|datapath|shift_in[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[11]~13 .extended_lut = "off";
defparam \cpu|datapath|val_B[11]~13 .lut_mask = 64'h0343C3433373F373;
defparam \cpu|datapath|val_B[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N42
cyclonev_lcell_comb \cpu|datapath|C[11]~feeder (
// Equation(s):
// \cpu|datapath|C[11]~feeder_combout  = ( \cpu|datapath|alu|Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[11]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|C[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N0
cyclonev_lcell_comb \cpu|datapath|alu|Mux4~0 (
// Equation(s):
// \cpu|datapath|alu|Mux4~0_combout  = ( \cpu|instr_reg[11]~DUPLICATE_q  & ( (!\cpu|datapath|val_B[11]~13_combout ) # ((\cpu|datapath|alu|Mux0~0_combout  & \cpu|datapath|A [11])) ) ) # ( !\cpu|instr_reg[11]~DUPLICATE_q  & ( (\cpu|datapath|alu|Mux0~0_combout  
// & (\cpu|datapath|val_B[11]~13_combout  & \cpu|datapath|A [11])) ) )

	.dataa(!\cpu|datapath|alu|Mux0~0_combout ),
	.datab(!\cpu|datapath|val_B[11]~13_combout ),
	.datac(!\cpu|datapath|A [11]),
	.datad(gnd),
	.datae(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux4~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux4~0 .lut_mask = 64'h0101CDCD0101CDCD;
defparam \cpu|datapath|alu|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N44
dffeas \cpu|datapath|C[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[11]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[11] .is_wysiwyg = "true";
defparam \cpu|datapath|C[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N54
cyclonev_lcell_comb \cpu|datapath|Mux4~0 (
// Equation(s):
// \cpu|datapath|Mux4~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a11  & ( (!\cpu|controller|state.mov1~q  & (((\cpu|datapath|C [11])) # (\cpu|controller|state.ldr5~q ))) # (\cpu|controller|state.mov1~q  & (((\cpu|instr_reg [7])))) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a11  & ( (!\cpu|controller|state.mov1~q  & (!\cpu|controller|state.ldr5~q  & (\cpu|datapath|C [11]))) # (\cpu|controller|state.mov1~q  & (((\cpu|instr_reg [7])))) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|datapath|C [11]),
	.datad(!\cpu|instr_reg [7]),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux4~0 .extended_lut = "off";
defparam \cpu|datapath|Mux4~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|datapath|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N14
dffeas \cpu|datapath|regfile|m~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~91 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~91 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N15
cyclonev_lcell_comb \cpu|datapath|regfile|m~107feeder (
// Equation(s):
// \cpu|datapath|regfile|m~107feeder_combout  = ( \cpu|datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~107feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~107feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~107feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~107feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N16
dffeas \cpu|datapath|regfile|m~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~107 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N15
cyclonev_lcell_comb \cpu|datapath|regfile|m~123feeder (
// Equation(s):
// \cpu|datapath|regfile|m~123feeder_combout  = ( \cpu|datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~123feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~123feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~123feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~123feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N17
dffeas \cpu|datapath|regfile|m~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~123 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~123 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N24
cyclonev_lcell_comb \cpu|datapath|regfile|m~27feeder (
// Equation(s):
// \cpu|datapath|regfile|m~27feeder_combout  = ( \cpu|datapath|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~27feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N26
dffeas \cpu|datapath|regfile|m~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~27 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N14
dffeas \cpu|datapath|regfile|m~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~59 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N55
dffeas \cpu|datapath|regfile|m~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~43 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N59
dffeas \cpu|datapath|regfile|m~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~11 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N12
cyclonev_lcell_comb \cpu|datapath|regfile|m~236 (
// Equation(s):
// \cpu|datapath|regfile|m~236_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~11_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~27_q )))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~43_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~59_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~27_q ),
	.datab(!\cpu|datapath|regfile|m~59_q ),
	.datac(!\cpu|datapath|regfile|m~43_q ),
	.datad(!\cpu|idecoder|Mux5~0_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~236 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~236 .lut_mask = 64'h0F550F3300FF00FF;
defparam \cpu|datapath|regfile|m~236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N5
dffeas \cpu|datapath|regfile|m~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~75 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N36
cyclonev_lcell_comb \cpu|datapath|regfile|m~172 (
// Equation(s):
// \cpu|datapath|regfile|m~172_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~236_combout ))))) # (\cpu|idecoder|Mux3~3_combout  & (((!\cpu|datapath|regfile|m~236_combout  & 
// ((\cpu|datapath|regfile|m~75_q ))) # (\cpu|datapath|regfile|m~236_combout  & (\cpu|datapath|regfile|m~91_q ))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~236_combout ))))) # 
// (\cpu|idecoder|Mux3~3_combout  & (((!\cpu|datapath|regfile|m~236_combout  & (\cpu|datapath|regfile|m~107_q )) # (\cpu|datapath|regfile|m~236_combout  & ((\cpu|datapath|regfile|m~123_q )))))) ) )

	.dataa(!\cpu|idecoder|Mux3~3_combout ),
	.datab(!\cpu|datapath|regfile|m~91_q ),
	.datac(!\cpu|datapath|regfile|m~107_q ),
	.datad(!\cpu|datapath|regfile|m~123_q ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|datapath|regfile|m~236_combout ),
	.datag(!\cpu|datapath|regfile|m~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~172 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~172 .lut_mask = 64'h05050505BBBBAAFF;
defparam \cpu|datapath|regfile|m~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N6
cyclonev_lcell_comb \cpu|datapath|shift_in[11]~feeder (
// Equation(s):
// \cpu|datapath|shift_in[11]~feeder_combout  = ( \cpu|datapath|regfile|m~172_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|regfile|m~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|shift_in[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|shift_in[11]~feeder .extended_lut = "off";
defparam \cpu|datapath|shift_in[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|shift_in[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N8
dffeas \cpu|datapath|shift_in[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|shift_in[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[11] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N15
cyclonev_lcell_comb \cpu|datapath|val_B[10]~12 (
// Equation(s):
// \cpu|datapath|val_B[10]~12_combout  = ( \cpu|controller|state.ldr2~q  & ( \cpu|instr_reg [4] ) ) # ( !\cpu|controller|state.ldr2~q  & ( \cpu|instr_reg [4] & ( \cpu|datapath|shift_in [11] ) ) ) # ( !\cpu|controller|state.ldr2~q  & ( !\cpu|instr_reg [4] & ( 
// (!\cpu|instr_reg [3] & (\cpu|datapath|shift_in [10])) # (\cpu|instr_reg [3] & ((\cpu|datapath|shift_in [9]))) ) ) )

	.dataa(!\cpu|datapath|shift_in [10]),
	.datab(!\cpu|datapath|shift_in [11]),
	.datac(!\cpu|datapath|shift_in [9]),
	.datad(!\cpu|instr_reg [3]),
	.datae(!\cpu|controller|state.ldr2~q ),
	.dataf(!\cpu|instr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[10]~12 .extended_lut = "off";
defparam \cpu|datapath|val_B[10]~12 .lut_mask = 64'h550F00003333FFFF;
defparam \cpu|datapath|val_B[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N39
cyclonev_lcell_comb \cpu|datapath|C[10]~feeder (
// Equation(s):
// \cpu|datapath|C[10]~feeder_combout  = ( \cpu|datapath|alu|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[10]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|C[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N54
cyclonev_lcell_comb \cpu|datapath|alu|Mux5~0 (
// Equation(s):
// \cpu|datapath|alu|Mux5~0_combout  = ( \cpu|datapath|val_B[10]~12_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  & ( (\cpu|datapath|A [10] & \cpu|datapath|alu|Mux0~0_combout ) ) ) ) # ( !\cpu|datapath|val_B[10]~12_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  
// ) ) # ( \cpu|datapath|val_B[10]~12_combout  & ( !\cpu|instr_reg[11]~DUPLICATE_q  & ( (\cpu|datapath|A [10] & \cpu|datapath|alu|Mux0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|A [10]),
	.datac(gnd),
	.datad(!\cpu|datapath|alu|Mux0~0_combout ),
	.datae(!\cpu|datapath|val_B[10]~12_combout ),
	.dataf(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux5~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux5~0 .lut_mask = 64'h00000033FFFF0033;
defparam \cpu|datapath|alu|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N40
dffeas \cpu|datapath|C[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[10]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[10] .is_wysiwyg = "true";
defparam \cpu|datapath|C[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N36
cyclonev_lcell_comb \cpu|datapath|Mux5~0 (
// Equation(s):
// \cpu|datapath|Mux5~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a10  & ( (!\cpu|controller|state.mov1~q  & (((\cpu|datapath|C [10])) # (\cpu|controller|state.ldr5~q ))) # (\cpu|controller|state.mov1~q  & (((\cpu|instr_reg [7])))) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a10  & ( (!\cpu|controller|state.mov1~q  & (!\cpu|controller|state.ldr5~q  & (\cpu|datapath|C [10]))) # (\cpu|controller|state.mov1~q  & (((\cpu|instr_reg [7])))) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|datapath|C [10]),
	.datad(!\cpu|instr_reg [7]),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux5~0 .extended_lut = "off";
defparam \cpu|datapath|Mux5~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \cpu|datapath|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N48
cyclonev_lcell_comb \cpu|datapath|regfile|m~122feeder (
// Equation(s):
// \cpu|datapath|regfile|m~122feeder_combout  = ( \cpu|datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~122feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N49
dffeas \cpu|datapath|regfile|m~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~122 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~122 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N21
cyclonev_lcell_comb \cpu|datapath|regfile|m~106feeder (
// Equation(s):
// \cpu|datapath|regfile|m~106feeder_combout  = ( \cpu|datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~106feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~106feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N22
dffeas \cpu|datapath|regfile|m~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~106 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y2_N31
dffeas \cpu|datapath|regfile|m~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~58 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~58 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N27
cyclonev_lcell_comb \cpu|datapath|regfile|m~26feeder (
// Equation(s):
// \cpu|datapath|regfile|m~26feeder_combout  = ( \cpu|datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~26feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N28
dffeas \cpu|datapath|regfile|m~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~26 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N37
dffeas \cpu|datapath|regfile|m~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~42 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N8
dffeas \cpu|datapath|regfile|m~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~10 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N30
cyclonev_lcell_comb \cpu|datapath|regfile|m~232 (
// Equation(s):
// \cpu|datapath|regfile|m~232_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~10_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~26_q )))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~42_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~58_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~58_q ),
	.datab(!\cpu|datapath|regfile|m~26_q ),
	.datac(!\cpu|datapath|regfile|m~42_q ),
	.datad(!\cpu|idecoder|Mux5~0_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~232 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~232 .lut_mask = 64'h0F330F5500FF00FF;
defparam \cpu|datapath|regfile|m~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N4
dffeas \cpu|datapath|regfile|m~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~90 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N6
cyclonev_lcell_comb \cpu|datapath|regfile|m~74feeder (
// Equation(s):
// \cpu|datapath|regfile|m~74feeder_combout  = ( \cpu|datapath|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~74feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N8
dffeas \cpu|datapath|regfile|m~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~74 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N24
cyclonev_lcell_comb \cpu|datapath|regfile|m~168 (
// Equation(s):
// \cpu|datapath|regfile|m~168_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~232_combout ))))) # (\cpu|idecoder|Mux3~3_combout  & (((!\cpu|datapath|regfile|m~232_combout  & 
// (\cpu|datapath|regfile|m~74_q )) # (\cpu|datapath|regfile|m~232_combout  & ((\cpu|datapath|regfile|m~90_q )))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~232_combout ))))) # 
// (\cpu|idecoder|Mux3~3_combout  & ((!\cpu|datapath|regfile|m~232_combout  & (((\cpu|datapath|regfile|m~106_q )))) # (\cpu|datapath|regfile|m~232_combout  & (\cpu|datapath|regfile|m~122_q )))) ) )

	.dataa(!\cpu|idecoder|Mux3~3_combout ),
	.datab(!\cpu|datapath|regfile|m~122_q ),
	.datac(!\cpu|datapath|regfile|m~106_q ),
	.datad(!\cpu|datapath|regfile|m~232_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|datapath|regfile|m~90_q ),
	.datag(!\cpu|datapath|regfile|m~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~168 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~168 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \cpu|datapath|regfile|m~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N0
cyclonev_lcell_comb \cpu|datapath|shift_in[10]~feeder (
// Equation(s):
// \cpu|datapath|shift_in[10]~feeder_combout  = ( \cpu|datapath|regfile|m~168_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|regfile|m~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|shift_in[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|shift_in[10]~feeder .extended_lut = "off";
defparam \cpu|datapath|shift_in[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|shift_in[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N2
dffeas \cpu|datapath|shift_in[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|shift_in[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[10]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N20
dffeas \cpu|datapath|shift_in[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|regfile|m~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[9]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N42
cyclonev_lcell_comb \cpu|datapath|val_B[9]~11 (
// Equation(s):
// \cpu|datapath|val_B[9]~11_combout  = ( \cpu|instr_reg [3] & ( \cpu|instr_reg [4] & ( (\cpu|datapath|shift_in[10]~DUPLICATE_q ) # (\cpu|controller|state.ldr2~q ) ) ) ) # ( !\cpu|instr_reg [3] & ( \cpu|instr_reg [4] & ( 
// (\cpu|datapath|shift_in[10]~DUPLICATE_q ) # (\cpu|controller|state.ldr2~q ) ) ) ) # ( \cpu|instr_reg [3] & ( !\cpu|instr_reg [4] & ( (\cpu|datapath|shift_in [8] & !\cpu|controller|state.ldr2~q ) ) ) ) # ( !\cpu|instr_reg [3] & ( !\cpu|instr_reg [4] & ( 
// (!\cpu|controller|state.ldr2~q  & \cpu|datapath|shift_in[9]~DUPLICATE_q ) ) ) )

	.dataa(!\cpu|datapath|shift_in [8]),
	.datab(!\cpu|controller|state.ldr2~q ),
	.datac(!\cpu|datapath|shift_in[10]~DUPLICATE_q ),
	.datad(!\cpu|datapath|shift_in[9]~DUPLICATE_q ),
	.datae(!\cpu|instr_reg [3]),
	.dataf(!\cpu|instr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[9]~11 .extended_lut = "off";
defparam \cpu|datapath|val_B[9]~11 .lut_mask = 64'h00CC44443F3F3F3F;
defparam \cpu|datapath|val_B[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N36
cyclonev_lcell_comb \cpu|datapath|C[9]~feeder (
// Equation(s):
// \cpu|datapath|C[9]~feeder_combout  = ( \cpu|datapath|alu|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[9]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|C[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N42
cyclonev_lcell_comb \cpu|datapath|alu|Mux6~0 (
// Equation(s):
// \cpu|datapath|alu|Mux6~0_combout  = ( \cpu|datapath|A [9] & ( \cpu|datapath|val_B[9]~11_combout  & ( \cpu|datapath|alu|Mux0~0_combout  ) ) ) # ( \cpu|datapath|A [9] & ( !\cpu|datapath|val_B[9]~11_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  ) ) ) # ( 
// !\cpu|datapath|A [9] & ( !\cpu|datapath|val_B[9]~11_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|alu|Mux0~0_combout ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cpu|datapath|A [9]),
	.dataf(!\cpu|datapath|val_B[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux6~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux6~0 .lut_mask = 64'h0F0F0F0F00003333;
defparam \cpu|datapath|alu|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N37
dffeas \cpu|datapath|C[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[9]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[9] .is_wysiwyg = "true";
defparam \cpu|datapath|C[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N57
cyclonev_lcell_comb \cpu|datapath|Mux6~0 (
// Equation(s):
// \cpu|datapath|Mux6~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a9  & ( (!\cpu|controller|state.mov1~q  & (((\cpu|datapath|C [9])) # (\cpu|controller|state.ldr5~q ))) # (\cpu|controller|state.mov1~q  & (((\cpu|instr_reg [7])))) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a9  & ( (!\cpu|controller|state.mov1~q  & (!\cpu|controller|state.ldr5~q  & ((\cpu|datapath|C [9])))) # (\cpu|controller|state.mov1~q  & (((\cpu|instr_reg [7])))) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|instr_reg [7]),
	.datad(!\cpu|datapath|C [9]),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux6~0 .extended_lut = "off";
defparam \cpu|datapath|Mux6~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \cpu|datapath|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N43
dffeas \cpu|datapath|regfile|m~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~89 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N17
dffeas \cpu|datapath|regfile|m~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~105 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N44
dffeas \cpu|datapath|regfile|m~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~121 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N29
dffeas \cpu|datapath|regfile|m~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~57 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~57 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N9
cyclonev_lcell_comb \cpu|datapath|regfile|m~25feeder (
// Equation(s):
// \cpu|datapath|regfile|m~25feeder_combout  = ( \cpu|datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~25feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N10
dffeas \cpu|datapath|regfile|m~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~25 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N59
dffeas \cpu|datapath|regfile|m~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~41 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N49
dffeas \cpu|datapath|regfile|m~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~9 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N6
cyclonev_lcell_comb \cpu|datapath|regfile|m~228 (
// Equation(s):
// \cpu|datapath|regfile|m~228_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux3~3_combout  & ((!\cpu|idecoder|Mux5~0_combout  & ((\cpu|datapath|regfile|m~9_q ))) # (\cpu|idecoder|Mux5~0_combout  & (\cpu|datapath|regfile|m~25_q )))) # 
// (\cpu|idecoder|Mux3~3_combout  & (((\cpu|idecoder|Mux5~0_combout ))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux3~3_combout  & ((!\cpu|idecoder|Mux5~0_combout  & ((\cpu|datapath|regfile|m~41_q ))) # (\cpu|idecoder|Mux5~0_combout  & 
// (\cpu|datapath|regfile|m~57_q )))) # (\cpu|idecoder|Mux3~3_combout  & (((\cpu|idecoder|Mux5~0_combout ))))) ) )

	.dataa(!\cpu|datapath|regfile|m~57_q ),
	.datab(!\cpu|datapath|regfile|m~25_q ),
	.datac(!\cpu|datapath|regfile|m~41_q ),
	.datad(!\cpu|idecoder|Mux3~3_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux5~0_combout ),
	.datag(!\cpu|datapath|regfile|m~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~228 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~228 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cpu|datapath|regfile|m~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N21
cyclonev_lcell_comb \cpu|datapath|regfile|m~73feeder (
// Equation(s):
// \cpu|datapath|regfile|m~73feeder_combout  = ( \cpu|datapath|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~73feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N23
dffeas \cpu|datapath|regfile|m~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~73 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N48
cyclonev_lcell_comb \cpu|datapath|regfile|m~164 (
// Equation(s):
// \cpu|datapath|regfile|m~164_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~228_combout ))))) # (\cpu|idecoder|Mux3~3_combout  & (((!\cpu|datapath|regfile|m~228_combout  & 
// ((\cpu|datapath|regfile|m~73_q ))) # (\cpu|datapath|regfile|m~228_combout  & (\cpu|datapath|regfile|m~89_q ))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~228_combout ))))) # 
// (\cpu|idecoder|Mux3~3_combout  & (((!\cpu|datapath|regfile|m~228_combout  & (\cpu|datapath|regfile|m~105_q )) # (\cpu|datapath|regfile|m~228_combout  & ((\cpu|datapath|regfile|m~121_q )))))) ) )

	.dataa(!\cpu|idecoder|Mux3~3_combout ),
	.datab(!\cpu|datapath|regfile|m~89_q ),
	.datac(!\cpu|datapath|regfile|m~105_q ),
	.datad(!\cpu|datapath|regfile|m~121_q ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|datapath|regfile|m~228_combout ),
	.datag(!\cpu|datapath|regfile|m~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~164 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~164 .lut_mask = 64'h05050505BBBBAAFF;
defparam \cpu|datapath|regfile|m~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N19
dffeas \cpu|datapath|shift_in[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|regfile|m~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[9] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N56
dffeas \cpu|datapath|shift_in[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|regfile|m~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[7] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N21
cyclonev_lcell_comb \cpu|datapath|val_B[8]~10 (
// Equation(s):
// \cpu|datapath|val_B[8]~10_combout  = ( \cpu|datapath|shift_in [7] & ( \cpu|instr_reg [3] & ( (!\cpu|instr_reg [4] & ((!\cpu|controller|state.ldr2~q ))) # (\cpu|instr_reg [4] & ((\cpu|controller|state.ldr2~q ) # (\cpu|datapath|shift_in [9]))) ) ) ) # ( 
// !\cpu|datapath|shift_in [7] & ( \cpu|instr_reg [3] & ( (\cpu|instr_reg [4] & ((\cpu|controller|state.ldr2~q ) # (\cpu|datapath|shift_in [9]))) ) ) ) # ( \cpu|datapath|shift_in [7] & ( !\cpu|instr_reg [3] & ( (!\cpu|instr_reg [4] & (\cpu|datapath|shift_in 
// [8] & ((!\cpu|controller|state.ldr2~q )))) # (\cpu|instr_reg [4] & (((\cpu|controller|state.ldr2~q ) # (\cpu|datapath|shift_in [9])))) ) ) ) # ( !\cpu|datapath|shift_in [7] & ( !\cpu|instr_reg [3] & ( (!\cpu|instr_reg [4] & (\cpu|datapath|shift_in [8] & 
// ((!\cpu|controller|state.ldr2~q )))) # (\cpu|instr_reg [4] & (((\cpu|controller|state.ldr2~q ) # (\cpu|datapath|shift_in [9])))) ) ) )

	.dataa(!\cpu|datapath|shift_in [8]),
	.datab(!\cpu|instr_reg [4]),
	.datac(!\cpu|datapath|shift_in [9]),
	.datad(!\cpu|controller|state.ldr2~q ),
	.datae(!\cpu|datapath|shift_in [7]),
	.dataf(!\cpu|instr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[8]~10 .extended_lut = "off";
defparam \cpu|datapath|val_B[8]~10 .lut_mask = 64'h473347330333CF33;
defparam \cpu|datapath|val_B[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N9
cyclonev_lcell_comb \cpu|datapath|C[8]~feeder (
// Equation(s):
// \cpu|datapath|C[8]~feeder_combout  = ( \cpu|datapath|alu|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[8]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|C[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N0
cyclonev_lcell_comb \cpu|datapath|alu|Mux7~0 (
// Equation(s):
// \cpu|datapath|alu|Mux7~0_combout  = ( \cpu|datapath|val_B[8]~10_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  & ( (\cpu|datapath|alu|Mux0~0_combout  & \cpu|datapath|A [8]) ) ) ) # ( !\cpu|datapath|val_B[8]~10_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  ) 
// ) # ( \cpu|datapath|val_B[8]~10_combout  & ( !\cpu|instr_reg[11]~DUPLICATE_q  & ( (\cpu|datapath|alu|Mux0~0_combout  & \cpu|datapath|A [8]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|alu|Mux0~0_combout ),
	.datac(!\cpu|datapath|A [8]),
	.datad(gnd),
	.datae(!\cpu|datapath|val_B[8]~10_combout ),
	.dataf(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux7~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux7~0 .lut_mask = 64'h00000303FFFF0303;
defparam \cpu|datapath|alu|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N11
dffeas \cpu|datapath|C[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[8]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[8] .is_wysiwyg = "true";
defparam \cpu|datapath|C[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N18
cyclonev_lcell_comb \cpu|datapath|Mux7~0 (
// Equation(s):
// \cpu|datapath|Mux7~0_combout  = ( \cpu|datapath|C [8] & ( \ram|m_rtl_0|auto_generated|ram_block1a8  & ( (!\cpu|controller|state.mov1~q ) # (\cpu|instr_reg [7]) ) ) ) # ( !\cpu|datapath|C [8] & ( \ram|m_rtl_0|auto_generated|ram_block1a8  & ( 
// (!\cpu|controller|state.mov1~q  & (\cpu|controller|state.ldr5~q )) # (\cpu|controller|state.mov1~q  & ((\cpu|instr_reg [7]))) ) ) ) # ( \cpu|datapath|C [8] & ( !\ram|m_rtl_0|auto_generated|ram_block1a8  & ( (!\cpu|controller|state.mov1~q  & 
// (!\cpu|controller|state.ldr5~q )) # (\cpu|controller|state.mov1~q  & ((\cpu|instr_reg [7]))) ) ) ) # ( !\cpu|datapath|C [8] & ( !\ram|m_rtl_0|auto_generated|ram_block1a8  & ( (\cpu|controller|state.mov1~q  & \cpu|instr_reg [7]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|controller|state.ldr5~q ),
	.datad(!\cpu|instr_reg [7]),
	.datae(!\cpu|datapath|C [8]),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux7~0 .extended_lut = "off";
defparam \cpu|datapath|Mux7~0 .lut_mask = 64'h0033C0F30C3FCCFF;
defparam \cpu|datapath|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N3
cyclonev_lcell_comb \cpu|datapath|regfile|m~24feeder (
// Equation(s):
// \cpu|datapath|regfile|m~24feeder_combout  = ( \cpu|datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~24feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N5
dffeas \cpu|datapath|regfile|m~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~24 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N26
dffeas \cpu|datapath|regfile|m~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~56 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N19
dffeas \cpu|datapath|regfile|m~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~40 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~40 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N45
cyclonev_lcell_comb \cpu|datapath|regfile|m~8feeder (
// Equation(s):
// \cpu|datapath|regfile|m~8feeder_combout  = ( \cpu|datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~8feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~8feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~8feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N47
dffeas \cpu|datapath|regfile|m~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~8 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N24
cyclonev_lcell_comb \cpu|datapath|regfile|m~224 (
// Equation(s):
// \cpu|datapath|regfile|m~224_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~8_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~24_q )))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~40_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~56_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~24_q ),
	.datab(!\cpu|datapath|regfile|m~56_q ),
	.datac(!\cpu|datapath|regfile|m~40_q ),
	.datad(!\cpu|idecoder|Mux5~0_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~224 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~224 .lut_mask = 64'h0F550F3300FF00FF;
defparam \cpu|datapath|regfile|m~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N45
cyclonev_lcell_comb \cpu|datapath|regfile|m~120feeder (
// Equation(s):
// \cpu|datapath|regfile|m~120feeder_combout  = ( \cpu|datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~120feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N47
dffeas \cpu|datapath|regfile|m~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~120 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~120 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N39
cyclonev_lcell_comb \cpu|datapath|regfile|m~104feeder (
// Equation(s):
// \cpu|datapath|regfile|m~104feeder_combout  = ( \cpu|datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~104feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N40
dffeas \cpu|datapath|regfile|m~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~104 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \cpu|datapath|regfile|m~88feeder (
// Equation(s):
// \cpu|datapath|regfile|m~88feeder_combout  = ( \cpu|datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~88feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N37
dffeas \cpu|datapath|regfile|m~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~88 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N54
cyclonev_lcell_comb \cpu|datapath|regfile|m~72feeder (
// Equation(s):
// \cpu|datapath|regfile|m~72feeder_combout  = ( \cpu|datapath|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~72feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N55
dffeas \cpu|datapath|regfile|m~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~72 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N6
cyclonev_lcell_comb \cpu|datapath|regfile|m~160 (
// Equation(s):
// \cpu|datapath|regfile|m~160_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( (!\cpu|datapath|regfile|m~224_combout  & (((\cpu|datapath|regfile|m~72_q  & ((\cpu|idecoder|Mux3~3_combout )))))) # (\cpu|datapath|regfile|m~224_combout  & 
// ((((!\cpu|idecoder|Mux3~3_combout ) # (\cpu|datapath|regfile|m~88_q ))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|datapath|regfile|m~224_combout  & (((\cpu|datapath|regfile|m~104_q  & ((\cpu|idecoder|Mux3~3_combout )))))) # 
// (\cpu|datapath|regfile|m~224_combout  & ((((!\cpu|idecoder|Mux3~3_combout ))) # (\cpu|datapath|regfile|m~120_q ))) ) )

	.dataa(!\cpu|datapath|regfile|m~224_combout ),
	.datab(!\cpu|datapath|regfile|m~120_q ),
	.datac(!\cpu|datapath|regfile|m~104_q ),
	.datad(!\cpu|datapath|regfile|m~88_q ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~160 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~160 .lut_mask = 64'h555555550A5F1B1B;
defparam \cpu|datapath|regfile|m~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N2
dffeas \cpu|datapath|shift_in[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|regfile|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|en_B~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|shift_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|shift_in[8] .is_wysiwyg = "true";
defparam \cpu|datapath|shift_in[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N3
cyclonev_lcell_comb \cpu|datapath|val_B[7]~9 (
// Equation(s):
// \cpu|datapath|val_B[7]~9_combout  = ( \cpu|controller|state.ldr2~q  & ( \cpu|instr_reg [4] ) ) # ( !\cpu|controller|state.ldr2~q  & ( \cpu|instr_reg [4] & ( \cpu|datapath|shift_in [8] ) ) ) # ( !\cpu|controller|state.ldr2~q  & ( !\cpu|instr_reg [4] & ( 
// (!\cpu|instr_reg [3] & ((\cpu|datapath|shift_in [7]))) # (\cpu|instr_reg [3] & (\cpu|datapath|shift_in [6])) ) ) )

	.dataa(!\cpu|datapath|shift_in [8]),
	.datab(!\cpu|instr_reg [3]),
	.datac(!\cpu|datapath|shift_in [6]),
	.datad(!\cpu|datapath|shift_in [7]),
	.datae(!\cpu|controller|state.ldr2~q ),
	.dataf(!\cpu|instr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[7]~9 .extended_lut = "off";
defparam \cpu|datapath|val_B[7]~9 .lut_mask = 64'h03CF00005555FFFF;
defparam \cpu|datapath|val_B[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N0
cyclonev_lcell_comb \cpu|datapath|C[7]~feeder (
// Equation(s):
// \cpu|datapath|C[7]~feeder_combout  = ( \cpu|datapath|alu|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[7]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|C[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N57
cyclonev_lcell_comb \cpu|datapath|alu|Mux8~0 (
// Equation(s):
// \cpu|datapath|alu|Mux8~0_combout  = ( \cpu|datapath|val_B[7]~9_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  & ( (\cpu|datapath|A [7] & \cpu|datapath|alu|Mux0~0_combout ) ) ) ) # ( !\cpu|datapath|val_B[7]~9_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  ) ) 
// # ( \cpu|datapath|val_B[7]~9_combout  & ( !\cpu|instr_reg[11]~DUPLICATE_q  & ( (\cpu|datapath|A [7] & \cpu|datapath|alu|Mux0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|A [7]),
	.datac(!\cpu|datapath|alu|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|val_B[7]~9_combout ),
	.dataf(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux8~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux8~0 .lut_mask = 64'h00000303FFFF0303;
defparam \cpu|datapath|alu|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N1
dffeas \cpu|datapath|C[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[7]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[7] .is_wysiwyg = "true";
defparam \cpu|datapath|C[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N17
dffeas \cpu|data_addr_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|C [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|state.ldr3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_reg[7] .is_wysiwyg = "true";
defparam \cpu|data_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N15
cyclonev_lcell_comb \cpu|ram_addr[7]~7 (
// Equation(s):
// \cpu|ram_addr[7]~7_combout  = (!\cpu|controller|state.ldr4~q  & (\cpu|program_counter [7])) # (\cpu|controller|state.ldr4~q  & ((\cpu|data_addr_reg [7])))

	.dataa(gnd),
	.datab(!\cpu|controller|state.ldr4~q ),
	.datac(!\cpu|program_counter [7]),
	.datad(!\cpu|data_addr_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[7]~7 .extended_lut = "off";
defparam \cpu|ram_addr[7]~7 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \cpu|ram_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N8
dffeas \cpu|instr_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[4] .is_wysiwyg = "true";
defparam \cpu|instr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N57
cyclonev_lcell_comb \cpu|datapath|val_B[6]~8 (
// Equation(s):
// \cpu|datapath|val_B[6]~8_combout  = ( \cpu|controller|state.ldr2~q  & ( \cpu|instr_reg [3] & ( \cpu|instr_reg [4] ) ) ) # ( !\cpu|controller|state.ldr2~q  & ( \cpu|instr_reg [3] & ( (!\cpu|instr_reg [4] & (\cpu|datapath|shift_in [5])) # (\cpu|instr_reg 
// [4] & ((\cpu|datapath|shift_in [7]))) ) ) ) # ( \cpu|controller|state.ldr2~q  & ( !\cpu|instr_reg [3] & ( \cpu|instr_reg [4] ) ) ) # ( !\cpu|controller|state.ldr2~q  & ( !\cpu|instr_reg [3] & ( (!\cpu|instr_reg [4] & (\cpu|datapath|shift_in [6])) # 
// (\cpu|instr_reg [4] & ((\cpu|datapath|shift_in [7]))) ) ) )

	.dataa(!\cpu|datapath|shift_in [5]),
	.datab(!\cpu|instr_reg [4]),
	.datac(!\cpu|datapath|shift_in [6]),
	.datad(!\cpu|datapath|shift_in [7]),
	.datae(!\cpu|controller|state.ldr2~q ),
	.dataf(!\cpu|instr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|val_B[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|val_B[6]~8 .extended_lut = "off";
defparam \cpu|datapath|val_B[6]~8 .lut_mask = 64'h0C3F333344773333;
defparam \cpu|datapath|val_B[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N45
cyclonev_lcell_comb \cpu|datapath|C[6]~feeder (
// Equation(s):
// \cpu|datapath|C[6]~feeder_combout  = \cpu|datapath|alu|Add0~25_sumout 

	.dataa(!\cpu|datapath|alu|Add0~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[6]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|datapath|C[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N46
dffeas \cpu|datapath|C[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[6]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[6] .is_wysiwyg = "true";
defparam \cpu|datapath|C[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N23
dffeas \cpu|data_addr_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|C [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|state.ldr3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_reg[6] .is_wysiwyg = "true";
defparam \cpu|data_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N21
cyclonev_lcell_comb \cpu|ram_addr[6]~6 (
// Equation(s):
// \cpu|ram_addr[6]~6_combout  = ( \cpu|program_counter [6] & ( (!\cpu|controller|state.ldr4~q ) # (\cpu|data_addr_reg [6]) ) ) # ( !\cpu|program_counter [6] & ( (\cpu|controller|state.ldr4~q  & \cpu|data_addr_reg [6]) ) )

	.dataa(gnd),
	.datab(!\cpu|controller|state.ldr4~q ),
	.datac(gnd),
	.datad(!\cpu|data_addr_reg [6]),
	.datae(gnd),
	.dataf(!\cpu|program_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[6]~6 .extended_lut = "off";
defparam \cpu|ram_addr[6]~6 .lut_mask = 64'h00330033CCFFCCFF;
defparam \cpu|ram_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N54
cyclonev_lcell_comb \cpu|instr_reg[5]~feeder (
// Equation(s):
// \cpu|instr_reg[5]~feeder_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a5  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|instr_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|instr_reg[5]~feeder .extended_lut = "off";
defparam \cpu|instr_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|instr_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N55
dffeas \cpu|instr_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|instr_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[5] .is_wysiwyg = "true";
defparam \cpu|instr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N54
cyclonev_lcell_comb \cpu|datapath|Mux10~0 (
// Equation(s):
// \cpu|datapath|Mux10~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a5  & ( ((!\cpu|controller|state.mov1~q  & (\cpu|datapath|C [5])) # (\cpu|controller|state.mov1~q  & ((\cpu|instr_reg [5])))) # (\cpu|controller|state.ldr5~q ) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a5  & ( (!\cpu|controller|state.ldr5~q  & ((!\cpu|controller|state.mov1~q  & (\cpu|datapath|C [5])) # (\cpu|controller|state.mov1~q  & ((\cpu|instr_reg [5]))))) ) )

	.dataa(!\cpu|datapath|C [5]),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|controller|state.ldr5~q ),
	.datad(!\cpu|instr_reg [5]),
	.datae(!\ram|m_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux10~0 .extended_lut = "off";
defparam \cpu|datapath|Mux10~0 .lut_mask = 64'h40704F7F40704F7F;
defparam \cpu|datapath|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N56
dffeas \cpu|datapath|regfile|m~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~117 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~117 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N36
cyclonev_lcell_comb \cpu|datapath|regfile|m~101feeder (
// Equation(s):
// \cpu|datapath|regfile|m~101feeder_combout  = ( \cpu|datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~101feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N37
dffeas \cpu|datapath|regfile|m~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~101 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N38
dffeas \cpu|datapath|regfile|m~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~53 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N12
cyclonev_lcell_comb \cpu|datapath|regfile|m~21feeder (
// Equation(s):
// \cpu|datapath|regfile|m~21feeder_combout  = ( \cpu|datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~21feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N13
dffeas \cpu|datapath|regfile|m~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~21 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N2
dffeas \cpu|datapath|regfile|m~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~37 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~37 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N42
cyclonev_lcell_comb \cpu|datapath|regfile|m~5feeder (
// Equation(s):
// \cpu|datapath|regfile|m~5feeder_combout  = ( \cpu|datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~5feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N43
dffeas \cpu|datapath|regfile|m~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~5 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N36
cyclonev_lcell_comb \cpu|datapath|regfile|m~212 (
// Equation(s):
// \cpu|datapath|regfile|m~212_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~5_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~21_q )))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~37_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~53_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~53_q ),
	.datab(!\cpu|datapath|regfile|m~21_q ),
	.datac(!\cpu|datapath|regfile|m~37_q ),
	.datad(!\cpu|idecoder|Mux5~0_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~212 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~212 .lut_mask = 64'h0F330F5500FF00FF;
defparam \cpu|datapath|regfile|m~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N27
cyclonev_lcell_comb \cpu|datapath|regfile|m~85feeder (
// Equation(s):
// \cpu|datapath|regfile|m~85feeder_combout  = ( \cpu|datapath|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~85feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N28
dffeas \cpu|datapath|regfile|m~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~85 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N35
dffeas \cpu|datapath|regfile|m~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~69 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N18
cyclonev_lcell_comb \cpu|datapath|regfile|m~148 (
// Equation(s):
// \cpu|datapath|regfile|m~148_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux3~3_combout  & (((\cpu|datapath|regfile|m~212_combout )))) # (\cpu|idecoder|Mux3~3_combout  & ((!\cpu|datapath|regfile|m~212_combout  & 
// (\cpu|datapath|regfile|m~69_q )) # (\cpu|datapath|regfile|m~212_combout  & ((\cpu|datapath|regfile|m~85_q )))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( (!\cpu|idecoder|Mux3~3_combout  & ((((\cpu|datapath|regfile|m~212_combout ))))) # 
// (\cpu|idecoder|Mux3~3_combout  & ((!\cpu|datapath|regfile|m~212_combout  & (((\cpu|datapath|regfile|m~101_q )))) # (\cpu|datapath|regfile|m~212_combout  & (\cpu|datapath|regfile|m~117_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~117_q ),
	.datab(!\cpu|idecoder|Mux3~3_combout ),
	.datac(!\cpu|datapath|regfile|m~101_q ),
	.datad(!\cpu|datapath|regfile|m~212_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|datapath|regfile|m~85_q ),
	.datag(!\cpu|datapath|regfile|m~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~148 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~148 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \cpu|datapath|regfile|m~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N20
dffeas \cpu|datapath|A[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[5] .is_wysiwyg = "true";
defparam \cpu|datapath|A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N21
cyclonev_lcell_comb \cpu|datapath|C[5]~feeder (
// Equation(s):
// \cpu|datapath|C[5]~feeder_combout  = ( \cpu|datapath|alu|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[5]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|C[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N24
cyclonev_lcell_comb \cpu|datapath|alu|Mux10~0 (
// Equation(s):
// \cpu|datapath|alu|Mux10~0_combout  = ( \cpu|instr_reg[11]~DUPLICATE_q  & ( (!\cpu|datapath|val_B[5]~7_combout ) # ((\cpu|datapath|A [5] & \cpu|datapath|alu|Mux0~0_combout )) ) ) # ( !\cpu|instr_reg[11]~DUPLICATE_q  & ( (\cpu|datapath|val_B[5]~7_combout  & 
// (\cpu|datapath|A [5] & \cpu|datapath|alu|Mux0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|val_B[5]~7_combout ),
	.datac(!\cpu|datapath|A [5]),
	.datad(!\cpu|datapath|alu|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux10~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux10~0 .lut_mask = 64'h00030003CCCFCCCF;
defparam \cpu|datapath|alu|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N22
dffeas \cpu|datapath|C[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[5]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[5] .is_wysiwyg = "true";
defparam \cpu|datapath|C[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N14
dffeas \cpu|data_addr_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|C [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|state.ldr3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_reg[5] .is_wysiwyg = "true";
defparam \cpu|data_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N12
cyclonev_lcell_comb \cpu|ram_addr[5]~5 (
// Equation(s):
// \cpu|ram_addr[5]~5_combout  = ( \cpu|program_counter [5] & ( (!\cpu|controller|state.ldr4~q ) # (\cpu|data_addr_reg [5]) ) ) # ( !\cpu|program_counter [5] & ( (\cpu|controller|state.ldr4~q  & \cpu|data_addr_reg [5]) ) )

	.dataa(gnd),
	.datab(!\cpu|controller|state.ldr4~q ),
	.datac(gnd),
	.datad(!\cpu|data_addr_reg [5]),
	.datae(gnd),
	.dataf(!\cpu|program_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[5]~5 .extended_lut = "off";
defparam \cpu|ram_addr[5]~5 .lut_mask = 64'h00330033CCFFCCFF;
defparam \cpu|ram_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N8
dffeas \cpu|instr_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[14] .is_wysiwyg = "true";
defparam \cpu|instr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N43
dffeas \cpu|instr_reg[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[15]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|instr_reg[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N36
cyclonev_lcell_comb \cpu|controller|state~41 (
// Equation(s):
// \cpu|controller|state~41_combout  = ( !\cpu|instr_reg [13] & ( (\cpu|instr_reg [14] & \cpu|instr_reg[15]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\cpu|instr_reg [14]),
	.datac(gnd),
	.datad(!\cpu|instr_reg[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|instr_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~41 .extended_lut = "off";
defparam \cpu|controller|state~41 .lut_mask = 64'h0033003300000000;
defparam \cpu|controller|state~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N57
cyclonev_lcell_comb \cpu|controller|state~42 (
// Equation(s):
// \cpu|controller|state~42_combout  = ( \cpu|controller|state.fd~q  & ( (\cpu|instr_reg [12] & (\rst_n~input_o  & (!\cpu|instr_reg[11]~DUPLICATE_q  & \cpu|controller|state~41_combout ))) ) )

	.dataa(!\cpu|instr_reg [12]),
	.datab(!\rst_n~input_o ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|controller|state~41_combout ),
	.datae(gnd),
	.dataf(!\cpu|controller|state.fd~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~42 .extended_lut = "off";
defparam \cpu|controller|state~42 .lut_mask = 64'h0000000000100010;
defparam \cpu|controller|state~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N59
dffeas \cpu|controller|state.mov1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.mov1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.mov1 .is_wysiwyg = "true";
defparam \cpu|controller|state.mov1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N9
cyclonev_lcell_comb \cpu|datapath|alu|Mux11~0 (
// Equation(s):
// \cpu|datapath|alu|Mux11~0_combout  = ( \cpu|datapath|val_B[4]~6_combout  & ( \cpu|datapath|alu|Mux0~0_combout  & ( \cpu|datapath|A [4] ) ) ) # ( !\cpu|datapath|val_B[4]~6_combout  & ( \cpu|datapath|alu|Mux0~0_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  ) 
// ) ) # ( !\cpu|datapath|val_B[4]~6_combout  & ( !\cpu|datapath|alu|Mux0~0_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|A [4]),
	.datae(!\cpu|datapath|val_B[4]~6_combout ),
	.dataf(!\cpu|datapath|alu|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux11~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux11~0 .lut_mask = 64'h55550000555500FF;
defparam \cpu|datapath|alu|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N28
dffeas \cpu|datapath|C[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[4]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|datapath|C[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N3
cyclonev_lcell_comb \cpu|datapath|Mux11~0 (
// Equation(s):
// \cpu|datapath|Mux11~0_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a4  & ( ((!\cpu|controller|state.mov1~q  & ((\cpu|datapath|C[4]~DUPLICATE_q ))) # (\cpu|controller|state.mov1~q  & (\cpu|instr_reg [4]))) # (\cpu|controller|state.ldr5~q ) ) ) # ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a4  & ( (!\cpu|controller|state.ldr5~q  & ((!\cpu|controller|state.mov1~q  & ((\cpu|datapath|C[4]~DUPLICATE_q ))) # (\cpu|controller|state.mov1~q  & (\cpu|instr_reg [4])))) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(!\cpu|controller|state.mov1~q ),
	.datac(!\cpu|instr_reg [4]),
	.datad(!\cpu|datapath|C[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux11~0 .extended_lut = "off";
defparam \cpu|datapath|Mux11~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \cpu|datapath|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N18
cyclonev_lcell_comb \cpu|datapath|regfile|m~84feeder (
// Equation(s):
// \cpu|datapath|regfile|m~84feeder_combout  = ( \cpu|datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~84feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~84feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~84feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~84feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N19
dffeas \cpu|datapath|regfile|m~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~84 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N54
cyclonev_lcell_comb \cpu|datapath|regfile|m~116feeder (
// Equation(s):
// \cpu|datapath|regfile|m~116feeder_combout  = ( \cpu|datapath|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~116feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N56
dffeas \cpu|datapath|regfile|m~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~116 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N38
dffeas \cpu|datapath|regfile|m~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~100 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N28
dffeas \cpu|datapath|regfile|m~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~20 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N44
dffeas \cpu|datapath|regfile|m~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~52 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N4
dffeas \cpu|datapath|regfile|m~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~36 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N48
cyclonev_lcell_comb \cpu|datapath|regfile|m~4feeder (
// Equation(s):
// \cpu|datapath|regfile|m~4feeder_combout  = \cpu|datapath|Mux11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~4feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~4feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|datapath|regfile|m~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N50
dffeas \cpu|datapath|regfile|m~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~4 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N42
cyclonev_lcell_comb \cpu|datapath|regfile|m~208 (
// Equation(s):
// \cpu|datapath|regfile|m~208_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~4_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~20_q )))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux5~0_combout  & (((\cpu|datapath|regfile|m~36_q  & !\cpu|idecoder|Mux3~3_combout )))) # (\cpu|idecoder|Mux5~0_combout  & (((\cpu|idecoder|Mux3~3_combout )) # 
// (\cpu|datapath|regfile|m~52_q )))) ) )

	.dataa(!\cpu|datapath|regfile|m~20_q ),
	.datab(!\cpu|datapath|regfile|m~52_q ),
	.datac(!\cpu|datapath|regfile|m~36_q ),
	.datad(!\cpu|idecoder|Mux5~0_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux3~3_combout ),
	.datag(!\cpu|datapath|regfile|m~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~208 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~208 .lut_mask = 64'h0F550F3300FF00FF;
defparam \cpu|datapath|regfile|m~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N44
dffeas \cpu|datapath|regfile|m~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~68 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N3
cyclonev_lcell_comb \cpu|datapath|regfile|m~144 (
// Equation(s):
// \cpu|datapath|regfile|m~144_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux3~3_combout  & (((\cpu|datapath|regfile|m~208_combout )))) # (\cpu|idecoder|Mux3~3_combout  & ((!\cpu|datapath|regfile|m~208_combout  & 
// ((\cpu|datapath|regfile|m~68_q ))) # (\cpu|datapath|regfile|m~208_combout  & (\cpu|datapath|regfile|m~84_q ))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux3~3_combout  & (((\cpu|datapath|regfile|m~208_combout )))) # 
// (\cpu|idecoder|Mux3~3_combout  & ((!\cpu|datapath|regfile|m~208_combout  & ((\cpu|datapath|regfile|m~100_q ))) # (\cpu|datapath|regfile|m~208_combout  & (\cpu|datapath|regfile|m~116_q ))))) ) )

	.dataa(!\cpu|datapath|regfile|m~84_q ),
	.datab(!\cpu|datapath|regfile|m~116_q ),
	.datac(!\cpu|datapath|regfile|m~100_q ),
	.datad(!\cpu|idecoder|Mux3~3_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|datapath|regfile|m~208_combout ),
	.datag(!\cpu|datapath|regfile|m~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~144 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~144 .lut_mask = 64'h000F000FFF55FF33;
defparam \cpu|datapath|regfile|m~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N7
dffeas \cpu|datapath|A[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|regfile|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[4] .is_wysiwyg = "true";
defparam \cpu|datapath|A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N27
cyclonev_lcell_comb \cpu|datapath|C[4]~feeder (
// Equation(s):
// \cpu|datapath|C[4]~feeder_combout  = ( \cpu|datapath|alu|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[4]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|C[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N29
dffeas \cpu|datapath|C[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[4]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[4] .is_wysiwyg = "true";
defparam \cpu|datapath|C[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N2
dffeas \cpu|data_addr_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|C [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|state.ldr3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_reg[4] .is_wysiwyg = "true";
defparam \cpu|data_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N0
cyclonev_lcell_comb \cpu|ram_addr[4]~4 (
// Equation(s):
// \cpu|ram_addr[4]~4_combout  = ( \cpu|program_counter [4] & ( (!\cpu|controller|state.ldr4~q ) # (\cpu|data_addr_reg [4]) ) ) # ( !\cpu|program_counter [4] & ( (\cpu|controller|state.ldr4~q  & \cpu|data_addr_reg [4]) ) )

	.dataa(gnd),
	.datab(!\cpu|controller|state.ldr4~q ),
	.datac(gnd),
	.datad(!\cpu|data_addr_reg [4]),
	.datae(gnd),
	.dataf(!\cpu|program_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[4]~4 .extended_lut = "off";
defparam \cpu|ram_addr[4]~4 .lut_mask = 64'h00330033CCFFCCFF;
defparam \cpu|ram_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N50
dffeas \cpu|instr_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a3 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[3] .is_wysiwyg = "true";
defparam \cpu|instr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N3
cyclonev_lcell_comb \cpu|datapath|Mux12~0 (
// Equation(s):
// \cpu|datapath|Mux12~0_combout  = ( \cpu|controller|state.mov1~q  & ( \ram|m_rtl_0|auto_generated|ram_block1a3  & ( (\cpu|instr_reg [3]) # (\cpu|controller|state.ldr5~q ) ) ) ) # ( !\cpu|controller|state.mov1~q  & ( \ram|m_rtl_0|auto_generated|ram_block1a3 
//  & ( (\cpu|datapath|C [3]) # (\cpu|controller|state.ldr5~q ) ) ) ) # ( \cpu|controller|state.mov1~q  & ( !\ram|m_rtl_0|auto_generated|ram_block1a3  & ( (!\cpu|controller|state.ldr5~q  & \cpu|instr_reg [3]) ) ) ) # ( !\cpu|controller|state.mov1~q  & ( 
// !\ram|m_rtl_0|auto_generated|ram_block1a3  & ( (!\cpu|controller|state.ldr5~q  & \cpu|datapath|C [3]) ) ) )

	.dataa(!\cpu|controller|state.ldr5~q ),
	.datab(gnd),
	.datac(!\cpu|datapath|C [3]),
	.datad(!\cpu|instr_reg [3]),
	.datae(!\cpu|controller|state.mov1~q ),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Mux12~0 .extended_lut = "off";
defparam \cpu|datapath|Mux12~0 .lut_mask = 64'h0A0A00AA5F5F55FF;
defparam \cpu|datapath|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \cpu|datapath|regfile|m~115feeder (
// Equation(s):
// \cpu|datapath|regfile|m~115feeder_combout  = ( \cpu|datapath|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~115feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~115feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~115feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~115feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N13
dffeas \cpu|datapath|regfile|m~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~115 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N48
cyclonev_lcell_comb \cpu|datapath|regfile|m~83feeder (
// Equation(s):
// \cpu|datapath|regfile|m~83feeder_combout  = ( \cpu|datapath|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~83feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N50
dffeas \cpu|datapath|regfile|m~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~83 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N23
dffeas \cpu|datapath|regfile|m~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~99 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N9
cyclonev_lcell_comb \cpu|datapath|regfile|m~19feeder (
// Equation(s):
// \cpu|datapath|regfile|m~19feeder_combout  = ( \cpu|datapath|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~19feeder .extended_lut = "off";
defparam \cpu|datapath|regfile|m~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|regfile|m~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N10
dffeas \cpu|datapath|regfile|m~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|regfile|m~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~19 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N14
dffeas \cpu|datapath|regfile|m~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~51 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N4
dffeas \cpu|datapath|regfile|m~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|datapath|regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~35 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N34
dffeas \cpu|datapath|regfile|m~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~3 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N12
cyclonev_lcell_comb \cpu|datapath|regfile|m~204 (
// Equation(s):
// \cpu|datapath|regfile|m~204_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux3~3_combout  & ((!\cpu|idecoder|Mux5~0_combout  & ((\cpu|datapath|regfile|m~3_q ))) # (\cpu|idecoder|Mux5~0_combout  & (\cpu|datapath|regfile|m~19_q )))) # 
// (\cpu|idecoder|Mux3~3_combout  & (((\cpu|idecoder|Mux5~0_combout ))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux3~3_combout  & ((!\cpu|idecoder|Mux5~0_combout  & ((\cpu|datapath|regfile|m~35_q ))) # (\cpu|idecoder|Mux5~0_combout  & 
// (\cpu|datapath|regfile|m~51_q )))) # (\cpu|idecoder|Mux3~3_combout  & (((\cpu|idecoder|Mux5~0_combout ))))) ) )

	.dataa(!\cpu|datapath|regfile|m~19_q ),
	.datab(!\cpu|datapath|regfile|m~51_q ),
	.datac(!\cpu|datapath|regfile|m~35_q ),
	.datad(!\cpu|idecoder|Mux3~3_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|idecoder|Mux5~0_combout ),
	.datag(!\cpu|datapath|regfile|m~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~204 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~204 .lut_mask = 64'h0F000F0055FF33FF;
defparam \cpu|datapath|regfile|m~204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N22
dffeas \cpu|datapath|regfile|m~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|datapath|regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|regfile|m~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|regfile|m~67 .is_wysiwyg = "true";
defparam \cpu|datapath|regfile|m~67 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N0
cyclonev_lcell_comb \cpu|datapath|regfile|m~140 (
// Equation(s):
// \cpu|datapath|regfile|m~140_combout  = ( !\cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux3~3_combout  & (((\cpu|datapath|regfile|m~204_combout )))) # (\cpu|idecoder|Mux3~3_combout  & ((!\cpu|datapath|regfile|m~204_combout  & 
// ((\cpu|datapath|regfile|m~67_q ))) # (\cpu|datapath|regfile|m~204_combout  & (\cpu|datapath|regfile|m~83_q ))))) ) ) # ( \cpu|idecoder|Mux4~0_combout  & ( ((!\cpu|idecoder|Mux3~3_combout  & (((\cpu|datapath|regfile|m~204_combout )))) # 
// (\cpu|idecoder|Mux3~3_combout  & ((!\cpu|datapath|regfile|m~204_combout  & ((\cpu|datapath|regfile|m~99_q ))) # (\cpu|datapath|regfile|m~204_combout  & (\cpu|datapath|regfile|m~115_q ))))) ) )

	.dataa(!\cpu|datapath|regfile|m~115_q ),
	.datab(!\cpu|datapath|regfile|m~83_q ),
	.datac(!\cpu|datapath|regfile|m~99_q ),
	.datad(!\cpu|idecoder|Mux3~3_combout ),
	.datae(!\cpu|idecoder|Mux4~0_combout ),
	.dataf(!\cpu|datapath|regfile|m~204_combout ),
	.datag(!\cpu|datapath|regfile|m~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|regfile|m~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|regfile|m~140 .extended_lut = "on";
defparam \cpu|datapath|regfile|m~140 .lut_mask = 64'h000F000FFF33FF55;
defparam \cpu|datapath|regfile|m~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N7
dffeas \cpu|datapath|A[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|regfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|idecoder|Mux3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|A[3] .is_wysiwyg = "true";
defparam \cpu|datapath|A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N18
cyclonev_lcell_comb \cpu|datapath|C[3]~feeder (
// Equation(s):
// \cpu|datapath|C[3]~feeder_combout  = \cpu|datapath|alu|Add0~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|alu|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[3]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|datapath|C[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N33
cyclonev_lcell_comb \cpu|datapath|alu|Mux12~0 (
// Equation(s):
// \cpu|datapath|alu|Mux12~0_combout  = ( \cpu|datapath|A [3] & ( \cpu|datapath|val_B[3]~5_combout  & ( \cpu|datapath|alu|Mux0~0_combout  ) ) ) # ( \cpu|datapath|A [3] & ( !\cpu|datapath|val_B[3]~5_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  ) ) ) # ( 
// !\cpu|datapath|A [3] & ( !\cpu|datapath|val_B[3]~5_combout  & ( \cpu|instr_reg[11]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|datapath|alu|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|A [3]),
	.dataf(!\cpu|datapath|val_B[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux12~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux12~0 .lut_mask = 64'h5555555500000F0F;
defparam \cpu|datapath|alu|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N20
dffeas \cpu|datapath|C[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[3]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[3] .is_wysiwyg = "true";
defparam \cpu|datapath|C[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N29
dffeas \cpu|data_addr_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|C [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|state.ldr3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_reg[3] .is_wysiwyg = "true";
defparam \cpu|data_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N27
cyclonev_lcell_comb \cpu|ram_addr[3]~3 (
// Equation(s):
// \cpu|ram_addr[3]~3_combout  = (!\cpu|controller|state.ldr4~q  & (\cpu|program_counter [3])) # (\cpu|controller|state.ldr4~q  & ((\cpu|data_addr_reg [3])))

	.dataa(gnd),
	.datab(!\cpu|controller|state.ldr4~q ),
	.datac(!\cpu|program_counter [3]),
	.datad(!\cpu|data_addr_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[3]~3 .extended_lut = "off";
defparam \cpu|ram_addr[3]~3 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \cpu|ram_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N44
dffeas \cpu|instr_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[15] .is_wysiwyg = "true";
defparam \cpu|instr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N54
cyclonev_lcell_comb \cpu|controller|Selector0~1 (
// Equation(s):
// \cpu|controller|Selector0~1_combout  = ( \cpu|instr_reg [14] & ( (!\cpu|instr_reg [13] & (((!\cpu|instr_reg[11]~DUPLICATE_q  & \cpu|instr_reg [15])))) # (\cpu|instr_reg [13] & (((!\cpu|instr_reg [12] & !\cpu|instr_reg[11]~DUPLICATE_q )) # (\cpu|instr_reg 
// [15]))) ) ) # ( !\cpu|instr_reg [14] & ( (\cpu|instr_reg [13] & \cpu|instr_reg [15]) ) )

	.dataa(!\cpu|instr_reg [12]),
	.datab(!\cpu|instr_reg [13]),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|instr_reg [15]),
	.datae(gnd),
	.dataf(!\cpu|instr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|Selector0~1 .extended_lut = "off";
defparam \cpu|controller|Selector0~1 .lut_mask = 64'h0033003320F320F3;
defparam \cpu|controller|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N27
cyclonev_lcell_comb \cpu|controller|Selector0~2 (
// Equation(s):
// \cpu|controller|Selector0~2_combout  = ( \cpu|controller|state.stall2~q  ) # ( !\cpu|controller|state.stall2~q  & ( ((!\cpu|controller|Selector0~0_combout ) # ((!\cpu|controller|Selector0~1_combout  & \cpu|controller|state.fd~q ))) # 
// (\cpu|controller|state.cmp3~q ) ) )

	.dataa(!\cpu|controller|state.cmp3~q ),
	.datab(!\cpu|controller|Selector0~0_combout ),
	.datac(!\cpu|controller|Selector0~1_combout ),
	.datad(!\cpu|controller|state.fd~q ),
	.datae(gnd),
	.dataf(!\cpu|controller|state.stall2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|Selector0~2 .extended_lut = "off";
defparam \cpu|controller|Selector0~2 .lut_mask = 64'hDDFDDDFDFFFFFFFF;
defparam \cpu|controller|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N29
dffeas \cpu|controller|state.fd (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.fd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.fd .is_wysiwyg = "true";
defparam \cpu|controller|state.fd .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N3
cyclonev_lcell_comb \cpu|controller|state~54 (
// Equation(s):
// \cpu|controller|state~54_combout  = ( \cpu|controller|state.fd~q  & ( \cpu|controller|Equal1~0_combout  & ( (!\cpu|instr_reg [12] & (\rst_n~input_o  & \cpu|instr_reg[11]~DUPLICATE_q )) ) ) )

	.dataa(!\cpu|instr_reg [12]),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datae(!\cpu|controller|state.fd~q ),
	.dataf(!\cpu|controller|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~54 .extended_lut = "off";
defparam \cpu|controller|state~54 .lut_mask = 64'h000000000000000A;
defparam \cpu|controller|state~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N5
dffeas \cpu|controller|state.cmp1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.cmp1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.cmp1 .is_wysiwyg = "true";
defparam \cpu|controller|state.cmp1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N30
cyclonev_lcell_comb \cpu|idecoder|Mux3~0 (
// Equation(s):
// \cpu|idecoder|Mux3~0_combout  = ( \cpu|controller|state.and1~q  & ( \cpu|controller|state.add1~q  ) ) # ( !\cpu|controller|state.and1~q  & ( \cpu|controller|state.add1~q  ) ) # ( \cpu|controller|state.and1~q  & ( !\cpu|controller|state.add1~q  ) ) # ( 
// !\cpu|controller|state.and1~q  & ( !\cpu|controller|state.add1~q  & ( (\cpu|controller|state.cmp1~q ) # (\cpu|controller|state.ldr1~q ) ) ) )

	.dataa(!\cpu|controller|state.ldr1~q ),
	.datab(gnd),
	.datac(!\cpu|controller|state.cmp1~q ),
	.datad(gnd),
	.datae(!\cpu|controller|state.and1~q ),
	.dataf(!\cpu|controller|state.add1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|idecoder|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|idecoder|Mux3~0 .extended_lut = "off";
defparam \cpu|idecoder|Mux3~0 .lut_mask = 64'h5F5FFFFFFFFFFFFF;
defparam \cpu|idecoder|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N51
cyclonev_lcell_comb \cpu|controller|load_pc~0 (
// Equation(s):
// \cpu|controller|load_pc~0_combout  = (((\cpu|controller|state~35_combout ) # (\cpu|idecoder|Mux3~0_combout )) # (\cpu|controller|state.mvn1~q )) # (\cpu|controller|state.mov_1~q )

	.dataa(!\cpu|controller|state.mov_1~q ),
	.datab(!\cpu|controller|state.mvn1~q ),
	.datac(!\cpu|idecoder|Mux3~0_combout ),
	.datad(!\cpu|controller|state~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|load_pc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|load_pc~0 .extended_lut = "off";
defparam \cpu|controller|load_pc~0 .lut_mask = 64'h7FFF7FFF7FFF7FFF;
defparam \cpu|controller|load_pc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N31
dffeas \cpu|program_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~1_sumout ),
	.asdata(\start_pc[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|controller|state.fdr~q ),
	.ena(\cpu|controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|program_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|program_counter[0] .is_wysiwyg = "true";
defparam \cpu|program_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N33
cyclonev_lcell_comb \cpu|Add0~5 (
// Equation(s):
// \cpu|Add0~5_sumout  = SUM(( \cpu|program_counter [1] ) + ( GND ) + ( \cpu|Add0~2  ))
// \cpu|Add0~6  = CARRY(( \cpu|program_counter [1] ) + ( GND ) + ( \cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|program_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~5_sumout ),
	.cout(\cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~5 .extended_lut = "off";
defparam \cpu|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \start_pc[1]~input (
	.i(start_pc[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[1]~input_o ));
// synopsys translate_off
defparam \start_pc[1]~input .bus_hold = "false";
defparam \start_pc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y2_N35
dffeas \cpu|program_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~5_sumout ),
	.asdata(\start_pc[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|controller|state.fdr~q ),
	.ena(\cpu|controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|program_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|program_counter[1] .is_wysiwyg = "true";
defparam \cpu|program_counter[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \start_pc[2]~input (
	.i(start_pc[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start_pc[2]~input_o ));
// synopsys translate_off
defparam \start_pc[2]~input .bus_hold = "false";
defparam \start_pc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y2_N38
dffeas \cpu|program_counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|Add0~9_sumout ),
	.asdata(\start_pc[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cpu|controller|state.fdr~q ),
	.ena(\cpu|controller|load_pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|program_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|program_counter[2] .is_wysiwyg = "true";
defparam \cpu|program_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N20
dffeas \cpu|data_addr_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|C [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|state.ldr3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_reg[2] .is_wysiwyg = "true";
defparam \cpu|data_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N18
cyclonev_lcell_comb \cpu|ram_addr[2]~2 (
// Equation(s):
// \cpu|ram_addr[2]~2_combout  = (!\cpu|controller|state.ldr4~q  & (\cpu|program_counter [2])) # (\cpu|controller|state.ldr4~q  & ((\cpu|data_addr_reg [2])))

	.dataa(gnd),
	.datab(!\cpu|controller|state.ldr4~q ),
	.datac(!\cpu|program_counter [2]),
	.datad(!\cpu|data_addr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[2]~2 .extended_lut = "off";
defparam \cpu|ram_addr[2]~2 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \cpu|ram_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N48
cyclonev_lcell_comb \cpu|instr_reg[13]~feeder (
// Equation(s):
// \cpu|instr_reg[13]~feeder_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a13  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|instr_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|instr_reg[13]~feeder .extended_lut = "off";
defparam \cpu|instr_reg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|instr_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N50
dffeas \cpu|instr_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|instr_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[13] .is_wysiwyg = "true";
defparam \cpu|instr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N3
cyclonev_lcell_comb \cpu|controller|Equal1~0 (
// Equation(s):
// \cpu|controller|Equal1~0_combout  = (\cpu|instr_reg [13] & (!\cpu|instr_reg [14] & \cpu|instr_reg[15]~DUPLICATE_q ))

	.dataa(!\cpu|instr_reg [13]),
	.datab(gnd),
	.datac(!\cpu|instr_reg [14]),
	.datad(!\cpu|instr_reg[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|Equal1~0 .extended_lut = "off";
defparam \cpu|controller|Equal1~0 .lut_mask = 64'h0050005000500050;
defparam \cpu|controller|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N41
dffeas \cpu|instr_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|instr_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[11] .is_wysiwyg = "true";
defparam \cpu|instr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N12
cyclonev_lcell_comb \cpu|controller|state~59 (
// Equation(s):
// \cpu|controller|state~59_combout  = ( \cpu|controller|state.fd~q  & ( \cpu|instr_reg [11] & ( (\cpu|instr_reg [12] & (\rst_n~input_o  & \cpu|controller|Equal1~0_combout )) ) ) )

	.dataa(!\cpu|instr_reg [12]),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(!\cpu|controller|Equal1~0_combout ),
	.datae(!\cpu|controller|state.fd~q ),
	.dataf(!\cpu|instr_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~59 .extended_lut = "off";
defparam \cpu|controller|state~59 .lut_mask = 64'h0000000000000005;
defparam \cpu|controller|state~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N14
dffeas \cpu|controller|state.mvn1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.mvn1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.mvn1 .is_wysiwyg = "true";
defparam \cpu|controller|state.mvn1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N48
cyclonev_lcell_comb \cpu|controller|state~38 (
// Equation(s):
// \cpu|controller|state~38_combout  = ( \cpu|controller|state.mvn1~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|controller|state.mvn1~q ),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~38 .extended_lut = "off";
defparam \cpu|controller|state~38 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|controller|state~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N50
dffeas \cpu|controller|state.mvn2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.mvn2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.mvn2 .is_wysiwyg = "true";
defparam \cpu|controller|state.mvn2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N54
cyclonev_lcell_comb \cpu|datapath|C[1]~feeder (
// Equation(s):
// \cpu|datapath|C[1]~feeder_combout  = \cpu|datapath|alu|Add0~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|alu|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[1]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|datapath|C[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N57
cyclonev_lcell_comb \cpu|datapath|alu|Mux14~0 (
// Equation(s):
// \cpu|datapath|alu|Mux14~0_combout  = ( \cpu|datapath|A [1] & ( (!\cpu|datapath|val_B[1]~3_combout  & (\cpu|instr_reg[11]~DUPLICATE_q )) # (\cpu|datapath|val_B[1]~3_combout  & ((\cpu|datapath|alu|Mux0~0_combout ))) ) ) # ( !\cpu|datapath|A [1] & ( 
// (!\cpu|datapath|val_B[1]~3_combout  & \cpu|instr_reg[11]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|val_B[1]~3_combout ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|alu|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|datapath|A [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux14~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux14~0 .lut_mask = 64'h0C0C0C0C0C3F0C3F;
defparam \cpu|datapath|alu|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N56
dffeas \cpu|datapath|C[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[1]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[1] .is_wysiwyg = "true";
defparam \cpu|datapath|C[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N5
dffeas \cpu|data_addr_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|C [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|state.ldr3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_reg[1] .is_wysiwyg = "true";
defparam \cpu|data_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N3
cyclonev_lcell_comb \cpu|ram_addr[1]~1 (
// Equation(s):
// \cpu|ram_addr[1]~1_combout  = ( \cpu|program_counter [1] & ( (!\cpu|controller|state.ldr4~q ) # (\cpu|data_addr_reg [1]) ) ) # ( !\cpu|program_counter [1] & ( (\cpu|controller|state.ldr4~q  & \cpu|data_addr_reg [1]) ) )

	.dataa(gnd),
	.datab(!\cpu|controller|state.ldr4~q ),
	.datac(gnd),
	.datad(!\cpu|data_addr_reg [1]),
	.datae(gnd),
	.dataf(!\cpu|program_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[1]~1 .extended_lut = "off";
defparam \cpu|ram_addr[1]~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \cpu|ram_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N39
cyclonev_lcell_comb \cpu|instr_reg[11]~feeder (
// Equation(s):
// \cpu|instr_reg[11]~feeder_combout  = ( \ram|m_rtl_0|auto_generated|ram_block1a11  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|m_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|instr_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|instr_reg[11]~feeder .extended_lut = "off";
defparam \cpu|instr_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|instr_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N40
dffeas \cpu|instr_reg[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|instr_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[11]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|instr_reg[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N48
cyclonev_lcell_comb \cpu|controller|state~50 (
// Equation(s):
// \cpu|controller|state~50_combout  = ( \cpu|instr_reg [14] & ( (\cpu|instr_reg [13] & !\cpu|instr_reg[15]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\cpu|instr_reg [13]),
	.datac(!\cpu|instr_reg[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|instr_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~50 .extended_lut = "off";
defparam \cpu|controller|state~50 .lut_mask = 64'h0000000030303030;
defparam \cpu|controller|state~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N18
cyclonev_lcell_comb \cpu|controller|state~51 (
// Equation(s):
// \cpu|controller|state~51_combout  = ( \cpu|controller|state~50_combout  & ( (\rst_n~input_o  & (!\cpu|instr_reg [12] & (!\cpu|instr_reg[11]~DUPLICATE_q  & \cpu|controller|state.fd~q ))) ) )

	.dataa(!\rst_n~input_o ),
	.datab(!\cpu|instr_reg [12]),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|controller|state.fd~q ),
	.datae(gnd),
	.dataf(!\cpu|controller|state~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~51 .extended_lut = "off";
defparam \cpu|controller|state~51 .lut_mask = 64'h0000000000400040;
defparam \cpu|controller|state~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N20
dffeas \cpu|controller|state.ldr1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.ldr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.ldr1 .is_wysiwyg = "true";
defparam \cpu|controller|state.ldr1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N3
cyclonev_lcell_comb \cpu|controller|state~36 (
// Equation(s):
// \cpu|controller|state~36_combout  = ( \cpu|controller|state.ldr1~q  & ( \rst_n~input_o  ) )

	.dataa(!\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|controller|state.ldr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~36 .extended_lut = "off";
defparam \cpu|controller|state~36 .lut_mask = 64'h0000000055555555;
defparam \cpu|controller|state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N59
dffeas \cpu|controller|state.ldr2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|controller|state~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.ldr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.ldr2 .is_wysiwyg = "true";
defparam \cpu|controller|state.ldr2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N57
cyclonev_lcell_comb \cpu|controller|state~61 (
// Equation(s):
// \cpu|controller|state~61_combout  = ( \cpu|controller|state.ldr2~q  & ( \rst_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|controller|state.ldr2~q ),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~61 .extended_lut = "off";
defparam \cpu|controller|state~61 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|controller|state~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N59
dffeas \cpu|controller|state.ldr3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.ldr3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.ldr3 .is_wysiwyg = "true";
defparam \cpu|controller|state.ldr3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N9
cyclonev_lcell_comb \cpu|controller|state~60 (
// Equation(s):
// \cpu|controller|state~60_combout  = ( \rst_n~input_o  & ( \cpu|controller|state.ldr3~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|controller|state.ldr3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~60 .extended_lut = "off";
defparam \cpu|controller|state~60 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|controller|state~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N11
dffeas \cpu|controller|state.ldr4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.ldr4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.ldr4 .is_wysiwyg = "true";
defparam \cpu|controller|state.ldr4 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N26
dffeas \cpu|data_addr_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|C [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|state.ldr3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|data_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|data_addr_reg[0] .is_wysiwyg = "true";
defparam \cpu|data_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N24
cyclonev_lcell_comb \cpu|ram_addr[0]~0 (
// Equation(s):
// \cpu|ram_addr[0]~0_combout  = (!\cpu|controller|state.ldr4~q  & (\cpu|program_counter [0])) # (\cpu|controller|state.ldr4~q  & ((\cpu|data_addr_reg [0])))

	.dataa(gnd),
	.datab(!\cpu|controller|state.ldr4~q ),
	.datac(!\cpu|program_counter [0]),
	.datad(!\cpu|data_addr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|ram_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|ram_addr[0]~0 .extended_lut = "off";
defparam \cpu|ram_addr[0]~0 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \cpu|ram_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N41
dffeas \cpu|instr_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ram|m_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|instr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|instr_reg[12] .is_wysiwyg = "true";
defparam \cpu|instr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N33
cyclonev_lcell_comb \cpu|controller|state~58 (
// Equation(s):
// \cpu|controller|state~58_combout  = ( \cpu|controller|state.fd~q  & ( !\cpu|instr_reg [11] & ( (!\cpu|instr_reg [12] & (\rst_n~input_o  & \cpu|controller|state~41_combout )) ) ) )

	.dataa(!\cpu|instr_reg [12]),
	.datab(gnd),
	.datac(!\rst_n~input_o ),
	.datad(!\cpu|controller|state~41_combout ),
	.datae(!\cpu|controller|state.fd~q ),
	.dataf(!\cpu|instr_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~58 .extended_lut = "off";
defparam \cpu|controller|state~58 .lut_mask = 64'h0000000A00000000;
defparam \cpu|controller|state~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N35
dffeas \cpu|controller|state.mov_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.mov_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.mov_1 .is_wysiwyg = "true";
defparam \cpu|controller|state.mov_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N30
cyclonev_lcell_comb \cpu|controller|state~37 (
// Equation(s):
// \cpu|controller|state~37_combout  = ( \rst_n~input_o  & ( \cpu|controller|state.mov_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|controller|state.mov_1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|controller|state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|controller|state~37 .extended_lut = "off";
defparam \cpu|controller|state~37 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|controller|state~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N32
dffeas \cpu|controller|state.mov_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|controller|state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|controller|state.mov_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|controller|state.mov_2 .is_wysiwyg = "true";
defparam \cpu|controller|state.mov_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N51
cyclonev_lcell_comb \cpu|datapath|C[0]~feeder (
// Equation(s):
// \cpu|datapath|C[0]~feeder_combout  = ( \cpu|datapath|alu|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|C[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|C[0]~feeder .extended_lut = "off";
defparam \cpu|datapath|C[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|datapath|C[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N0
cyclonev_lcell_comb \cpu|datapath|alu|Mux15~0 (
// Equation(s):
// \cpu|datapath|alu|Mux15~0_combout  = ( \cpu|datapath|alu|Mux0~0_combout  & ( (!\cpu|datapath|val_B[0]~0_combout  & (\cpu|instr_reg[11]~DUPLICATE_q )) # (\cpu|datapath|val_B[0]~0_combout  & ((\cpu|datapath|A [0]))) ) ) # ( !\cpu|datapath|alu|Mux0~0_combout 
//  & ( (!\cpu|datapath|val_B[0]~0_combout  & \cpu|instr_reg[11]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|val_B[0]~0_combout ),
	.datac(!\cpu|instr_reg[11]~DUPLICATE_q ),
	.datad(!\cpu|datapath|A [0]),
	.datae(gnd),
	.dataf(!\cpu|datapath|alu|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|alu|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|alu|Mux15~0 .extended_lut = "off";
defparam \cpu|datapath|alu|Mux15~0 .lut_mask = 64'h0C0C0C0C0C3F0C3F;
defparam \cpu|datapath|alu|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N52
dffeas \cpu|datapath|C[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cpu|datapath|C[0]~feeder_combout ),
	.asdata(\cpu|datapath|alu|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|instr_reg [12]),
	.ena(\cpu|controller|en_C~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|C [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|C[0] .is_wysiwyg = "true";
defparam \cpu|datapath|C[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y16_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
