m255
K3
13
Z0 cModel Technology
Z1 dC:\Program Files\Modeltech_6.3f\win32
T_opt
Z2 VFSb^2Xi[C3;_PZT`B8]TE1
Z3 04 14 20 work viterbidecoder viterbidecoder_behav 0
Z4 =12-0023c302ec35-4d34dd88-374-2c8
Z5 o-quiet -auto_acc_if_foreign -work work
Z6 tExplicit 1
Z7 OE;O;6.3f;37
T_opt1
Z8 Vj[WK=hlTFbX;QVmh_B3gd0
Z9 04 9 15 work testbench testbench_behav 0
Z10 =26-0023c302ec35-4d361db7-30d-12b0
R5
R6
R7
T_opt2
Z11 VfI44jCLN4[SY;dG>Pe<=b0
Z12 04 8 14 work cencoder cencoder_behav 0
Z13 =6-0023c302ec35-4cf95817-142-8b0
R5
R6
R7
Ecencoder
Z14 w1295391602
Z15 DPx4 ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
Z16 dC:\Users\Walid\Desktop\VHDL
Z17 8C:/Users/Walid/Desktop/VHDL/ConvolutionalEncoder.vhd
Z18 FC:/Users/Walid/Desktop/VHDL/ConvolutionalEncoder.vhd
l0
L29
Z19 VV@63]GgEQ`i>RdW;zJ0iF0
Z20 OE;C;6.3f;37
32
Z21 o-work work -2002 -explicit
R6
Acencoder_behav
Z22 DEx32 C:\Users\Walid\Desktop\VHDL\work 9 dflipflop 0 22 L7Y6W<L>zT57>nU;MI:f]2
Z23 DPx22 C:\Modeltech_6.3f\ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
Z24 DEx32 C:\Users\Walid\Desktop\VHDL\work 8 cencoder 0 22 V@63]GgEQ`i>RdW;zJ0iF0
32
Z25 Mx1 22 C:\Modeltech_6.3f\ieee 14 std_logic_1164
l44
L36
Z26 VDM^SRN[H3n@ZoQWNXcQ3<2
R20
R21
R6
Edflipflop
R14
R15
R16
R17
R18
l0
L7
Z27 VL7Y6W<L>zT57>nU;MI:f]2
R20
32
R21
R6
Adff_behav
R23
R22
32
R25
l13
L12
Z28 Vg<;DEBbSbKCRjAcdY`f`@0
R20
R21
R6
Etestbench
Z29 w1295315530
R23
32
R16
Z30 8C:/Users/Walid/Desktop/VHDL/TestBench.vhd
Z31 FC:/Users/Walid/Desktop/VHDL/TestBench.vhd
l0
L8
Z32 VFc8BEKY7TOm9KS@Kl@:=]3
R20
R21
R6
Atestbench_behav
Z33 DEx32 C:\Users\Walid\Desktop\VHDL\work 14 viterbidecoder 0 22 4Qo1[bJ^62e?MbaY@`F`H3
R24
R23
Z34 DEx32 C:\Users\Walid\Desktop\VHDL\work 9 testbench 0 22 Fc8BEKY7TOm9KS@Kl@:=]3
32
R25
l34
L15
Z35 VG`7N2oJZzkJg8?OJ[T2]R2
R20
R21
R6
Eviterbidecoder
Z36 w1295392135
Z37 DPx22 C:\Modeltech_6.3f\ieee 11 numeric_std 0 22 =NSdli^?T5OD8;4F<blj<3
Z38 DPx22 C:\Modeltech_6.3f\ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
Z39 DPx22 C:\Modeltech_6.3f\ieee 16 std_logic_signed 0 22 <9<Kcl:S52:oW`F]FQhb20
R23
32
R16
Z40 8C:/Users/Walid/Desktop/VHDL/ViterbiDecoder.vhd
Z41 FC:/Users/Walid/Desktop/VHDL/ViterbiDecoder.vhd
l0
L9
Z42 V4Qo1[bJ^62e?MbaY@`F`H3
R20
R21
R6
Aviterbidecoder_behav
R37
R38
R39
R23
R33
32
Z43 Mx4 22 C:\Modeltech_6.3f\ieee 14 std_logic_1164
Z44 Mx3 22 C:\Modeltech_6.3f\ieee 16 std_logic_signed
Z45 Mx2 22 C:\Modeltech_6.3f\ieee 15 std_logic_arith
Z46 Mx1 22 C:\Modeltech_6.3f\ieee 11 numeric_std
l84
L15
Z47 V95zg]LFXRF7iL<F`CWn]z0
R20
R21
R6
Exor_ent
Z48 w1291428059
R15
R16
Z49 8C:/Users/Walid/Desktop/VHDL/XOR.vhd
Z50 FC:/Users/Walid/Desktop/VHDL/XOR.vhd
l0
L12
Z51 VaAc35B^QM8Vdm6a=_]H7@0
R20
32
R21
R6
Abehv2
R15
Z52 DEx4 work 7 xor_ent 0 22 aAc35B^QM8Vdm6a=_]H7@0
l37
L36
Z53 V4]I;oJ9WL]4KSHoPV>?392
R20
32
Z54 Mx1 4 ieee 14 std_logic_1164
R21
R6
Abehv1
R15
R52
l22
L21
Z55 Vij9@@bJHS]Kke]cbgEYUA0
R20
32
R54
R21
R6
