From: =?UTF-8?q?Ulrich=20=C3=96lmann?= <u.oelmann@pengutronix.de>
Date: Tue, 17 Nov 2015 10:36:31 +0100
Subject: [PATCH] ARM: dts: Import Skov/AS DOL63x device trees
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Delete trailing whitespaces before importing them.

Signed-off-by: Ulrich Ã–lmann <u.oelmann@pengutronix.de>
---
 arch/arm/boot/dts/imx6dl-cpuA.dts   |  23 ++
 arch/arm/boot/dts/imx6dl-cpuB.dts   |  23 ++
 arch/arm/boot/dts/imx6q-cpuA.dts    |  32 +++
 arch/arm/boot/dts/imx6q-cpuB.dts    |  32 +++
 arch/arm/boot/dts/imx6qdl-cpu.dtsi  | 507 ++++++++++++++++++++++++++++++++++++
 arch/arm/boot/dts/imx6qdl-cpuA.dtsi |  78 ++++++
 arch/arm/boot/dts/imx6qdl-cpuB.dtsi |  95 +++++++
 7 files changed, 790 insertions(+)
 create mode 100644 arch/arm/boot/dts/imx6dl-cpuA.dts
 create mode 100644 arch/arm/boot/dts/imx6dl-cpuB.dts
 create mode 100644 arch/arm/boot/dts/imx6q-cpuA.dts
 create mode 100644 arch/arm/boot/dts/imx6q-cpuB.dts
 create mode 100644 arch/arm/boot/dts/imx6qdl-cpu.dtsi
 create mode 100644 arch/arm/boot/dts/imx6qdl-cpuA.dtsi
 create mode 100644 arch/arm/boot/dts/imx6qdl-cpuB.dtsi

diff --git a/arch/arm/boot/dts/imx6dl-cpuA.dts b/arch/arm/boot/dts/imx6dl-cpuA.dts
new file mode 100644
index 000000000000..a94e68d6fab9
--- /dev/null
+++ b/arch/arm/boot/dts/imx6dl-cpuA.dts
@@ -0,0 +1,23 @@
+/*
+ * Copyright 2014 Rose Technology
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include <dt-bindings/interrupt-controller/irq.h>
+#include "imx6dl.dtsi"
+#include "imx6qdl-cpu.dtsi"
+#include "imx6qdl-cpuA.dtsi"
+
+/ {
+	model = "Freescale i.MX6 SKOV Solo Board";
+	compatible = "fsl,imx6dl", "fsl,imx6dl_cpu";
+};
diff --git a/arch/arm/boot/dts/imx6dl-cpuB.dts b/arch/arm/boot/dts/imx6dl-cpuB.dts
new file mode 100644
index 000000000000..38ea3d5ccd1d
--- /dev/null
+++ b/arch/arm/boot/dts/imx6dl-cpuB.dts
@@ -0,0 +1,23 @@
+/*
+ * Copyright 2014 Rose Technology
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include <dt-bindings/interrupt-controller/irq.h>
+#include "imx6dl.dtsi"
+#include "imx6qdl-cpu.dtsi"
+#include "imx6qdl-cpuB.dtsi"
+
+/ {
+	model = "Freescale i.MX6 SKOV Solo Board";
+	compatible = "fsl,imx6dl", "fsl,imx6dl_cpu";
+};
diff --git a/arch/arm/boot/dts/imx6q-cpuA.dts b/arch/arm/boot/dts/imx6q-cpuA.dts
new file mode 100644
index 000000000000..1d1b94774bd2
--- /dev/null
+++ b/arch/arm/boot/dts/imx6q-cpuA.dts
@@ -0,0 +1,32 @@
+/*
+ * Copyright 2014 Rose Technology
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include <dt-bindings/interrupt-controller/irq.h>
+#include "imx6q.dtsi"
+#include "imx6qdl-cpu.dtsi"
+#include "imx6qdl-cpuA.dtsi"
+
+/ {
+	model = "Freescale i.MX6 SKOV Quad Board";
+	compatible = "fsl,imx6q", "fsl,imx6_cpu";
+};
+
+&sata {
+	status = "disabled";
+};
+
+&hdmi {
+	status = "okay";
+	ddc-i2c-bus = <&i2c2>;
+};
diff --git a/arch/arm/boot/dts/imx6q-cpuB.dts b/arch/arm/boot/dts/imx6q-cpuB.dts
new file mode 100644
index 000000000000..66c81513b527
--- /dev/null
+++ b/arch/arm/boot/dts/imx6q-cpuB.dts
@@ -0,0 +1,32 @@
+/*
+ * Copyright 2014 Rose Technology
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include <dt-bindings/interrupt-controller/irq.h>
+#include "imx6q.dtsi"
+#include "imx6qdl-cpu.dtsi"
+#include "imx6qdl-cpuB.dtsi"
+
+/ {
+	model = "Freescale i.MX6 SKOV Quad Board";
+	compatible = "fsl,imx6q", "fsl,imx6_cpu";
+};
+
+&sata {
+	status = "disabled";
+};
+
+&hdmi {
+	status = "okay";
+	ddc-i2c-bus = <&i2c2>;
+};
diff --git a/arch/arm/boot/dts/imx6qdl-cpu.dtsi b/arch/arm/boot/dts/imx6qdl-cpu.dtsi
new file mode 100644
index 000000000000..e33b23a5f963
--- /dev/null
+++ b/arch/arm/boot/dts/imx6qdl-cpu.dtsi
@@ -0,0 +1,507 @@
+/*
+ * Copyright 2014 Rose Technology.
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+/ {
+	chosen {
+		stdout-path = &uart2;
+	};
+
+	memory {
+		reg = <0x10000000 0x40000000>;
+	};
+
+	aliases {
+		can0 = &can1;
+		can1 = &can2;
+		led0 = &led0;
+		led1 = &led1;
+		led2 = &led2;
+		nand = &gpmi;
+		usb0 = &usbh1;
+		usb1 = &usbotg;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+
+		led0: D1 {
+			label = "D1";
+			gpios = <&gpio1 2 0>;
+			default-state = "on";
+			linux,default-trigger = "heartbeat";
+		};
+
+		led1: D2 {
+			label = "D2";
+			gpios = <&gpio1 0 0>;
+			default-state = "off";
+		};
+
+		led2: D3 {
+                        label = "D3";
+                        gpios = <&gpio1 4 0>;
+                        default-state = "on";
+                };
+	};
+
+	regulators {
+		compatible = "simple-bus";
+
+		reg_5p0v: 5p0v {
+			compatible = "regulator-fixed";
+			regulator-name = "5P0V";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			regulator-always-on;
+		};
+
+		reg_1p8v: 1p8v {
+			compatible = "regulator-fixed";
+			regulator-name = "1P8V";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+			regulator-always-on;
+		};
+
+		reg_2p5v: 2p5v {
+			compatible = "regulator-fixed";
+			regulator-name = "2P5V";
+			regulator-min-microvolt = <2500000>;
+			regulator-max-microvolt = <2500000>;
+			regulator-always-on;
+		};
+
+		reg_3p3v: 3p3v {
+			compatible = "regulator-fixed";
+			regulator-name = "3P3V";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+		};
+
+		reg_vref: vref {
+			compatible = "regulator-fixed";
+			regulator-name = "vref";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+		};
+
+		reg_usb_otg_vbus: usb_otg_vbus {
+			compatible = "regulator-fixed";
+			regulator-name = "usb_otg_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			enable-active-high;
+		};
+
+		reg_usb_h1_vbus: usb_h1_vbus {
+			compatible = "regulator-fixed";
+			regulator-name = "usb_h1_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			enable-active-high;
+		};
+
+		vcc_sdhi3: regulator@0 {
+			compatible = "regulator-fixed";
+			regulator-name = "SDHI3 Vcc";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+		};
+	};
+
+	display@di0 {
+		status = "okay";
+		compatible = "fsl,imx-parallel-display";
+		interface-pix-fmt = "rgb24";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_ipu1_4>;
+
+		port {
+			display0_in: endpoint {
+				remote-endpoint = <&ipu1_di0_disp0>;
+			};
+		};
+
+		display-timings {
+			bits-per-pixel = <24>;
+			native-mode = <&timing0>;
+			timing0: timing0 {
+				panel-name = "LTTD800480070-L2RT";
+				hactive = <800>;
+				vactive = <480>;
+				hback-porch = <85>;
+				hfront-porch = <112>;
+				vback-porch = <29>;
+				vfront-porch = <38>;
+				hsync-len = <3>;
+				vsync-len = <3>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+				clock-frequency = <33000000>;
+				de-active = <1>;
+				pixelclk-active = <0>;
+			};
+
+			timing1: timing1 {
+				panel-name = "LTTD800480070-L6WH-RT";
+				hactive = <800>;
+				vactive = <480>;
+				hback-porch = <43>;
+				hfront-porch = <154>;
+				vback-porch = <20>;
+				vfront-porch = <47>;
+				hsync-len = <3>;
+				vsync-len = <3>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+				clock-frequency = <33000000>;
+				de-active = <1>;
+				pixelclk-active = <0>;
+			};
+		};
+	};
+
+	backlight_lcd {
+		compatible = "pwm-backlight";
+		pwms = <&pwm2 0 20000>;
+		brightness-levels = <0 16 32 48 64 80 96 112 128 144 160 176 192 208 224 240 255>;
+		default-brightness-level = <8>;
+		power-supply = <&reg_3p3v>;
+		status = "okay";
+	};
+
+};
+
+&ipu1_di0_disp0 {
+	remote-endpoint = <&display0_in>;
+};
+
+&ecspi1 {
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio3 24 0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi1_1>;
+	status = "okay";
+
+	flash: m25p80@0 {
+		compatible = "n25q064";
+		spi-max-frequency = <54000000>;
+		reg = <0>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+	};
+};
+
+&ecspi2 {
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio2 26 0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2_1>;
+	status = "okay";
+
+	mcp3x0x@0 {
+		compatible = "mcp3002";
+		reg = <0>;
+		spi-max-frequency = <1000000>;
+	};
+};
+
+&fec {
+	compatible = "fsl,imx6q-fec";
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet_4>;
+	phy-mode = "rmii";
+	phy-reset-gpios = <&gpio1 5 0>;
+	phy-reset-duration = "100";
+	#address-cells = <0>;
+	#size-cells = <1>;
+	fixed-link {
+		speed = <100>;
+		full-duplex;
+	};
+};
+
+&i2c2 {
+	status = "okay";
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_i2c2_2>;
+};
+
+&i2c3 {
+	status = "okay";
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3_2>;
+
+	pcf85063@51 {
+		compatible = "nxp,pcf85063";
+		reg = <0x51>;
+		quartz_load = "12.5pF";
+	};
+};
+
+&gpmi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_gpmi_nand_2>;
+	nand-on-flash-bbt;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	hog {
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D24__GPIO3_IO24		0x80000000	/* spi-nor CS */
+				MX6QDL_PAD_EIM_RW__GPIO2_IO26		0x80000000	/* mcp2003 CS */
+				MX6QDL_PAD_EIM_D20__GPIO3_IO20		0x80000000	/* TSC2046 CS */
+				MX6QDL_PAD_GPIO_5__GPIO1_IO05  		0xb0   		/* ethernet phy reset */
+				MX6QDL_PAD_EIM_D30__GPIO3_IO30 		0xb0   		/* ethernet phy interrupt */
+				MX6QDL_PAD_SD3_DAT5__GPIO7_IO00		0x80000000	/* USDHC3 CD */
+				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01		0x1f0b0		/* USDHC3 WP */
+				MX6QDL_PAD_EIM_D31__GPIO3_IO31		0x13000 	/* CAN RS */
+				MX6QDL_PAD_GPIO_18__SD3_VSELECT 	0x17059		/* SD3 VSelect */
+//				MX6QDL_PAD_SD3_RST__SD3_RESET		0x17059		/* SD3 Reset, always set to high under UBOOT */
+				MX6QDL_PAD_SD3_RST__GPIO7_IO08		0x80000000	/* SD3 Reset, always set to high under UBOOT */
+				MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24       0x13000		/* Enet */
+				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08		0x1b0b0		/* VC0 */
+				MX6QDL_PAD_SD4_DAT1__GPIO2_IO09         0x1b0b0		/* VC1 */
+				MX6QDL_PAD_SD4_DAT2__GPIO2_IO10         0x1b0b0         /* VC2 */
+				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11         0x1b0b0         /* VC3 */
+				MX6QDL_PAD_SD4_DAT4__GPIO2_IO12         0x1b0b0         /* VC4 */
+				MX6QDL_PAD_SD4_DAT5__GPIO2_IO13         0x1b0b0         /* VC5 */
+				MX6QDL_PAD_SD4_DAT6__GPIO2_IO14         0x1b0b0         /* VC6 */
+				MX6QDL_PAD_SD4_DAT7__GPIO2_IO15         0x1b0b0         /* VC7 */
+			>;
+		};
+
+		pinctrl_ecspi1_1: ecspi1grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D17__ECSPI1_MISO 	0x100b1
+				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 	0x100b1
+				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 	0x100b1
+			>;
+		};
+
+		pinctrl_ecspi2_1: ecspi2grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_OE__ECSPI2_MISO 		0x100b1
+				MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 	0x100b1
+				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 	0x100b1
+			>;
+		};
+
+		pinctrl_ecspi4_1: ecspi4grp-1 {
+                       fsl,pins = <
+				MX6QDL_PAD_EIM_D28__ECSPI4_MOSI 	0x100b1
+				MX6QDL_PAD_EIM_D22__ECSPI4_MISO 	0x100b1
+				MX6QDL_PAD_EIM_D21__ECSPI4_SCLK 	0x100b1
+			>;
+		};
+
+		pinctrl_enet_4: enetgrp-4 {
+			fsl,pins = <
+				MX6QDL_PAD_ENET_MDIO__ENET_MDIO         0x100b0
+				MX6QDL_PAD_ENET_MDC__ENET_MDC           0x100b0
+				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN      0x100b0
+				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN       0x100b0
+				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0     0x100b0
+				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1     0x100b0
+				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0     0x100b0
+				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1     0x100b0
+				MX6QDL_PAD_GPIO_16__ENET_REF_CLK        0x400000c0
+			>;
+		};
+
+		pinctrl_pwm2_2: pwm2grp-2 {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_1__PWM2_OUT 		0x1b0b1
+			>;
+		};
+
+		pinctrl_pwm3_2: pwm3grp-2 {
+			fsl,pins = <
+				MX6QDL_PAD_SD1_DAT1__PWM3_OUT 		0x1b0b1
+			>;
+		};
+
+		pinctrl_flexcan1_3: flexcan1grp-3 {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX   	0x80000000
+				MX6QDL_PAD_GPIO_8__FLEXCAN1_RX   	0x80000000
+			>;
+		};
+
+		pinctrl_usdhc3_2: usdhc3grp-2 {
+			fsl,pins = <
+				MX6QDL_PAD_SD3_CMD__SD3_CMD    		0x17059
+				MX6QDL_PAD_SD3_CLK__SD3_CLK    		0x10059
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 		0x17059
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 		0x17059
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 		0x17059
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 		0x17059
+			>;
+		};
+
+		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
+			fsl,pins = <
+				MX6QDL_PAD_SD3_CMD__SD3_CMD             0x170b9
+				MX6QDL_PAD_SD3_CLK__SD3_CLK             0x100b9
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0          0x170b9
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1          0x170b9
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2          0x170b9
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3          0x170b9
+			>;
+		};
+
+		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
+			fsl,pins = <
+				MX6QDL_PAD_SD3_CMD__SD3_CMD             0x170f9
+				MX6QDL_PAD_SD3_CLK__SD3_CLK             0x100f9
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0          0x170f9
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1          0x170f9
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2          0x170f9
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3          0x170f9
+			>;
+		};
+
+		pinctrl_i2c2_2: i2c2grp-2 {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL3__I2C2_SCL 		0x4001b8b1
+				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 		0x4001b8b1
+			>;
+		};
+
+		pinctrl_i2c3_2: i2c3grp-2 {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_3__I2C3_SCL 		0x4001b8b1
+				MX6QDL_PAD_GPIO_6__I2C3_SDA 		0x4001b8b1
+			>;
+		};
+
+		pinctrl_ipu1_4: ipu1grp-4 {
+			fsl,pins = <
+				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 	0x10
+				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       	0x10
+				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        	0x10
+				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        	0x10
+				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   	0x10
+				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   	0x10
+				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   	0x10
+				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   	0x10
+				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   	0x10
+				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   	0x10
+				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   	0x10
+				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   	0x10
+				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   	0x10
+				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   	0x10
+				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  	0x10
+				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  	0x10
+				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  	0x10
+				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  	0x10
+				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  	0x10
+				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  	0x10
+				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  	0x10
+				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  	0x10
+				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  	0x10
+				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  	0x10
+				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  	0x10
+				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  	0x10
+				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  	0x10
+				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  	0x10
+			>;
+		};
+
+		pinctrl_uart2_1: uart2grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
+				MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
+			>;
+		};
+
+		pinctrl_gpmi_nand_2: gpmi-nand-2 {
+			fsl,pins = <
+				MX6QDL_PAD_NANDF_CLE__NAND_CLE          0xb0b1
+				MX6QDL_PAD_NANDF_ALE__NAND_ALE          0xb0b1
+				MX6QDL_PAD_NANDF_RB0__NAND_READY_B      0xb000
+				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B        0xb0b1
+				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B        0xb0b1
+				MX6QDL_PAD_SD4_CMD__NAND_RE_B           0xb0b1
+				MX6QDL_PAD_SD4_CLK__NAND_WE_B           0xb0b1
+				MX6QDL_PAD_NANDF_D0__NAND_DATA00        0xb0b1
+				MX6QDL_PAD_NANDF_D1__NAND_DATA01        0xb0b1
+				MX6QDL_PAD_NANDF_D2__NAND_DATA02        0xb0b1
+				MX6QDL_PAD_NANDF_D3__NAND_DATA03        0xb0b1
+				MX6QDL_PAD_NANDF_D4__NAND_DATA04        0xb0b1
+				MX6QDL_PAD_NANDF_D5__NAND_DATA05        0xb0b1
+				MX6QDL_PAD_NANDF_D6__NAND_DATA06        0xb0b1
+				MX6QDL_PAD_NANDF_D7__NAND_DATA07        0xb0b1
+			>;
+		};
+	};
+};
+
+&pwm2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm2_2>;
+	status = "okay";
+};
+
+&pwm3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm3_2>;
+	status = "okay";
+};
+
+&can1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1_3>;
+	xceiver-supply = <&reg_3p3v>;
+	status = "okay";
+};
+
+&usbh1 {
+	vbus-supply = <&reg_usb_h1_vbus>;
+	disable-over-current;
+        status = "okay";
+};
+
+&usbotg {
+	vbus-supply = <&reg_usb_otg_vbus>;
+	disable-over-current;
+	status = "okay";
+};
+
+&uart2 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2_1>;
+};
+
+&usdhc3 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3_2>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	wp-gpios = <&gpio7 1 0>;
+	cd-gpios = <&gpio7 0 0>;
+	vmmc-supply = <&reg_3p3v>;
+	status = "okay";
+	fsl,delay-line;
+};
diff --git a/arch/arm/boot/dts/imx6qdl-cpuA.dtsi b/arch/arm/boot/dts/imx6qdl-cpuA.dtsi
new file mode 100644
index 000000000000..c252ac197cc3
--- /dev/null
+++ b/arch/arm/boot/dts/imx6qdl-cpuA.dtsi
@@ -0,0 +1,78 @@
+/*
+ * Copyright 2014 Rose Technology.
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+/ {
+	skov_version {
+		compatible = "skov-version";
+		v0-gpio = <&gpio2 10 0>;
+		v1-gpio = <&gpio2 15 0>;
+		v2-gpio = <&gpio2 8 0>;
+		v3-gpio = <&gpio2 9 0>;
+		v4-gpio = <&gpio2 12 0>;
+		v5-gpio = <&gpio2 14 0>;
+		v6-gpio = <&gpio2 11 0>;
+		v7-gpio = <&gpio2 13 0>;
+	};
+};
+
+&ecspi4 {
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio3 20 0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi4_1>;
+	status = "okay";
+
+	ads7846@0 {
+		compatible = "ti,tsc2046";
+		reg = <0>;
+		spi-max-frequency = <1000000>;
+		pendown-gpio = <&gpio4 14 0>;
+		interrupt-parent = <&gpio4>;
+		interrupts = <14 IRQ_TYPE_LEVEL_LOW>;
+		vcc-supply  = <&reg_3p3v>;
+
+		ti,x-min = /bits/ 16 <800>;
+		ti,x-max = /bits/ 16 <3400>;
+		ti,y-min = /bits/ 16 <500>;
+		ti,y-max = /bits/ 16 <3400>;
+		ti,x-plate-ohms = /bits/ 16 <642>;
+		ti,y-plate-ohms = /bits/ 16 <295>;
+		ti,pressure-max = /bits/ 16 <1500>;
+		ti,vref-delay-usecs = /bits/ 16 <300>;
+		ti,debounce-max = /bits/ 16 <100>;
+		ti,debounce-tol = /bits/ 16 <(~0)>;
+		ti,debounce-rep = /bits/ 16 <8>;
+
+		linux,wakeup;
+	};
+};
+
+/* MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24 is a gpio which should be high */
+&gpio1 {
+	status = "okay";
+	active_status = "high";
+	gpios = <&gpio1>;
+	pin = <24>;
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	hog {
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL4__GPIO4_IO14		0xb0		/* TSC2046 Pen down irq */
+			>;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/imx6qdl-cpuB.dtsi b/arch/arm/boot/dts/imx6qdl-cpuB.dtsi
new file mode 100644
index 000000000000..df6126233274
--- /dev/null
+++ b/arch/arm/boot/dts/imx6qdl-cpuB.dtsi
@@ -0,0 +1,95 @@
+/*
+ * Copyright 2014 Rose Technology.
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+/ {
+	leds {
+		compatible = "gpio-leds";
+
+		bklgt: BKLGT_SHDN {
+			label = "BKLGT_SHDN";
+			gpios = <&gpio6 23 0>;
+			default-state = "on";
+		};
+	};
+
+	skov_version {
+		compatible = "skov-version";
+		v0-gpio = <&gpio2 10 0>;
+		v1-gpio = <&gpio2 15 0>;
+		v2-gpio = <&gpio2 8 0>;
+		v3-gpio = <&gpio2 9 0>;
+		v4-gpio = <&gpio2 12 0>;
+		v5-gpio = <&gpio2 14 0>;
+		v6-gpio = <&gpio2 11 0>;
+		v7-gpio = <&gpio2 13 0>;
+	};
+};
+
+&ecspi4 {
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio3 20 0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi4_1>;
+	status = "okay";
+
+	ads7846@0 {
+		compatible = "ti,tsc2046";
+		reg = <0>;
+		spi-max-frequency = <1000000>;
+		pendown-gpio = <&gpio3 19 0>;
+		interrupt-parent = <&gpio3>;
+		interrupts = <19 IRQ_TYPE_LEVEL_LOW>;
+		vcc-supply  = <&reg_3p3v>;
+
+		ti,x-min = /bits/ 16 <800>;
+		ti,x-max = /bits/ 16 <3400>;
+		ti,y-min = /bits/ 16 <500>;
+		ti,y-max = /bits/ 16 <3400>;
+		ti,x-plate-ohms = /bits/ 16 <642>;
+		ti,y-plate-ohms = /bits/ 16 <295>;
+		ti,pressure-max = /bits/ 16 <1500>;
+		ti,vref-delay-usecs = /bits/ 16 <300>;
+		ti,debounce-max = /bits/ 16 <100>;
+		ti,debounce-tol = /bits/ 16 <(~0)>;
+		ti,debounce-rep = /bits/ 16 <8>;
+
+		linux,wakeup;
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	hog {
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D19__GPIO3_IO19		0xb0		/* TSC2046 Pen down irq */
+				MX6QDL_PAD_RGMII_TD3__GPIO6_IO23        0x80000000      /* BKLGT_SHDN */
+			>;
+		};
+
+		pinctrl_flexcan2_1: flexcan2grp-1 {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 	0x80000000
+				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 	0x80000000
+			>;
+		};
+	};
+};
+
+&can2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan2_1>;
+	xceiver-supply = <&reg_3p3v>;
+	status = "okay";
+};
