Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jan 20 16:37:00 2022
| Host         : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             295 |           92 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           15 |
| Yes          | No                    | No                     |              61 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              76 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                   Clock Signal                                   |                                        Enable Signal                                       |                                       Set/Reset Signal                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out | PRBS_DATA/__main___aux_next_value_ce0                                                      |                                                                                              |                1 |              4 |         4.00 |
|  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out | PRBS_DATA/__main___index_t_next_value_ce2                                                  |                                                                                              |                1 |              4 |         4.00 |
|  TX/drpclk_in_i                                                                  | TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_pll0lock/E[0]           |                                                                                              |                2 |              4 |         2.00 |
|  TX/drpclk_in_i                                                                  | TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0   | TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0] |                2 |              8 |         4.00 |
|  TX/drpclk_in_i                                                                  | TX/DAPHNE_TX_support_i/inst/common_reset_i/init_wait_count                                 |                                                                                              |                3 |              8 |         2.67 |
|  TX/drpclk_in_i                                                                  | TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/init_wait_count              |                                                                                              |                2 |              8 |         4.00 |
|  TX/DAPHNE_TX_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0   |                                                                                            |                                                                                              |                2 |              9 |         4.50 |
|  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk_out  |                                                                                            |                                                                                              |                2 |             15 |         7.50 |
|  TX/drpclk_in_i                                                                  | TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/sel                          | TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_time_cnt[0]_i_1_n_0       |                4 |             16 |         4.00 |
|  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk_out  | TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0 | TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/clear                          |                5 |             17 |         3.40 |
|  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out | FIFO34/storage_reg_0_33_2                                                                  | FMSC/FSM_sequential_control_state_reg[1]_0                                                   |                8 |             17 |         2.12 |
|  TX/drpclk_in_i                                                                  | TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/time_out_counter             | TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/gt0_txresetfsm_i/reset_time_out                 |                5 |             18 |         3.60 |
|  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                            | FIFO34/bbstub_gt0_txresetdone_out                                                            |               15 |             28 |         1.87 |
|  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out | PRBS_DATA/__main___prbs_en                                                                 |                                                                                              |               13 |             33 |         2.54 |
|  TX/drpclk_in_i                                                                  |                                                                                            |                                                                                              |               15 |             43 |         2.87 |
|  TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                            |                                                                                              |               73 |            235 |         3.22 |
+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+----------------+--------------+


