<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 64 bits by 64 inputs.</message_text>
		<phase>sched</phase>
	</message>
	<resource>
		<res_id>48</res_id>
		<opcode>48</opcode>
		<latency>0</latency>
		<delay>0.2715</delay>
		<module_name>dut_Add_8Ux8U_9U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>98.2737</unit_area>
		<comb_area>98.2737</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>49</res_id>
		<opcode>49</opcode>
		<latency>0</latency>
		<delay>0.2761</delay>
		<module_name>dut_Add_9Ux8U_10U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>109.2177</unit_area>
		<comb_area>109.2177</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>50</res_id>
		<opcode>50</opcode>
		<latency>0</latency>
		<delay>0.9416</delay>
		<module_name>dut_Mul_10Ux10U_20U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1099.7523</unit_area>
		<comb_area>1099.7523</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>51</res_id>
		<opcode>51</opcode>
		<latency>0</latency>
		<delay>0.9300</delay>
		<module_name>dut_Mul_20Ux9U_29U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1758.2220</unit_area>
		<comb_area>1758.2220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>53</res_id>
		<opcode>53</opcode>
		<latency>0</latency>
		<delay>0.8136</delay>
		<module_name>dut_Mul_8Ux8U_16U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>852.4350</unit_area>
		<comb_area>852.4350</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>54</res_id>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>0.3290</delay>
		<module_name>dut_Add_16Ux16U_17U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>260.3817</unit_area>
		<comb_area>260.3817</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>61</res_id>
		<opcode>61</opcode>
		<latency>0</latency>
		<delay>0.9306</delay>
		<module_name>dut_Mul_32Ux9U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>2026.7775</unit_area>
		<comb_area>2026.7775</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>60</res_id>
		<opcode>60</opcode>
		<latency>0</latency>
		<delay>0.3797</delay>
		<module_name>dut_Add_32Ux17U_33U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>444.0186</unit_area>
		<comb_area>444.0186</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>63</res_id>
		<opcode>63</opcode>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>dut_Add_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>519.6690</unit_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>59</res_id>
		<opcode>59</opcode>
		<latency>0</latency>
		<delay>0.3797</delay>
		<module_name>dut_Add_32Ux16U_33U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>364.7601</unit_area>
		<comb_area>364.7601</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>65</res_id>
		<opcode>65</opcode>
		<latency>0</latency>
		<delay>1.4830</delay>
		<module_name>dut_Mul_33Ux32U_64U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>8797.4712</unit_area>
		<comb_area>8797.4712</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>38</res_id>
		<opcode>38</opcode>
		<latency>1</latency>
		<setup_time>8.7519</setup_time>
		<delay>8.9053</delay>
		<module_name>dut_Div_64Ux2U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>/</label>
		<unit_area>1421.6940</unit_area>
		<comb_area>1153.9080</comb_area>
		<seq_area>267.7860</seq_area>
		<reg_bits>36</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>thread1</thread>
		<op>
			<id>5745</id>
			<opcode>48</opcode>
			<source_loc>2618</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5747</id>
			<opcode>48</opcode>
			<source_loc>2610</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5746</id>
			<opcode>49</opcode>
			<source_loc>2623</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5748</id>
			<opcode>49</opcode>
			<source_loc>2615</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5744</id>
			<opcode>48</opcode>
			<source_loc>2627</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5749</id>
			<opcode>50</opcode>
			<source_loc>2626</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="20">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5750</id>
			<opcode>51</opcode>
			<source_loc>15766</source_loc>
			<port>
				<name>in2</name>
				<datatype W="20">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5751</id>
			<opcode>53</opcode>
			<source_loc>2639</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5752</id>
			<opcode>53</opcode>
			<source_loc>2634</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5753</id>
			<opcode>54</opcode>
			<source_loc>2644</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5754</id>
			<opcode>61</opcode>
			<source_loc>2645</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5755</id>
			<opcode>60</opcode>
			<source_loc>2649</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5758</id>
			<opcode>48</opcode>
			<source_loc>2658</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5760</id>
			<opcode>48</opcode>
			<source_loc>2651</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5759</id>
			<opcode>61</opcode>
			<source_loc>2663</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5761</id>
			<opcode>61</opcode>
			<source_loc>2656</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5756</id>
			<opcode>53</opcode>
			<source_loc>2671</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5762</id>
			<opcode>63</opcode>
			<source_loc>2665</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5757</id>
			<opcode>59</opcode>
			<source_loc>2669</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="33">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5763</id>
			<opcode>65</opcode>
			<source_loc>2667</source_loc>
			<port>
				<name>in2</name>
				<datatype W="33">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="64">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5764</id>
			<opcode>38</opcode>
			<source_loc>2677</source_loc>
			<port>
				<name>in2</name>
				<datatype W="64">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>66</res_id>
		<opcode>66</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>dut_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>67</res_id>
		<opcode>67</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>dut_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>68</res_id>
		<opcode>68</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>dut_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>5783</id>
			<opcode>66</opcode>
			<source_loc>10491</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5784</id>
			<opcode>67</opcode>
			<source_loc>10492</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5785</id>
			<opcode>68</opcode>
			<source_loc>10521</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5786</id>
			<opcode>67</opcode>
			<source_loc>10522</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5787</id>
			<opcode>68</opcode>
			<source_loc>10534</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>69</res_id>
		<opcode>69</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>dut_N_Muxb_1_2_0_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>5790</id>
			<opcode>69</opcode>
			<source_loc>15838</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>5791</id>
			<opcode>67</opcode>
			<source_loc>9438</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>5792</id>
			<opcode>69</opcode>
			<source_loc>15839</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>5793</id>
			<opcode>66</opcode>
			<source_loc>8315</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>5794</id>
			<opcode>67</opcode>
			<source_loc>7831</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>70</res_id>
		<opcode>70</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>dut_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>5795</id>
			<opcode>70</opcode>
			<source_loc>7679</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>5796</id>
			<opcode>68</opcode>
			<source_loc>7048</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1144</code_num>
		<severity>NOTE</severity>
		<message_text>Setting asynchronous output delay of &quot;din.m_stalling&quot; to  5.000</message_text>
		<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1694</source_line>
		<phase>sched</phase>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of  0.100.</message_text>
		<source_path>dut.cc</source_path>
		<source_line>28</source_line>
		<phase>sched</phase>
	</message>
	<sched_order>
		<thread>gen_unvalidated_req_0</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_0</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_0</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>thread1</thread>
		<value>11</value>
	</sched_order>
	<source_loc>
		<id>5797</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10415,10415</sub_loc>
	</source_loc>
	<source_loc>
		<id>5798</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13241</opcode>
		<sub_loc>10415,10415</sub_loc>
	</source_loc>
	<source_loc>
		<id>5800</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15367</sub_loc>
	</source_loc>
	<source_loc>
		<id>5799</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15367</sub_loc>
	</source_loc>
	<source_loc>
		<id>5802</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10415</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>45</res_id>
		<opcode>45</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>dut_N_Muxb_1_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>5819</id>
			<opcode>45</opcode>
			<source_loc>15838</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_0</thread>
		<io_op>
			<id>5812</id>
			<source_loc>10387</source_loc>
			<order>1</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>din.m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5813</id>
			<source_loc>15367</source_loc>
			<order>2</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5814</id>
			<source_loc>5802</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_0_din_m_unvalidated_req_next</sig_name>
			<label>din.m_unvalidated_req:gen_unvalidated_req_0_din_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_0_din_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5815</id>
			<source_loc>10401</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>din.m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5816</id>
			<source_loc>10412</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>din.vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5817</id>
			<source_loc>5790</source_loc>
			<order>6</order>
			<instance_name>dut_N_Muxb_1_2_0_4_1</instance_name>
			<opcode>45</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5818</id>
			<source_loc>5798</source_loc>
			<order>7</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>5815</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10415</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>5816</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2555</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10415</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>5818</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>5801</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>5812</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<delay>0.2695</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5815</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>5817</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5818</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<delay>0.2695</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5814</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>5817</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5818</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<delay>0.0000</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5813</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
		<reg_op>
			<id>5826</id>
			<source_loc>5812</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5827</id>
			<source_loc>5818</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5928</source_loc>
		<loop>
			<id>27</id>
			<thread>gen_unvalidated_req_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1806</source_line>
			<source_loc>15079</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>27</id>
			<thread>gen_unvalidated_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5960</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5829</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7667</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>5833</id>
			<source_loc>7664</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>dout.m_req.m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5834</id>
			<source_loc>7668</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>dout.m_req.m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5835</id>
			<source_loc>5829</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>5835</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>5833</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>5834</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<delay>0.1795</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5834</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5835</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>5839</id>
			<source_loc>5833</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5840</id>
			<source_loc>5835</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5928</source_loc>
		<loop>
			<id>55</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1334</source_line>
			<source_loc>15090</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>55</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5972</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5841</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10532,10532</sub_loc>
	</source_loc>
	<source_loc>
		<id>5842</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13186</opcode>
		<sub_loc>10532,10532</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_0</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_0</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>40</res_id>
		<opcode>40</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>dut_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>42</res_id>
		<opcode>42</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>dut_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>44</res_id>
		<opcode>44</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>dut_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>5877</id>
			<opcode>40</opcode>
			<source_loc>10491</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5869</id>
			<opcode>42</opcode>
			<source_loc>10492</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5873</id>
			<opcode>44</opcode>
			<source_loc>10521</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5871</id>
			<opcode>42</opcode>
			<source_loc>10522</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>5875</id>
			<opcode>44</opcode>
			<source_loc>10534</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_0</thread>
		<io_op>
			<id>5857</id>
			<source_loc>10486</source_loc>
			<order>1</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5859</id>
			<source_loc>10490</source_loc>
			<order>2</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5858</id>
			<source_loc>10489</source_loc>
			<order>3</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5860</id>
			<source_loc>5783</source_loc>
			<order>4</order>
			<instance_name>dut_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>40</opcode>
			<label>|</label>
			<op>
				<id>3</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1836</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5861</id>
			<source_loc>5784</source_loc>
			<order>5</order>
			<instance_name>dut_And_1Ux1U_1U_4_3</instance_name>
			<opcode>42</opcode>
			<label>&amp;</label>
			<op>
				<id>4</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2550</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5864</id>
			<source_loc>10506</source_loc>
			<order>6</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>din.m_busy_internal:din_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>7</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3205</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5865</id>
			<source_loc>10509</source_loc>
			<order>7</order>
			<sig_name>din_busy</sig_name>
			<label>din.busy:din_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>8</id>
				<op_kind>output</op_kind>
				<object>din_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3205</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5862</id>
			<source_loc>5785</source_loc>
			<order>8</order>
			<instance_name>dut_Not_1U_1U_4_4</instance_name>
			<opcode>44</opcode>
			<label>!</label>
			<op>
				<id>5</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2838</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5863</id>
			<source_loc>5786</source_loc>
			<order>9</order>
			<instance_name>dut_And_1Ux1U_1U_4_5</instance_name>
			<opcode>42</opcode>
			<label>&amp;</label>
			<op>
				<id>6</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3552</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5866</id>
			<source_loc>10529</source_loc>
			<order>10</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>din.m_data_is_valid:din_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>9</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4207</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5867</id>
			<source_loc>5787</source_loc>
			<order>11</order>
			<instance_name>dut_Not_1U_1U_4_6</instance_name>
			<opcode>44</opcode>
			<label>!</label>
			<op>
				<id>10</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3840</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5868</id>
			<source_loc>5842</source_loc>
			<order>12</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>din.m_data_is_invalid:din_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>11</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4495</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>5859</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>5</state>
				<source_loc>5868</source_loc>
			</path_node>
			<delay>0.4495</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>5857</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>5</state>
				<source_loc>5868</source_loc>
			</path_node>
			<delay>0.4355</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>5859</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>5</state>
				<source_loc>5866</source_loc>
			</path_node>
			<delay>0.4207</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>5857</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>5</state>
				<source_loc>5866</source_loc>
			</path_node>
			<delay>0.4067</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>5</state>
				<source_loc>5858</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>5</state>
				<source_loc>5868</source_loc>
			</path_node>
			<delay>0.3799</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>5</state>
				<source_loc>5858</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>5</state>
				<source_loc>5866</source_loc>
			</path_node>
			<delay>0.3511</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>5859</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>5</state>
				<source_loc>5865</source_loc>
			</path_node>
			<delay>0.3205</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>5</state>
				<source_loc>5859</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>5</state>
				<source_loc>5864</source_loc>
			</path_node>
			<delay>0.3205</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>5857</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>5</state>
				<source_loc>5864</source_loc>
			</path_node>
			<delay>0.3065</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>5</state>
				<source_loc>5857</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>5</state>
				<source_loc>5865</source_loc>
			</path_node>
			<delay>0.3065</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_busy_0</thread>
			<delay>0.3840</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5859</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
				<source_loc>5860</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>5861</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
				<source_loc>5862</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>5863</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
				<source_loc>5867</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5868</source_loc>
				<state>5</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5928</source_loc>
		<loop>
			<id>24</id>
			<thread>gen_busy_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1732</source_line>
			<source_loc>15078</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>24</id>
			<thread>gen_busy_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5959</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5888</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9435,9435</sub_loc>
	</source_loc>
	<source_loc>
		<id>5889</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13198</opcode>
		<sub_loc>9435,9435</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>5908</id>
			<opcode>42</opcode>
			<source_loc>9438</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<io_op>
			<id>5900</id>
			<source_loc>9428</source_loc>
			<order>1</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>din.m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5901</id>
			<source_loc>9436</source_loc>
			<order>2</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>m_data_is_valid:din_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3552</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5903</id>
			<source_loc>9437</source_loc>
			<order>3</order>
			<sig_name>din_m_stalling</sig_name>
			<label>din.m_stalling:din_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.0000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5904</id>
			<source_loc>5791</source_loc>
			<order>4</order>
			<instance_name>dut_And_1Ux1U_1U_4_7</instance_name>
			<opcode>42</opcode>
			<label>&amp;</label>
			<op>
				<id>3</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.0714</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5907</id>
			<source_loc>5889</source_loc>
			<order>5</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>4</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>5.1369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<port_name>din_m_stalling</port_name>
				<state>11</state>
				<source_loc>5903</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.1369</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3552</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>5901</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.4921</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>5907</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>5900</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<delay>5.1369</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.0000</delay>
				<source_loc>5903</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>5904</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5907</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<reg_op>
			<id>5913</id>
			<source_loc>5900</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5915</id>
			<source_loc>5907</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>4</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5928</source_loc>
		<loop>
			<id>35</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1838</source_line>
			<source_loc>15082</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>35</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5963</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5917</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8787,8787</sub_loc>
	</source_loc>
	<source_loc>
		<id>5918</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13240</opcode>
		<sub_loc>8787,8787</sub_loc>
	</source_loc>
	<source_loc>
		<id>5921</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15498</sub_loc>
	</source_loc>
	<source_loc>
		<id>5920</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15498</sub_loc>
	</source_loc>
	<source_loc>
		<id>5923</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8787</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>5942</id>
			<opcode>45</opcode>
			<source_loc>15839</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_0</thread>
		<io_op>
			<id>5935</id>
			<source_loc>8777</source_loc>
			<order>1</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>din.m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5936</id>
			<source_loc>15498</source_loc>
			<order>2</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5937</id>
			<source_loc>5923</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_0_din_m_vld_reg_next</sig_name>
			<label>din.m_vld_reg:gen_do_reg_vld_0_din_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_0_din_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5938</id>
			<source_loc>8784</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>m_busy_internal:din_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2550</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5939</id>
			<source_loc>8788</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5940</id>
			<source_loc>5792</source_loc>
			<order>6</order>
			<instance_name>dut_N_Muxb_1_2_0_4_8</instance_name>
			<opcode>45</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3450</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5941</id>
			<source_loc>5918</source_loc>
			<order>7</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4105</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2550</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>5938</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.4105</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>8787</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>5939</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>8787</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>5941</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>5922</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>5935</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<delay>0.4105</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2550</delay>
				<source_loc>5938</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>5940</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5941</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<delay>0.0000</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5936</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
		<reg_op>
			<id>5947</id>
			<source_loc>5935</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5948</id>
			<source_loc>5941</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5928</source_loc>
		<loop>
			<id>41</id>
			<thread>gen_do_reg_vld_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1886</source_line>
			<source_loc>15084</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>41</id>
			<thread>gen_do_reg_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5965</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5950</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7672,7672</sub_loc>
	</source_loc>
	<source_loc>
		<id>5951</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13267</opcode>
		<sub_loc>7672,7672</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>47</res_id>
		<opcode>47</opcode>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>dut_Xor_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>5978</id>
			<opcode>47</opcode>
			<source_loc>7679</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>5958</id>
			<source_loc>7678</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5975</id>
			<source_loc>7680</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5976</id>
			<source_loc>5795</source_loc>
			<order>3</order>
			<instance_name>dut_Xor_1Ux1U_1U_4_9</instance_name>
			<opcode>47</opcode>
			<label>^</label>
			<op>
				<id>2</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2206</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5977</id>
			<source_loc>5951</source_loc>
			<order>4</order>
			<sig_name>dout_m_req_active_s</sig_name>
			<label>dout.m_req_active:dout_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2861</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5975</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5977</source_loc>
			</path_node>
			<delay>0.2861</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5958</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5977</source_loc>
			</path_node>
			<delay>0.2861</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_active_0</thread>
			<delay>0.2206</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5975</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
				<source_loc>5976</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5977</source_loc>
				<state>3</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_active_0</thread>
			<delay>0.2206</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5958</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1066</delay>
				<source_loc>5976</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5977</source_loc>
				<state>3</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5928</source_loc>
		<loop>
			<id>52</id>
			<thread>gen_active_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1323</source_line>
			<source_loc>15089</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>52</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5971</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5982</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8312,8312</sub_loc>
	</source_loc>
	<source_loc>
		<id>5983</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13137</opcode>
		<sub_loc>8312,8312</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>5994</id>
			<opcode>40</opcode>
			<source_loc>8315</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>5990</id>
			<source_loc>8313</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>dout.m_unacked_req:dout_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5991</id>
			<source_loc>8314</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_active_s</sig_name>
			<label>m_req_active:dout_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2206</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5992</id>
			<source_loc>5793</source_loc>
			<order>3</order>
			<instance_name>dut_Or_1Ux1U_1U_4_10</instance_name>
			<opcode>40</opcode>
			<label>|</label>
			<op>
				<id>2</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2902</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5993</id>
			<source_loc>5983</source_loc>
			<order>4</order>
			<sig_name>dout_vld</sig_name>
			<label>dout.vld:dout_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>dout_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3557</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2206</delay>
				<port_name>dout_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5991</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5993</source_loc>
			</path_node>
			<delay>0.3557</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5990</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5993</source_loc>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_vld_0</thread>
			<delay>0.2902</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2206</delay>
				<source_loc>5991</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0696</delay>
				<source_loc>5992</source_loc>
				<state>3</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5993</source_loc>
				<state>3</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5928</source_loc>
		<loop>
			<id>43</id>
			<thread>gen_vld_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5146</source_line>
			<source_loc>15085</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>43</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5966</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6002</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15533</sub_loc>
	</source_loc>
	<source_loc>
		<id>6001</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15533</sub_loc>
	</source_loc>
	<source_loc>
		<id>6003</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6002,6001</sub_loc>
	</source_loc>
	<source_loc>
		<id>6004</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7830</sub_loc>
	</source_loc>
	<source_loc>
		<id>5999</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7828,7828</sub_loc>
	</source_loc>
	<source_loc>
		<id>6000</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13226</opcode>
		<sub_loc>7828,7828</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>6016</id>
			<opcode>42</opcode>
			<source_loc>7831</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>6011</id>
			<source_loc>15533</source_loc>
			<order>1</order>
			<sig_name>dout_vld</sig_name>
			<label>vld:dout_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dout_vld</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6012</id>
			<source_loc>6004</source_loc>
			<order>2</order>
			<sig_name>gen_stalling_0_dout_vld_prev</sig_name>
			<label>dout.vld:gen_stalling_0_dout_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_dout_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2902</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6013</id>
			<source_loc>7829</source_loc>
			<order>3</order>
			<sig_name>dout_busy</sig_name>
			<label>dout.busy:dout_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>dout_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6014</id>
			<source_loc>5794</source_loc>
			<order>4</order>
			<instance_name>dut_And_1Ux1U_1U_4_11</instance_name>
			<opcode>42</opcode>
			<label>&amp;</label>
			<op>
				<id>3</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1714</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6015</id>
			<source_loc>6000</source_loc>
			<order>5</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>dout.m_stalling:dout_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>4</id>
				<op_kind>output</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7098</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>7830</source_loc>
			</path_node>
			<delay>9.7098</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2902</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>6003</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7098</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>6011</source_loc>
			</path_node>
			<delay>10.0000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7098</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>6003</source_loc>
			</path_node>
			<delay>9.7098</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2902</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>7830</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>6015</source_loc>
			</path_node>
			<delay>0.4271</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>dout_busy</port_name>
				<state>5</state>
				<source_loc>6013</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>6015</source_loc>
			</path_node>
			<delay>0.2369</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_stalling_0</thread>
			<delay>0.3616</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2902</delay>
				<source_loc>6012</source_loc>
				<state>4</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
				<source_loc>6014</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>6015</source_loc>
				<state>5</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5928</source_loc>
		<loop>
			<id>48</id>
			<thread>gen_stalling_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5173</source_line>
			<source_loc>15087</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>48</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5968</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6022</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8300</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>6026</id>
			<source_loc>8293</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6027</id>
			<source_loc>8301</source_loc>
			<order>2</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1714</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6028</id>
			<source_loc>6022</source_loc>
			<order>3</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1714</delay>
				<port_name>dout_m_stalling</port_name>
				<state>11</state>
				<source_loc>6027</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>0.2369</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>6028</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>6026</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_unacked_req_0</thread>
			<delay>0.2369</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1714</delay>
				<source_loc>6027</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6028</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>6030</id>
			<source_loc>6026</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6031</id>
			<source_loc>6028</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5928</source_loc>
		<loop>
			<id>46</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5157</source_line>
			<source_loc>15086</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>46</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5967</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6032</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7046,7046</sub_loc>
	</source_loc>
	<source_loc>
		<id>6033</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13238</opcode>
		<sub_loc>7046,7046</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>1</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>6041</id>
			<opcode>44</opcode>
			<source_loc>7048</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>6038</id>
			<source_loc>7047</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>0</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6039</id>
			<source_loc>5796</source_loc>
			<order>2</order>
			<instance_name>dut_Not_1U_1U_4_12</instance_name>
			<opcode>44</opcode>
			<label>!</label>
			<op>
				<id>1</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1428</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6040</id>
			<source_loc>6033</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>dout.m_req.m_next_trig_req:dout_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2083</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>6038</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>6040</source_loc>
			</path_node>
			<delay>0.2083</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<delay>0.1428</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>6038</source_loc>
				<state>2</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0288</delay>
				<source_loc>6039</source_loc>
				<state>2</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>6040</source_loc>
				<state>2</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5928</source_loc>
		<loop>
			<id>60</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/opt/cadence/STRATUS172/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1360</source_line>
			<source_loc>15092</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>60</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5974</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5121</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14917,11675</sub_loc>
	</source_loc>
	<source_loc>
		<id>5122</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14921,11686</sub_loc>
	</source_loc>
	<source_loc>
		<id>5123</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14922,11732</sub_loc>
	</source_loc>
	<source_loc>
		<id>5126</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14917,11823</sub_loc>
	</source_loc>
	<source_loc>
		<id>6045</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2936,15213</sub_loc>
	</source_loc>
	<source_loc>
		<id>6046</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>703,6045</sub_loc>
	</source_loc>
	<source_loc>
		<id>5128</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2687,15213</sub_loc>
	</source_loc>
	<source_loc>
		<id>5129</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14917,11906</sub_loc>
	</source_loc>
	<source_loc>
		<id>5114</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14892,12136</sub_loc>
	</source_loc>
	<source_loc>
		<id>5115</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14891,12139</sub_loc>
	</source_loc>
	<source_loc>
		<id>5111</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14895,12127</sub_loc>
	</source_loc>
	<source_loc>
		<id>5112</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14894,12130</sub_loc>
	</source_loc>
	<source_loc>
		<id>5116</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14890,12142</sub_loc>
	</source_loc>
	<source_loc>
		<id>5113</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14893,12133</sub_loc>
	</source_loc>
	<source_loc>
		<id>5117</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14889,12145</sub_loc>
	</source_loc>
	<source_loc>
		<id>5118</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14888,12148</sub_loc>
	</source_loc>
	<source_loc>
		<id>5124</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>710,12409</sub_loc>
	</source_loc>
	<source_loc>
		<id>6047</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4983,12421</sub_loc>
	</source_loc>
	<source_loc>
		<id>6048</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>704,6047</sub_loc>
	</source_loc>
	<source_loc>
		<id>5154</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14922,12422</sub_loc>
	</source_loc>
	<source_loc>
		<id>6049</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3700,15302</sub_loc>
	</source_loc>
	<source_loc>
		<id>6050</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>704,6049</sub_loc>
	</source_loc>
	<source_loc>
		<id>5156</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2687,15302</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>thread1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>thread1</thread>
		<value>21</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>thread1</thread>
		<value>20</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>thread1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.6417</delay>
		<module_name>dut_Add_8Ux8U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>56.0880</unit_area>
		<comb_area>56.0880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>0.6732</delay>
		<module_name>dut_Add_9Ux8U_10U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>59.8500</unit_area>
		<comb_area>59.8500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>36</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>2.9970</delay>
		<module_name>dut_Mul_33Ux32U_64U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>5675.8320</unit_area>
		<comb_area>5675.8320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>12</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>1.5019</delay>
		<module_name>dut_Mul_8Ux8U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>443.2320</unit_area>
		<comb_area>443.2320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>28</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>2.0726</delay>
		<module_name>dut_Mul_32Ux9U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1269.1620</unit_area>
		<comb_area>1269.1620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.9669</delay>
		<module_name>dut_Add_16Ux16U_17U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>134.0640</unit_area>
		<comb_area>134.0640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>26</res_id>
		<opcode>26</opcode>
		<latency>0</latency>
		<delay>1.6123</delay>
		<module_name>dut_Add_32Ux17U_33U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>207.9360</unit_area>
		<comb_area>207.9360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>32</res_id>
		<opcode>32</opcode>
		<latency>0</latency>
		<delay>1.5801</delay>
		<module_name>dut_Add_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>269.8380</unit_area>
		<comb_area>269.8380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>1.7234</delay>
		<module_name>dut_Mul_20Ux9U_29U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1016.7660</unit_area>
		<comb_area>1016.7660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>thread1</thread>
		<op>
			<id>6144</id>
			<opcode>8</opcode>
			<source_loc>15766</source_loc>
			<port>
				<name>in2</name>
				<datatype W="20">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6138</id>
			<opcode>28</opcode>
			<source_loc>2645</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6140</id>
			<opcode>28</opcode>
			<source_loc>2663</source_loc>
			<port>
				<name>in2</name>
				<datatype W="29">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6142</id>
			<opcode>28</opcode>
			<source_loc>2656</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>6136</id>
			<opcode>36</opcode>
			<source_loc>2667</source_loc>
			<port>
				<name>in2</name>
				<datatype W="33">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="64">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>thread1</thread>
		<io_op>
			<id>6095</id>
			<source_loc>5121</source_loc>
			<order>1</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6096</id>
			<source_loc>5122</source_loc>
			<order>2</order>
			<sig_name>din_m_stalling</sig_name>
			<label>m_stalling:din_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>5.0000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6097</id>
			<source_loc>5123</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>4</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6098</id>
			<source_loc>5126</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6099</id>
			<source_loc>6046</source_loc>
			<order>5</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:din_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.3840</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6100</id>
			<source_loc>5128</source_loc>
			<order>6</order>
			<sig_name>stall0</sig_name>
			<label>thread1:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4495</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6101</id>
			<source_loc>5129</source_loc>
			<order>7</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0655</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6102</id>
			<source_loc>5111</source_loc>
			<order>8</order>
			<sig_name>din_data_a</sig_name>
			<label>din.data.a:din_data_a:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>din_data_a</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6103</id>
			<source_loc>5112</source_loc>
			<order>9</order>
			<sig_name>din_data_b</sig_name>
			<label>din.data.b:din_data_b:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>8</id>
				<op_kind>input</op_kind>
				<object>din_data_b</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6105</id>
			<source_loc>5114</source_loc>
			<order>10</order>
			<sig_name>din_data_d</sig_name>
			<label>din.data.d:din_data_d:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>din_data_d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6106</id>
			<source_loc>5115</source_loc>
			<order>11</order>
			<sig_name>din_data_e</sig_name>
			<label>din.data.e:din_data_e:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>11</id>
				<op_kind>input</op_kind>
				<object>din_data_e</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6104</id>
			<source_loc>5113</source_loc>
			<order>12</order>
			<sig_name>din_data_c</sig_name>
			<label>din.data.c:din_data_c:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>din_data_c</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6107</id>
			<source_loc>5116</source_loc>
			<order>13</order>
			<sig_name>din_data_f</sig_name>
			<label>din.data.f:din_data_f:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>12</id>
				<op_kind>input</op_kind>
				<object>din_data_f</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6108</id>
			<source_loc>5117</source_loc>
			<order>14</order>
			<sig_name>din_data_g</sig_name>
			<label>din.data.g:din_data_g:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>din_data_g</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6109</id>
			<source_loc>5118</source_loc>
			<order>15</order>
			<sig_name>din_data_h</sig_name>
			<label>din.data.h:din_data_h:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>14</id>
				<op_kind>input</op_kind>
				<object>din_data_h</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6110</id>
			<source_loc>5745</source_loc>
			<order>16</order>
			<instance_name>dut_Add_8Ux8U_9U_4_13</instance_name>
			<opcode>48</opcode>
			<label>+</label>
			<op>
				<id>15</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.3715</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6111</id>
			<source_loc>5747</source_loc>
			<order>17</order>
			<instance_name>dut_Add_8Ux8U_9U_4_14</instance_name>
			<opcode>48</opcode>
			<label>+</label>
			<op>
				<id>16</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4797</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6112</id>
			<source_loc>5746</source_loc>
			<order>18</order>
			<instance_name>dut_Add_9Ux8U_10U_4_15</instance_name>
			<opcode>49</opcode>
			<label>+</label>
			<op>
				<id>17</id>
				<op_kind>add</op_kind>
				<in_widths>9 8</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.6476</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6113</id>
			<source_loc>5748</source_loc>
			<order>19</order>
			<instance_name>dut_Add_9Ux8U_10U_4_16</instance_name>
			<opcode>49</opcode>
			<label>+</label>
			<op>
				<id>18</id>
				<op_kind>add</op_kind>
				<in_widths>9 8</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.8775</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6114</id>
			<source_loc>5744</source_loc>
			<order>20</order>
			<instance_name>dut_Add_8Ux8U_9U_4_17</instance_name>
			<opcode>48</opcode>
			<label>+</label>
			<op>
				<id>19</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.4290</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6115</id>
			<source_loc>5749</source_loc>
			<order>21</order>
			<instance_name>dut_Mul_33Ux32U_64U_4_18</instance_name>
			<opcode>50</opcode>
			<label>*</label>
			<op>
				<id>20</id>
				<op_kind>mul</op_kind>
				<in_widths>10 10</in_widths>
				<out_widths>20</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>3.8745</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6118</id>
			<source_loc>5752</source_loc>
			<order>22</order>
			<instance_name>dut_Mul_8Ux8U_16U_4_19</instance_name>
			<opcode>53</opcode>
			<label>*</label>
			<op>
				<id>23</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>2.1726</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6116</id>
			<source_loc>5750</source_loc>
			<order>23</order>
			<instance_name>dut_Mul_32Ux9U_32U_4_20</instance_name>
			<opcode>8</opcode>
			<label>*</label>
			<op>
				<id>21</id>
				<op_kind>mul</op_kind>
				<in_widths>20 9</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>6117</id>
			<source_loc>5751</source_loc>
			<order>24</order>
			<instance_name>dut_Mul_8Ux8U_16U_4_19</instance_name>
			<opcode>53</opcode>
			<label>*</label>
			<op>
				<id>22</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>6119</id>
			<source_loc>5753</source_loc>
			<order>25</order>
			<instance_name>dut_Add_16Ux16U_17U_4_22</instance_name>
			<opcode>54</opcode>
			<label>+</label>
			<op>
				<id>24</id>
				<op_kind>add</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>17</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.4430</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6120</id>
			<source_loc>5754</source_loc>
			<order>26</order>
			<instance_name>dut_Mul_32Ux9U_32U_4_23</instance_name>
			<opcode>28</opcode>
			<label>*</label>
			<op>
				<id>25</id>
				<op_kind>mul</op_kind>
				<in_widths>29 8</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>2.1866</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6121</id>
			<source_loc>5755</source_loc>
			<order>27</order>
			<instance_name>dut_Add_32Ux17U_33U_4_24</instance_name>
			<opcode>60</opcode>
			<label>+</label>
			<op>
				<id>26</id>
				<op_kind>add</op_kind>
				<in_widths>32 17</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>2.5663</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6122</id>
			<source_loc>5758</source_loc>
			<order>28</order>
			<instance_name>dut_Add_8Ux8U_9U_4_25</instance_name>
			<opcode>48</opcode>
			<label>+</label>
			<op>
				<id>27</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.3855</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6123</id>
			<source_loc>5760</source_loc>
			<order>29</order>
			<instance_name>dut_Add_8Ux8U_9U_4_26</instance_name>
			<opcode>48</opcode>
			<label>+</label>
			<op>
				<id>28</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.5118</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6124</id>
			<source_loc>5759</source_loc>
			<order>30</order>
			<instance_name>dut_Mul_33Ux32U_64U_4_18</instance_name>
			<opcode>28</opcode>
			<label>*</label>
			<op>
				<id>29</id>
				<op_kind>mul</op_kind>
				<in_widths>29 9</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>3.3825</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6126</id>
			<source_loc>5756</source_loc>
			<order>31</order>
			<instance_name>dut_Mul_8Ux8U_16U_4_19</instance_name>
			<opcode>53</opcode>
			<label>*</label>
			<op>
				<id>31</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>6125</id>
			<source_loc>5761</source_loc>
			<order>32</order>
			<instance_name>dut_Mul_32Ux9U_32U_4_20</instance_name>
			<opcode>28</opcode>
			<label>*</label>
			<op>
				<id>30</id>
				<op_kind>mul</op_kind>
				<in_widths>32 9</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<chain_time>2.1866</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6127</id>
			<source_loc>5762</source_loc>
			<order>33</order>
			<instance_name>dut_Add_32Ux32U_32U_4_30</instance_name>
			<opcode>63</opcode>
			<label>+</label>
			<op>
				<id>32</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<chain_time>2.5844</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6128</id>
			<source_loc>5757</source_loc>
			<order>34</order>
			<instance_name>dut_Add_32Ux17U_33U_4_24</instance_name>
			<opcode>59</opcode>
			<label>+</label>
			<op>
				<id>33</id>
				<op_kind>add</op_kind>
				<in_widths>32 16</in_widths>
				<out_widths>33</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<chain_time>0.4937</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6129</id>
			<source_loc>5763</source_loc>
			<order>35</order>
			<instance_name>dut_Mul_33Ux32U_64U_4_18</instance_name>
			<opcode>36</opcode>
			<label>*</label>
			<op>
				<id>34</id>
				<op_kind>mul</op_kind>
				<in_widths>33 32</in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>14</cycle_id>
			<chain_time>5.5814</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>6130</id>
			<source_loc>5764</source_loc>
			<order>36</order>
			<instance_name>dut_Div_64Ux2U_32U_4_33</instance_name>
			<opcode>38</opcode>
			<label>dut_Div_64Ux2U_32U_4</label>
			<op>
				<id>35</id>
				<op_kind>div</op_kind>
				<in_widths>64</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>8.8659</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6131</id>
			<source_loc>5124</source_loc>
			<order>37</order>
			<sig_name>dout_data</sig_name>
			<label>dout.data:dout_data:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>dout_data</object>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>8.9708</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6132</id>
			<source_loc>6048</source_loc>
			<order>38</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:dout_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>37</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>0.1428</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6133</id>
			<source_loc>5154</source_loc>
			<order>39</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>16</cycle_id>
			<chain_time>0.2083</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6134</id>
			<source_loc>6050</source_loc>
			<order>40</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>39</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1714</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6135</id>
			<source_loc>5156</source_loc>
			<order>41</order>
			<sig_name>stall0</sig_name>
			<label>thread1.get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.2369</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>thread1</thread>
	</cdfg>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.9053</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.9708</delay>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.7519</delay>
			</path_node>
			<delay>8.8659</delay>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>-999999999999999980835596172437374590573120014030318793091164810154100112203678582976298268616221151962702060266176005440567032331208403948233373515776.0000</delay>
				<port_name>sched_clk</port_name>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.7519</delay>
			</path_node>
			<delay>-999999999999999980835596172437374590573120014030318793091164810154100112203678582976298268616221151962702060266176005440567032331208403948233373515776.0000</delay>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.6469</delay>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.6469</delay>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.7234</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8999</delay>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.7234</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8999</delay>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8136</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3698</delay>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8136</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3698</delay>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.7234</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3552</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0726</delay>
				<instance_name>dut_Mul_32Ux9U_32U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0726</delay>
				<instance_name>dut_Mul_32Ux9U_32U_4_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6123</delay>
				<instance_name>dut_Add_32Ux17U_33U_4_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1166</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>9.1736</delay>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0726</delay>
				<instance_name>dut_Mul_32Ux9U_32U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0726</delay>
				<instance_name>dut_Mul_32Ux9U_32U_4_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6123</delay>
				<instance_name>dut_Add_32Ux17U_33U_4_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1166</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>9.1736</delay>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0726</delay>
				<instance_name>dut_Mul_32Ux9U_32U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0726</delay>
				<instance_name>dut_Mul_32Ux9U_32U_4_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6123</delay>
				<instance_name>dut_Add_32Ux17U_33U_4_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1166</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>9.1736</delay>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0726</delay>
				<instance_name>dut_Mul_32Ux9U_32U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.0726</delay>
				<instance_name>dut_Mul_32Ux9U_32U_4_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6123</delay>
				<instance_name>dut_Add_32Ux17U_33U_4_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1166</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>9.1121</delay>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>8.9053</delay>
				<instance_name>dut_Div_64Ux2U_32U_4_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>9.0875</delay>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>-999999999999999980835596172437374590573120014030318793091164810154100112203678582976298268616221151962702060266176005440567032331208403948233373515776.0000</delay>
				<port_name>sched_clk</port_name>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>8.7519</delay>
				<instance_name>dut_Div_64Ux2U_32U_4_33</instance_name>
			</path_node>
			<delay>-999999999999999980835596172437374590573120014030318793091164810154100112203678582976298268616221151962702060266176005440567032331208403948233373515776.0000</delay>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>8.7519</delay>
				<instance_name>dut_Div_64Ux2U_32U_4_33</instance_name>
			</path_node>
			<delay>8.8659</delay>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5019</delay>
				<instance_name>dut_Mul_8Ux8U_16U_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9669</delay>
				<instance_name>dut_Add_16Ux16U_17U_4_22</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6123</delay>
				<instance_name>dut_Add_32Ux17U_33U_4_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1166</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>7.5524</delay>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5019</delay>
				<instance_name>dut_Mul_8Ux8U_16U_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9669</delay>
				<instance_name>dut_Add_16Ux16U_17U_4_22</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6123</delay>
				<instance_name>dut_Add_32Ux17U_33U_4_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1166</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>7.5524</delay>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>thread1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.5019</delay>
				<instance_name>dut_Mul_8Ux8U_16U_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9669</delay>
				<instance_name>dut_Add_16Ux16U_17U_4_22</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6123</delay>
				<instance_name>dut_Add_32Ux17U_33U_4_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1166</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.9970</delay>
				<instance_name>dut_Mul_33Ux32U_64U_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>7.5524</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>thread1</thread>
		<timing_path>
			<name>thread1_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>8.9708</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.9053</delay>
				<source_loc>6130</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6131</source_loc>
				<state>12</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>8.8659</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.7519</delay>
				<source_loc>6130</source_loc>
				<state>12</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>5.6469</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.0726</delay>
				<source_loc>6125</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>6127</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
				<source_loc>6129</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>4.8999</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.7234</delay>
				<source_loc>6116</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
				<source_loc>6124</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>3.9400</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>6103</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
				<source_loc>6111</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>6113</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
				<source_loc>6115</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>3.9400</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>6102</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3797</delay>
				<source_loc>6111</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>6113</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.9970</delay>
				<source_loc>6115</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>0.5773</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>6123</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>0.4495</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3840</delay>
				<source_loc>6099</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>6100</source_loc>
				<state>7</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>0.4945</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>6109</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3290</delay>
				<source_loc>6114</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>thread1_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>thread1</thread>
			<delay>0.4945</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<source_loc>6108</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3290</delay>
				<source_loc>6114</source_loc>
				<state>10</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>thread1</thread>
		<reg_op>
			<id>6148</id>
			<source_loc>6095</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,3</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6149</id>
			<source_loc>6098</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed>1,3</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6150</id>
			<source_loc>6101</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,13,14</livein>
			<liveout>2,13</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6152</id>
			<source_loc>6118</source_loc>
			<name>CynTemp_7</name>
			<datatype W="16">sc_uint</datatype>
			<livein>13</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>dout_data</instance_name>
			<op>
				<id>23</id>
				<op_kind>reg</op_kind>
				<object>dout_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6153</id>
			<source_loc>6121</source_loc>
			<name>val2</name>
			<datatype W="32">sc_uint</datatype>
			<livein>14</livein>
			<liveout>13</liveout>
			<reg_deffed>13</reg_deffed>
			<instance_name>dout_data</instance_name>
			<op>
				<id>26</id>
				<op_kind>reg</op_kind>
				<object>dout_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6154</id>
			<source_loc>6131</source_loc>
			<name>dout_data</name>
			<datatype W="32">sc_uint</datatype>
			<livein>3,16</livein>
			<liveout>3,16</liveout>
			<reg_deffed>16</reg_deffed>
			<instance_name>dout_data</instance_name>
			<op>
				<id>36</id>
				<op_kind>reg</op_kind>
				<object>dout_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6156</id>
			<source_loc>6097</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6157</id>
			<source_loc>6133</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,16</livein>
			<liveout>1,3,16</liveout>
			<reg_deffed>16</reg_deffed>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6159</id>
			<source_loc>6102</source_loc>
			<name>u_g_n_333_a</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_18</instance_name>
			<op>
				<id>7</id>
				<op_kind>reg</op_kind>
				<object>s_reg_18</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6161</id>
			<source_loc>6103</source_loc>
			<name>u_g_n_333_b</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_19</instance_name>
			<op>
				<id>8</id>
				<op_kind>reg</op_kind>
				<object>s_reg_19</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6163</id>
			<source_loc>6105</source_loc>
			<name>u_g_n_333_d</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_20</instance_name>
			<op>
				<id>10</id>
				<op_kind>reg</op_kind>
				<object>s_reg_20</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6165</id>
			<source_loc>6106</source_loc>
			<name>u_g_n_333_e</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_21</instance_name>
			<op>
				<id>11</id>
				<op_kind>reg</op_kind>
				<object>s_reg_21</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6167</id>
			<source_loc>6104</source_loc>
			<name>u_g_n_333_c</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_22</instance_name>
			<op>
				<id>9</id>
				<op_kind>reg</op_kind>
				<object>s_reg_22</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6169</id>
			<source_loc>6108</source_loc>
			<name>u_g_n_333_g</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13,14</livein>
			<liveout>2,13</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_23</instance_name>
			<op>
				<id>13</id>
				<op_kind>reg</op_kind>
				<object>s_reg_23</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6171</id>
			<source_loc>6109</source_loc>
			<name>u_g_n_333_h</name>
			<datatype W="8">sc_uint</datatype>
			<livein>13,14</livein>
			<liveout>2,13</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_24</instance_name>
			<op>
				<id>14</id>
				<op_kind>reg</op_kind>
				<object>s_reg_24</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6173</id>
			<source_loc>6114</source_loc>
			<name>CynTemp_4</name>
			<datatype W="9">sc_uint</datatype>
			<livein>13</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>19</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6174</id>
			<source_loc>6123</source_loc>
			<name>CynTemp_11</name>
			<datatype W="9">sc_uint</datatype>
			<livein>14</livein>
			<liveout>13</liveout>
			<reg_deffed>13</reg_deffed>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>28</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6176</id>
			<source_loc>6115</source_loc>
			<name>CynTemp_5</name>
			<datatype W="20">sc_uint</datatype>
			<livein>13</livein>
			<liveout>2</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>20</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6177</id>
			<source_loc>6124</source_loc>
			<name>CynTemp_12</name>
			<datatype W="32">sc_uint</datatype>
			<livein>14</livein>
			<liveout>13</liveout>
			<reg_deffed>13</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>29</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6178</id>
			<source_loc>6129</source_loc>
			<name>CynTemp_17</name>
			<datatype W="64">sc_uint</datatype>
			<livein>15</livein>
			<liveout>14</liveout>
			<reg_deffed>14</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>34</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6180</id>
			<source_loc>6100</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>2,13,14</livein>
			<liveout>2,13</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>stall0</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>stall0</object>
			</op>
		</reg_op>
		<reg_op>
			<id>6181</id>
			<source_loc>6135</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,2,3</livein>
			<liveout>1,3</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>stall0</instance_name>
			<op>
				<id>40</id>
				<op_kind>reg</op_kind>
				<object>stall0</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>thread1</thread>
		<source_path>/opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>104</source_line>
		<source_loc>5928</source_loc>
		<loop>
			<id>22</id>
			<thread>thread1</thread>
			<source_path>dut.cc</source_path>
			<source_line>43</source_line>
			<source_loc>2682</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>6</max_path>
			<latency>6</latency>
		</loop>
	</loop>
	<latency>
		<name>mainLatency</name>
		<constr_id>31</constr_id>
		<min>6</min>
		<max>6</max>
		<value>6</value>
		<source_loc>2603</source_loc>
		<source_path>dut.cc</source_path>
		<source_line>48</source_line>
		<thread>thread1</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>thread1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2596</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>22</id>
			<thread>thread1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>2</cycle_id>
				<cyn_protocol/>
				<source_loc>11885</source_loc>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
			<cycle>
				<cycle_id>13</cycle_id>
				<start_cycle>1</start_cycle>
				<latency>3</latency>
			</cycle>
			<cycle>
				<cycle_id>14</cycle_id>
				<start_cycle>2</start_cycle>
				<latency>4</latency>
			</cycle>
			<cycle>
				<cycle_id>15</cycle_id>
				<start_cycle>3</start_cycle>
				<latency>5</latency>
			</cycle>
			<cycle>
				<cycle_id>16</cycle_id>
				<start_cycle>4</start_cycle>
				<latency>6</latency>
			</cycle>
			<cycle>
				<cycle_id>3</cycle_id>
				<cyn_protocol/>
				<source_loc>12453</source_loc>
				<start_cycle>5</start_cycle>
				<latency>7</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>din_m_stalling</name>
		<time> 5.000</time>
	</stable_time>
	<stable_time>
		<name>din_data_h</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_h</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_g</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_g</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_f</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_f</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_e</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_e</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_d</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_d</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_c</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_c</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_b</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_b</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_data_a</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data_a</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_data_is_invalid</name>
		<time> 0.384</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_m_next_trig_req</name>
		<time> 0.143</time>
	</stable_time>
	<stable_time>
		<name>dout_m_stalling</name>
		<time> 0.171</time>
	</stable_time>
	<stable_time>
		<name>rst</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rst</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_vld</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_vld</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_internal</name>
		<time> 0.255</time>
	</stable_time>
	<stable_time>
		<name>din_busy</name>
		<time> 0.255</time>
	</stable_time>
	<stable_time>
		<name>din_m_data_is_valid</name>
		<time> 0.355</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_active_s</name>
		<time> 0.221</time>
	</stable_time>
	<stable_time>
		<name>dout_vld</name>
		<time> 0.290</time>
	</stable_time>
	<stable_time>
		<name>dout_busy</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>dout_busy</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 11 threads, 94 ops.</summary>
	</phase_summary>
</tool_log>
