<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>Uart Register Offset(Map)</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Uart Register Offset(Map)<div class="ingroups"><a class="el" href="group___l_p_c17xx___u_a_r_t___register.html">UART Register Hardware Layer.</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Here is the register offset, users can get the register address via <b>UARTn_BASE + offset</b>, (n=0/1/...)  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa6f7e7a9f4551d6151f9d45362118a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#gaa6f7e7a9f4551d6151f9d45362118a50">RBR</a>&#160;&#160;&#160;((unsigned long)0x00000000)</td></tr>
<tr class="separator:gaa6f7e7a9f4551d6151f9d45362118a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9787adf3c9afcc4b781e85bb545b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga5e9787adf3c9afcc4b781e85bb545b35">THR</a>&#160;&#160;&#160;((unsigned long)0x00000000)</td></tr>
<tr class="separator:ga5e9787adf3c9afcc4b781e85bb545b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4466639cd64ebf372a621168c5e25964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga4466639cd64ebf372a621168c5e25964">DLL</a>&#160;&#160;&#160;((unsigned long)0x00000000)</td></tr>
<tr class="separator:ga4466639cd64ebf372a621168c5e25964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b48b12dc65f62dd40ab1163fe7997fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga3b48b12dc65f62dd40ab1163fe7997fb">DLM</a>&#160;&#160;&#160;((unsigned long)0x00000004)</td></tr>
<tr class="separator:ga3b48b12dc65f62dd40ab1163fe7997fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e27fa35f9febccdc4a0c28a5c8cffbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga3e27fa35f9febccdc4a0c28a5c8cffbb">IER</a>&#160;&#160;&#160;((unsigned long)0x00000004)</td></tr>
<tr class="separator:ga3e27fa35f9febccdc4a0c28a5c8cffbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67004975983f9c99226d63db17ba74c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga67004975983f9c99226d63db17ba74c4">IIR</a>&#160;&#160;&#160;((unsigned long)0x00000008)</td></tr>
<tr class="memdesc:ga67004975983f9c99226d63db17ba74c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR Interrupt ID Register. Identifies which interrupt(s) are pending.  <a href="#ga67004975983f9c99226d63db17ba74c4">More...</a><br/></td></tr>
<tr class="separator:ga67004975983f9c99226d63db17ba74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264b36b13386e3f62fe69e04711bc006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga264b36b13386e3f62fe69e04711bc006">FCR</a>&#160;&#160;&#160;((unsigned long)0x00000008)</td></tr>
<tr class="memdesc:ga264b36b13386e3f62fe69e04711bc006"><td class="mdescLeft">&#160;</td><td class="mdescRight">FCR FIFO Control Register. Controls UART FIFO usage and modes.  <a href="#ga264b36b13386e3f62fe69e04711bc006">More...</a><br/></td></tr>
<tr class="separator:ga264b36b13386e3f62fe69e04711bc006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851cb396b6eaa97346364a772b439f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga851cb396b6eaa97346364a772b439f37">LCR</a>&#160;&#160;&#160;((unsigned long)0x0000000C)</td></tr>
<tr class="separator:ga851cb396b6eaa97346364a772b439f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65364db1603cde6f6533cb61bcfcf553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga65364db1603cde6f6533cb61bcfcf553">MCR</a>&#160;&#160;&#160;((unsigned long)0x00000010)</td></tr>
<tr class="separator:ga65364db1603cde6f6533cb61bcfcf553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51d51aee21f6cc77d4955221aee3dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#gad51d51aee21f6cc77d4955221aee3dcb">LSR</a>&#160;&#160;&#160;((unsigned long)0x00000014)</td></tr>
<tr class="separator:gad51d51aee21f6cc77d4955221aee3dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4806a0bfd996121bc27d2466393207e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#gad4806a0bfd996121bc27d2466393207e">MSR</a>&#160;&#160;&#160;((unsigned long)0x00000018)</td></tr>
<tr class="memdesc:gad4806a0bfd996121bc27d2466393207e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Status Register. Contains handshake signal status flags.  <a href="#gad4806a0bfd996121bc27d2466393207e">More...</a><br/></td></tr>
<tr class="separator:gad4806a0bfd996121bc27d2466393207e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d51b965f892c1c63477e98cf45d2ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga1d51b965f892c1c63477e98cf45d2ee1">SCR</a>&#160;&#160;&#160;((unsigned long)0x0000001C)</td></tr>
<tr class="memdesc:ga1d51b965f892c1c63477e98cf45d2ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCR Scratch Pad Register. 8-bit temporary storage for software.  <a href="#ga1d51b965f892c1c63477e98cf45d2ee1">More...</a><br/></td></tr>
<tr class="separator:ga1d51b965f892c1c63477e98cf45d2ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48dc818c449e45d31cec291bd40e306c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga48dc818c449e45d31cec291bd40e306c">ACR</a>&#160;&#160;&#160;((unsigned long)0x00000020)</td></tr>
<tr class="memdesc:ga48dc818c449e45d31cec291bd40e306c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ACR Auto-baud Control Register. Contains controls for the auto-baud feature.  <a href="#ga48dc818c449e45d31cec291bd40e306c">More...</a><br/></td></tr>
<tr class="separator:ga48dc818c449e45d31cec291bd40e306c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff7444e9ac1fe9195afb20119888461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#gaaff7444e9ac1fe9195afb20119888461">ICR</a>&#160;&#160;&#160;((unsigned long)0x00000024)</td></tr>
<tr class="memdesc:gaaff7444e9ac1fe9195afb20119888461"><td class="mdescLeft">&#160;</td><td class="mdescRight">ICR IrDA Control Register. Enables and configures the IrDA mode.  <a href="#gaaff7444e9ac1fe9195afb20119888461">More...</a><br/></td></tr>
<tr class="separator:gaaff7444e9ac1fe9195afb20119888461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafd84ba9b1ec8fa048dd95ea2502756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#gacafd84ba9b1ec8fa048dd95ea2502756">FDR</a>&#160;&#160;&#160;((unsigned long)0x00000028)</td></tr>
<tr class="separator:gacafd84ba9b1ec8fa048dd95ea2502756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88515ba18a979600b1c79179ec97c142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga88515ba18a979600b1c79179ec97c142">TER</a>&#160;&#160;&#160;((unsigned long)0x00000030)</td></tr>
<tr class="separator:ga88515ba18a979600b1c79179ec97c142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb2679a98bbf5f3d78822b27615be16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#gaccb2679a98bbf5f3d78822b27615be16">RS485CTRL</a>&#160;&#160;&#160;((unsigned long)0x0000004C)</td></tr>
<tr class="separator:gaccb2679a98bbf5f3d78822b27615be16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9145c1c07400d2fb8539db76dabffec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga9145c1c07400d2fb8539db76dabffec5">ADRMATCH</a>&#160;&#160;&#160;((unsigned long)0x00000050)</td></tr>
<tr class="separator:ga9145c1c07400d2fb8539db76dabffec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb296a50b47f2ff9d95ec74c6d51ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___uart___register___offsets.html#ga9eb296a50b47f2ff9d95ec74c6d51ec3">RS485DLY</a>&#160;&#160;&#160;((unsigned long)0x00000054)</td></tr>
<tr class="memdesc:ga9eb296a50b47f2ff9d95ec74c6d51ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RS-485/EIA-485 direction control delay.  <a href="#ga9eb296a50b47f2ff9d95ec74c6d51ec3">More...</a><br/></td></tr>
<tr class="separator:ga9eb296a50b47f2ff9d95ec74c6d51ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Here is the register offset, users can get the register address via <b>UARTn_BASE + offset</b>, (n=0/1/...) </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga48dc818c449e45d31cec291bd40e306c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACR&#160;&#160;&#160;((unsigned long)0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ACR Auto-baud Control Register. Contains controls for the auto-baud feature. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00136">136</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9145c1c07400d2fb8539db76dabffec5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADRMATCH&#160;&#160;&#160;((unsigned long)0x00000050)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RS-485/EIA-485 address match. Contains the address match value for RS-485/EIA-485 mode. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00156">156</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4466639cd64ebf372a621168c5e25964"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DLL&#160;&#160;&#160;((unsigned long)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DLL (DLAB =1) Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00100">100</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b48b12dc65f62dd40ab1163fe7997fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DLM&#160;&#160;&#160;((unsigned long)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DLM (DLAB =1) Divisor Latch MSB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00105">105</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga264b36b13386e3f62fe69e04711bc006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCR&#160;&#160;&#160;((unsigned long)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FCR FIFO Control Register. Controls UART FIFO usage and modes. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00115">115</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacafd84ba9b1ec8fa048dd95ea2502756"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FDR&#160;&#160;&#160;((unsigned long)0x00000028)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FDR Fractional Divider Register. Generates a clock input for the baud rate divider. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00143">143</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaff7444e9ac1fe9195afb20119888461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ICR&#160;&#160;&#160;((unsigned long)0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ICR IrDA Control Register. Enables and configures the IrDA mode. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00139">139</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e27fa35f9febccdc4a0c28a5c8cffbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IER&#160;&#160;&#160;((unsigned long)0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IER (DLAB =0) Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential UART interrupts. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00109">109</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67004975983f9c99226d63db17ba74c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IIR&#160;&#160;&#160;((unsigned long)0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIR Interrupt ID Register. Identifies which interrupt(s) are pending. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00112">112</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga851cb396b6eaa97346364a772b439f37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCR&#160;&#160;&#160;((unsigned long)0x0000000C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LCR Line Control Register. Contains controls for frame formatting and break generation. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00119">119</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad51d51aee21f6cc77d4955221aee3dcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LSR&#160;&#160;&#160;((unsigned long)0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSR Line Status Register. Contains flags for transmit and receive status, including line errors. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00127">127</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65364db1603cde6f6533cb61bcfcf553"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCR&#160;&#160;&#160;((unsigned long)0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Modem Control Register. Contains controls for flow control handshaking and loopback mode. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00123">123</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4806a0bfd996121bc27d2466393207e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR&#160;&#160;&#160;((unsigned long)0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modem Status Register. Contains handshake signal status flags. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00130">130</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6f7e7a9f4551d6151f9d45362118a50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RBR&#160;&#160;&#160;((unsigned long)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RBR (DLAB =0) Receiver Buffer Register. Contains the next received character to be read. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00091">91</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaccb2679a98bbf5f3d78822b27615be16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RS485CTRL&#160;&#160;&#160;((unsigned long)0x0000004C)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RS-485/EIA-485 Control. Contains controls to configure various aspects of RS-485/EIA-485 modes. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00152">152</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9eb296a50b47f2ff9d95ec74c6d51ec3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RS485DLY&#160;&#160;&#160;((unsigned long)0x00000054)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RS-485/EIA-485 direction control delay. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00159">159</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d51b965f892c1c63477e98cf45d2ee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCR&#160;&#160;&#160;((unsigned long)0x0000001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCR Scratch Pad Register. 8-bit temporary storage for software. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00133">133</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88515ba18a979600b1c79179ec97c142"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TER&#160;&#160;&#160;((unsigned long)0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TER Transmit Enable Register. Turns off UART transmitter for use with software flow control. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00147">147</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e9787adf3c9afcc4b781e85bb545b35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THR&#160;&#160;&#160;((unsigned long)0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>THR (DLAB =0) Transmit Holding Register. The next character to be transmitted is written here. </p>

<p>Definition at line <a class="el" href="xhw__uart_8h_source.html#l00095">95</a> of file <a class="el" href="xhw__uart_8h_source.html">xhw_uart.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
