# Generated by Yosys 0.36 (git sha1 8f07a0d8404, clang 15.0.0 -fPIC -Os)

.model SAYAC
.inputs clk rst dataBusIn[0] dataBusIn[1] dataBusIn[2] dataBusIn[3] dataBusIn[4] dataBusIn[5] dataBusIn[6] dataBusIn[7] dataBusIn[8] dataBusIn[9] dataBusIn[10] dataBusIn[11] dataBusIn[12] dataBusIn[13] dataBusIn[14] dataBusIn[15] readyMEM
.outputs dataBusOut[0] dataBusOut[1] dataBusOut[2] dataBusOut[3] dataBusOut[4] dataBusOut[5] dataBusOut[6] dataBusOut[7] dataBusOut[8] dataBusOut[9] dataBusOut[10] dataBusOut[11] dataBusOut[12] dataBusOut[13] dataBusOut[14] dataBusOut[15] addrBus[0] addrBus[1] addrBus[2] addrBus[3] addrBus[4] addrBus[5] addrBus[6] addrBus[7] addrBus[8] addrBus[9] addrBus[10] addrBus[11] addrBus[12] addrBus[13] addrBus[14] addrBus[15] readMEM writeMEM
.names $false
.names $true
1
.names $undef
.subckt BUF_X1 A=$iopadmap$addrBus[0] Z=addrBus[0]
.subckt BUF_X1 A=$iopadmap$addrBus[1] Z=addrBus[1]
.subckt BUF_X1 A=$iopadmap$addrBus[10] Z=addrBus[10]
.subckt BUF_X1 A=$iopadmap$addrBus[11] Z=addrBus[11]
.subckt BUF_X1 A=$iopadmap$addrBus[12] Z=addrBus[12]
.subckt BUF_X1 A=$iopadmap$addrBus[13] Z=addrBus[13]
.subckt BUF_X1 A=$iopadmap$addrBus[14] Z=addrBus[14]
.subckt BUF_X1 A=$iopadmap$addrBus[15] Z=addrBus[15]
.subckt BUF_X1 A=$iopadmap$addrBus[2] Z=addrBus[2]
.subckt BUF_X1 A=$iopadmap$addrBus[3] Z=addrBus[3]
.subckt BUF_X1 A=$iopadmap$addrBus[4] Z=addrBus[4]
.subckt BUF_X1 A=$iopadmap$addrBus[5] Z=addrBus[5]
.subckt BUF_X1 A=$iopadmap$addrBus[6] Z=addrBus[6]
.subckt BUF_X1 A=$iopadmap$addrBus[7] Z=addrBus[7]
.subckt BUF_X1 A=$iopadmap$addrBus[8] Z=addrBus[8]
.subckt BUF_X1 A=$iopadmap$addrBus[9] Z=addrBus[9]
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=dataBusIn[0] Z=$iopadmap$dataBusIn[0]
.subckt BUF_X1 A=dataBusIn[1] Z=$iopadmap$dataBusIn[1]
.subckt BUF_X1 A=dataBusIn[10] Z=$iopadmap$dataBusIn[10]
.subckt BUF_X1 A=dataBusIn[11] Z=$iopadmap$dataBusIn[11]
.subckt BUF_X1 A=dataBusIn[12] Z=$iopadmap$dataBusIn[12]
.subckt BUF_X1 A=dataBusIn[13] Z=$iopadmap$dataBusIn[13]
.subckt BUF_X1 A=dataBusIn[14] Z=$iopadmap$dataBusIn[14]
.subckt BUF_X1 A=dataBusIn[15] Z=$iopadmap$dataBusIn[15]
.subckt BUF_X1 A=dataBusIn[2] Z=$iopadmap$dataBusIn[2]
.subckt BUF_X1 A=dataBusIn[3] Z=$iopadmap$dataBusIn[3]
.subckt BUF_X1 A=dataBusIn[4] Z=$iopadmap$dataBusIn[4]
.subckt BUF_X1 A=dataBusIn[5] Z=$iopadmap$dataBusIn[5]
.subckt BUF_X1 A=dataBusIn[6] Z=$iopadmap$dataBusIn[6]
.subckt BUF_X1 A=dataBusIn[7] Z=$iopadmap$dataBusIn[7]
.subckt BUF_X1 A=dataBusIn[8] Z=$iopadmap$dataBusIn[8]
.subckt BUF_X1 A=dataBusIn[9] Z=$iopadmap$dataBusIn[9]
.subckt BUF_X1 A=$iopadmap$dataBusOut[0] Z=dataBusOut[0]
.subckt BUF_X1 A=$iopadmap$dataBusOut[1] Z=dataBusOut[1]
.subckt BUF_X1 A=$iopadmap$dataBusOut[10] Z=dataBusOut[10]
.subckt BUF_X1 A=$iopadmap$dataBusOut[11] Z=dataBusOut[11]
.subckt BUF_X1 A=$iopadmap$dataBusOut[12] Z=dataBusOut[12]
.subckt BUF_X1 A=$iopadmap$dataBusOut[13] Z=dataBusOut[13]
.subckt BUF_X1 A=$iopadmap$dataBusOut[14] Z=dataBusOut[14]
.subckt BUF_X1 A=$iopadmap$dataBusOut[15] Z=dataBusOut[15]
.subckt BUF_X1 A=$iopadmap$dataBusOut[2] Z=dataBusOut[2]
.subckt BUF_X1 A=$iopadmap$dataBusOut[3] Z=dataBusOut[3]
.subckt BUF_X1 A=$iopadmap$dataBusOut[4] Z=dataBusOut[4]
.subckt BUF_X1 A=$iopadmap$dataBusOut[5] Z=dataBusOut[5]
.subckt BUF_X1 A=$iopadmap$dataBusOut[6] Z=dataBusOut[6]
.subckt BUF_X1 A=$iopadmap$dataBusOut[7] Z=dataBusOut[7]
.subckt BUF_X1 A=$iopadmap$dataBusOut[8] Z=dataBusOut[8]
.subckt BUF_X1 A=$iopadmap$dataBusOut[9] Z=dataBusOut[9]
.subckt BUF_X1 A=$iopadmap$readMEM Z=readMEM
.subckt BUF_X1 A=readyMEM Z=$iopadmap$readyMEM
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.subckt BUF_X1 A=$iopadmap$writeMEM Z=writeMEM
.subckt Controller FIB[0]=instruction[4] FIB[1]=instruction[5] FIB[2]=instruction[6] FIB[3]=instruction[7] FIB[4]=instruction[8] SE5bits=SE5bits SE6bits=SE6bits SE8bits=SE8bits USE8bits=USE8bits arithADD=arithADD arithDIV=arithDIV arithMUL=arithMUL arithSH=arithSH arithSUB=arithSUB clk=$iopadmap$clk doneMDU=doneMDU enFlag=enFlag ldADR=ldADR ldIR=ldIR ldMDU1=ldMDU1 ldMDU2=ldMDU2 ldPC=ldPC logicAND=logicAND logicSH=logicSH onesComp=onesComp opcode[0]=instruction[8] opcode[1]=instruction[9] opcode[2]=instruction[10] opcode[3]=instruction[11] opcode[4]=instruction[12] opcode[5]=instruction[13] opcode[6]=instruction[14] opcode[7]=instruction[15] outFlag[0]=outFlag[0] outFlag[1]=outFlag[1] outFlag[2]=outFlag[2] outFlag[3]=outFlag[3] outFlag[4]=outFlag[4] outFlag[5]=outFlag[5] outFlag[6]=outFlag[6] outFlag[7]=outFlag[7] p1lowbits=p1lowbits readIO=readIO readMEM=$iopadmap$readMEM readyMDU=readyMDU readyMEM=$iopadmap$readyMEM rst=$iopadmap$rst selADR_MEM=selADR_MEM selASU_TRF=selASU_TRF selIMM_TRF=selIMM_TRF selLLU_TRF=selLLU_TRF selMDU1_TRF=selMDU1_TRF selMDU2_TRF=selMDU2_TRF selPC1_PC=selPC1_PC selPC1_TRF=selPC1_TRF selPC_MEM=selPC_MEM selPCadd_PC=selPCadd_PC selSHU_TRF=selSHU_TRF seldatabus_TRF=seldatabus_TRF selimm_ASU=selimm_ASU selimm_PCP=selimm_PCP selp1_PC=selp1_PC selp1_PCP=selp1_PCP selp2_ASU=selp2_ASU selp2_SHU=selp2_SHU selrd0_TRF=selrd0_TRF selrd1_TRF=selrd1_TRF selrd_1_TRF=selrd_1_TRF selrd_2_TRF=selrd_2_TRF selrs1_TRF=selrs1_TRF selrs2_TRF=selrs2_TRF selshim_SHU=selshim_SHU startMDU=startMDU twosComp=twosComp writeIO=writeIO writeMEM=$iopadmap$writeMEM writeTRF=writeTRF
.subckt Datapath SE5bits=SE5bits SE6bits=SE6bits SE8bits=SE8bits USE8bits=USE8bits addrBus[0]=$iopadmap$addrBus[0] addrBus[1]=$iopadmap$addrBus[1] addrBus[2]=$iopadmap$addrBus[2] addrBus[3]=$iopadmap$addrBus[3] addrBus[4]=$iopadmap$addrBus[4] addrBus[5]=$iopadmap$addrBus[5] addrBus[6]=$iopadmap$addrBus[6] addrBus[7]=$iopadmap$addrBus[7] addrBus[8]=$iopadmap$addrBus[8] addrBus[9]=$iopadmap$addrBus[9] addrBus[10]=$iopadmap$addrBus[10] addrBus[11]=$iopadmap$addrBus[11] addrBus[12]=$iopadmap$addrBus[12] addrBus[13]=$iopadmap$addrBus[13] addrBus[14]=$iopadmap$addrBus[14] addrBus[15]=$iopadmap$addrBus[15] arithADD=arithADD arithDIV=arithDIV arithMUL=arithMUL arithSH=arithSH arithSUB=arithSUB clk=$iopadmap$clk dataBusIn[0]=$iopadmap$dataBusIn[0] dataBusIn[1]=$iopadmap$dataBusIn[1] dataBusIn[2]=$iopadmap$dataBusIn[2] dataBusIn[3]=$iopadmap$dataBusIn[3] dataBusIn[4]=$iopadmap$dataBusIn[4] dataBusIn[5]=$iopadmap$dataBusIn[5] dataBusIn[6]=$iopadmap$dataBusIn[6] dataBusIn[7]=$iopadmap$dataBusIn[7] dataBusIn[8]=$iopadmap$dataBusIn[8] dataBusIn[9]=$iopadmap$dataBusIn[9] dataBusIn[10]=$iopadmap$dataBusIn[10] dataBusIn[11]=$iopadmap$dataBusIn[11] dataBusIn[12]=$iopadmap$dataBusIn[12] dataBusIn[13]=$iopadmap$dataBusIn[13] dataBusIn[14]=$iopadmap$dataBusIn[14] dataBusIn[15]=$iopadmap$dataBusIn[15] dataBusOut[0]=$iopadmap$dataBusOut[0] dataBusOut[1]=$iopadmap$dataBusOut[1] dataBusOut[2]=$iopadmap$dataBusOut[2] dataBusOut[3]=$iopadmap$dataBusOut[3] dataBusOut[4]=$iopadmap$dataBusOut[4] dataBusOut[5]=$iopadmap$dataBusOut[5] dataBusOut[6]=$iopadmap$dataBusOut[6] dataBusOut[7]=$iopadmap$dataBusOut[7] dataBusOut[8]=$iopadmap$dataBusOut[8] dataBusOut[9]=$iopadmap$dataBusOut[9] dataBusOut[10]=$iopadmap$dataBusOut[10] dataBusOut[11]=$iopadmap$dataBusOut[11] dataBusOut[12]=$iopadmap$dataBusOut[12] dataBusOut[13]=$iopadmap$dataBusOut[13] dataBusOut[14]=$iopadmap$dataBusOut[14] dataBusOut[15]=$iopadmap$dataBusOut[15] doneMDU=doneMDU enFlag=enFlag eq=eq gt=gt instr[0]=instruction[0] instr[1]=instruction[1] instr[2]=instruction[2] instr[3]=instruction[3] instr[4]=instruction[4] instr[5]=instruction[5] instr[6]=instruction[6] instr[7]=instruction[7] instr[8]=instruction[8] instr[9]=instruction[9] instr[10]=instruction[10] instr[11]=instruction[11] instr[12]=instruction[12] instr[13]=instruction[13] instr[14]=instruction[14] instr[15]=instruction[15] ldADR=ldADR ldIR=ldIR ldMDU1=ldMDU1 ldMDU2=ldMDU2 ldPC=ldPC logicAND=logicAND logicSH=logicSH lt=lt onesComp=onesComp outFlag[0]=outFlag[0] outFlag[1]=outFlag[1] outFlag[2]=outFlag[2] outFlag[3]=outFlag[3] outFlag[4]=outFlag[4] outFlag[5]=outFlag[5] outFlag[6]=outFlag[6] outFlag[7]=outFlag[7] p1lowbits=p1lowbits readyMDU=readyMDU rst=$iopadmap$rst selADR_MEM=selADR_MEM selASU_TRF=selASU_TRF selIMM_TRF=selIMM_TRF selLLU_TRF=selLLU_TRF selMDU1_TRF=selMDU1_TRF selMDU2_TRF=selMDU2_TRF selPC1_PC=selPC1_PC selPC1_TRF=selPC1_TRF selPC_MEM=selPC_MEM selPCadd_PC=selPCadd_PC selSHU_TRF=selSHU_TRF seldatabus_TRF=seldatabus_TRF selimm_ASU=selimm_ASU selimm_PCP=selimm_PCP selp1_PC=selp1_PC selp1_PCP=selp1_PCP selp2_ASU=selp2_ASU selp2_SHU=selp2_SHU selrd0_TRF=selrd0_TRF selrd1_TRF=selrd1_TRF selrd_1_TRF=selrd_1_TRF selrd_2_TRF=selrd_2_TRF selrs1_TRF=selrs1_TRF selrs2_TRF=selrs2_TRF selshim_SHU=selshim_SHU startMDU=startMDU twosComp=twosComp writeTRF=writeTRF
.end

.model $paramod\Counter\N?s32'00000000000000000000000000000101
.inputs initValue[0] initValue[1] initValue[2] initValue[3] initValue[4] incCnt iniCnt clk rst
.outputs dataOut[0] dataOut[1] dataOut[2] dataOut[3] dataOut[4] co
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$dataOut[4] Y=$abc$15729$new_n19
.subckt NOT A=$iopadmap$dataOut[2] Y=$abc$15729$new_n20
.subckt NAND A=$iopadmap$dataOut[1] B=$iopadmap$dataOut[0] Y=$abc$15729$new_n21
.subckt NOR A=$abc$15729$new_n21 B=$abc$15729$new_n20 Y=$abc$15729$new_n22
.subckt NAND A=$abc$15729$new_n22 B=$iopadmap$dataOut[3] Y=$abc$15729$new_n23
.subckt NOR A=$abc$15729$new_n23 B=$abc$15729$new_n19 Y=$iopadmap$co
.subckt NAND A=$iopadmap$initValue[0] B=$iopadmap$iniCnt Y=$abc$15729$new_n25
.subckt NOT A=$iopadmap$dataOut[0] Y=$abc$15729$new_n26
.subckt NOR A=$iopadmap$incCnt B=$iopadmap$iniCnt Y=$abc$15729$new_n27
.subckt NOT A=$abc$15729$new_n27 Y=$abc$15729$new_n28
.subckt NOR A=$abc$15729$new_n28 B=$abc$15729$new_n26 Y=$abc$15729$new_n29
.subckt NOT A=$iopadmap$iniCnt Y=$abc$15729$new_n30
.subckt NAND A=$iopadmap$incCnt B=$abc$15729$new_n30 Y=$abc$15729$new_n31
.subckt NOR A=$abc$15729$new_n31 B=$iopadmap$dataOut[0] Y=$abc$15729$new_n32
.subckt NOR A=$abc$15729$new_n32 B=$abc$15729$new_n29 Y=$abc$15729$new_n33
.subckt NAND A=$abc$15729$new_n33 B=$abc$15729$new_n25 Y=$abc$15729$auto$rtlil.cc:2669:MuxGate$14580
.subckt NOR A=$iopadmap$dataOut[0] B=$iopadmap$iniCnt Y=$abc$15729$new_n35
.subckt NOR A=$abc$15729$new_n27 B=$abc$15729$new_n35 Y=$abc$15729$new_n36
.subckt NOR A=$abc$15729$new_n36 B=$iopadmap$dataOut[1] Y=$abc$15729$new_n37
.subckt NOT A=$abc$15729$new_n21 Y=$abc$15729$new_n38
.subckt NOT A=$abc$15729$new_n31 Y=$abc$15729$new_n39
.subckt NAND A=$abc$15729$new_n39 B=$abc$15729$new_n38 Y=$abc$15729$new_n40
.subckt NOT A=$iopadmap$initValue[1] Y=$abc$15729$new_n41
.subckt NAND A=$abc$15729$new_n41 B=$iopadmap$iniCnt Y=$abc$15729$new_n42
.subckt NAND A=$abc$15729$new_n42 B=$abc$15729$new_n40 Y=$abc$15729$new_n43
.subckt NOR A=$abc$15729$new_n43 B=$abc$15729$new_n37 Y=$abc$15729$auto$rtlil.cc:2669:MuxGate$14582
.subckt NOR A=$abc$15729$new_n38 B=$iopadmap$dataOut[2] Y=$abc$15729$new_n45
.subckt NOR A=$abc$15729$new_n45 B=$abc$15729$new_n22 Y=$abc$15729$new_n46
.subckt NAND A=$abc$15729$new_n46 B=$abc$15729$new_n39 Y=$abc$15729$new_n47
.subckt NOT A=$iopadmap$initValue[2] Y=$abc$15729$new_n48
.subckt NOR A=$abc$15729$new_n48 B=$abc$15729$new_n30 Y=$abc$15729$new_n49
.subckt NOR A=$abc$15729$new_n28 B=$abc$15729$new_n20 Y=$abc$15729$new_n50
.subckt NOR A=$abc$15729$new_n50 B=$abc$15729$new_n49 Y=$abc$15729$new_n51
.subckt NAND A=$abc$15729$new_n51 B=$abc$15729$new_n47 Y=$abc$15729$auto$rtlil.cc:2669:MuxGate$14584
.subckt NOR A=$abc$15729$new_n22 B=$iopadmap$dataOut[3] Y=$abc$15729$new_n53
.subckt NOR A=$abc$15729$new_n53 B=$abc$15729$new_n31 Y=$abc$15729$new_n54
.subckt NAND A=$abc$15729$new_n54 B=$abc$15729$new_n23 Y=$abc$15729$new_n55
.subckt NOT A=$iopadmap$dataOut[3] Y=$abc$15729$new_n56
.subckt NOR A=$abc$15729$new_n28 B=$abc$15729$new_n56 Y=$abc$15729$new_n57
.subckt NOT A=$iopadmap$initValue[3] Y=$abc$15729$new_n58
.subckt NOR A=$abc$15729$new_n58 B=$abc$15729$new_n30 Y=$abc$15729$new_n59
.subckt NOR A=$abc$15729$new_n59 B=$abc$15729$new_n57 Y=$abc$15729$new_n60
.subckt NAND A=$abc$15729$new_n60 B=$abc$15729$new_n55 Y=$abc$15729$auto$rtlil.cc:2669:MuxGate$14586
.subckt NAND A=$abc$15729$new_n23 B=$abc$15729$new_n19 Y=$abc$15729$new_n62
.subckt NOR A=$abc$15729$new_n31 B=$iopadmap$co Y=$abc$15729$new_n63
.subckt NAND A=$abc$15729$new_n63 B=$abc$15729$new_n62 Y=$abc$15729$new_n64
.subckt NOR A=$abc$15729$new_n28 B=$abc$15729$new_n19 Y=$abc$15729$new_n65
.subckt NOT A=$iopadmap$initValue[4] Y=$abc$15729$new_n66
.subckt NOR A=$abc$15729$new_n66 B=$abc$15729$new_n30 Y=$abc$15729$new_n67
.subckt NOR A=$abc$15729$new_n67 B=$abc$15729$new_n65 Y=$abc$15729$new_n68
.subckt NAND A=$abc$15729$new_n68 B=$abc$15729$new_n64 Y=$abc$15729$auto$rtlil.cc:2669:MuxGate$14588
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15729$auto$rtlil.cc:2669:MuxGate$14580 Q=$iopadmap$dataOut[0] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15729$auto$rtlil.cc:2669:MuxGate$14582 Q=$iopadmap$dataOut[1] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15729$auto$rtlil.cc:2669:MuxGate$14584 Q=$iopadmap$dataOut[2] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15729$auto$rtlil.cc:2669:MuxGate$14586 Q=$iopadmap$dataOut[3] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15729$auto$rtlil.cc:2669:MuxGate$14588 Q=$iopadmap$dataOut[4] R=$iopadmap$rst
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=$iopadmap$co Z=co
.subckt BUF_X1 A=$iopadmap$dataOut[0] Z=dataOut[0]
.subckt BUF_X1 A=$iopadmap$dataOut[1] Z=dataOut[1]
.subckt BUF_X1 A=$iopadmap$dataOut[2] Z=dataOut[2]
.subckt BUF_X1 A=$iopadmap$dataOut[3] Z=dataOut[3]
.subckt BUF_X1 A=$iopadmap$dataOut[4] Z=dataOut[4]
.subckt BUF_X1 A=incCnt Z=$iopadmap$incCnt
.subckt BUF_X1 A=iniCnt Z=$iopadmap$iniCnt
.subckt BUF_X1 A=initValue[0] Z=$iopadmap$initValue[0]
.subckt BUF_X1 A=initValue[1] Z=$iopadmap$initValue[1]
.subckt BUF_X1 A=initValue[2] Z=$iopadmap$initValue[2]
.subckt BUF_X1 A=initValue[3] Z=$iopadmap$initValue[3]
.subckt BUF_X1 A=initValue[4] Z=$iopadmap$initValue[4]
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.end

.model $paramod\REG\N?s32'00000000000000000000000000010000
.inputs inREG[0] inREG[1] inREG[2] inREG[3] inREG[4] inREG[5] inREG[6] inREG[7] inREG[8] inREG[9] inREG[10] inREG[11] inREG[12] inREG[13] inREG[14] inREG[15] ld clk rst
.outputs outREG[0] outREG[1] outREG[2] outREG[3] outREG[4] outREG[5] outREG[6] outREG[7] outREG[8] outREG[9] outREG[10] outREG[11] outREG[12] outREG[13] outREG[14] outREG[15]
.names $false
.names $true
1
.names $undef
.subckt NOR A=$iopadmap$ld B=$iopadmap$outREG[0] Y=$abc$15781$new_n50
.subckt NOT A=$iopadmap$ld Y=$abc$15781$new_n51
.subckt NOR A=$abc$15781$new_n51 B=$iopadmap$inREG[0] Y=$abc$15781$new_n52
.subckt NOR A=$abc$15781$new_n52 B=$abc$15781$new_n50 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14590
.subckt NOR A=$iopadmap$outREG[1] B=$iopadmap$ld Y=$abc$15781$new_n54
.subckt NOR A=$iopadmap$inREG[1] B=$abc$15781$new_n51 Y=$abc$15781$new_n55
.subckt NOR A=$abc$15781$new_n55 B=$abc$15781$new_n54 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14592
.subckt NOR A=$iopadmap$outREG[2] B=$iopadmap$ld Y=$abc$15781$new_n57
.subckt NOR A=$iopadmap$inREG[2] B=$abc$15781$new_n51 Y=$abc$15781$new_n58
.subckt NOR A=$abc$15781$new_n58 B=$abc$15781$new_n57 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14594
.subckt NOR A=$iopadmap$outREG[3] B=$iopadmap$ld Y=$abc$15781$new_n60
.subckt NOR A=$iopadmap$inREG[3] B=$abc$15781$new_n51 Y=$abc$15781$new_n61
.subckt NOR A=$abc$15781$new_n61 B=$abc$15781$new_n60 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14596
.subckt NOR A=$iopadmap$outREG[4] B=$iopadmap$ld Y=$abc$15781$new_n63
.subckt NOR A=$iopadmap$inREG[4] B=$abc$15781$new_n51 Y=$abc$15781$new_n64
.subckt NOR A=$abc$15781$new_n64 B=$abc$15781$new_n63 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14598
.subckt NOR A=$iopadmap$outREG[5] B=$iopadmap$ld Y=$abc$15781$new_n66
.subckt NOR A=$iopadmap$inREG[5] B=$abc$15781$new_n51 Y=$abc$15781$new_n67
.subckt NOR A=$abc$15781$new_n67 B=$abc$15781$new_n66 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14600
.subckt NOR A=$iopadmap$outREG[6] B=$iopadmap$ld Y=$abc$15781$new_n69
.subckt NOR A=$iopadmap$inREG[6] B=$abc$15781$new_n51 Y=$abc$15781$new_n70
.subckt NOR A=$abc$15781$new_n70 B=$abc$15781$new_n69 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14602
.subckt NOR A=$iopadmap$outREG[7] B=$iopadmap$ld Y=$abc$15781$new_n72
.subckt NOR A=$iopadmap$inREG[7] B=$abc$15781$new_n51 Y=$abc$15781$new_n73
.subckt NOR A=$abc$15781$new_n73 B=$abc$15781$new_n72 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14604
.subckt NOR A=$iopadmap$outREG[8] B=$iopadmap$ld Y=$abc$15781$new_n75
.subckt NOR A=$iopadmap$inREG[8] B=$abc$15781$new_n51 Y=$abc$15781$new_n76
.subckt NOR A=$abc$15781$new_n76 B=$abc$15781$new_n75 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14606
.subckt NOR A=$iopadmap$outREG[9] B=$iopadmap$ld Y=$abc$15781$new_n78
.subckt NOR A=$iopadmap$inREG[9] B=$abc$15781$new_n51 Y=$abc$15781$new_n79
.subckt NOR A=$abc$15781$new_n79 B=$abc$15781$new_n78 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14608
.subckt NOR A=$iopadmap$outREG[10] B=$iopadmap$ld Y=$abc$15781$new_n81
.subckt NOR A=$iopadmap$inREG[10] B=$abc$15781$new_n51 Y=$abc$15781$new_n82
.subckt NOR A=$abc$15781$new_n82 B=$abc$15781$new_n81 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14610
.subckt NOR A=$iopadmap$outREG[11] B=$iopadmap$ld Y=$abc$15781$new_n84
.subckt NOR A=$iopadmap$inREG[11] B=$abc$15781$new_n51 Y=$abc$15781$new_n85
.subckt NOR A=$abc$15781$new_n85 B=$abc$15781$new_n84 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14612
.subckt NOR A=$iopadmap$outREG[12] B=$iopadmap$ld Y=$abc$15781$new_n87
.subckt NOR A=$iopadmap$inREG[12] B=$abc$15781$new_n51 Y=$abc$15781$new_n88
.subckt NOR A=$abc$15781$new_n88 B=$abc$15781$new_n87 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14614
.subckt NOR A=$iopadmap$outREG[13] B=$iopadmap$ld Y=$abc$15781$new_n90
.subckt NOR A=$iopadmap$inREG[13] B=$abc$15781$new_n51 Y=$abc$15781$new_n91
.subckt NOR A=$abc$15781$new_n91 B=$abc$15781$new_n90 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14616
.subckt NOR A=$iopadmap$outREG[14] B=$iopadmap$ld Y=$abc$15781$new_n93
.subckt NOR A=$iopadmap$inREG[14] B=$abc$15781$new_n51 Y=$abc$15781$new_n94
.subckt NOR A=$abc$15781$new_n94 B=$abc$15781$new_n93 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14618
.subckt NOR A=$iopadmap$outREG[15] B=$iopadmap$ld Y=$abc$15781$new_n96
.subckt NOR A=$iopadmap$inREG[15] B=$abc$15781$new_n51 Y=$abc$15781$new_n97
.subckt NOR A=$abc$15781$new_n97 B=$abc$15781$new_n96 Y=$abc$15781$auto$rtlil.cc:2669:MuxGate$14620
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14590 Q=$iopadmap$outREG[0] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14592 Q=$iopadmap$outREG[1] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14594 Q=$iopadmap$outREG[2] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14596 Q=$iopadmap$outREG[3] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14598 Q=$iopadmap$outREG[4] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14600 Q=$iopadmap$outREG[5] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14602 Q=$iopadmap$outREG[6] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14604 Q=$iopadmap$outREG[7] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14606 Q=$iopadmap$outREG[8] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14608 Q=$iopadmap$outREG[9] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14610 Q=$iopadmap$outREG[10] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14612 Q=$iopadmap$outREG[11] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14614 Q=$iopadmap$outREG[12] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14616 Q=$iopadmap$outREG[13] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14618 Q=$iopadmap$outREG[14] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15781$auto$rtlil.cc:2669:MuxGate$14620 Q=$iopadmap$outREG[15] R=$iopadmap$rst
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=inREG[0] Z=$iopadmap$inREG[0]
.subckt BUF_X1 A=inREG[1] Z=$iopadmap$inREG[1]
.subckt BUF_X1 A=inREG[10] Z=$iopadmap$inREG[10]
.subckt BUF_X1 A=inREG[11] Z=$iopadmap$inREG[11]
.subckt BUF_X1 A=inREG[12] Z=$iopadmap$inREG[12]
.subckt BUF_X1 A=inREG[13] Z=$iopadmap$inREG[13]
.subckt BUF_X1 A=inREG[14] Z=$iopadmap$inREG[14]
.subckt BUF_X1 A=inREG[15] Z=$iopadmap$inREG[15]
.subckt BUF_X1 A=inREG[2] Z=$iopadmap$inREG[2]
.subckt BUF_X1 A=inREG[3] Z=$iopadmap$inREG[3]
.subckt BUF_X1 A=inREG[4] Z=$iopadmap$inREG[4]
.subckt BUF_X1 A=inREG[5] Z=$iopadmap$inREG[5]
.subckt BUF_X1 A=inREG[6] Z=$iopadmap$inREG[6]
.subckt BUF_X1 A=inREG[7] Z=$iopadmap$inREG[7]
.subckt BUF_X1 A=inREG[8] Z=$iopadmap$inREG[8]
.subckt BUF_X1 A=inREG[9] Z=$iopadmap$inREG[9]
.subckt BUF_X1 A=ld Z=$iopadmap$ld
.subckt BUF_X1 A=$iopadmap$outREG[0] Z=outREG[0]
.subckt BUF_X1 A=$iopadmap$outREG[1] Z=outREG[1]
.subckt BUF_X1 A=$iopadmap$outREG[10] Z=outREG[10]
.subckt BUF_X1 A=$iopadmap$outREG[11] Z=outREG[11]
.subckt BUF_X1 A=$iopadmap$outREG[12] Z=outREG[12]
.subckt BUF_X1 A=$iopadmap$outREG[13] Z=outREG[13]
.subckt BUF_X1 A=$iopadmap$outREG[14] Z=outREG[14]
.subckt BUF_X1 A=$iopadmap$outREG[15] Z=outREG[15]
.subckt BUF_X1 A=$iopadmap$outREG[2] Z=outREG[2]
.subckt BUF_X1 A=$iopadmap$outREG[3] Z=outREG[3]
.subckt BUF_X1 A=$iopadmap$outREG[4] Z=outREG[4]
.subckt BUF_X1 A=$iopadmap$outREG[5] Z=outREG[5]
.subckt BUF_X1 A=$iopadmap$outREG[6] Z=outREG[6]
.subckt BUF_X1 A=$iopadmap$outREG[7] Z=outREG[7]
.subckt BUF_X1 A=$iopadmap$outREG[8] Z=outREG[8]
.subckt BUF_X1 A=$iopadmap$outREG[9] Z=outREG[9]
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.end

.model $paramod\REG\N?s32'00000000000000000000000000010001
.inputs inREG[0] inREG[1] inREG[2] inREG[3] inREG[4] inREG[5] inREG[6] inREG[7] inREG[8] inREG[9] inREG[10] inREG[11] inREG[12] inREG[13] inREG[14] inREG[15] inREG[16] ld clk rst
.outputs outREG[0] outREG[1] outREG[2] outREG[3] outREG[4] outREG[5] outREG[6] outREG[7] outREG[8] outREG[9] outREG[10] outREG[11] outREG[12] outREG[13] outREG[14] outREG[15] outREG[16]
.names $false
.names $true
1
.names $undef
.subckt NOR A=$iopadmap$ld B=$iopadmap$outREG[0] Y=$abc$15831$new_n53
.subckt NOT A=$iopadmap$ld Y=$abc$15831$new_n54
.subckt NOR A=$abc$15831$new_n54 B=$iopadmap$inREG[0] Y=$abc$15831$new_n55
.subckt NOR A=$abc$15831$new_n55 B=$abc$15831$new_n53 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14622
.subckt NOR A=$iopadmap$outREG[1] B=$iopadmap$ld Y=$abc$15831$new_n57
.subckt NOR A=$iopadmap$inREG[1] B=$abc$15831$new_n54 Y=$abc$15831$new_n58
.subckt NOR A=$abc$15831$new_n58 B=$abc$15831$new_n57 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14624
.subckt NOR A=$iopadmap$outREG[2] B=$iopadmap$ld Y=$abc$15831$new_n60
.subckt NOR A=$iopadmap$inREG[2] B=$abc$15831$new_n54 Y=$abc$15831$new_n61
.subckt NOR A=$abc$15831$new_n61 B=$abc$15831$new_n60 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14626
.subckt NOR A=$iopadmap$outREG[3] B=$iopadmap$ld Y=$abc$15831$new_n63
.subckt NOR A=$iopadmap$inREG[3] B=$abc$15831$new_n54 Y=$abc$15831$new_n64
.subckt NOR A=$abc$15831$new_n64 B=$abc$15831$new_n63 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14628
.subckt NOR A=$iopadmap$outREG[4] B=$iopadmap$ld Y=$abc$15831$new_n66
.subckt NOR A=$iopadmap$inREG[4] B=$abc$15831$new_n54 Y=$abc$15831$new_n67
.subckt NOR A=$abc$15831$new_n67 B=$abc$15831$new_n66 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14630
.subckt NOR A=$iopadmap$outREG[5] B=$iopadmap$ld Y=$abc$15831$new_n69
.subckt NOR A=$iopadmap$inREG[5] B=$abc$15831$new_n54 Y=$abc$15831$new_n70
.subckt NOR A=$abc$15831$new_n70 B=$abc$15831$new_n69 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14632
.subckt NOR A=$iopadmap$outREG[6] B=$iopadmap$ld Y=$abc$15831$new_n72
.subckt NOR A=$iopadmap$inREG[6] B=$abc$15831$new_n54 Y=$abc$15831$new_n73
.subckt NOR A=$abc$15831$new_n73 B=$abc$15831$new_n72 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14634
.subckt NOR A=$iopadmap$outREG[7] B=$iopadmap$ld Y=$abc$15831$new_n75
.subckt NOR A=$iopadmap$inREG[7] B=$abc$15831$new_n54 Y=$abc$15831$new_n76
.subckt NOR A=$abc$15831$new_n76 B=$abc$15831$new_n75 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14636
.subckt NOR A=$iopadmap$outREG[8] B=$iopadmap$ld Y=$abc$15831$new_n78
.subckt NOR A=$iopadmap$inREG[8] B=$abc$15831$new_n54 Y=$abc$15831$new_n79
.subckt NOR A=$abc$15831$new_n79 B=$abc$15831$new_n78 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14638
.subckt NOR A=$iopadmap$outREG[9] B=$iopadmap$ld Y=$abc$15831$new_n81
.subckt NOR A=$iopadmap$inREG[9] B=$abc$15831$new_n54 Y=$abc$15831$new_n82
.subckt NOR A=$abc$15831$new_n82 B=$abc$15831$new_n81 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14640
.subckt NOR A=$iopadmap$outREG[10] B=$iopadmap$ld Y=$abc$15831$new_n84
.subckt NOR A=$iopadmap$inREG[10] B=$abc$15831$new_n54 Y=$abc$15831$new_n85
.subckt NOR A=$abc$15831$new_n85 B=$abc$15831$new_n84 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14642
.subckt NOR A=$iopadmap$outREG[11] B=$iopadmap$ld Y=$abc$15831$new_n87
.subckt NOR A=$iopadmap$inREG[11] B=$abc$15831$new_n54 Y=$abc$15831$new_n88
.subckt NOR A=$abc$15831$new_n88 B=$abc$15831$new_n87 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14644
.subckt NOR A=$iopadmap$outREG[12] B=$iopadmap$ld Y=$abc$15831$new_n90
.subckt NOR A=$iopadmap$inREG[12] B=$abc$15831$new_n54 Y=$abc$15831$new_n91
.subckt NOR A=$abc$15831$new_n91 B=$abc$15831$new_n90 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14646
.subckt NOR A=$iopadmap$outREG[13] B=$iopadmap$ld Y=$abc$15831$new_n93
.subckt NOR A=$iopadmap$inREG[13] B=$abc$15831$new_n54 Y=$abc$15831$new_n94
.subckt NOR A=$abc$15831$new_n94 B=$abc$15831$new_n93 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14648
.subckt NOR A=$iopadmap$outREG[14] B=$iopadmap$ld Y=$abc$15831$new_n96
.subckt NOR A=$iopadmap$inREG[14] B=$abc$15831$new_n54 Y=$abc$15831$new_n97
.subckt NOR A=$abc$15831$new_n97 B=$abc$15831$new_n96 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14650
.subckt NOR A=$iopadmap$outREG[15] B=$iopadmap$ld Y=$abc$15831$new_n99
.subckt NOR A=$iopadmap$inREG[15] B=$abc$15831$new_n54 Y=$abc$15831$new_n100
.subckt NOR A=$abc$15831$new_n100 B=$abc$15831$new_n99 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14652
.subckt NOR A=$iopadmap$outREG[16] B=$iopadmap$ld Y=$abc$15831$new_n102
.subckt NOR A=$iopadmap$inREG[16] B=$abc$15831$new_n54 Y=$abc$15831$new_n103
.subckt NOR A=$abc$15831$new_n103 B=$abc$15831$new_n102 Y=$abc$15831$auto$rtlil.cc:2669:MuxGate$14654
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14622 Q=$iopadmap$outREG[0] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14624 Q=$iopadmap$outREG[1] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14626 Q=$iopadmap$outREG[2] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14628 Q=$iopadmap$outREG[3] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14630 Q=$iopadmap$outREG[4] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14632 Q=$iopadmap$outREG[5] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14634 Q=$iopadmap$outREG[6] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14636 Q=$iopadmap$outREG[7] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14638 Q=$iopadmap$outREG[8] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14640 Q=$iopadmap$outREG[9] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14642 Q=$iopadmap$outREG[10] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14644 Q=$iopadmap$outREG[11] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14646 Q=$iopadmap$outREG[12] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14648 Q=$iopadmap$outREG[13] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14650 Q=$iopadmap$outREG[14] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14652 Q=$iopadmap$outREG[15] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$15831$auto$rtlil.cc:2669:MuxGate$14654 Q=$iopadmap$outREG[16] R=$iopadmap$rst
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=inREG[0] Z=$iopadmap$inREG[0]
.subckt BUF_X1 A=inREG[1] Z=$iopadmap$inREG[1]
.subckt BUF_X1 A=inREG[10] Z=$iopadmap$inREG[10]
.subckt BUF_X1 A=inREG[11] Z=$iopadmap$inREG[11]
.subckt BUF_X1 A=inREG[12] Z=$iopadmap$inREG[12]
.subckt BUF_X1 A=inREG[13] Z=$iopadmap$inREG[13]
.subckt BUF_X1 A=inREG[14] Z=$iopadmap$inREG[14]
.subckt BUF_X1 A=inREG[15] Z=$iopadmap$inREG[15]
.subckt BUF_X1 A=inREG[16] Z=$iopadmap$inREG[16]
.subckt BUF_X1 A=inREG[2] Z=$iopadmap$inREG[2]
.subckt BUF_X1 A=inREG[3] Z=$iopadmap$inREG[3]
.subckt BUF_X1 A=inREG[4] Z=$iopadmap$inREG[4]
.subckt BUF_X1 A=inREG[5] Z=$iopadmap$inREG[5]
.subckt BUF_X1 A=inREG[6] Z=$iopadmap$inREG[6]
.subckt BUF_X1 A=inREG[7] Z=$iopadmap$inREG[7]
.subckt BUF_X1 A=inREG[8] Z=$iopadmap$inREG[8]
.subckt BUF_X1 A=inREG[9] Z=$iopadmap$inREG[9]
.subckt BUF_X1 A=ld Z=$iopadmap$ld
.subckt BUF_X1 A=$iopadmap$outREG[0] Z=outREG[0]
.subckt BUF_X1 A=$iopadmap$outREG[1] Z=outREG[1]
.subckt BUF_X1 A=$iopadmap$outREG[10] Z=outREG[10]
.subckt BUF_X1 A=$iopadmap$outREG[11] Z=outREG[11]
.subckt BUF_X1 A=$iopadmap$outREG[12] Z=outREG[12]
.subckt BUF_X1 A=$iopadmap$outREG[13] Z=outREG[13]
.subckt BUF_X1 A=$iopadmap$outREG[14] Z=outREG[14]
.subckt BUF_X1 A=$iopadmap$outREG[15] Z=outREG[15]
.subckt BUF_X1 A=$iopadmap$outREG[16] Z=outREG[16]
.subckt BUF_X1 A=$iopadmap$outREG[2] Z=outREG[2]
.subckt BUF_X1 A=$iopadmap$outREG[3] Z=outREG[3]
.subckt BUF_X1 A=$iopadmap$outREG[4] Z=outREG[4]
.subckt BUF_X1 A=$iopadmap$outREG[5] Z=outREG[5]
.subckt BUF_X1 A=$iopadmap$outREG[6] Z=outREG[6]
.subckt BUF_X1 A=$iopadmap$outREG[7] Z=outREG[7]
.subckt BUF_X1 A=$iopadmap$outREG[8] Z=outREG[8]
.subckt BUF_X1 A=$iopadmap$outREG[9] Z=outREG[9]
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.end

.model $paramod\adder1\size?s32'00000000000000000000000000010000
.inputs a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] cin
.outputs cout sum[0] sum[1] sum[2] sum[3] sum[4] sum[5] sum[6] sum[7] sum[8] sum[9] sum[10] sum[11] sum[12] sum[13] sum[14] sum[15]
.names $false
.names $true
1
.names $undef
.subckt BUF_X1 A=a[0] Z=$iopadmap$a[0]
.subckt BUF_X1 A=a[1] Z=$iopadmap$a[1]
.subckt BUF_X1 A=a[10] Z=$iopadmap$a[10]
.subckt BUF_X1 A=a[11] Z=$iopadmap$a[11]
.subckt BUF_X1 A=a[12] Z=$iopadmap$a[12]
.subckt BUF_X1 A=a[13] Z=$iopadmap$a[13]
.subckt BUF_X1 A=a[14] Z=$iopadmap$a[14]
.subckt BUF_X1 A=a[15] Z=$iopadmap$a[15]
.subckt BUF_X1 A=a[2] Z=$iopadmap$a[2]
.subckt BUF_X1 A=a[3] Z=$iopadmap$a[3]
.subckt BUF_X1 A=a[4] Z=$iopadmap$a[4]
.subckt BUF_X1 A=a[5] Z=$iopadmap$a[5]
.subckt BUF_X1 A=a[6] Z=$iopadmap$a[6]
.subckt BUF_X1 A=a[7] Z=$iopadmap$a[7]
.subckt BUF_X1 A=a[8] Z=$iopadmap$a[8]
.subckt BUF_X1 A=a[9] Z=$iopadmap$a[9]
.subckt BUF_X1 A=b[0] Z=$iopadmap$b[0]
.subckt BUF_X1 A=b[1] Z=$iopadmap$b[1]
.subckt BUF_X1 A=b[10] Z=$iopadmap$b[10]
.subckt BUF_X1 A=b[11] Z=$iopadmap$b[11]
.subckt BUF_X1 A=b[12] Z=$iopadmap$b[12]
.subckt BUF_X1 A=b[13] Z=$iopadmap$b[13]
.subckt BUF_X1 A=b[14] Z=$iopadmap$b[14]
.subckt BUF_X1 A=b[15] Z=$iopadmap$b[15]
.subckt BUF_X1 A=b[2] Z=$iopadmap$b[2]
.subckt BUF_X1 A=b[3] Z=$iopadmap$b[3]
.subckt BUF_X1 A=b[4] Z=$iopadmap$b[4]
.subckt BUF_X1 A=b[5] Z=$iopadmap$b[5]
.subckt BUF_X1 A=b[6] Z=$iopadmap$b[6]
.subckt BUF_X1 A=b[7] Z=$iopadmap$b[7]
.subckt BUF_X1 A=b[8] Z=$iopadmap$b[8]
.subckt BUF_X1 A=b[9] Z=$iopadmap$b[9]
.subckt BUF_X1 A=cin Z=$iopadmap$cin
.subckt BUF_X1 A=$iopadmap$cout Z=cout
.subckt BUF_X1 A=$iopadmap$sum[0] Z=sum[0]
.subckt BUF_X1 A=$iopadmap$sum[1] Z=sum[1]
.subckt BUF_X1 A=$iopadmap$sum[10] Z=sum[10]
.subckt BUF_X1 A=$iopadmap$sum[11] Z=sum[11]
.subckt BUF_X1 A=$iopadmap$sum[12] Z=sum[12]
.subckt BUF_X1 A=$iopadmap$sum[13] Z=sum[13]
.subckt BUF_X1 A=$iopadmap$sum[14] Z=sum[14]
.subckt BUF_X1 A=$iopadmap$sum[15] Z=sum[15]
.subckt BUF_X1 A=$iopadmap$sum[2] Z=sum[2]
.subckt BUF_X1 A=$iopadmap$sum[3] Z=sum[3]
.subckt BUF_X1 A=$iopadmap$sum[4] Z=sum[4]
.subckt BUF_X1 A=$iopadmap$sum[5] Z=sum[5]
.subckt BUF_X1 A=$iopadmap$sum[6] Z=sum[6]
.subckt BUF_X1 A=$iopadmap$sum[7] Z=sum[7]
.subckt BUF_X1 A=$iopadmap$sum[8] Z=sum[8]
.subckt BUF_X1 A=$iopadmap$sum[9] Z=sum[9]
.subckt FA A=$iopadmap$a[0] B=$iopadmap$b[0] Cin=$iopadmap$cin Co=Co_0 S=$iopadmap$sum[0]
.subckt FA A=$iopadmap$a[1] B=$iopadmap$b[1] Cin=Co_0 Co=Co_1 S=$iopadmap$sum[1]
.subckt FA A=$iopadmap$a[10] B=$iopadmap$b[10] Cin=Co_9 Co=Co_10 S=$iopadmap$sum[10]
.subckt FA A=$iopadmap$a[11] B=$iopadmap$b[11] Cin=Co_10 Co=Co_11 S=$iopadmap$sum[11]
.subckt FA A=$iopadmap$a[12] B=$iopadmap$b[12] Cin=Co_11 Co=Co_12 S=$iopadmap$sum[12]
.subckt FA A=$iopadmap$a[13] B=$iopadmap$b[13] Cin=Co_12 Co=Co_13 S=$iopadmap$sum[13]
.subckt FA A=$iopadmap$a[14] B=$iopadmap$b[14] Cin=Co_13 Co=Co_14 S=$iopadmap$sum[14]
.subckt FA A=$iopadmap$a[15] B=$iopadmap$b[15] Cin=Co_14 Co=$iopadmap$cout S=$iopadmap$sum[15]
.subckt FA A=$iopadmap$a[2] B=$iopadmap$b[2] Cin=Co_1 Co=Co_2 S=$iopadmap$sum[2]
.subckt FA A=$iopadmap$a[3] B=$iopadmap$b[3] Cin=Co_2 Co=Co_3 S=$iopadmap$sum[3]
.subckt FA A=$iopadmap$a[4] B=$iopadmap$b[4] Cin=Co_3 Co=Co_4 S=$iopadmap$sum[4]
.subckt FA A=$iopadmap$a[5] B=$iopadmap$b[5] Cin=Co_4 Co=Co_5 S=$iopadmap$sum[5]
.subckt FA A=$iopadmap$a[6] B=$iopadmap$b[6] Cin=Co_5 Co=Co_6 S=$iopadmap$sum[6]
.subckt FA A=$iopadmap$a[7] B=$iopadmap$b[7] Cin=Co_6 Co=Co_7 S=$iopadmap$sum[7]
.subckt FA A=$iopadmap$a[8] B=$iopadmap$b[8] Cin=Co_7 Co=Co_8 S=$iopadmap$sum[8]
.subckt FA A=$iopadmap$a[9] B=$iopadmap$b[9] Cin=Co_8 Co=Co_9 S=$iopadmap$sum[9]
.end

.model $paramod\adder\size?s32'00000000000000000000000000010000
.inputs a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] cin
.outputs cout sum[0] sum[1] sum[2] sum[3] sum[4] sum[5] sum[6] sum[7] sum[8] sum[9] sum[10] sum[11] sum[12] sum[13] sum[14] sum[15]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$cin Y=$abc$15885$new_n51
.subckt NOT A=$iopadmap$a[0] Y=$abc$15885$new_n52
.subckt NOT A=$iopadmap$b[0] Y=$abc$15885$new_n53
.subckt NAND A=$abc$15885$new_n53 B=$abc$15885$new_n52 Y=$abc$15885$new_n54
.subckt NAND A=$iopadmap$b[0] B=$iopadmap$a[0] Y=$abc$15885$new_n55
.subckt NAND A=$abc$15885$new_n55 B=$abc$15885$new_n54 Y=$abc$15885$new_n56
.subckt NOR A=$abc$15885$new_n56 B=$abc$15885$new_n51 Y=$abc$15885$new_n57
.subckt NOR A=$iopadmap$b[0] B=$iopadmap$a[0] Y=$abc$15885$new_n58
.subckt NOR A=$abc$15885$new_n53 B=$abc$15885$new_n52 Y=$abc$15885$new_n59
.subckt NOR A=$abc$15885$new_n59 B=$abc$15885$new_n58 Y=$abc$15885$new_n60
.subckt NOR A=$abc$15885$new_n60 B=$iopadmap$cin Y=$abc$15885$new_n61
.subckt NOR A=$abc$15885$new_n61 B=$abc$15885$new_n57 Y=$iopadmap$sum[0]
.subckt NOR A=$abc$15885$new_n57 B=$abc$15885$new_n59 Y=$abc$15885$new_n63
.subckt NOT A=$iopadmap$a[1] Y=$abc$15885$new_n64
.subckt NOT A=$iopadmap$b[1] Y=$abc$15885$new_n65
.subckt NOR A=$abc$15885$new_n65 B=$abc$15885$new_n64 Y=$abc$15885$new_n66
.subckt NOR A=$iopadmap$b[1] B=$iopadmap$a[1] Y=$abc$15885$new_n67
.subckt NOR A=$abc$15885$new_n67 B=$abc$15885$new_n66 Y=$abc$15885$new_n68
.subckt NOT A=$abc$15885$new_n68 Y=$abc$15885$new_n69
.subckt NOR A=$abc$15885$new_n69 B=$abc$15885$new_n63 Y=$abc$15885$new_n70
.subckt NAND A=$abc$15885$new_n60 B=$iopadmap$cin Y=$abc$15885$new_n71
.subckt NAND A=$abc$15885$new_n71 B=$abc$15885$new_n55 Y=$abc$15885$new_n72
.subckt NOR A=$abc$15885$new_n68 B=$abc$15885$new_n72 Y=$abc$15885$new_n73
.subckt NOR A=$abc$15885$new_n73 B=$abc$15885$new_n70 Y=$iopadmap$sum[1]
.subckt NOR A=$abc$15885$new_n70 B=$abc$15885$new_n66 Y=$abc$15885$new_n75
.subckt NOR A=$iopadmap$b[2] B=$iopadmap$a[2] Y=$abc$15885$new_n76
.subckt NAND A=$iopadmap$b[2] B=$iopadmap$a[2] Y=$abc$15885$new_n77
.subckt NOT A=$abc$15885$new_n77 Y=$abc$15885$new_n78
.subckt NOR A=$abc$15885$new_n78 B=$abc$15885$new_n76 Y=$abc$15885$new_n79
.subckt NOT A=$abc$15885$new_n79 Y=$abc$15885$new_n80
.subckt NOR A=$abc$15885$new_n80 B=$abc$15885$new_n75 Y=$abc$15885$new_n81
.subckt NOT A=$abc$15885$new_n66 Y=$abc$15885$new_n82
.subckt NAND A=$abc$15885$new_n68 B=$abc$15885$new_n72 Y=$abc$15885$new_n83
.subckt NAND A=$abc$15885$new_n83 B=$abc$15885$new_n82 Y=$abc$15885$new_n84
.subckt NOR A=$abc$15885$new_n79 B=$abc$15885$new_n84 Y=$abc$15885$new_n85
.subckt NOR A=$abc$15885$new_n85 B=$abc$15885$new_n81 Y=$iopadmap$sum[2]
.subckt NOR A=$abc$15885$new_n81 B=$abc$15885$new_n78 Y=$abc$15885$new_n87
.subckt NOT A=$abc$15885$new_n87 Y=$abc$15885$new_n88
.subckt NOR A=$iopadmap$b[3] B=$iopadmap$a[3] Y=$abc$15885$new_n89
.subckt NAND A=$iopadmap$b[3] B=$iopadmap$a[3] Y=$abc$15885$new_n90
.subckt NOT A=$abc$15885$new_n90 Y=$abc$15885$new_n91
.subckt NOR A=$abc$15885$new_n91 B=$abc$15885$new_n89 Y=$abc$15885$new_n92
.subckt NOR A=$abc$15885$new_n92 B=$abc$15885$new_n88 Y=$abc$15885$new_n93
.subckt NOT A=$abc$15885$new_n92 Y=$abc$15885$new_n94
.subckt NOR A=$abc$15885$new_n94 B=$abc$15885$new_n87 Y=$abc$15885$new_n95
.subckt NOR A=$abc$15885$new_n95 B=$abc$15885$new_n93 Y=$iopadmap$sum[3]
.subckt NOR A=$abc$15885$new_n94 B=$abc$15885$new_n80 Y=$abc$15885$new_n97
.subckt NOT A=$abc$15885$new_n97 Y=$abc$15885$new_n98
.subckt NOR A=$abc$15885$new_n98 B=$abc$15885$new_n75 Y=$abc$15885$new_n99
.subckt NOR A=$abc$15885$new_n89 B=$abc$15885$new_n77 Y=$abc$15885$new_n100
.subckt NOR A=$abc$15885$new_n100 B=$abc$15885$new_n91 Y=$abc$15885$new_n101
.subckt NOT A=$abc$15885$new_n101 Y=$abc$15885$new_n102
.subckt NOR A=$abc$15885$new_n102 B=$abc$15885$new_n99 Y=$abc$15885$new_n103
.subckt NOR A=$iopadmap$b[4] B=$iopadmap$a[4] Y=$abc$15885$new_n104
.subckt NAND A=$iopadmap$b[4] B=$iopadmap$a[4] Y=$abc$15885$new_n105
.subckt NOT A=$abc$15885$new_n105 Y=$abc$15885$new_n106
.subckt NOR A=$abc$15885$new_n106 B=$abc$15885$new_n104 Y=$abc$15885$new_n107
.subckt NOT A=$abc$15885$new_n107 Y=$abc$15885$new_n108
.subckt NOR A=$abc$15885$new_n108 B=$abc$15885$new_n103 Y=$abc$15885$new_n109
.subckt NAND A=$abc$15885$new_n97 B=$abc$15885$new_n84 Y=$abc$15885$new_n110
.subckt NAND A=$abc$15885$new_n101 B=$abc$15885$new_n110 Y=$abc$15885$new_n111
.subckt NOR A=$abc$15885$new_n107 B=$abc$15885$new_n111 Y=$abc$15885$new_n112
.subckt NOR A=$abc$15885$new_n112 B=$abc$15885$new_n109 Y=$iopadmap$sum[4]
.subckt NOR A=$abc$15885$new_n109 B=$abc$15885$new_n106 Y=$abc$15885$new_n114
.subckt NOT A=$abc$15885$new_n114 Y=$abc$15885$new_n115
.subckt NOR A=$iopadmap$b[5] B=$iopadmap$a[5] Y=$abc$15885$new_n116
.subckt NAND A=$iopadmap$b[5] B=$iopadmap$a[5] Y=$abc$15885$new_n117
.subckt NOT A=$abc$15885$new_n117 Y=$abc$15885$new_n118
.subckt NOR A=$abc$15885$new_n118 B=$abc$15885$new_n116 Y=$abc$15885$new_n119
.subckt NOR A=$abc$15885$new_n119 B=$abc$15885$new_n115 Y=$abc$15885$new_n120
.subckt NOT A=$abc$15885$new_n119 Y=$abc$15885$new_n121
.subckt NOR A=$abc$15885$new_n121 B=$abc$15885$new_n114 Y=$abc$15885$new_n122
.subckt NOR A=$abc$15885$new_n122 B=$abc$15885$new_n120 Y=$iopadmap$sum[5]
.subckt NOR A=$abc$15885$new_n116 B=$abc$15885$new_n105 Y=$abc$15885$new_n124
.subckt NOR A=$abc$15885$new_n124 B=$abc$15885$new_n118 Y=$abc$15885$new_n125
.subckt NOT A=$abc$15885$new_n125 Y=$abc$15885$new_n126
.subckt NOR A=$abc$15885$new_n121 B=$abc$15885$new_n108 Y=$abc$15885$new_n127
.subckt NOT A=$abc$15885$new_n127 Y=$abc$15885$new_n128
.subckt NOR A=$abc$15885$new_n128 B=$abc$15885$new_n103 Y=$abc$15885$new_n129
.subckt NOR A=$abc$15885$new_n129 B=$abc$15885$new_n126 Y=$abc$15885$new_n130
.subckt NOR A=$iopadmap$b[6] B=$iopadmap$a[6] Y=$abc$15885$new_n131
.subckt NAND A=$iopadmap$b[6] B=$iopadmap$a[6] Y=$abc$15885$new_n132
.subckt NOT A=$abc$15885$new_n132 Y=$abc$15885$new_n133
.subckt NOR A=$abc$15885$new_n133 B=$abc$15885$new_n131 Y=$abc$15885$new_n134
.subckt NOT A=$abc$15885$new_n134 Y=$abc$15885$new_n135
.subckt NOR A=$abc$15885$new_n135 B=$abc$15885$new_n130 Y=$abc$15885$new_n136
.subckt NOT A=$abc$15885$new_n130 Y=$abc$15885$new_n137
.subckt NOR A=$abc$15885$new_n134 B=$abc$15885$new_n137 Y=$abc$15885$new_n138
.subckt NOR A=$abc$15885$new_n138 B=$abc$15885$new_n136 Y=$iopadmap$sum[6]
.subckt NOR A=$abc$15885$new_n136 B=$abc$15885$new_n133 Y=$abc$15885$new_n140
.subckt NOR A=$iopadmap$b[7] B=$iopadmap$a[7] Y=$abc$15885$new_n141
.subckt NAND A=$iopadmap$b[7] B=$iopadmap$a[7] Y=$abc$15885$new_n142
.subckt NOT A=$abc$15885$new_n142 Y=$abc$15885$new_n143
.subckt NOR A=$abc$15885$new_n143 B=$abc$15885$new_n141 Y=$abc$15885$new_n144
.subckt NOT A=$abc$15885$new_n144 Y=$abc$15885$new_n145
.subckt NOR A=$abc$15885$new_n145 B=$abc$15885$new_n140 Y=$abc$15885$new_n146
.subckt NOT A=$abc$15885$new_n140 Y=$abc$15885$new_n147
.subckt NOR A=$abc$15885$new_n144 B=$abc$15885$new_n147 Y=$abc$15885$new_n148
.subckt NOR A=$abc$15885$new_n148 B=$abc$15885$new_n146 Y=$iopadmap$sum[7]
.subckt NOR A=$abc$15885$new_n145 B=$abc$15885$new_n135 Y=$abc$15885$new_n150
.subckt NOT A=$abc$15885$new_n150 Y=$abc$15885$new_n151
.subckt NOR A=$abc$15885$new_n151 B=$abc$15885$new_n128 Y=$abc$15885$new_n152
.subckt NOT A=$abc$15885$new_n152 Y=$abc$15885$new_n153
.subckt NOR A=$abc$15885$new_n153 B=$abc$15885$new_n103 Y=$abc$15885$new_n154
.subckt NOR A=$abc$15885$new_n151 B=$abc$15885$new_n125 Y=$abc$15885$new_n155
.subckt NOR A=$abc$15885$new_n141 B=$abc$15885$new_n132 Y=$abc$15885$new_n156
.subckt NOR A=$abc$15885$new_n156 B=$abc$15885$new_n143 Y=$abc$15885$new_n157
.subckt NOT A=$abc$15885$new_n157 Y=$abc$15885$new_n158
.subckt NOR A=$abc$15885$new_n158 B=$abc$15885$new_n155 Y=$abc$15885$new_n159
.subckt NOT A=$abc$15885$new_n159 Y=$abc$15885$new_n160
.subckt NOR A=$abc$15885$new_n160 B=$abc$15885$new_n154 Y=$abc$15885$new_n161
.subckt NOR A=$iopadmap$b[8] B=$iopadmap$a[8] Y=$abc$15885$new_n162
.subckt NAND A=$iopadmap$b[8] B=$iopadmap$a[8] Y=$abc$15885$new_n163
.subckt NOT A=$abc$15885$new_n163 Y=$abc$15885$new_n164
.subckt NOR A=$abc$15885$new_n164 B=$abc$15885$new_n162 Y=$abc$15885$new_n165
.subckt NOT A=$abc$15885$new_n165 Y=$abc$15885$new_n166
.subckt NOR A=$abc$15885$new_n166 B=$abc$15885$new_n161 Y=$abc$15885$new_n167
.subckt NAND A=$abc$15885$new_n152 B=$abc$15885$new_n111 Y=$abc$15885$new_n168
.subckt NAND A=$abc$15885$new_n159 B=$abc$15885$new_n168 Y=$abc$15885$new_n169
.subckt NOR A=$abc$15885$new_n165 B=$abc$15885$new_n169 Y=$abc$15885$new_n170
.subckt NOR A=$abc$15885$new_n170 B=$abc$15885$new_n167 Y=$iopadmap$sum[8]
.subckt NOR A=$abc$15885$new_n167 B=$abc$15885$new_n164 Y=$abc$15885$new_n172
.subckt NOT A=$abc$15885$new_n172 Y=$abc$15885$new_n173
.subckt NOR A=$iopadmap$b[9] B=$iopadmap$a[9] Y=$abc$15885$new_n174
.subckt NAND A=$iopadmap$b[9] B=$iopadmap$a[9] Y=$abc$15885$new_n175
.subckt NOT A=$abc$15885$new_n175 Y=$abc$15885$new_n176
.subckt NOR A=$abc$15885$new_n176 B=$abc$15885$new_n174 Y=$abc$15885$new_n177
.subckt NOR A=$abc$15885$new_n177 B=$abc$15885$new_n173 Y=$abc$15885$new_n178
.subckt NOT A=$abc$15885$new_n177 Y=$abc$15885$new_n179
.subckt NOR A=$abc$15885$new_n179 B=$abc$15885$new_n172 Y=$abc$15885$new_n180
.subckt NOR A=$abc$15885$new_n180 B=$abc$15885$new_n178 Y=$iopadmap$sum[9]
.subckt NOR A=$abc$15885$new_n174 B=$abc$15885$new_n163 Y=$abc$15885$new_n182
.subckt NOR A=$abc$15885$new_n182 B=$abc$15885$new_n176 Y=$abc$15885$new_n183
.subckt NOR A=$abc$15885$new_n179 B=$abc$15885$new_n166 Y=$abc$15885$new_n184
.subckt NAND A=$abc$15885$new_n184 B=$abc$15885$new_n169 Y=$abc$15885$new_n185
.subckt NAND A=$abc$15885$new_n185 B=$abc$15885$new_n183 Y=$abc$15885$new_n186
.subckt NOR A=$iopadmap$b[10] B=$iopadmap$a[10] Y=$abc$15885$new_n187
.subckt NAND A=$iopadmap$b[10] B=$iopadmap$a[10] Y=$abc$15885$new_n188
.subckt NOT A=$abc$15885$new_n188 Y=$abc$15885$new_n189
.subckt NOR A=$abc$15885$new_n189 B=$abc$15885$new_n187 Y=$abc$15885$new_n190
.subckt NAND A=$abc$15885$new_n190 B=$abc$15885$new_n186 Y=$abc$15885$new_n191
.subckt NOT A=$abc$15885$new_n191 Y=$abc$15885$new_n192
.subckt NOR A=$abc$15885$new_n190 B=$abc$15885$new_n186 Y=$abc$15885$new_n193
.subckt NOR A=$abc$15885$new_n193 B=$abc$15885$new_n192 Y=$iopadmap$sum[10]
.subckt NAND A=$abc$15885$new_n191 B=$abc$15885$new_n188 Y=$abc$15885$new_n195
.subckt NOT A=$abc$15885$new_n195 Y=$abc$15885$new_n196
.subckt NOR A=$iopadmap$b[11] B=$iopadmap$a[11] Y=$abc$15885$new_n197
.subckt NAND A=$iopadmap$b[11] B=$iopadmap$a[11] Y=$abc$15885$new_n198
.subckt NOT A=$abc$15885$new_n198 Y=$abc$15885$new_n199
.subckt NOR A=$abc$15885$new_n199 B=$abc$15885$new_n197 Y=$abc$15885$new_n200
.subckt NOT A=$abc$15885$new_n200 Y=$abc$15885$new_n201
.subckt NOR A=$abc$15885$new_n201 B=$abc$15885$new_n196 Y=$abc$15885$new_n202
.subckt NOR A=$abc$15885$new_n200 B=$abc$15885$new_n195 Y=$abc$15885$new_n203
.subckt NOR A=$abc$15885$new_n203 B=$abc$15885$new_n202 Y=$iopadmap$sum[11]
.subckt NOT A=$abc$15885$new_n190 Y=$abc$15885$new_n205
.subckt NOR A=$abc$15885$new_n201 B=$abc$15885$new_n205 Y=$abc$15885$new_n206
.subckt NAND A=$abc$15885$new_n206 B=$abc$15885$new_n184 Y=$abc$15885$new_n207
.subckt NOR A=$abc$15885$new_n207 B=$abc$15885$new_n161 Y=$abc$15885$new_n208
.subckt NOT A=$abc$15885$new_n183 Y=$abc$15885$new_n209
.subckt NAND A=$abc$15885$new_n206 B=$abc$15885$new_n209 Y=$abc$15885$new_n210
.subckt NOR A=$abc$15885$new_n197 B=$abc$15885$new_n188 Y=$abc$15885$new_n211
.subckt NOR A=$abc$15885$new_n211 B=$abc$15885$new_n199 Y=$abc$15885$new_n212
.subckt NAND A=$abc$15885$new_n212 B=$abc$15885$new_n210 Y=$abc$15885$new_n213
.subckt NOR A=$abc$15885$new_n213 B=$abc$15885$new_n208 Y=$abc$15885$new_n214
.subckt NOR A=$iopadmap$b[12] B=$iopadmap$a[12] Y=$abc$15885$new_n215
.subckt NAND A=$iopadmap$b[12] B=$iopadmap$a[12] Y=$abc$15885$new_n216
.subckt NOT A=$abc$15885$new_n216 Y=$abc$15885$new_n217
.subckt NOR A=$abc$15885$new_n217 B=$abc$15885$new_n215 Y=$abc$15885$new_n218
.subckt NOT A=$abc$15885$new_n218 Y=$abc$15885$new_n219
.subckt NOR A=$abc$15885$new_n219 B=$abc$15885$new_n214 Y=$abc$15885$new_n220
.subckt NOT A=$abc$15885$new_n207 Y=$abc$15885$new_n221
.subckt NAND A=$abc$15885$new_n221 B=$abc$15885$new_n169 Y=$abc$15885$new_n222
.subckt NOT A=$abc$15885$new_n213 Y=$abc$15885$new_n223
.subckt NAND A=$abc$15885$new_n223 B=$abc$15885$new_n222 Y=$abc$15885$new_n224
.subckt NOR A=$abc$15885$new_n218 B=$abc$15885$new_n224 Y=$abc$15885$new_n225
.subckt NOR A=$abc$15885$new_n225 B=$abc$15885$new_n220 Y=$iopadmap$sum[12]
.subckt NOR A=$abc$15885$new_n220 B=$abc$15885$new_n217 Y=$abc$15885$new_n227
.subckt NOT A=$abc$15885$new_n227 Y=$abc$15885$new_n228
.subckt NOR A=$iopadmap$b[13] B=$iopadmap$a[13] Y=$abc$15885$new_n229
.subckt NAND A=$iopadmap$b[13] B=$iopadmap$a[13] Y=$abc$15885$new_n230
.subckt NOT A=$abc$15885$new_n230 Y=$abc$15885$new_n231
.subckt NOR A=$abc$15885$new_n231 B=$abc$15885$new_n229 Y=$abc$15885$new_n232
.subckt NOR A=$abc$15885$new_n232 B=$abc$15885$new_n228 Y=$abc$15885$new_n233
.subckt NOT A=$abc$15885$new_n232 Y=$abc$15885$new_n234
.subckt NOR A=$abc$15885$new_n234 B=$abc$15885$new_n227 Y=$abc$15885$new_n235
.subckt NOR A=$abc$15885$new_n235 B=$abc$15885$new_n233 Y=$iopadmap$sum[13]
.subckt NOR A=$abc$15885$new_n234 B=$abc$15885$new_n219 Y=$abc$15885$new_n237
.subckt NOT A=$abc$15885$new_n237 Y=$abc$15885$new_n238
.subckt NOR A=$abc$15885$new_n238 B=$abc$15885$new_n214 Y=$abc$15885$new_n239
.subckt NOR A=$abc$15885$new_n229 B=$abc$15885$new_n216 Y=$abc$15885$new_n240
.subckt NOR A=$abc$15885$new_n240 B=$abc$15885$new_n231 Y=$abc$15885$new_n241
.subckt NOT A=$abc$15885$new_n241 Y=$abc$15885$new_n242
.subckt NOR A=$abc$15885$new_n242 B=$abc$15885$new_n239 Y=$abc$15885$new_n243
.subckt NOR A=$iopadmap$b[14] B=$iopadmap$a[14] Y=$abc$15885$new_n244
.subckt NAND A=$iopadmap$b[14] B=$iopadmap$a[14] Y=$abc$15885$new_n245
.subckt NOT A=$abc$15885$new_n245 Y=$abc$15885$new_n246
.subckt NOR A=$abc$15885$new_n246 B=$abc$15885$new_n244 Y=$abc$15885$new_n247
.subckt NOT A=$abc$15885$new_n247 Y=$abc$15885$new_n248
.subckt NOR A=$abc$15885$new_n248 B=$abc$15885$new_n243 Y=$abc$15885$new_n249
.subckt NAND A=$abc$15885$new_n237 B=$abc$15885$new_n224 Y=$abc$15885$new_n250
.subckt NAND A=$abc$15885$new_n241 B=$abc$15885$new_n250 Y=$abc$15885$new_n251
.subckt NOR A=$abc$15885$new_n247 B=$abc$15885$new_n251 Y=$abc$15885$new_n252
.subckt NOR A=$abc$15885$new_n252 B=$abc$15885$new_n249 Y=$iopadmap$sum[14]
.subckt NOR A=$abc$15885$new_n249 B=$abc$15885$new_n246 Y=$abc$15885$new_n254
.subckt NOR A=$iopadmap$b[15] B=$iopadmap$a[15] Y=$abc$15885$new_n255
.subckt NAND A=$iopadmap$b[15] B=$iopadmap$a[15] Y=$abc$15885$new_n256
.subckt NOT A=$abc$15885$new_n256 Y=$abc$15885$new_n257
.subckt NOR A=$abc$15885$new_n257 B=$abc$15885$new_n255 Y=$abc$15885$new_n258
.subckt NOT A=$abc$15885$new_n258 Y=$abc$15885$new_n259
.subckt NOR A=$abc$15885$new_n259 B=$abc$15885$new_n254 Y=$abc$15885$new_n260
.subckt NAND A=$abc$15885$new_n247 B=$abc$15885$new_n251 Y=$abc$15885$new_n261
.subckt NAND A=$abc$15885$new_n261 B=$abc$15885$new_n245 Y=$abc$15885$new_n262
.subckt NOR A=$abc$15885$new_n258 B=$abc$15885$new_n262 Y=$abc$15885$new_n263
.subckt NOR A=$abc$15885$new_n263 B=$abc$15885$new_n260 Y=$iopadmap$sum[15]
.subckt NOR A=$abc$15885$new_n255 B=$abc$15885$new_n245 Y=$abc$15885$new_n265
.subckt NOR A=$abc$15885$new_n265 B=$abc$15885$new_n257 Y=$abc$15885$new_n266
.subckt NOR A=$abc$15885$new_n259 B=$abc$15885$new_n248 Y=$abc$15885$new_n267
.subckt NAND A=$abc$15885$new_n267 B=$abc$15885$new_n251 Y=$abc$15885$new_n268
.subckt NAND A=$abc$15885$new_n268 B=$abc$15885$new_n266 Y=$iopadmap$cout
.subckt BUF_X1 A=a[0] Z=$iopadmap$a[0]
.subckt BUF_X1 A=a[1] Z=$iopadmap$a[1]
.subckt BUF_X1 A=a[10] Z=$iopadmap$a[10]
.subckt BUF_X1 A=a[11] Z=$iopadmap$a[11]
.subckt BUF_X1 A=a[12] Z=$iopadmap$a[12]
.subckt BUF_X1 A=a[13] Z=$iopadmap$a[13]
.subckt BUF_X1 A=a[14] Z=$iopadmap$a[14]
.subckt BUF_X1 A=a[15] Z=$iopadmap$a[15]
.subckt BUF_X1 A=a[2] Z=$iopadmap$a[2]
.subckt BUF_X1 A=a[3] Z=$iopadmap$a[3]
.subckt BUF_X1 A=a[4] Z=$iopadmap$a[4]
.subckt BUF_X1 A=a[5] Z=$iopadmap$a[5]
.subckt BUF_X1 A=a[6] Z=$iopadmap$a[6]
.subckt BUF_X1 A=a[7] Z=$iopadmap$a[7]
.subckt BUF_X1 A=a[8] Z=$iopadmap$a[8]
.subckt BUF_X1 A=a[9] Z=$iopadmap$a[9]
.subckt BUF_X1 A=b[0] Z=$iopadmap$b[0]
.subckt BUF_X1 A=b[1] Z=$iopadmap$b[1]
.subckt BUF_X1 A=b[10] Z=$iopadmap$b[10]
.subckt BUF_X1 A=b[11] Z=$iopadmap$b[11]
.subckt BUF_X1 A=b[12] Z=$iopadmap$b[12]
.subckt BUF_X1 A=b[13] Z=$iopadmap$b[13]
.subckt BUF_X1 A=b[14] Z=$iopadmap$b[14]
.subckt BUF_X1 A=b[15] Z=$iopadmap$b[15]
.subckt BUF_X1 A=b[2] Z=$iopadmap$b[2]
.subckt BUF_X1 A=b[3] Z=$iopadmap$b[3]
.subckt BUF_X1 A=b[4] Z=$iopadmap$b[4]
.subckt BUF_X1 A=b[5] Z=$iopadmap$b[5]
.subckt BUF_X1 A=b[6] Z=$iopadmap$b[6]
.subckt BUF_X1 A=b[7] Z=$iopadmap$b[7]
.subckt BUF_X1 A=b[8] Z=$iopadmap$b[8]
.subckt BUF_X1 A=b[9] Z=$iopadmap$b[9]
.subckt BUF_X1 A=cin Z=$iopadmap$cin
.subckt BUF_X1 A=$iopadmap$cout Z=cout
.subckt BUF_X1 A=$iopadmap$sum[0] Z=sum[0]
.subckt BUF_X1 A=$iopadmap$sum[1] Z=sum[1]
.subckt BUF_X1 A=$iopadmap$sum[10] Z=sum[10]
.subckt BUF_X1 A=$iopadmap$sum[11] Z=sum[11]
.subckt BUF_X1 A=$iopadmap$sum[12] Z=sum[12]
.subckt BUF_X1 A=$iopadmap$sum[13] Z=sum[13]
.subckt BUF_X1 A=$iopadmap$sum[14] Z=sum[14]
.subckt BUF_X1 A=$iopadmap$sum[15] Z=sum[15]
.subckt BUF_X1 A=$iopadmap$sum[2] Z=sum[2]
.subckt BUF_X1 A=$iopadmap$sum[3] Z=sum[3]
.subckt BUF_X1 A=$iopadmap$sum[4] Z=sum[4]
.subckt BUF_X1 A=$iopadmap$sum[5] Z=sum[5]
.subckt BUF_X1 A=$iopadmap$sum[6] Z=sum[6]
.subckt BUF_X1 A=$iopadmap$sum[7] Z=sum[7]
.subckt BUF_X1 A=$iopadmap$sum[8] Z=sum[8]
.subckt BUF_X1 A=$iopadmap$sum[9] Z=sum[9]
.end

.model $paramod\adder\size?s32'00000000000000000000000000010001
.inputs a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] a[16] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] b[16] cin
.outputs cout sum[0] sum[1] sum[2] sum[3] sum[4] sum[5] sum[6] sum[7] sum[8] sum[9] sum[10] sum[11] sum[12] sum[13] sum[14] sum[15] sum[16]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$cin Y=$abc$16105$new_n54
.subckt NOT A=$iopadmap$a[0] Y=$abc$16105$new_n55
.subckt NOT A=$iopadmap$b[0] Y=$abc$16105$new_n56
.subckt NAND A=$abc$16105$new_n56 B=$abc$16105$new_n55 Y=$abc$16105$new_n57
.subckt NAND A=$iopadmap$b[0] B=$iopadmap$a[0] Y=$abc$16105$new_n58
.subckt NAND A=$abc$16105$new_n58 B=$abc$16105$new_n57 Y=$abc$16105$new_n59
.subckt NOR A=$abc$16105$new_n59 B=$abc$16105$new_n54 Y=$abc$16105$new_n60
.subckt NOR A=$iopadmap$b[0] B=$iopadmap$a[0] Y=$abc$16105$new_n61
.subckt NOR A=$abc$16105$new_n56 B=$abc$16105$new_n55 Y=$abc$16105$new_n62
.subckt NOR A=$abc$16105$new_n62 B=$abc$16105$new_n61 Y=$abc$16105$new_n63
.subckt NOR A=$abc$16105$new_n63 B=$iopadmap$cin Y=$abc$16105$new_n64
.subckt NOR A=$abc$16105$new_n64 B=$abc$16105$new_n60 Y=$iopadmap$sum[0]
.subckt NOR A=$abc$16105$new_n60 B=$abc$16105$new_n62 Y=$abc$16105$new_n66
.subckt NOT A=$iopadmap$a[1] Y=$abc$16105$new_n67
.subckt NOT A=$iopadmap$b[1] Y=$abc$16105$new_n68
.subckt NOR A=$abc$16105$new_n68 B=$abc$16105$new_n67 Y=$abc$16105$new_n69
.subckt NOR A=$iopadmap$b[1] B=$iopadmap$a[1] Y=$abc$16105$new_n70
.subckt NOR A=$abc$16105$new_n70 B=$abc$16105$new_n69 Y=$abc$16105$new_n71
.subckt NOT A=$abc$16105$new_n71 Y=$abc$16105$new_n72
.subckt NOR A=$abc$16105$new_n72 B=$abc$16105$new_n66 Y=$abc$16105$new_n73
.subckt NAND A=$abc$16105$new_n63 B=$iopadmap$cin Y=$abc$16105$new_n74
.subckt NAND A=$abc$16105$new_n74 B=$abc$16105$new_n58 Y=$abc$16105$new_n75
.subckt NOR A=$abc$16105$new_n71 B=$abc$16105$new_n75 Y=$abc$16105$new_n76
.subckt NOR A=$abc$16105$new_n76 B=$abc$16105$new_n73 Y=$iopadmap$sum[1]
.subckt NOR A=$abc$16105$new_n73 B=$abc$16105$new_n69 Y=$abc$16105$new_n78
.subckt NOR A=$iopadmap$b[2] B=$iopadmap$a[2] Y=$abc$16105$new_n79
.subckt NAND A=$iopadmap$b[2] B=$iopadmap$a[2] Y=$abc$16105$new_n80
.subckt NOT A=$abc$16105$new_n80 Y=$abc$16105$new_n81
.subckt NOR A=$abc$16105$new_n81 B=$abc$16105$new_n79 Y=$abc$16105$new_n82
.subckt NOT A=$abc$16105$new_n82 Y=$abc$16105$new_n83
.subckt NOR A=$abc$16105$new_n83 B=$abc$16105$new_n78 Y=$abc$16105$new_n84
.subckt NOT A=$abc$16105$new_n69 Y=$abc$16105$new_n85
.subckt NAND A=$abc$16105$new_n71 B=$abc$16105$new_n75 Y=$abc$16105$new_n86
.subckt NAND A=$abc$16105$new_n86 B=$abc$16105$new_n85 Y=$abc$16105$new_n87
.subckt NOR A=$abc$16105$new_n82 B=$abc$16105$new_n87 Y=$abc$16105$new_n88
.subckt NOR A=$abc$16105$new_n88 B=$abc$16105$new_n84 Y=$iopadmap$sum[2]
.subckt NOR A=$abc$16105$new_n84 B=$abc$16105$new_n81 Y=$abc$16105$new_n90
.subckt NOT A=$abc$16105$new_n90 Y=$abc$16105$new_n91
.subckt NOR A=$iopadmap$b[3] B=$iopadmap$a[3] Y=$abc$16105$new_n92
.subckt NAND A=$iopadmap$b[3] B=$iopadmap$a[3] Y=$abc$16105$new_n93
.subckt NOT A=$abc$16105$new_n93 Y=$abc$16105$new_n94
.subckt NOR A=$abc$16105$new_n94 B=$abc$16105$new_n92 Y=$abc$16105$new_n95
.subckt NOR A=$abc$16105$new_n95 B=$abc$16105$new_n91 Y=$abc$16105$new_n96
.subckt NOT A=$abc$16105$new_n95 Y=$abc$16105$new_n97
.subckt NOR A=$abc$16105$new_n97 B=$abc$16105$new_n90 Y=$abc$16105$new_n98
.subckt NOR A=$abc$16105$new_n98 B=$abc$16105$new_n96 Y=$iopadmap$sum[3]
.subckt NOR A=$abc$16105$new_n97 B=$abc$16105$new_n83 Y=$abc$16105$new_n100
.subckt NOT A=$abc$16105$new_n100 Y=$abc$16105$new_n101
.subckt NOR A=$abc$16105$new_n101 B=$abc$16105$new_n78 Y=$abc$16105$new_n102
.subckt NOR A=$abc$16105$new_n92 B=$abc$16105$new_n80 Y=$abc$16105$new_n103
.subckt NOR A=$abc$16105$new_n103 B=$abc$16105$new_n94 Y=$abc$16105$new_n104
.subckt NOT A=$abc$16105$new_n104 Y=$abc$16105$new_n105
.subckt NOR A=$abc$16105$new_n105 B=$abc$16105$new_n102 Y=$abc$16105$new_n106
.subckt NOR A=$iopadmap$b[4] B=$iopadmap$a[4] Y=$abc$16105$new_n107
.subckt NAND A=$iopadmap$b[4] B=$iopadmap$a[4] Y=$abc$16105$new_n108
.subckt NOT A=$abc$16105$new_n108 Y=$abc$16105$new_n109
.subckt NOR A=$abc$16105$new_n109 B=$abc$16105$new_n107 Y=$abc$16105$new_n110
.subckt NOT A=$abc$16105$new_n110 Y=$abc$16105$new_n111
.subckt NOR A=$abc$16105$new_n111 B=$abc$16105$new_n106 Y=$abc$16105$new_n112
.subckt NAND A=$abc$16105$new_n100 B=$abc$16105$new_n87 Y=$abc$16105$new_n113
.subckt NAND A=$abc$16105$new_n104 B=$abc$16105$new_n113 Y=$abc$16105$new_n114
.subckt NOR A=$abc$16105$new_n110 B=$abc$16105$new_n114 Y=$abc$16105$new_n115
.subckt NOR A=$abc$16105$new_n115 B=$abc$16105$new_n112 Y=$iopadmap$sum[4]
.subckt NOR A=$abc$16105$new_n112 B=$abc$16105$new_n109 Y=$abc$16105$new_n117
.subckt NOT A=$abc$16105$new_n117 Y=$abc$16105$new_n118
.subckt NOR A=$iopadmap$b[5] B=$iopadmap$a[5] Y=$abc$16105$new_n119
.subckt NAND A=$iopadmap$b[5] B=$iopadmap$a[5] Y=$abc$16105$new_n120
.subckt NOT A=$abc$16105$new_n120 Y=$abc$16105$new_n121
.subckt NOR A=$abc$16105$new_n121 B=$abc$16105$new_n119 Y=$abc$16105$new_n122
.subckt NOR A=$abc$16105$new_n122 B=$abc$16105$new_n118 Y=$abc$16105$new_n123
.subckt NOT A=$abc$16105$new_n122 Y=$abc$16105$new_n124
.subckt NOR A=$abc$16105$new_n124 B=$abc$16105$new_n117 Y=$abc$16105$new_n125
.subckt NOR A=$abc$16105$new_n125 B=$abc$16105$new_n123 Y=$iopadmap$sum[5]
.subckt NOR A=$abc$16105$new_n119 B=$abc$16105$new_n108 Y=$abc$16105$new_n127
.subckt NOR A=$abc$16105$new_n127 B=$abc$16105$new_n121 Y=$abc$16105$new_n128
.subckt NOT A=$abc$16105$new_n128 Y=$abc$16105$new_n129
.subckt NOR A=$abc$16105$new_n124 B=$abc$16105$new_n111 Y=$abc$16105$new_n130
.subckt NOT A=$abc$16105$new_n130 Y=$abc$16105$new_n131
.subckt NOR A=$abc$16105$new_n131 B=$abc$16105$new_n106 Y=$abc$16105$new_n132
.subckt NOR A=$abc$16105$new_n132 B=$abc$16105$new_n129 Y=$abc$16105$new_n133
.subckt NOR A=$iopadmap$b[6] B=$iopadmap$a[6] Y=$abc$16105$new_n134
.subckt NAND A=$iopadmap$b[6] B=$iopadmap$a[6] Y=$abc$16105$new_n135
.subckt NOT A=$abc$16105$new_n135 Y=$abc$16105$new_n136
.subckt NOR A=$abc$16105$new_n136 B=$abc$16105$new_n134 Y=$abc$16105$new_n137
.subckt NOT A=$abc$16105$new_n137 Y=$abc$16105$new_n138
.subckt NOR A=$abc$16105$new_n138 B=$abc$16105$new_n133 Y=$abc$16105$new_n139
.subckt NOT A=$abc$16105$new_n133 Y=$abc$16105$new_n140
.subckt NOR A=$abc$16105$new_n137 B=$abc$16105$new_n140 Y=$abc$16105$new_n141
.subckt NOR A=$abc$16105$new_n141 B=$abc$16105$new_n139 Y=$iopadmap$sum[6]
.subckt NOR A=$abc$16105$new_n139 B=$abc$16105$new_n136 Y=$abc$16105$new_n143
.subckt NOR A=$iopadmap$b[7] B=$iopadmap$a[7] Y=$abc$16105$new_n144
.subckt NAND A=$iopadmap$b[7] B=$iopadmap$a[7] Y=$abc$16105$new_n145
.subckt NOT A=$abc$16105$new_n145 Y=$abc$16105$new_n146
.subckt NOR A=$abc$16105$new_n146 B=$abc$16105$new_n144 Y=$abc$16105$new_n147
.subckt NOT A=$abc$16105$new_n147 Y=$abc$16105$new_n148
.subckt NOR A=$abc$16105$new_n148 B=$abc$16105$new_n143 Y=$abc$16105$new_n149
.subckt NOT A=$abc$16105$new_n143 Y=$abc$16105$new_n150
.subckt NOR A=$abc$16105$new_n147 B=$abc$16105$new_n150 Y=$abc$16105$new_n151
.subckt NOR A=$abc$16105$new_n151 B=$abc$16105$new_n149 Y=$iopadmap$sum[7]
.subckt NOR A=$abc$16105$new_n148 B=$abc$16105$new_n138 Y=$abc$16105$new_n153
.subckt NOT A=$abc$16105$new_n153 Y=$abc$16105$new_n154
.subckt NOR A=$abc$16105$new_n154 B=$abc$16105$new_n131 Y=$abc$16105$new_n155
.subckt NOT A=$abc$16105$new_n155 Y=$abc$16105$new_n156
.subckt NOR A=$abc$16105$new_n156 B=$abc$16105$new_n106 Y=$abc$16105$new_n157
.subckt NOR A=$abc$16105$new_n154 B=$abc$16105$new_n128 Y=$abc$16105$new_n158
.subckt NOR A=$abc$16105$new_n144 B=$abc$16105$new_n135 Y=$abc$16105$new_n159
.subckt NOR A=$abc$16105$new_n159 B=$abc$16105$new_n146 Y=$abc$16105$new_n160
.subckt NOT A=$abc$16105$new_n160 Y=$abc$16105$new_n161
.subckt NOR A=$abc$16105$new_n161 B=$abc$16105$new_n158 Y=$abc$16105$new_n162
.subckt NOT A=$abc$16105$new_n162 Y=$abc$16105$new_n163
.subckt NOR A=$abc$16105$new_n163 B=$abc$16105$new_n157 Y=$abc$16105$new_n164
.subckt NOR A=$iopadmap$b[8] B=$iopadmap$a[8] Y=$abc$16105$new_n165
.subckt NAND A=$iopadmap$b[8] B=$iopadmap$a[8] Y=$abc$16105$new_n166
.subckt NOT A=$abc$16105$new_n166 Y=$abc$16105$new_n167
.subckt NOR A=$abc$16105$new_n167 B=$abc$16105$new_n165 Y=$abc$16105$new_n168
.subckt NOT A=$abc$16105$new_n168 Y=$abc$16105$new_n169
.subckt NOR A=$abc$16105$new_n169 B=$abc$16105$new_n164 Y=$abc$16105$new_n170
.subckt NAND A=$abc$16105$new_n155 B=$abc$16105$new_n114 Y=$abc$16105$new_n171
.subckt NAND A=$abc$16105$new_n162 B=$abc$16105$new_n171 Y=$abc$16105$new_n172
.subckt NOR A=$abc$16105$new_n168 B=$abc$16105$new_n172 Y=$abc$16105$new_n173
.subckt NOR A=$abc$16105$new_n173 B=$abc$16105$new_n170 Y=$iopadmap$sum[8]
.subckt NOR A=$abc$16105$new_n170 B=$abc$16105$new_n167 Y=$abc$16105$new_n175
.subckt NOT A=$abc$16105$new_n175 Y=$abc$16105$new_n176
.subckt NOR A=$iopadmap$b[9] B=$iopadmap$a[9] Y=$abc$16105$new_n177
.subckt NAND A=$iopadmap$b[9] B=$iopadmap$a[9] Y=$abc$16105$new_n178
.subckt NOT A=$abc$16105$new_n178 Y=$abc$16105$new_n179
.subckt NOR A=$abc$16105$new_n179 B=$abc$16105$new_n177 Y=$abc$16105$new_n180
.subckt NOR A=$abc$16105$new_n180 B=$abc$16105$new_n176 Y=$abc$16105$new_n181
.subckt NOT A=$abc$16105$new_n180 Y=$abc$16105$new_n182
.subckt NOR A=$abc$16105$new_n182 B=$abc$16105$new_n175 Y=$abc$16105$new_n183
.subckt NOR A=$abc$16105$new_n183 B=$abc$16105$new_n181 Y=$iopadmap$sum[9]
.subckt NOR A=$abc$16105$new_n177 B=$abc$16105$new_n166 Y=$abc$16105$new_n185
.subckt NOR A=$abc$16105$new_n185 B=$abc$16105$new_n179 Y=$abc$16105$new_n186
.subckt NOR A=$abc$16105$new_n182 B=$abc$16105$new_n169 Y=$abc$16105$new_n187
.subckt NAND A=$abc$16105$new_n187 B=$abc$16105$new_n172 Y=$abc$16105$new_n188
.subckt NAND A=$abc$16105$new_n188 B=$abc$16105$new_n186 Y=$abc$16105$new_n189
.subckt NOR A=$iopadmap$b[10] B=$iopadmap$a[10] Y=$abc$16105$new_n190
.subckt NAND A=$iopadmap$b[10] B=$iopadmap$a[10] Y=$abc$16105$new_n191
.subckt NOT A=$abc$16105$new_n191 Y=$abc$16105$new_n192
.subckt NOR A=$abc$16105$new_n192 B=$abc$16105$new_n190 Y=$abc$16105$new_n193
.subckt NAND A=$abc$16105$new_n193 B=$abc$16105$new_n189 Y=$abc$16105$new_n194
.subckt NOT A=$abc$16105$new_n194 Y=$abc$16105$new_n195
.subckt NOR A=$abc$16105$new_n193 B=$abc$16105$new_n189 Y=$abc$16105$new_n196
.subckt NOR A=$abc$16105$new_n196 B=$abc$16105$new_n195 Y=$iopadmap$sum[10]
.subckt NAND A=$abc$16105$new_n194 B=$abc$16105$new_n191 Y=$abc$16105$new_n198
.subckt NOT A=$abc$16105$new_n198 Y=$abc$16105$new_n199
.subckt NOR A=$iopadmap$b[11] B=$iopadmap$a[11] Y=$abc$16105$new_n200
.subckt NAND A=$iopadmap$b[11] B=$iopadmap$a[11] Y=$abc$16105$new_n201
.subckt NOT A=$abc$16105$new_n201 Y=$abc$16105$new_n202
.subckt NOR A=$abc$16105$new_n202 B=$abc$16105$new_n200 Y=$abc$16105$new_n203
.subckt NOT A=$abc$16105$new_n203 Y=$abc$16105$new_n204
.subckt NOR A=$abc$16105$new_n204 B=$abc$16105$new_n199 Y=$abc$16105$new_n205
.subckt NOR A=$abc$16105$new_n203 B=$abc$16105$new_n198 Y=$abc$16105$new_n206
.subckt NOR A=$abc$16105$new_n206 B=$abc$16105$new_n205 Y=$iopadmap$sum[11]
.subckt NOT A=$abc$16105$new_n193 Y=$abc$16105$new_n208
.subckt NOR A=$abc$16105$new_n204 B=$abc$16105$new_n208 Y=$abc$16105$new_n209
.subckt NAND A=$abc$16105$new_n209 B=$abc$16105$new_n187 Y=$abc$16105$new_n210
.subckt NOR A=$abc$16105$new_n210 B=$abc$16105$new_n164 Y=$abc$16105$new_n211
.subckt NOT A=$abc$16105$new_n186 Y=$abc$16105$new_n212
.subckt NAND A=$abc$16105$new_n209 B=$abc$16105$new_n212 Y=$abc$16105$new_n213
.subckt NOR A=$abc$16105$new_n200 B=$abc$16105$new_n191 Y=$abc$16105$new_n214
.subckt NOR A=$abc$16105$new_n214 B=$abc$16105$new_n202 Y=$abc$16105$new_n215
.subckt NAND A=$abc$16105$new_n215 B=$abc$16105$new_n213 Y=$abc$16105$new_n216
.subckt NOR A=$abc$16105$new_n216 B=$abc$16105$new_n211 Y=$abc$16105$new_n217
.subckt NOR A=$iopadmap$b[12] B=$iopadmap$a[12] Y=$abc$16105$new_n218
.subckt NAND A=$iopadmap$b[12] B=$iopadmap$a[12] Y=$abc$16105$new_n219
.subckt NOT A=$abc$16105$new_n219 Y=$abc$16105$new_n220
.subckt NOR A=$abc$16105$new_n220 B=$abc$16105$new_n218 Y=$abc$16105$new_n221
.subckt NOT A=$abc$16105$new_n221 Y=$abc$16105$new_n222
.subckt NOR A=$abc$16105$new_n222 B=$abc$16105$new_n217 Y=$abc$16105$new_n223
.subckt NOT A=$abc$16105$new_n210 Y=$abc$16105$new_n224
.subckt NAND A=$abc$16105$new_n224 B=$abc$16105$new_n172 Y=$abc$16105$new_n225
.subckt NOT A=$abc$16105$new_n216 Y=$abc$16105$new_n226
.subckt NAND A=$abc$16105$new_n226 B=$abc$16105$new_n225 Y=$abc$16105$new_n227
.subckt NOR A=$abc$16105$new_n221 B=$abc$16105$new_n227 Y=$abc$16105$new_n228
.subckt NOR A=$abc$16105$new_n228 B=$abc$16105$new_n223 Y=$iopadmap$sum[12]
.subckt NOR A=$abc$16105$new_n223 B=$abc$16105$new_n220 Y=$abc$16105$new_n230
.subckt NOT A=$abc$16105$new_n230 Y=$abc$16105$new_n231
.subckt NOR A=$iopadmap$b[13] B=$iopadmap$a[13] Y=$abc$16105$new_n232
.subckt NAND A=$iopadmap$b[13] B=$iopadmap$a[13] Y=$abc$16105$new_n233
.subckt NOT A=$abc$16105$new_n233 Y=$abc$16105$new_n234
.subckt NOR A=$abc$16105$new_n234 B=$abc$16105$new_n232 Y=$abc$16105$new_n235
.subckt NOR A=$abc$16105$new_n235 B=$abc$16105$new_n231 Y=$abc$16105$new_n236
.subckt NOT A=$abc$16105$new_n235 Y=$abc$16105$new_n237
.subckt NOR A=$abc$16105$new_n237 B=$abc$16105$new_n230 Y=$abc$16105$new_n238
.subckt NOR A=$abc$16105$new_n238 B=$abc$16105$new_n236 Y=$iopadmap$sum[13]
.subckt NOR A=$abc$16105$new_n237 B=$abc$16105$new_n222 Y=$abc$16105$new_n240
.subckt NOT A=$abc$16105$new_n240 Y=$abc$16105$new_n241
.subckt NOR A=$abc$16105$new_n241 B=$abc$16105$new_n217 Y=$abc$16105$new_n242
.subckt NOR A=$abc$16105$new_n234 B=$abc$16105$new_n220 Y=$abc$16105$new_n243
.subckt NOR A=$abc$16105$new_n243 B=$abc$16105$new_n232 Y=$abc$16105$new_n244
.subckt NOR A=$abc$16105$new_n244 B=$abc$16105$new_n242 Y=$abc$16105$new_n245
.subckt NOR A=$iopadmap$b[14] B=$iopadmap$a[14] Y=$abc$16105$new_n246
.subckt NAND A=$iopadmap$b[14] B=$iopadmap$a[14] Y=$abc$16105$new_n247
.subckt NOT A=$abc$16105$new_n247 Y=$abc$16105$new_n248
.subckt NOR A=$abc$16105$new_n248 B=$abc$16105$new_n246 Y=$abc$16105$new_n249
.subckt NOT A=$abc$16105$new_n249 Y=$abc$16105$new_n250
.subckt NOR A=$abc$16105$new_n250 B=$abc$16105$new_n245 Y=$abc$16105$new_n251
.subckt NAND A=$abc$16105$new_n240 B=$abc$16105$new_n227 Y=$abc$16105$new_n252
.subckt NOT A=$abc$16105$new_n244 Y=$abc$16105$new_n253
.subckt NAND A=$abc$16105$new_n253 B=$abc$16105$new_n252 Y=$abc$16105$new_n254
.subckt NOR A=$abc$16105$new_n249 B=$abc$16105$new_n254 Y=$abc$16105$new_n255
.subckt NOR A=$abc$16105$new_n255 B=$abc$16105$new_n251 Y=$iopadmap$sum[14]
.subckt NOR A=$abc$16105$new_n251 B=$abc$16105$new_n248 Y=$abc$16105$new_n257
.subckt NOR A=$iopadmap$b[15] B=$iopadmap$a[15] Y=$abc$16105$new_n258
.subckt NAND A=$iopadmap$b[15] B=$iopadmap$a[15] Y=$abc$16105$new_n259
.subckt NOT A=$abc$16105$new_n259 Y=$abc$16105$new_n260
.subckt NOR A=$abc$16105$new_n260 B=$abc$16105$new_n258 Y=$abc$16105$new_n261
.subckt NOT A=$abc$16105$new_n261 Y=$abc$16105$new_n262
.subckt NOR A=$abc$16105$new_n262 B=$abc$16105$new_n257 Y=$abc$16105$new_n263
.subckt NAND A=$abc$16105$new_n249 B=$abc$16105$new_n254 Y=$abc$16105$new_n264
.subckt NAND A=$abc$16105$new_n264 B=$abc$16105$new_n247 Y=$abc$16105$new_n265
.subckt NOR A=$abc$16105$new_n261 B=$abc$16105$new_n265 Y=$abc$16105$new_n266
.subckt NOR A=$abc$16105$new_n266 B=$abc$16105$new_n263 Y=$iopadmap$sum[15]
.subckt NOR A=$abc$16105$new_n258 B=$abc$16105$new_n247 Y=$abc$16105$new_n268
.subckt NOR A=$abc$16105$new_n268 B=$abc$16105$new_n260 Y=$abc$16105$new_n269
.subckt NOT A=$abc$16105$new_n269 Y=$abc$16105$new_n270
.subckt NOR A=$abc$16105$new_n262 B=$abc$16105$new_n250 Y=$abc$16105$new_n271
.subckt NOT A=$abc$16105$new_n271 Y=$abc$16105$new_n272
.subckt NOR A=$abc$16105$new_n272 B=$abc$16105$new_n245 Y=$abc$16105$new_n273
.subckt NOR A=$abc$16105$new_n273 B=$abc$16105$new_n270 Y=$abc$16105$new_n274
.subckt NOR A=$iopadmap$b[16] B=$iopadmap$a[16] Y=$abc$16105$new_n275
.subckt NAND A=$iopadmap$b[16] B=$iopadmap$a[16] Y=$abc$16105$new_n276
.subckt NOT A=$abc$16105$new_n276 Y=$abc$16105$new_n277
.subckt NOR A=$abc$16105$new_n277 B=$abc$16105$new_n275 Y=$abc$16105$new_n278
.subckt NOT A=$abc$16105$new_n278 Y=$abc$16105$new_n279
.subckt NOR A=$abc$16105$new_n279 B=$abc$16105$new_n274 Y=$abc$16105$new_n280
.subckt NAND A=$abc$16105$new_n271 B=$abc$16105$new_n254 Y=$abc$16105$new_n281
.subckt NAND A=$abc$16105$new_n281 B=$abc$16105$new_n269 Y=$abc$16105$new_n282
.subckt NOR A=$abc$16105$new_n278 B=$abc$16105$new_n282 Y=$abc$16105$new_n283
.subckt NOR A=$abc$16105$new_n283 B=$abc$16105$new_n280 Y=$iopadmap$sum[16]
.subckt NAND A=$abc$16105$new_n278 B=$abc$16105$new_n282 Y=$abc$16105$new_n285
.subckt NAND A=$abc$16105$new_n285 B=$abc$16105$new_n276 Y=$iopadmap$cout
.subckt BUF_X1 A=a[0] Z=$iopadmap$a[0]
.subckt BUF_X1 A=a[1] Z=$iopadmap$a[1]
.subckt BUF_X1 A=a[10] Z=$iopadmap$a[10]
.subckt BUF_X1 A=a[11] Z=$iopadmap$a[11]
.subckt BUF_X1 A=a[12] Z=$iopadmap$a[12]
.subckt BUF_X1 A=a[13] Z=$iopadmap$a[13]
.subckt BUF_X1 A=a[14] Z=$iopadmap$a[14]
.subckt BUF_X1 A=a[15] Z=$iopadmap$a[15]
.subckt BUF_X1 A=a[16] Z=$iopadmap$a[16]
.subckt BUF_X1 A=a[2] Z=$iopadmap$a[2]
.subckt BUF_X1 A=a[3] Z=$iopadmap$a[3]
.subckt BUF_X1 A=a[4] Z=$iopadmap$a[4]
.subckt BUF_X1 A=a[5] Z=$iopadmap$a[5]
.subckt BUF_X1 A=a[6] Z=$iopadmap$a[6]
.subckt BUF_X1 A=a[7] Z=$iopadmap$a[7]
.subckt BUF_X1 A=a[8] Z=$iopadmap$a[8]
.subckt BUF_X1 A=a[9] Z=$iopadmap$a[9]
.subckt BUF_X1 A=b[0] Z=$iopadmap$b[0]
.subckt BUF_X1 A=b[1] Z=$iopadmap$b[1]
.subckt BUF_X1 A=b[10] Z=$iopadmap$b[10]
.subckt BUF_X1 A=b[11] Z=$iopadmap$b[11]
.subckt BUF_X1 A=b[12] Z=$iopadmap$b[12]
.subckt BUF_X1 A=b[13] Z=$iopadmap$b[13]
.subckt BUF_X1 A=b[14] Z=$iopadmap$b[14]
.subckt BUF_X1 A=b[15] Z=$iopadmap$b[15]
.subckt BUF_X1 A=b[16] Z=$iopadmap$b[16]
.subckt BUF_X1 A=b[2] Z=$iopadmap$b[2]
.subckt BUF_X1 A=b[3] Z=$iopadmap$b[3]
.subckt BUF_X1 A=b[4] Z=$iopadmap$b[4]
.subckt BUF_X1 A=b[5] Z=$iopadmap$b[5]
.subckt BUF_X1 A=b[6] Z=$iopadmap$b[6]
.subckt BUF_X1 A=b[7] Z=$iopadmap$b[7]
.subckt BUF_X1 A=b[8] Z=$iopadmap$b[8]
.subckt BUF_X1 A=b[9] Z=$iopadmap$b[9]
.subckt BUF_X1 A=cin Z=$iopadmap$cin
.subckt BUF_X1 A=$iopadmap$cout Z=cout
.subckt BUF_X1 A=$iopadmap$sum[0] Z=sum[0]
.subckt BUF_X1 A=$iopadmap$sum[1] Z=sum[1]
.subckt BUF_X1 A=$iopadmap$sum[10] Z=sum[10]
.subckt BUF_X1 A=$iopadmap$sum[11] Z=sum[11]
.subckt BUF_X1 A=$iopadmap$sum[12] Z=sum[12]
.subckt BUF_X1 A=$iopadmap$sum[13] Z=sum[13]
.subckt BUF_X1 A=$iopadmap$sum[14] Z=sum[14]
.subckt BUF_X1 A=$iopadmap$sum[15] Z=sum[15]
.subckt BUF_X1 A=$iopadmap$sum[16] Z=sum[16]
.subckt BUF_X1 A=$iopadmap$sum[2] Z=sum[2]
.subckt BUF_X1 A=$iopadmap$sum[3] Z=sum[3]
.subckt BUF_X1 A=$iopadmap$sum[4] Z=sum[4]
.subckt BUF_X1 A=$iopadmap$sum[5] Z=sum[5]
.subckt BUF_X1 A=$iopadmap$sum[6] Z=sum[6]
.subckt BUF_X1 A=$iopadmap$sum[7] Z=sum[7]
.subckt BUF_X1 A=$iopadmap$sum[8] Z=sum[8]
.subckt BUF_X1 A=$iopadmap$sum[9] Z=sum[9]
.end

.model $paramod\adder_subtractor\size?s32'00000000000000000000000000010001
.inputs a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] a[16] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] b[16] subsel
.outputs cout out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16]
.names $false
.names $true
1
.names $undef
.subckt NOR A=$iopadmap$b[0] B=$iopadmap$subsel Y=$abc$16339$new_n36
.subckt NOT A=$iopadmap$subsel Y=$abc$16339$new_n37
.subckt NOT A=$iopadmap$b[0] Y=$abc$16339$new_n38
.subckt NOR A=$abc$16339$new_n38 B=$abc$16339$new_n37 Y=$abc$16339$new_n39
.subckt NOR A=$abc$16339$new_n39 B=$abc$16339$new_n36 Y=b_sel[0]
.subckt NOR A=$iopadmap$b[1] B=$iopadmap$subsel Y=$abc$16339$new_n41
.subckt NOT A=$iopadmap$b[1] Y=$abc$16339$new_n42
.subckt NOR A=$abc$16339$new_n42 B=$abc$16339$new_n37 Y=$abc$16339$new_n43
.subckt NOR A=$abc$16339$new_n43 B=$abc$16339$new_n41 Y=b_sel[1]
.subckt NOR A=$iopadmap$b[2] B=$iopadmap$subsel Y=$abc$16339$new_n45
.subckt NOT A=$iopadmap$b[2] Y=$abc$16339$new_n46
.subckt NOR A=$abc$16339$new_n46 B=$abc$16339$new_n37 Y=$abc$16339$new_n47
.subckt NOR A=$abc$16339$new_n47 B=$abc$16339$new_n45 Y=b_sel[2]
.subckt NOR A=$iopadmap$b[3] B=$iopadmap$subsel Y=$abc$16339$new_n49
.subckt NOT A=$iopadmap$b[3] Y=$abc$16339$new_n50
.subckt NOR A=$abc$16339$new_n50 B=$abc$16339$new_n37 Y=$abc$16339$new_n51
.subckt NOR A=$abc$16339$new_n51 B=$abc$16339$new_n49 Y=b_sel[3]
.subckt NOR A=$iopadmap$b[4] B=$iopadmap$subsel Y=$abc$16339$new_n53
.subckt NOT A=$iopadmap$b[4] Y=$abc$16339$new_n54
.subckt NOR A=$abc$16339$new_n54 B=$abc$16339$new_n37 Y=$abc$16339$new_n55
.subckt NOR A=$abc$16339$new_n55 B=$abc$16339$new_n53 Y=b_sel[4]
.subckt NOR A=$iopadmap$b[5] B=$iopadmap$subsel Y=$abc$16339$new_n57
.subckt NOT A=$iopadmap$b[5] Y=$abc$16339$new_n58
.subckt NOR A=$abc$16339$new_n58 B=$abc$16339$new_n37 Y=$abc$16339$new_n59
.subckt NOR A=$abc$16339$new_n59 B=$abc$16339$new_n57 Y=b_sel[5]
.subckt NOR A=$iopadmap$b[6] B=$iopadmap$subsel Y=$abc$16339$new_n61
.subckt NOT A=$iopadmap$b[6] Y=$abc$16339$new_n62
.subckt NOR A=$abc$16339$new_n62 B=$abc$16339$new_n37 Y=$abc$16339$new_n63
.subckt NOR A=$abc$16339$new_n63 B=$abc$16339$new_n61 Y=b_sel[6]
.subckt NOR A=$iopadmap$b[7] B=$iopadmap$subsel Y=$abc$16339$new_n65
.subckt NOT A=$iopadmap$b[7] Y=$abc$16339$new_n66
.subckt NOR A=$abc$16339$new_n66 B=$abc$16339$new_n37 Y=$abc$16339$new_n67
.subckt NOR A=$abc$16339$new_n67 B=$abc$16339$new_n65 Y=b_sel[7]
.subckt NOR A=$iopadmap$b[8] B=$iopadmap$subsel Y=$abc$16339$new_n69
.subckt NOT A=$iopadmap$b[8] Y=$abc$16339$new_n70
.subckt NOR A=$abc$16339$new_n70 B=$abc$16339$new_n37 Y=$abc$16339$new_n71
.subckt NOR A=$abc$16339$new_n71 B=$abc$16339$new_n69 Y=b_sel[8]
.subckt NOR A=$iopadmap$b[9] B=$iopadmap$subsel Y=$abc$16339$new_n73
.subckt NOT A=$iopadmap$b[9] Y=$abc$16339$new_n74
.subckt NOR A=$abc$16339$new_n74 B=$abc$16339$new_n37 Y=$abc$16339$new_n75
.subckt NOR A=$abc$16339$new_n75 B=$abc$16339$new_n73 Y=b_sel[9]
.subckt NOR A=$iopadmap$b[10] B=$iopadmap$subsel Y=$abc$16339$new_n77
.subckt NOT A=$iopadmap$b[10] Y=$abc$16339$new_n78
.subckt NOR A=$abc$16339$new_n78 B=$abc$16339$new_n37 Y=$abc$16339$new_n79
.subckt NOR A=$abc$16339$new_n79 B=$abc$16339$new_n77 Y=b_sel[10]
.subckt NOR A=$iopadmap$b[11] B=$iopadmap$subsel Y=$abc$16339$new_n81
.subckt NOT A=$iopadmap$b[11] Y=$abc$16339$new_n82
.subckt NOR A=$abc$16339$new_n82 B=$abc$16339$new_n37 Y=$abc$16339$new_n83
.subckt NOR A=$abc$16339$new_n83 B=$abc$16339$new_n81 Y=b_sel[11]
.subckt NOR A=$iopadmap$b[12] B=$iopadmap$subsel Y=$abc$16339$new_n85
.subckt NOT A=$iopadmap$b[12] Y=$abc$16339$new_n86
.subckt NOR A=$abc$16339$new_n86 B=$abc$16339$new_n37 Y=$abc$16339$new_n87
.subckt NOR A=$abc$16339$new_n87 B=$abc$16339$new_n85 Y=b_sel[12]
.subckt NOR A=$iopadmap$b[13] B=$iopadmap$subsel Y=$abc$16339$new_n89
.subckt NOT A=$iopadmap$b[13] Y=$abc$16339$new_n90
.subckt NOR A=$abc$16339$new_n90 B=$abc$16339$new_n37 Y=$abc$16339$new_n91
.subckt NOR A=$abc$16339$new_n91 B=$abc$16339$new_n89 Y=b_sel[13]
.subckt NOR A=$iopadmap$b[14] B=$iopadmap$subsel Y=$abc$16339$new_n93
.subckt NOT A=$iopadmap$b[14] Y=$abc$16339$new_n94
.subckt NOR A=$abc$16339$new_n94 B=$abc$16339$new_n37 Y=$abc$16339$new_n95
.subckt NOR A=$abc$16339$new_n95 B=$abc$16339$new_n93 Y=b_sel[14]
.subckt NOR A=$iopadmap$b[15] B=$iopadmap$subsel Y=$abc$16339$new_n97
.subckt NOT A=$iopadmap$b[15] Y=$abc$16339$new_n98
.subckt NOR A=$abc$16339$new_n98 B=$abc$16339$new_n37 Y=$abc$16339$new_n99
.subckt NOR A=$abc$16339$new_n99 B=$abc$16339$new_n97 Y=b_sel[15]
.subckt NOR A=$iopadmap$b[16] B=$iopadmap$subsel Y=$abc$16339$new_n101
.subckt NOT A=$iopadmap$b[16] Y=$abc$16339$new_n102
.subckt NOR A=$abc$16339$new_n102 B=$abc$16339$new_n37 Y=$abc$16339$new_n103
.subckt NOR A=$abc$16339$new_n103 B=$abc$16339$new_n101 Y=b_sel[16]
.subckt BUF_X1 A=a[0] Z=$iopadmap$a[0]
.subckt BUF_X1 A=a[1] Z=$iopadmap$a[1]
.subckt BUF_X1 A=a[10] Z=$iopadmap$a[10]
.subckt BUF_X1 A=a[11] Z=$iopadmap$a[11]
.subckt BUF_X1 A=a[12] Z=$iopadmap$a[12]
.subckt BUF_X1 A=a[13] Z=$iopadmap$a[13]
.subckt BUF_X1 A=a[14] Z=$iopadmap$a[14]
.subckt BUF_X1 A=a[15] Z=$iopadmap$a[15]
.subckt BUF_X1 A=a[16] Z=$iopadmap$a[16]
.subckt BUF_X1 A=a[2] Z=$iopadmap$a[2]
.subckt BUF_X1 A=a[3] Z=$iopadmap$a[3]
.subckt BUF_X1 A=a[4] Z=$iopadmap$a[4]
.subckt BUF_X1 A=a[5] Z=$iopadmap$a[5]
.subckt BUF_X1 A=a[6] Z=$iopadmap$a[6]
.subckt BUF_X1 A=a[7] Z=$iopadmap$a[7]
.subckt BUF_X1 A=a[8] Z=$iopadmap$a[8]
.subckt BUF_X1 A=a[9] Z=$iopadmap$a[9]
.subckt BUF_X1 A=b[0] Z=$iopadmap$b[0]
.subckt BUF_X1 A=b[1] Z=$iopadmap$b[1]
.subckt BUF_X1 A=b[10] Z=$iopadmap$b[10]
.subckt BUF_X1 A=b[11] Z=$iopadmap$b[11]
.subckt BUF_X1 A=b[12] Z=$iopadmap$b[12]
.subckt BUF_X1 A=b[13] Z=$iopadmap$b[13]
.subckt BUF_X1 A=b[14] Z=$iopadmap$b[14]
.subckt BUF_X1 A=b[15] Z=$iopadmap$b[15]
.subckt BUF_X1 A=b[16] Z=$iopadmap$b[16]
.subckt BUF_X1 A=b[2] Z=$iopadmap$b[2]
.subckt BUF_X1 A=b[3] Z=$iopadmap$b[3]
.subckt BUF_X1 A=b[4] Z=$iopadmap$b[4]
.subckt BUF_X1 A=b[5] Z=$iopadmap$b[5]
.subckt BUF_X1 A=b[6] Z=$iopadmap$b[6]
.subckt BUF_X1 A=b[7] Z=$iopadmap$b[7]
.subckt BUF_X1 A=b[8] Z=$iopadmap$b[8]
.subckt BUF_X1 A=b[9] Z=$iopadmap$b[9]
.subckt BUF_X1 A=$iopadmap$cout Z=cout
.subckt BUF_X1 A=$iopadmap$out[0] Z=out[0]
.subckt BUF_X1 A=$iopadmap$out[1] Z=out[1]
.subckt BUF_X1 A=$iopadmap$out[10] Z=out[10]
.subckt BUF_X1 A=$iopadmap$out[11] Z=out[11]
.subckt BUF_X1 A=$iopadmap$out[12] Z=out[12]
.subckt BUF_X1 A=$iopadmap$out[13] Z=out[13]
.subckt BUF_X1 A=$iopadmap$out[14] Z=out[14]
.subckt BUF_X1 A=$iopadmap$out[15] Z=out[15]
.subckt BUF_X1 A=$iopadmap$out[16] Z=out[16]
.subckt BUF_X1 A=$iopadmap$out[2] Z=out[2]
.subckt BUF_X1 A=$iopadmap$out[3] Z=out[3]
.subckt BUF_X1 A=$iopadmap$out[4] Z=out[4]
.subckt BUF_X1 A=$iopadmap$out[5] Z=out[5]
.subckt BUF_X1 A=$iopadmap$out[6] Z=out[6]
.subckt BUF_X1 A=$iopadmap$out[7] Z=out[7]
.subckt BUF_X1 A=$iopadmap$out[8] Z=out[8]
.subckt BUF_X1 A=$iopadmap$out[9] Z=out[9]
.subckt BUF_X1 A=subsel Z=$iopadmap$subsel
.subckt $paramod\adder\size?s32'00000000000000000000000000010001 a[0]=$iopadmap$a[0] a[1]=$iopadmap$a[1] a[2]=$iopadmap$a[2] a[3]=$iopadmap$a[3] a[4]=$iopadmap$a[4] a[5]=$iopadmap$a[5] a[6]=$iopadmap$a[6] a[7]=$iopadmap$a[7] a[8]=$iopadmap$a[8] a[9]=$iopadmap$a[9] a[10]=$iopadmap$a[10] a[11]=$iopadmap$a[11] a[12]=$iopadmap$a[12] a[13]=$iopadmap$a[13] a[14]=$iopadmap$a[14] a[15]=$iopadmap$a[15] a[16]=$iopadmap$a[16] b[0]=b_sel[0] b[1]=b_sel[1] b[2]=b_sel[2] b[3]=b_sel[3] b[4]=b_sel[4] b[5]=b_sel[5] b[6]=b_sel[6] b[7]=b_sel[7] b[8]=b_sel[8] b[9]=b_sel[9] b[10]=b_sel[10] b[11]=b_sel[11] b[12]=b_sel[12] b[13]=b_sel[13] b[14]=b_sel[14] b[15]=b_sel[15] b[16]=b_sel[16] cin=$iopadmap$subsel cout=$iopadmap$cout sum[0]=$iopadmap$out[0] sum[1]=$iopadmap$out[1] sum[2]=$iopadmap$out[2] sum[3]=$iopadmap$out[3] sum[4]=$iopadmap$out[4] sum[5]=$iopadmap$out[5] sum[6]=$iopadmap$out[6] sum[7]=$iopadmap$out[7] sum[8]=$iopadmap$out[8] sum[9]=$iopadmap$out[9] sum[10]=$iopadmap$out[10] sum[11]=$iopadmap$out[11] sum[12]=$iopadmap$out[12] sum[13]=$iopadmap$out[13] sum[14]=$iopadmap$out[14] sum[15]=$iopadmap$out[15] sum[16]=$iopadmap$out[16]
.end

.model $paramod\booth\size?s32'00000000000000000000000000010001
.inputs M[0] M[1] M[2] M[3] M[4] M[5] M[6] M[7] M[8] M[9] M[10] M[11] M[12] M[13] M[14] M[15] M[16] Q[0] Q[1] Q[2] Q[3] Q[4] Q[5] Q[6] Q[7] Q[8] Q[9] Q[10] Q[11] Q[12] Q[13] Q[14] Q[15] Q[16] clk rst start
.outputs P[0] P[1] P[2] P[3] P[4] P[5] P[6] P[7] P[8] P[9] P[10] P[11] P[12] P[13] P[14] P[15] P[16] P[17] P[18] P[19] P[20] P[21] P[22] P[23] P[24] P[25] P[26] P[27] P[28] P[29] P[30] P[31] P[32] P[33] done Ready
.names $false
.names $true
1
.names $undef
.subckt BUF_X1 A=M[0] Z=$iopadmap$M[0]
.subckt BUF_X1 A=M[1] Z=$iopadmap$M[1]
.subckt BUF_X1 A=M[10] Z=$iopadmap$M[10]
.subckt BUF_X1 A=M[11] Z=$iopadmap$M[11]
.subckt BUF_X1 A=M[12] Z=$iopadmap$M[12]
.subckt BUF_X1 A=M[13] Z=$iopadmap$M[13]
.subckt BUF_X1 A=M[14] Z=$iopadmap$M[14]
.subckt BUF_X1 A=M[15] Z=$iopadmap$M[15]
.subckt BUF_X1 A=M[16] Z=$iopadmap$M[16]
.subckt BUF_X1 A=M[2] Z=$iopadmap$M[2]
.subckt BUF_X1 A=M[3] Z=$iopadmap$M[3]
.subckt BUF_X1 A=M[4] Z=$iopadmap$M[4]
.subckt BUF_X1 A=M[5] Z=$iopadmap$M[5]
.subckt BUF_X1 A=M[6] Z=$iopadmap$M[6]
.subckt BUF_X1 A=M[7] Z=$iopadmap$M[7]
.subckt BUF_X1 A=M[8] Z=$iopadmap$M[8]
.subckt BUF_X1 A=M[9] Z=$iopadmap$M[9]
.subckt BUF_X1 A=$iopadmap$P[0] Z=P[0]
.subckt BUF_X1 A=$iopadmap$P[1] Z=P[1]
.subckt BUF_X1 A=$iopadmap$P[10] Z=P[10]
.subckt BUF_X1 A=$iopadmap$P[11] Z=P[11]
.subckt BUF_X1 A=$iopadmap$P[12] Z=P[12]
.subckt BUF_X1 A=$iopadmap$P[13] Z=P[13]
.subckt BUF_X1 A=$iopadmap$P[14] Z=P[14]
.subckt BUF_X1 A=$iopadmap$P[15] Z=P[15]
.subckt BUF_X1 A=$iopadmap$P[16] Z=P[16]
.subckt BUF_X1 A=$iopadmap$P[17] Z=P[17]
.subckt BUF_X1 A=$iopadmap$P[18] Z=P[18]
.subckt BUF_X1 A=$iopadmap$P[19] Z=P[19]
.subckt BUF_X1 A=$iopadmap$P[2] Z=P[2]
.subckt BUF_X1 A=$iopadmap$P[20] Z=P[20]
.subckt BUF_X1 A=$iopadmap$P[21] Z=P[21]
.subckt BUF_X1 A=$iopadmap$P[22] Z=P[22]
.subckt BUF_X1 A=$iopadmap$P[23] Z=P[23]
.subckt BUF_X1 A=$iopadmap$P[24] Z=P[24]
.subckt BUF_X1 A=$iopadmap$P[25] Z=P[25]
.subckt BUF_X1 A=$iopadmap$P[26] Z=P[26]
.subckt BUF_X1 A=$iopadmap$P[27] Z=P[27]
.subckt BUF_X1 A=$iopadmap$P[28] Z=P[28]
.subckt BUF_X1 A=$iopadmap$P[29] Z=P[29]
.subckt BUF_X1 A=$iopadmap$P[3] Z=P[3]
.subckt BUF_X1 A=$iopadmap$P[30] Z=P[30]
.subckt BUF_X1 A=$iopadmap$P[31] Z=P[31]
.subckt BUF_X1 A=$iopadmap$P[32] Z=P[32]
.subckt BUF_X1 A=$iopadmap$P[33] Z=P[33]
.subckt BUF_X1 A=$iopadmap$P[4] Z=P[4]
.subckt BUF_X1 A=$iopadmap$P[5] Z=P[5]
.subckt BUF_X1 A=$iopadmap$P[6] Z=P[6]
.subckt BUF_X1 A=$iopadmap$P[7] Z=P[7]
.subckt BUF_X1 A=$iopadmap$P[8] Z=P[8]
.subckt BUF_X1 A=$iopadmap$P[9] Z=P[9]
.subckt BUF_X1 A=Q[0] Z=$iopadmap$Q[0]
.subckt BUF_X1 A=Q[1] Z=$iopadmap$Q[1]
.subckt BUF_X1 A=Q[10] Z=$iopadmap$Q[10]
.subckt BUF_X1 A=Q[11] Z=$iopadmap$Q[11]
.subckt BUF_X1 A=Q[12] Z=$iopadmap$Q[12]
.subckt BUF_X1 A=Q[13] Z=$iopadmap$Q[13]
.subckt BUF_X1 A=Q[14] Z=$iopadmap$Q[14]
.subckt BUF_X1 A=Q[15] Z=$iopadmap$Q[15]
.subckt BUF_X1 A=Q[16] Z=$iopadmap$Q[16]
.subckt BUF_X1 A=Q[2] Z=$iopadmap$Q[2]
.subckt BUF_X1 A=Q[3] Z=$iopadmap$Q[3]
.subckt BUF_X1 A=Q[4] Z=$iopadmap$Q[4]
.subckt BUF_X1 A=Q[5] Z=$iopadmap$Q[5]
.subckt BUF_X1 A=Q[6] Z=$iopadmap$Q[6]
.subckt BUF_X1 A=Q[7] Z=$iopadmap$Q[7]
.subckt BUF_X1 A=Q[8] Z=$iopadmap$Q[8]
.subckt BUF_X1 A=Q[9] Z=$iopadmap$Q[9]
.subckt BUF_X1 A=$iopadmap$Ready Z=Ready
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=$iopadmap$done Z=done
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.subckt BUF_X1 A=start Z=$iopadmap$start
.subckt $paramod\booth_controller\size?s32'00000000000000000000000000010001 Ready=$iopadmap$Ready clk=$iopadmap$clk clrP=clrP done=$iopadmap$done ldM=ldM ldP=ldP ldQ=ldQ op[0]=op[0] op[1]=op[1] rst=$iopadmap$rst sel=sel shrQ=shrQ start=$iopadmap$start subsel=subsel
.subckt $paramod\booth_datapath\size?s32'00000000000000000000000000010001 M[0]=$iopadmap$M[0] M[1]=$iopadmap$M[1] M[2]=$iopadmap$M[2] M[3]=$iopadmap$M[3] M[4]=$iopadmap$M[4] M[5]=$iopadmap$M[5] M[6]=$iopadmap$M[6] M[7]=$iopadmap$M[7] M[8]=$iopadmap$M[8] M[9]=$iopadmap$M[9] M[10]=$iopadmap$M[10] M[11]=$iopadmap$M[11] M[12]=$iopadmap$M[12] M[13]=$iopadmap$M[13] M[14]=$iopadmap$M[14] M[15]=$iopadmap$M[15] M[16]=$iopadmap$M[16] P[0]=$iopadmap$P[0] P[1]=$iopadmap$P[1] P[2]=$iopadmap$P[2] P[3]=$iopadmap$P[3] P[4]=$iopadmap$P[4] P[5]=$iopadmap$P[5] P[6]=$iopadmap$P[6] P[7]=$iopadmap$P[7] P[8]=$iopadmap$P[8] P[9]=$iopadmap$P[9] P[10]=$iopadmap$P[10] P[11]=$iopadmap$P[11] P[12]=$iopadmap$P[12] P[13]=$iopadmap$P[13] P[14]=$iopadmap$P[14] P[15]=$iopadmap$P[15] P[16]=$iopadmap$P[16] P[17]=$iopadmap$P[17] P[18]=$iopadmap$P[18] P[19]=$iopadmap$P[19] P[20]=$iopadmap$P[20] P[21]=$iopadmap$P[21] P[22]=$iopadmap$P[22] P[23]=$iopadmap$P[23] P[24]=$iopadmap$P[24] P[25]=$iopadmap$P[25] P[26]=$iopadmap$P[26] P[27]=$iopadmap$P[27] P[28]=$iopadmap$P[28] P[29]=$iopadmap$P[29] P[30]=$iopadmap$P[30] P[31]=$iopadmap$P[31] P[32]=$iopadmap$P[32] P[33]=$iopadmap$P[33] Q[0]=$iopadmap$Q[0] Q[1]=$iopadmap$Q[1] Q[2]=$iopadmap$Q[2] Q[3]=$iopadmap$Q[3] Q[4]=$iopadmap$Q[4] Q[5]=$iopadmap$Q[5] Q[6]=$iopadmap$Q[6] Q[7]=$iopadmap$Q[7] Q[8]=$iopadmap$Q[8] Q[9]=$iopadmap$Q[9] Q[10]=$iopadmap$Q[10] Q[11]=$iopadmap$Q[11] Q[12]=$iopadmap$Q[12] Q[13]=$iopadmap$Q[13] Q[14]=$iopadmap$Q[14] Q[15]=$iopadmap$Q[15] Q[16]=$iopadmap$Q[16] clk=$iopadmap$clk clrP=clrP ldM=ldM ldP=ldP ldQ=ldQ op[0]=op[0] op[1]=op[1] rst=$iopadmap$rst sel=sel shrQ=shrQ subsel=subsel
.end

.model $paramod\booth_controller\size?s32'00000000000000000000000000010001
.inputs start clk rst op[0] op[1]
.outputs Ready done shrQ ldQ ldM ldP clrP sel subsel
.names $false
.names $true
1
.names $undef
.subckt NOT A=present_state[2] Y=$abc$16410$new_n29
.subckt NOR A=present_state[1] B=present_state[0] Y=$abc$16410$new_n30
.subckt NAND A=$abc$16410$new_n30 B=$abc$16410$new_n29 Y=$abc$16410$new_n31
.subckt NOT A=$abc$16410$new_n31 Y=$iopadmap$clrP
.subckt NOT A=present_state[0] Y=$abc$16410$new_n33
.subckt NOR A=$abc$16410$new_n33 B=present_state[2] Y=$abc$16410$new_n34
.subckt NOT A=$abc$16410$new_n34 Y=$abc$16410$new_n35
.subckt NOR A=$abc$16410$new_n35 B=present_state[1] Y=$abc$16410$new_n36
.subckt NOT A=$abc$16410$new_n36 Y=$abc$16410$new_n37
.subckt NAND A=$abc$16410$new_n37 B=$abc$16410$new_n31 Y=cnt_rst
.subckt NOT A=$abc$16410$new_n30 Y=$abc$16410$new_n39
.subckt NOR A=$abc$16410$new_n39 B=$abc$16410$new_n29 Y=$iopadmap$done
.subckt NOT A=present_state[1] Y=$abc$16410$new_n41
.subckt NOR A=$abc$16410$new_n35 B=$abc$16410$new_n41 Y=$iopadmap$ldP
.subckt NOR A=present_state[0] B=present_state[2] Y=$abc$16410$new_n43
.subckt NAND A=$abc$16410$new_n43 B=present_state[1] Y=$abc$16410$new_n44
.subckt NOR A=$abc$16410$new_n30 B=$abc$16410$new_n29 Y=$abc$12182$auto$rtlil.cc:2465:ReduceOr$4065
.subckt NOT A=$abc$12182$auto$rtlil.cc:2465:ReduceOr$4065 Y=$abc$16410$new_n46
.subckt NAND A=$abc$16410$new_n46 B=$abc$16410$new_n31 Y=$abc$16410$new_n47
.subckt NAND A=$abc$16410$new_n47 B=$iopadmap$start Y=$abc$16410$new_n48
.subckt NAND A=$abc$16410$new_n48 B=$abc$16410$new_n44 Y=$procmux$269.Y[0]
.subckt NAND A=$abc$16410$new_n33 B=$abc$16410$new_n29 Y=$abc$16410$new_n50
.subckt NOR A=$abc$16410$new_n50 B=$abc$16410$new_n41 Y=$abc$16410$new_n51
.subckt NOR A=$abc$16410$new_n51 B=$abc$16410$new_n36 Y=$abc$16410$new_n52
.subckt NOT A=count[0] Y=$abc$16410$new_n53
.subckt NOR A=count[1] B=$abc$16410$new_n53 Y=$abc$16410$new_n54
.subckt NOT A=count[5] Y=$abc$16410$new_n55
.subckt NAND A=count[4] B=$abc$16410$new_n55 Y=$abc$16410$new_n56
.subckt NOT A=count[3] Y=$abc$16410$new_n57
.subckt NOT A=count[2] Y=$abc$16410$new_n58
.subckt NAND A=$abc$16410$new_n58 B=$abc$16410$new_n57 Y=$abc$16410$new_n59
.subckt NOR A=$abc$16410$new_n59 B=$abc$16410$new_n56 Y=$abc$16410$new_n60
.subckt NAND A=$abc$16410$new_n60 B=$abc$16410$new_n54 Y=$abc$16410$new_n61
.subckt NAND A=$abc$16410$new_n61 B=$iopadmap$ldP Y=$abc$16410$new_n62
.subckt NAND A=$abc$16410$new_n62 B=$abc$16410$new_n52 Y=$procmux$269.Y[1]
.subckt NOT A=$iopadmap$ldP Y=$abc$16410$new_n64
.subckt NOR A=$abc$16410$new_n61 B=$abc$16410$new_n64 Y=$procmux$269.Y[2]
.subckt NOT A=$iopadmap$op[0] Y=$abc$16410$new_n66
.subckt NAND A=$iopadmap$op[1] B=$abc$16410$new_n66 Y=$abc$16410$new_n67
.subckt NOT A=$abc$16410$new_n67 Y=$abc$16410$new_n68
.subckt NOR A=$iopadmap$op[1] B=$abc$16410$new_n66 Y=$abc$16410$new_n69
.subckt NOR A=$abc$16410$new_n69 B=$abc$16410$new_n68 Y=$abc$16410$new_n70
.subckt NOR A=$abc$16410$new_n70 B=$abc$16410$new_n64 Y=$iopadmap$sel
.subckt NOR A=$abc$16410$new_n67 B=$abc$16410$new_n64 Y=$iopadmap$subsel
.subckt NOR A=$abc$16410$new_n44 B=$abc$16410$new_n53 Y=$abc$16410$new_n73
.subckt NOR A=$abc$16410$new_n51 B=count[0] Y=$abc$16410$new_n74
.subckt NOR A=$abc$16410$new_n74 B=$abc$16410$new_n73 Y=$abc$16410$auto$rtlil.cc:2669:MuxGate$14656
.subckt NOT A=$abc$16410$new_n73 Y=$abc$16410$new_n76
.subckt NAND A=$abc$16410$new_n76 B=count[1] Y=$abc$16410$new_n77
.subckt NAND A=$abc$16410$new_n54 B=$abc$16410$new_n51 Y=$abc$16410$new_n78
.subckt NAND A=$abc$16410$new_n78 B=$abc$16410$new_n77 Y=$abc$16410$auto$rtlil.cc:2669:MuxGate$14658
.subckt NOT A=count[1] Y=$abc$16410$new_n80
.subckt NOR A=$abc$16410$new_n80 B=$abc$16410$new_n53 Y=$abc$16410$new_n81
.subckt NAND A=$abc$16410$new_n81 B=$abc$16410$new_n51 Y=$abc$16410$new_n82
.subckt NOR A=$abc$16410$new_n82 B=$abc$16410$new_n58 Y=$abc$16410$new_n83
.subckt NAND A=count[1] B=count[0] Y=$abc$16410$new_n84
.subckt NOR A=$abc$16410$new_n84 B=$abc$16410$new_n44 Y=$abc$16410$new_n85
.subckt NOR A=$abc$16410$new_n85 B=count[2] Y=$abc$16410$new_n86
.subckt NOR A=$abc$16410$new_n86 B=$abc$16410$new_n83 Y=$abc$16410$auto$rtlil.cc:2669:MuxGate$14660
.subckt NOR A=$abc$16410$new_n83 B=count[3] Y=$abc$16410$new_n88
.subckt NOR A=$abc$16410$new_n58 B=$abc$16410$new_n57 Y=$abc$16410$new_n89
.subckt NAND A=$abc$16410$new_n89 B=$abc$16410$new_n81 Y=$abc$16410$new_n90
.subckt NOR A=$abc$16410$new_n90 B=$abc$16410$new_n44 Y=$abc$16410$new_n91
.subckt NOR A=$abc$16410$new_n91 B=$abc$16410$new_n88 Y=$abc$16410$auto$rtlil.cc:2669:MuxGate$14662
.subckt NOT A=count[4] Y=$abc$16410$new_n93
.subckt NAND A=count[2] B=count[3] Y=$abc$16410$new_n94
.subckt NOR A=$abc$16410$new_n94 B=$abc$16410$new_n84 Y=$abc$16410$new_n95
.subckt NAND A=$abc$16410$new_n95 B=$abc$16410$new_n51 Y=$abc$16410$new_n96
.subckt NOR A=$abc$16410$new_n96 B=$abc$16410$new_n93 Y=$abc$16410$new_n97
.subckt NOR A=$abc$16410$new_n91 B=count[4] Y=$abc$16410$new_n98
.subckt NOR A=$abc$16410$new_n98 B=$abc$16410$new_n97 Y=$abc$16410$auto$rtlil.cc:2669:MuxGate$14664
.subckt NAND A=$abc$16410$new_n91 B=count[4] Y=$abc$16410$new_n100
.subckt NAND A=$abc$16410$new_n100 B=count[5] Y=$abc$16410$new_n101
.subckt NAND A=$abc$16410$new_n97 B=$abc$16410$new_n55 Y=$abc$16410$new_n102
.subckt NAND A=$abc$16410$new_n102 B=$abc$16410$new_n101 Y=$abc$16410$auto$rtlil.cc:2669:MuxGate$14666
.latch $procmux$269.Y[0] next_state[0] al $abc$12182$auto$rtlil.cc:2465:ReduceOr$4065 2
.latch $procmux$269.Y[1] next_state[1] al $abc$12182$auto$rtlil.cc:2465:ReduceOr$4065 2
.latch $procmux$269.Y[2] next_state[2] al $abc$12182$auto$rtlil.cc:2465:ReduceOr$4065 2
.subckt DFF_PP0 C=$iopadmap$clk D=next_state[0] Q=present_state[0] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=next_state[1] Q=present_state[1] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=next_state[2] Q=present_state[2] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$16410$auto$rtlil.cc:2669:MuxGate$14656 Q=count[0] R=cnt_rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$16410$auto$rtlil.cc:2669:MuxGate$14658 Q=count[1] R=cnt_rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$16410$auto$rtlil.cc:2669:MuxGate$14660 Q=count[2] R=cnt_rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$16410$auto$rtlil.cc:2669:MuxGate$14662 Q=count[3] R=cnt_rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$16410$auto$rtlil.cc:2669:MuxGate$14664 Q=count[4] R=cnt_rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$16410$auto$rtlil.cc:2669:MuxGate$14666 Q=count[5] R=cnt_rst
.subckt BUF_X1 A=$iopadmap$Ready Z=Ready
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=$iopadmap$clrP Z=clrP
.subckt BUF_X1 A=$iopadmap$done Z=done
.subckt BUF_X1 A=$iopadmap$ldM Z=ldM
.subckt BUF_X1 A=$iopadmap$ldP Z=ldP
.subckt BUF_X1 A=$iopadmap$ldQ Z=ldQ
.subckt BUF_X1 A=op[0] Z=$iopadmap$op[0]
.subckt BUF_X1 A=op[1] Z=$iopadmap$op[1]
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.subckt BUF_X1 A=$iopadmap$sel Z=sel
.subckt BUF_X1 A=$iopadmap$shrQ Z=shrQ
.subckt BUF_X1 A=start Z=$iopadmap$start
.subckt BUF_X1 A=$iopadmap$subsel Z=subsel
.names $true $iopadmap$Ready
1 1
.names $iopadmap$clrP $iopadmap$ldM
1 1
.names $iopadmap$clrP $iopadmap$ldQ
1 1
.names $iopadmap$ldP $iopadmap$shrQ
1 1
.end

.model $paramod\booth_datapath\size?s32'00000000000000000000000000010001
.inputs M[0] M[1] M[2] M[3] M[4] M[5] M[6] M[7] M[8] M[9] M[10] M[11] M[12] M[13] M[14] M[15] M[16] Q[0] Q[1] Q[2] Q[3] Q[4] Q[5] Q[6] Q[7] Q[8] Q[9] Q[10] Q[11] Q[12] Q[13] Q[14] Q[15] Q[16] clk rst shrQ ldQ ldM ldP clrP sel subsel
.outputs P[0] P[1] P[2] P[3] P[4] P[5] P[6] P[7] P[8] P[9] P[10] P[11] P[12] P[13] P[14] P[15] P[16] P[17] P[18] P[19] P[20] P[21] P[22] P[23] P[24] P[25] P[26] P[27] P[28] P[29] P[30] P[31] P[32] P[33] op[0] op[1]
.names $false
.names $true
1
.names $undef
.subckt NOR A=$iopadmap$sel B=$iopadmap$P[18] Y=$abc$16486$new_n53
.subckt NOT A=$iopadmap$sel Y=$abc$16486$new_n54
.subckt NOR A=$abc$16486$new_n54 B=result[1] Y=$abc$16486$new_n55
.subckt NOR A=$abc$16486$new_n55 B=$abc$16486$new_n53 Y=Pin[0]
.subckt NOR A=$iopadmap$P[19] B=$iopadmap$sel Y=$abc$16486$new_n57
.subckt NOR A=result[2] B=$abc$16486$new_n54 Y=$abc$16486$new_n58
.subckt NOR A=$abc$16486$new_n58 B=$abc$16486$new_n57 Y=Pin[1]
.subckt NOR A=$iopadmap$P[20] B=$iopadmap$sel Y=$abc$16486$new_n60
.subckt NOR A=result[3] B=$abc$16486$new_n54 Y=$abc$16486$new_n61
.subckt NOR A=$abc$16486$new_n61 B=$abc$16486$new_n60 Y=Pin[2]
.subckt NOR A=$iopadmap$P[21] B=$iopadmap$sel Y=$abc$16486$new_n63
.subckt NOR A=result[4] B=$abc$16486$new_n54 Y=$abc$16486$new_n64
.subckt NOR A=$abc$16486$new_n64 B=$abc$16486$new_n63 Y=Pin[3]
.subckt NOR A=$iopadmap$P[22] B=$iopadmap$sel Y=$abc$16486$new_n66
.subckt NOR A=result[5] B=$abc$16486$new_n54 Y=$abc$16486$new_n67
.subckt NOR A=$abc$16486$new_n67 B=$abc$16486$new_n66 Y=Pin[4]
.subckt NOR A=$iopadmap$P[23] B=$iopadmap$sel Y=$abc$16486$new_n69
.subckt NOR A=result[6] B=$abc$16486$new_n54 Y=$abc$16486$new_n70
.subckt NOR A=$abc$16486$new_n70 B=$abc$16486$new_n69 Y=Pin[5]
.subckt NOR A=$iopadmap$P[24] B=$iopadmap$sel Y=$abc$16486$new_n72
.subckt NOR A=result[7] B=$abc$16486$new_n54 Y=$abc$16486$new_n73
.subckt NOR A=$abc$16486$new_n73 B=$abc$16486$new_n72 Y=Pin[6]
.subckt NOR A=$iopadmap$P[25] B=$iopadmap$sel Y=$abc$16486$new_n75
.subckt NOR A=result[8] B=$abc$16486$new_n54 Y=$abc$16486$new_n76
.subckt NOR A=$abc$16486$new_n76 B=$abc$16486$new_n75 Y=Pin[7]
.subckt NOR A=$iopadmap$P[26] B=$iopadmap$sel Y=$abc$16486$new_n78
.subckt NOR A=result[9] B=$abc$16486$new_n54 Y=$abc$16486$new_n79
.subckt NOR A=$abc$16486$new_n79 B=$abc$16486$new_n78 Y=Pin[8]
.subckt NOR A=$iopadmap$P[27] B=$iopadmap$sel Y=$abc$16486$new_n81
.subckt NOR A=result[10] B=$abc$16486$new_n54 Y=$abc$16486$new_n82
.subckt NOR A=$abc$16486$new_n82 B=$abc$16486$new_n81 Y=Pin[9]
.subckt NOR A=$iopadmap$P[28] B=$iopadmap$sel Y=$abc$16486$new_n84
.subckt NOR A=result[11] B=$abc$16486$new_n54 Y=$abc$16486$new_n85
.subckt NOR A=$abc$16486$new_n85 B=$abc$16486$new_n84 Y=Pin[10]
.subckt NOR A=$iopadmap$P[29] B=$iopadmap$sel Y=$abc$16486$new_n87
.subckt NOR A=result[12] B=$abc$16486$new_n54 Y=$abc$16486$new_n88
.subckt NOR A=$abc$16486$new_n88 B=$abc$16486$new_n87 Y=Pin[11]
.subckt NOR A=$iopadmap$P[30] B=$iopadmap$sel Y=$abc$16486$new_n90
.subckt NOR A=result[13] B=$abc$16486$new_n54 Y=$abc$16486$new_n91
.subckt NOR A=$abc$16486$new_n91 B=$abc$16486$new_n90 Y=Pin[12]
.subckt NOR A=$iopadmap$P[31] B=$iopadmap$sel Y=$abc$16486$new_n93
.subckt NOR A=result[14] B=$abc$16486$new_n54 Y=$abc$16486$new_n94
.subckt NOR A=$abc$16486$new_n94 B=$abc$16486$new_n93 Y=Pin[13]
.subckt NOR A=$iopadmap$P[32] B=$iopadmap$sel Y=$abc$16486$new_n96
.subckt NOR A=result[15] B=$abc$16486$new_n54 Y=$abc$16486$new_n97
.subckt NOR A=$abc$16486$new_n97 B=$abc$16486$new_n96 Y=Pin[14]
.subckt NOR A=$iopadmap$P[33] B=$iopadmap$sel Y=$abc$16486$new_n99
.subckt NOR A=result[16] B=$abc$16486$new_n54 Y=$abc$16486$new_n100
.subckt NOR A=$abc$16486$new_n100 B=$abc$16486$new_n99 Y=Pin[15]
.subckt NOR A=$iopadmap$P[17] B=$iopadmap$sel Y=$abc$16486$new_n102
.subckt NOR A=result[0] B=$abc$16486$new_n54 Y=$abc$16486$new_n103
.subckt NOR A=$abc$16486$new_n103 B=$abc$16486$new_n102 Y=seiQ
.subckt BUF_X1 A=M[0] Z=$iopadmap$M[0]
.subckt BUF_X1 A=M[1] Z=$iopadmap$M[1]
.subckt BUF_X1 A=M[10] Z=$iopadmap$M[10]
.subckt BUF_X1 A=M[11] Z=$iopadmap$M[11]
.subckt BUF_X1 A=M[12] Z=$iopadmap$M[12]
.subckt BUF_X1 A=M[13] Z=$iopadmap$M[13]
.subckt BUF_X1 A=M[14] Z=$iopadmap$M[14]
.subckt BUF_X1 A=M[15] Z=$iopadmap$M[15]
.subckt BUF_X1 A=M[16] Z=$iopadmap$M[16]
.subckt BUF_X1 A=M[2] Z=$iopadmap$M[2]
.subckt BUF_X1 A=M[3] Z=$iopadmap$M[3]
.subckt BUF_X1 A=M[4] Z=$iopadmap$M[4]
.subckt BUF_X1 A=M[5] Z=$iopadmap$M[5]
.subckt BUF_X1 A=M[6] Z=$iopadmap$M[6]
.subckt BUF_X1 A=M[7] Z=$iopadmap$M[7]
.subckt BUF_X1 A=M[8] Z=$iopadmap$M[8]
.subckt BUF_X1 A=M[9] Z=$iopadmap$M[9]
.subckt BUF_X1 A=$iopadmap$P[0] Z=P[0]
.subckt BUF_X1 A=$iopadmap$P[1] Z=P[1]
.subckt BUF_X1 A=$iopadmap$P[10] Z=P[10]
.subckt BUF_X1 A=$iopadmap$P[11] Z=P[11]
.subckt BUF_X1 A=$iopadmap$P[12] Z=P[12]
.subckt BUF_X1 A=$iopadmap$P[13] Z=P[13]
.subckt BUF_X1 A=$iopadmap$P[14] Z=P[14]
.subckt BUF_X1 A=$iopadmap$P[15] Z=P[15]
.subckt BUF_X1 A=$iopadmap$P[16] Z=P[16]
.subckt BUF_X1 A=$iopadmap$P[17] Z=P[17]
.subckt BUF_X1 A=$iopadmap$P[18] Z=P[18]
.subckt BUF_X1 A=$iopadmap$P[19] Z=P[19]
.subckt BUF_X1 A=$iopadmap$P[2] Z=P[2]
.subckt BUF_X1 A=$iopadmap$P[20] Z=P[20]
.subckt BUF_X1 A=$iopadmap$P[21] Z=P[21]
.subckt BUF_X1 A=$iopadmap$P[22] Z=P[22]
.subckt BUF_X1 A=$iopadmap$P[23] Z=P[23]
.subckt BUF_X1 A=$iopadmap$P[24] Z=P[24]
.subckt BUF_X1 A=$iopadmap$P[25] Z=P[25]
.subckt BUF_X1 A=$iopadmap$P[26] Z=P[26]
.subckt BUF_X1 A=$iopadmap$P[27] Z=P[27]
.subckt BUF_X1 A=$iopadmap$P[28] Z=P[28]
.subckt BUF_X1 A=$iopadmap$P[29] Z=P[29]
.subckt BUF_X1 A=$iopadmap$P[3] Z=P[3]
.subckt BUF_X1 A=$iopadmap$P[30] Z=P[30]
.subckt BUF_X1 A=$iopadmap$P[31] Z=P[31]
.subckt BUF_X1 A=$iopadmap$P[32] Z=P[32]
.subckt BUF_X1 A=$iopadmap$P[33] Z=P[33]
.subckt BUF_X1 A=$iopadmap$P[4] Z=P[4]
.subckt BUF_X1 A=$iopadmap$P[5] Z=P[5]
.subckt BUF_X1 A=$iopadmap$P[6] Z=P[6]
.subckt BUF_X1 A=$iopadmap$P[7] Z=P[7]
.subckt BUF_X1 A=$iopadmap$P[8] Z=P[8]
.subckt BUF_X1 A=$iopadmap$P[9] Z=P[9]
.subckt BUF_X1 A=Q[0] Z=$iopadmap$Q[0]
.subckt BUF_X1 A=Q[1] Z=$iopadmap$Q[1]
.subckt BUF_X1 A=Q[10] Z=$iopadmap$Q[10]
.subckt BUF_X1 A=Q[11] Z=$iopadmap$Q[11]
.subckt BUF_X1 A=Q[12] Z=$iopadmap$Q[12]
.subckt BUF_X1 A=Q[13] Z=$iopadmap$Q[13]
.subckt BUF_X1 A=Q[14] Z=$iopadmap$Q[14]
.subckt BUF_X1 A=Q[15] Z=$iopadmap$Q[15]
.subckt BUF_X1 A=Q[16] Z=$iopadmap$Q[16]
.subckt BUF_X1 A=Q[2] Z=$iopadmap$Q[2]
.subckt BUF_X1 A=Q[3] Z=$iopadmap$Q[3]
.subckt BUF_X1 A=Q[4] Z=$iopadmap$Q[4]
.subckt BUF_X1 A=Q[5] Z=$iopadmap$Q[5]
.subckt BUF_X1 A=Q[6] Z=$iopadmap$Q[6]
.subckt BUF_X1 A=Q[7] Z=$iopadmap$Q[7]
.subckt BUF_X1 A=Q[8] Z=$iopadmap$Q[8]
.subckt BUF_X1 A=Q[9] Z=$iopadmap$Q[9]
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=clrP Z=$iopadmap$clrP
.subckt BUF_X1 A=ldM Z=$iopadmap$ldM
.subckt BUF_X1 A=ldP Z=$iopadmap$ldP
.subckt BUF_X1 A=ldQ Z=$iopadmap$ldQ
.subckt BUF_X1 A=$iopadmap$op[0] Z=op[0]
.subckt BUF_X1 A=$iopadmap$op[1] Z=op[1]
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.subckt BUF_X1 A=sel Z=$iopadmap$sel
.subckt BUF_X1 A=shrQ Z=$iopadmap$shrQ
.subckt BUF_X1 A=subsel Z=$iopadmap$subsel
.subckt $paramod\adder_subtractor\size?s32'00000000000000000000000000010001 a[0]=$iopadmap$P[17] a[1]=$iopadmap$P[18] a[2]=$iopadmap$P[19] a[3]=$iopadmap$P[20] a[4]=$iopadmap$P[21] a[5]=$iopadmap$P[22] a[6]=$iopadmap$P[23] a[7]=$iopadmap$P[24] a[8]=$iopadmap$P[25] a[9]=$iopadmap$P[26] a[10]=$iopadmap$P[27] a[11]=$iopadmap$P[28] a[12]=$iopadmap$P[29] a[13]=$iopadmap$P[30] a[14]=$iopadmap$P[31] a[15]=$iopadmap$P[32] a[16]=$iopadmap$P[33] b[0]=Mout[0] b[1]=Mout[1] b[2]=Mout[2] b[3]=Mout[3] b[4]=Mout[4] b[5]=Mout[5] b[6]=Mout[6] b[7]=Mout[7] b[8]=Mout[8] b[9]=Mout[9] b[10]=Mout[10] b[11]=Mout[11] b[12]=Mout[12] b[13]=Mout[13] b[14]=Mout[14] b[15]=Mout[15] b[16]=Mout[16] cout=cout out[0]=result[0] out[1]=result[1] out[2]=result[2] out[3]=result[3] out[4]=result[4] out[5]=result[5] out[6]=result[6] out[7]=result[7] out[8]=result[8] out[9]=result[9] out[10]=result[10] out[11]=result[11] out[12]=result[12] out[13]=result[13] out[14]=result[14] out[15]=result[15] out[16]=result[16] subsel=$iopadmap$subsel
.subckt $paramod\REG\N?s32'00000000000000000000000000010001 clk=$iopadmap$clk inREG[0]=$iopadmap$M[0] inREG[1]=$iopadmap$M[1] inREG[2]=$iopadmap$M[2] inREG[3]=$iopadmap$M[3] inREG[4]=$iopadmap$M[4] inREG[5]=$iopadmap$M[5] inREG[6]=$iopadmap$M[6] inREG[7]=$iopadmap$M[7] inREG[8]=$iopadmap$M[8] inREG[9]=$iopadmap$M[9] inREG[10]=$iopadmap$M[10] inREG[11]=$iopadmap$M[11] inREG[12]=$iopadmap$M[12] inREG[13]=$iopadmap$M[13] inREG[14]=$iopadmap$M[14] inREG[15]=$iopadmap$M[15] inREG[16]=$iopadmap$M[16] ld=$iopadmap$ldM outREG[0]=Mout[0] outREG[1]=Mout[1] outREG[2]=Mout[2] outREG[3]=Mout[3] outREG[4]=Mout[4] outREG[5]=Mout[5] outREG[6]=Mout[6] outREG[7]=Mout[7] outREG[8]=Mout[8] outREG[9]=Mout[9] outREG[10]=Mout[10] outREG[11]=Mout[11] outREG[12]=Mout[12] outREG[13]=Mout[13] outREG[14]=Mout[14] outREG[15]=Mout[15] outREG[16]=Mout[16] rst=$iopadmap$rst
.subckt $paramod\REG\N?s32'00000000000000000000000000010001 clk=$iopadmap$clk inREG[0]=Pin[0] inREG[1]=Pin[1] inREG[2]=Pin[2] inREG[3]=Pin[3] inREG[4]=Pin[4] inREG[5]=Pin[5] inREG[6]=Pin[6] inREG[7]=Pin[7] inREG[8]=Pin[8] inREG[9]=Pin[9] inREG[10]=Pin[10] inREG[11]=Pin[11] inREG[12]=Pin[12] inREG[13]=Pin[13] inREG[14]=Pin[14] inREG[15]=Pin[15] inREG[16]=Pin[15] ld=$iopadmap$ldP outREG[0]=$iopadmap$P[17] outREG[1]=$iopadmap$P[18] outREG[2]=$iopadmap$P[19] outREG[3]=$iopadmap$P[20] outREG[4]=$iopadmap$P[21] outREG[5]=$iopadmap$P[22] outREG[6]=$iopadmap$P[23] outREG[7]=$iopadmap$P[24] outREG[8]=$iopadmap$P[25] outREG[9]=$iopadmap$P[26] outREG[10]=$iopadmap$P[27] outREG[11]=$iopadmap$P[28] outREG[12]=$iopadmap$P[29] outREG[13]=$iopadmap$P[30] outREG[14]=$iopadmap$P[31] outREG[15]=$iopadmap$P[32] outREG[16]=$iopadmap$P[33] rst=$iopadmap$clrP
.subckt $paramod\shift_register\size?s32'00000000000000000000000000010010 clk=$iopadmap$clk in[0]=$false in[1]=$iopadmap$Q[0] in[2]=$iopadmap$Q[1] in[3]=$iopadmap$Q[2] in[4]=$iopadmap$Q[3] in[5]=$iopadmap$Q[4] in[6]=$iopadmap$Q[5] in[7]=$iopadmap$Q[6] in[8]=$iopadmap$Q[7] in[9]=$iopadmap$Q[8] in[10]=$iopadmap$Q[9] in[11]=$iopadmap$Q[10] in[12]=$iopadmap$Q[11] in[13]=$iopadmap$Q[12] in[14]=$iopadmap$Q[13] in[15]=$iopadmap$Q[14] in[16]=$iopadmap$Q[15] in[17]=$iopadmap$Q[16] ldR=$iopadmap$ldQ out[0]=$iopadmap$op[0] out[1]=$iopadmap$P[0] out[2]=$iopadmap$P[1] out[3]=$iopadmap$P[2] out[4]=$iopadmap$P[3] out[5]=$iopadmap$P[4] out[6]=$iopadmap$P[5] out[7]=$iopadmap$P[6] out[8]=$iopadmap$P[7] out[9]=$iopadmap$P[8] out[10]=$iopadmap$P[9] out[11]=$iopadmap$P[10] out[12]=$iopadmap$P[11] out[13]=$iopadmap$P[12] out[14]=$iopadmap$P[13] out[15]=$iopadmap$P[14] out[16]=$iopadmap$P[15] out[17]=$iopadmap$P[16] rst=$iopadmap$rst seiR=seiQ seoR=seoQ shrR=$iopadmap$shrQ
.names $iopadmap$P[0] $iopadmap$op[1]
1 1
.end

.model $paramod\mux2to1\N?s32'00000000000000000000000000000100
.inputs in1[0] in1[1] in1[2] in1[3] in2[0] in2[1] in2[2] in2[3] sel1 sel2
.outputs outMUX[0] outMUX[1] outMUX[2] outMUX[3]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$sel2 Y=$abc$16539$new_n15
.subckt NOR A=$iopadmap$sel1 B=$abc$16539$new_n15 Y=$abc$16539$new_n16
.subckt NAND A=$abc$16539$new_n16 B=$iopadmap$in2[0] Y=$abc$16539$new_n17
.subckt NAND A=$iopadmap$sel1 B=$iopadmap$in1[0] Y=$abc$16539$new_n18
.subckt NAND A=$abc$16539$new_n18 B=$abc$16539$new_n17 Y=$iopadmap$outMUX[0]
.subckt NAND A=$abc$16539$new_n16 B=$iopadmap$in2[1] Y=$abc$16539$new_n20
.subckt NAND A=$iopadmap$in1[1] B=$iopadmap$sel1 Y=$abc$16539$new_n21
.subckt NAND A=$abc$16539$new_n21 B=$abc$16539$new_n20 Y=$iopadmap$outMUX[1]
.subckt NAND A=$abc$16539$new_n16 B=$iopadmap$in2[2] Y=$abc$16539$new_n23
.subckt NAND A=$iopadmap$in1[2] B=$iopadmap$sel1 Y=$abc$16539$new_n24
.subckt NAND A=$abc$16539$new_n24 B=$abc$16539$new_n23 Y=$iopadmap$outMUX[2]
.subckt NAND A=$abc$16539$new_n16 B=$iopadmap$in2[3] Y=$abc$16539$new_n26
.subckt NAND A=$iopadmap$in1[3] B=$iopadmap$sel1 Y=$abc$16539$new_n27
.subckt NAND A=$abc$16539$new_n27 B=$abc$16539$new_n26 Y=$iopadmap$outMUX[3]
.subckt BUF_X1 A=in1[0] Z=$iopadmap$in1[0]
.subckt BUF_X1 A=in1[1] Z=$iopadmap$in1[1]
.subckt BUF_X1 A=in1[2] Z=$iopadmap$in1[2]
.subckt BUF_X1 A=in1[3] Z=$iopadmap$in1[3]
.subckt BUF_X1 A=in2[0] Z=$iopadmap$in2[0]
.subckt BUF_X1 A=in2[1] Z=$iopadmap$in2[1]
.subckt BUF_X1 A=in2[2] Z=$iopadmap$in2[2]
.subckt BUF_X1 A=in2[3] Z=$iopadmap$in2[3]
.subckt BUF_X1 A=$iopadmap$outMUX[0] Z=outMUX[0]
.subckt BUF_X1 A=$iopadmap$outMUX[1] Z=outMUX[1]
.subckt BUF_X1 A=$iopadmap$outMUX[2] Z=outMUX[2]
.subckt BUF_X1 A=$iopadmap$outMUX[3] Z=outMUX[3]
.subckt BUF_X1 A=sel1 Z=$iopadmap$sel1
.subckt BUF_X1 A=sel2 Z=$iopadmap$sel2
.end

.model $paramod\mux2to1\N?s32'00000000000000000000000000000101
.inputs in1[0] in1[1] in1[2] in1[3] in1[4] in2[0] in2[1] in2[2] in2[3] in2[4] sel1 sel2
.outputs outMUX[0] outMUX[1] outMUX[2] outMUX[3] outMUX[4]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$sel2 Y=$abc$16554$new_n18
.subckt NOR A=$iopadmap$sel1 B=$abc$16554$new_n18 Y=$abc$16554$new_n19
.subckt NAND A=$abc$16554$new_n19 B=$iopadmap$in2[0] Y=$abc$16554$new_n20
.subckt NAND A=$iopadmap$sel1 B=$iopadmap$in1[0] Y=$abc$16554$new_n21
.subckt NAND A=$abc$16554$new_n21 B=$abc$16554$new_n20 Y=$iopadmap$outMUX[0]
.subckt NAND A=$abc$16554$new_n19 B=$iopadmap$in2[1] Y=$abc$16554$new_n23
.subckt NAND A=$iopadmap$in1[1] B=$iopadmap$sel1 Y=$abc$16554$new_n24
.subckt NAND A=$abc$16554$new_n24 B=$abc$16554$new_n23 Y=$iopadmap$outMUX[1]
.subckt NAND A=$abc$16554$new_n19 B=$iopadmap$in2[2] Y=$abc$16554$new_n26
.subckt NAND A=$iopadmap$in1[2] B=$iopadmap$sel1 Y=$abc$16554$new_n27
.subckt NAND A=$abc$16554$new_n27 B=$abc$16554$new_n26 Y=$iopadmap$outMUX[2]
.subckt NAND A=$abc$16554$new_n19 B=$iopadmap$in2[3] Y=$abc$16554$new_n29
.subckt NAND A=$iopadmap$in1[3] B=$iopadmap$sel1 Y=$abc$16554$new_n30
.subckt NAND A=$abc$16554$new_n30 B=$abc$16554$new_n29 Y=$iopadmap$outMUX[3]
.subckt NAND A=$abc$16554$new_n19 B=$iopadmap$in2[4] Y=$abc$16554$new_n32
.subckt NAND A=$iopadmap$in1[4] B=$iopadmap$sel1 Y=$abc$16554$new_n33
.subckt NAND A=$abc$16554$new_n33 B=$abc$16554$new_n32 Y=$iopadmap$outMUX[4]
.subckt BUF_X1 A=in1[0] Z=$iopadmap$in1[0]
.subckt BUF_X1 A=in1[1] Z=$iopadmap$in1[1]
.subckt BUF_X1 A=in1[2] Z=$iopadmap$in1[2]
.subckt BUF_X1 A=in1[3] Z=$iopadmap$in1[3]
.subckt BUF_X1 A=in1[4] Z=$iopadmap$in1[4]
.subckt BUF_X1 A=in2[0] Z=$iopadmap$in2[0]
.subckt BUF_X1 A=in2[1] Z=$iopadmap$in2[1]
.subckt BUF_X1 A=in2[2] Z=$iopadmap$in2[2]
.subckt BUF_X1 A=in2[3] Z=$iopadmap$in2[3]
.subckt BUF_X1 A=in2[4] Z=$iopadmap$in2[4]
.subckt BUF_X1 A=$iopadmap$outMUX[0] Z=outMUX[0]
.subckt BUF_X1 A=$iopadmap$outMUX[1] Z=outMUX[1]
.subckt BUF_X1 A=$iopadmap$outMUX[2] Z=outMUX[2]
.subckt BUF_X1 A=$iopadmap$outMUX[3] Z=outMUX[3]
.subckt BUF_X1 A=$iopadmap$outMUX[4] Z=outMUX[4]
.subckt BUF_X1 A=sel1 Z=$iopadmap$sel1
.subckt BUF_X1 A=sel2 Z=$iopadmap$sel2
.end

.model $paramod\mux2to1\N?s32'00000000000000000000000000010000
.inputs in1[0] in1[1] in1[2] in1[3] in1[4] in1[5] in1[6] in1[7] in1[8] in1[9] in1[10] in1[11] in1[12] in1[13] in1[14] in1[15] in2[0] in2[1] in2[2] in2[3] in2[4] in2[5] in2[6] in2[7] in2[8] in2[9] in2[10] in2[11] in2[12] in2[13] in2[14] in2[15] sel1 sel2
.outputs outMUX[0] outMUX[1] outMUX[2] outMUX[3] outMUX[4] outMUX[5] outMUX[6] outMUX[7] outMUX[8] outMUX[9] outMUX[10] outMUX[11] outMUX[12] outMUX[13] outMUX[14] outMUX[15]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$sel2 Y=$abc$16572$new_n51
.subckt NOR A=$iopadmap$sel1 B=$abc$16572$new_n51 Y=$abc$16572$new_n52
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[0] Y=$abc$16572$new_n53
.subckt NAND A=$iopadmap$sel1 B=$iopadmap$in1[0] Y=$abc$16572$new_n54
.subckt NAND A=$abc$16572$new_n54 B=$abc$16572$new_n53 Y=$iopadmap$outMUX[0]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[1] Y=$abc$16572$new_n56
.subckt NAND A=$iopadmap$in1[1] B=$iopadmap$sel1 Y=$abc$16572$new_n57
.subckt NAND A=$abc$16572$new_n57 B=$abc$16572$new_n56 Y=$iopadmap$outMUX[1]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[2] Y=$abc$16572$new_n59
.subckt NAND A=$iopadmap$in1[2] B=$iopadmap$sel1 Y=$abc$16572$new_n60
.subckt NAND A=$abc$16572$new_n60 B=$abc$16572$new_n59 Y=$iopadmap$outMUX[2]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[3] Y=$abc$16572$new_n62
.subckt NAND A=$iopadmap$in1[3] B=$iopadmap$sel1 Y=$abc$16572$new_n63
.subckt NAND A=$abc$16572$new_n63 B=$abc$16572$new_n62 Y=$iopadmap$outMUX[3]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[4] Y=$abc$16572$new_n65
.subckt NAND A=$iopadmap$in1[4] B=$iopadmap$sel1 Y=$abc$16572$new_n66
.subckt NAND A=$abc$16572$new_n66 B=$abc$16572$new_n65 Y=$iopadmap$outMUX[4]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[5] Y=$abc$16572$new_n68
.subckt NAND A=$iopadmap$in1[5] B=$iopadmap$sel1 Y=$abc$16572$new_n69
.subckt NAND A=$abc$16572$new_n69 B=$abc$16572$new_n68 Y=$iopadmap$outMUX[5]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[6] Y=$abc$16572$new_n71
.subckt NAND A=$iopadmap$in1[6] B=$iopadmap$sel1 Y=$abc$16572$new_n72
.subckt NAND A=$abc$16572$new_n72 B=$abc$16572$new_n71 Y=$iopadmap$outMUX[6]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[7] Y=$abc$16572$new_n74
.subckt NAND A=$iopadmap$in1[7] B=$iopadmap$sel1 Y=$abc$16572$new_n75
.subckt NAND A=$abc$16572$new_n75 B=$abc$16572$new_n74 Y=$iopadmap$outMUX[7]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[8] Y=$abc$16572$new_n77
.subckt NAND A=$iopadmap$in1[8] B=$iopadmap$sel1 Y=$abc$16572$new_n78
.subckt NAND A=$abc$16572$new_n78 B=$abc$16572$new_n77 Y=$iopadmap$outMUX[8]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[9] Y=$abc$16572$new_n80
.subckt NAND A=$iopadmap$in1[9] B=$iopadmap$sel1 Y=$abc$16572$new_n81
.subckt NAND A=$abc$16572$new_n81 B=$abc$16572$new_n80 Y=$iopadmap$outMUX[9]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[10] Y=$abc$16572$new_n83
.subckt NAND A=$iopadmap$in1[10] B=$iopadmap$sel1 Y=$abc$16572$new_n84
.subckt NAND A=$abc$16572$new_n84 B=$abc$16572$new_n83 Y=$iopadmap$outMUX[10]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[11] Y=$abc$16572$new_n86
.subckt NAND A=$iopadmap$in1[11] B=$iopadmap$sel1 Y=$abc$16572$new_n87
.subckt NAND A=$abc$16572$new_n87 B=$abc$16572$new_n86 Y=$iopadmap$outMUX[11]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[12] Y=$abc$16572$new_n89
.subckt NAND A=$iopadmap$in1[12] B=$iopadmap$sel1 Y=$abc$16572$new_n90
.subckt NAND A=$abc$16572$new_n90 B=$abc$16572$new_n89 Y=$iopadmap$outMUX[12]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[13] Y=$abc$16572$new_n92
.subckt NAND A=$iopadmap$in1[13] B=$iopadmap$sel1 Y=$abc$16572$new_n93
.subckt NAND A=$abc$16572$new_n93 B=$abc$16572$new_n92 Y=$iopadmap$outMUX[13]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[14] Y=$abc$16572$new_n95
.subckt NAND A=$iopadmap$in1[14] B=$iopadmap$sel1 Y=$abc$16572$new_n96
.subckt NAND A=$abc$16572$new_n96 B=$abc$16572$new_n95 Y=$iopadmap$outMUX[14]
.subckt NAND A=$abc$16572$new_n52 B=$iopadmap$in2[15] Y=$abc$16572$new_n98
.subckt NAND A=$iopadmap$in1[15] B=$iopadmap$sel1 Y=$abc$16572$new_n99
.subckt NAND A=$abc$16572$new_n99 B=$abc$16572$new_n98 Y=$iopadmap$outMUX[15]
.subckt BUF_X1 A=in1[0] Z=$iopadmap$in1[0]
.subckt BUF_X1 A=in1[1] Z=$iopadmap$in1[1]
.subckt BUF_X1 A=in1[10] Z=$iopadmap$in1[10]
.subckt BUF_X1 A=in1[11] Z=$iopadmap$in1[11]
.subckt BUF_X1 A=in1[12] Z=$iopadmap$in1[12]
.subckt BUF_X1 A=in1[13] Z=$iopadmap$in1[13]
.subckt BUF_X1 A=in1[14] Z=$iopadmap$in1[14]
.subckt BUF_X1 A=in1[15] Z=$iopadmap$in1[15]
.subckt BUF_X1 A=in1[2] Z=$iopadmap$in1[2]
.subckt BUF_X1 A=in1[3] Z=$iopadmap$in1[3]
.subckt BUF_X1 A=in1[4] Z=$iopadmap$in1[4]
.subckt BUF_X1 A=in1[5] Z=$iopadmap$in1[5]
.subckt BUF_X1 A=in1[6] Z=$iopadmap$in1[6]
.subckt BUF_X1 A=in1[7] Z=$iopadmap$in1[7]
.subckt BUF_X1 A=in1[8] Z=$iopadmap$in1[8]
.subckt BUF_X1 A=in1[9] Z=$iopadmap$in1[9]
.subckt BUF_X1 A=in2[0] Z=$iopadmap$in2[0]
.subckt BUF_X1 A=in2[1] Z=$iopadmap$in2[1]
.subckt BUF_X1 A=in2[10] Z=$iopadmap$in2[10]
.subckt BUF_X1 A=in2[11] Z=$iopadmap$in2[11]
.subckt BUF_X1 A=in2[12] Z=$iopadmap$in2[12]
.subckt BUF_X1 A=in2[13] Z=$iopadmap$in2[13]
.subckt BUF_X1 A=in2[14] Z=$iopadmap$in2[14]
.subckt BUF_X1 A=in2[15] Z=$iopadmap$in2[15]
.subckt BUF_X1 A=in2[2] Z=$iopadmap$in2[2]
.subckt BUF_X1 A=in2[3] Z=$iopadmap$in2[3]
.subckt BUF_X1 A=in2[4] Z=$iopadmap$in2[4]
.subckt BUF_X1 A=in2[5] Z=$iopadmap$in2[5]
.subckt BUF_X1 A=in2[6] Z=$iopadmap$in2[6]
.subckt BUF_X1 A=in2[7] Z=$iopadmap$in2[7]
.subckt BUF_X1 A=in2[8] Z=$iopadmap$in2[8]
.subckt BUF_X1 A=in2[9] Z=$iopadmap$in2[9]
.subckt BUF_X1 A=$iopadmap$outMUX[0] Z=outMUX[0]
.subckt BUF_X1 A=$iopadmap$outMUX[1] Z=outMUX[1]
.subckt BUF_X1 A=$iopadmap$outMUX[10] Z=outMUX[10]
.subckt BUF_X1 A=$iopadmap$outMUX[11] Z=outMUX[11]
.subckt BUF_X1 A=$iopadmap$outMUX[12] Z=outMUX[12]
.subckt BUF_X1 A=$iopadmap$outMUX[13] Z=outMUX[13]
.subckt BUF_X1 A=$iopadmap$outMUX[14] Z=outMUX[14]
.subckt BUF_X1 A=$iopadmap$outMUX[15] Z=outMUX[15]
.subckt BUF_X1 A=$iopadmap$outMUX[2] Z=outMUX[2]
.subckt BUF_X1 A=$iopadmap$outMUX[3] Z=outMUX[3]
.subckt BUF_X1 A=$iopadmap$outMUX[4] Z=outMUX[4]
.subckt BUF_X1 A=$iopadmap$outMUX[5] Z=outMUX[5]
.subckt BUF_X1 A=$iopadmap$outMUX[6] Z=outMUX[6]
.subckt BUF_X1 A=$iopadmap$outMUX[7] Z=outMUX[7]
.subckt BUF_X1 A=$iopadmap$outMUX[8] Z=outMUX[8]
.subckt BUF_X1 A=$iopadmap$outMUX[9] Z=outMUX[9]
.subckt BUF_X1 A=sel1 Z=$iopadmap$sel1
.subckt BUF_X1 A=sel2 Z=$iopadmap$sel2
.end

.model $paramod\mux2to1\N?s32'00000000000000000000000000010001
.inputs in1[0] in1[1] in1[2] in1[3] in1[4] in1[5] in1[6] in1[7] in1[8] in1[9] in1[10] in1[11] in1[12] in1[13] in1[14] in1[15] in1[16] in2[0] in2[1] in2[2] in2[3] in2[4] in2[5] in2[6] in2[7] in2[8] in2[9] in2[10] in2[11] in2[12] in2[13] in2[14] in2[15] in2[16] sel1 sel2
.outputs outMUX[0] outMUX[1] outMUX[2] outMUX[3] outMUX[4] outMUX[5] outMUX[6] outMUX[7] outMUX[8] outMUX[9] outMUX[10] outMUX[11] outMUX[12] outMUX[13] outMUX[14] outMUX[15] outMUX[16]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$sel2 Y=$abc$16623$new_n54
.subckt NOR A=$iopadmap$sel1 B=$abc$16623$new_n54 Y=$abc$16623$new_n55
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[0] Y=$abc$16623$new_n56
.subckt NAND A=$iopadmap$sel1 B=$iopadmap$in1[0] Y=$abc$16623$new_n57
.subckt NAND A=$abc$16623$new_n57 B=$abc$16623$new_n56 Y=$iopadmap$outMUX[0]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[1] Y=$abc$16623$new_n59
.subckt NAND A=$iopadmap$in1[1] B=$iopadmap$sel1 Y=$abc$16623$new_n60
.subckt NAND A=$abc$16623$new_n60 B=$abc$16623$new_n59 Y=$iopadmap$outMUX[1]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[2] Y=$abc$16623$new_n62
.subckt NAND A=$iopadmap$in1[2] B=$iopadmap$sel1 Y=$abc$16623$new_n63
.subckt NAND A=$abc$16623$new_n63 B=$abc$16623$new_n62 Y=$iopadmap$outMUX[2]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[3] Y=$abc$16623$new_n65
.subckt NAND A=$iopadmap$in1[3] B=$iopadmap$sel1 Y=$abc$16623$new_n66
.subckt NAND A=$abc$16623$new_n66 B=$abc$16623$new_n65 Y=$iopadmap$outMUX[3]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[4] Y=$abc$16623$new_n68
.subckt NAND A=$iopadmap$in1[4] B=$iopadmap$sel1 Y=$abc$16623$new_n69
.subckt NAND A=$abc$16623$new_n69 B=$abc$16623$new_n68 Y=$iopadmap$outMUX[4]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[5] Y=$abc$16623$new_n71
.subckt NAND A=$iopadmap$in1[5] B=$iopadmap$sel1 Y=$abc$16623$new_n72
.subckt NAND A=$abc$16623$new_n72 B=$abc$16623$new_n71 Y=$iopadmap$outMUX[5]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[6] Y=$abc$16623$new_n74
.subckt NAND A=$iopadmap$in1[6] B=$iopadmap$sel1 Y=$abc$16623$new_n75
.subckt NAND A=$abc$16623$new_n75 B=$abc$16623$new_n74 Y=$iopadmap$outMUX[6]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[7] Y=$abc$16623$new_n77
.subckt NAND A=$iopadmap$in1[7] B=$iopadmap$sel1 Y=$abc$16623$new_n78
.subckt NAND A=$abc$16623$new_n78 B=$abc$16623$new_n77 Y=$iopadmap$outMUX[7]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[8] Y=$abc$16623$new_n80
.subckt NAND A=$iopadmap$in1[8] B=$iopadmap$sel1 Y=$abc$16623$new_n81
.subckt NAND A=$abc$16623$new_n81 B=$abc$16623$new_n80 Y=$iopadmap$outMUX[8]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[9] Y=$abc$16623$new_n83
.subckt NAND A=$iopadmap$in1[9] B=$iopadmap$sel1 Y=$abc$16623$new_n84
.subckt NAND A=$abc$16623$new_n84 B=$abc$16623$new_n83 Y=$iopadmap$outMUX[9]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[10] Y=$abc$16623$new_n86
.subckt NAND A=$iopadmap$in1[10] B=$iopadmap$sel1 Y=$abc$16623$new_n87
.subckt NAND A=$abc$16623$new_n87 B=$abc$16623$new_n86 Y=$iopadmap$outMUX[10]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[11] Y=$abc$16623$new_n89
.subckt NAND A=$iopadmap$in1[11] B=$iopadmap$sel1 Y=$abc$16623$new_n90
.subckt NAND A=$abc$16623$new_n90 B=$abc$16623$new_n89 Y=$iopadmap$outMUX[11]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[12] Y=$abc$16623$new_n92
.subckt NAND A=$iopadmap$in1[12] B=$iopadmap$sel1 Y=$abc$16623$new_n93
.subckt NAND A=$abc$16623$new_n93 B=$abc$16623$new_n92 Y=$iopadmap$outMUX[12]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[13] Y=$abc$16623$new_n95
.subckt NAND A=$iopadmap$in1[13] B=$iopadmap$sel1 Y=$abc$16623$new_n96
.subckt NAND A=$abc$16623$new_n96 B=$abc$16623$new_n95 Y=$iopadmap$outMUX[13]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[14] Y=$abc$16623$new_n98
.subckt NAND A=$iopadmap$in1[14] B=$iopadmap$sel1 Y=$abc$16623$new_n99
.subckt NAND A=$abc$16623$new_n99 B=$abc$16623$new_n98 Y=$iopadmap$outMUX[14]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[15] Y=$abc$16623$new_n101
.subckt NAND A=$iopadmap$in1[15] B=$iopadmap$sel1 Y=$abc$16623$new_n102
.subckt NAND A=$abc$16623$new_n102 B=$abc$16623$new_n101 Y=$iopadmap$outMUX[15]
.subckt NAND A=$abc$16623$new_n55 B=$iopadmap$in2[16] Y=$abc$16623$new_n104
.subckt NAND A=$iopadmap$in1[16] B=$iopadmap$sel1 Y=$abc$16623$new_n105
.subckt NAND A=$abc$16623$new_n105 B=$abc$16623$new_n104 Y=$iopadmap$outMUX[16]
.subckt BUF_X1 A=in1[0] Z=$iopadmap$in1[0]
.subckt BUF_X1 A=in1[1] Z=$iopadmap$in1[1]
.subckt BUF_X1 A=in1[10] Z=$iopadmap$in1[10]
.subckt BUF_X1 A=in1[11] Z=$iopadmap$in1[11]
.subckt BUF_X1 A=in1[12] Z=$iopadmap$in1[12]
.subckt BUF_X1 A=in1[13] Z=$iopadmap$in1[13]
.subckt BUF_X1 A=in1[14] Z=$iopadmap$in1[14]
.subckt BUF_X1 A=in1[15] Z=$iopadmap$in1[15]
.subckt BUF_X1 A=in1[16] Z=$iopadmap$in1[16]
.subckt BUF_X1 A=in1[2] Z=$iopadmap$in1[2]
.subckt BUF_X1 A=in1[3] Z=$iopadmap$in1[3]
.subckt BUF_X1 A=in1[4] Z=$iopadmap$in1[4]
.subckt BUF_X1 A=in1[5] Z=$iopadmap$in1[5]
.subckt BUF_X1 A=in1[6] Z=$iopadmap$in1[6]
.subckt BUF_X1 A=in1[7] Z=$iopadmap$in1[7]
.subckt BUF_X1 A=in1[8] Z=$iopadmap$in1[8]
.subckt BUF_X1 A=in1[9] Z=$iopadmap$in1[9]
.subckt BUF_X1 A=in2[0] Z=$iopadmap$in2[0]
.subckt BUF_X1 A=in2[1] Z=$iopadmap$in2[1]
.subckt BUF_X1 A=in2[10] Z=$iopadmap$in2[10]
.subckt BUF_X1 A=in2[11] Z=$iopadmap$in2[11]
.subckt BUF_X1 A=in2[12] Z=$iopadmap$in2[12]
.subckt BUF_X1 A=in2[13] Z=$iopadmap$in2[13]
.subckt BUF_X1 A=in2[14] Z=$iopadmap$in2[14]
.subckt BUF_X1 A=in2[15] Z=$iopadmap$in2[15]
.subckt BUF_X1 A=in2[16] Z=$iopadmap$in2[16]
.subckt BUF_X1 A=in2[2] Z=$iopadmap$in2[2]
.subckt BUF_X1 A=in2[3] Z=$iopadmap$in2[3]
.subckt BUF_X1 A=in2[4] Z=$iopadmap$in2[4]
.subckt BUF_X1 A=in2[5] Z=$iopadmap$in2[5]
.subckt BUF_X1 A=in2[6] Z=$iopadmap$in2[6]
.subckt BUF_X1 A=in2[7] Z=$iopadmap$in2[7]
.subckt BUF_X1 A=in2[8] Z=$iopadmap$in2[8]
.subckt BUF_X1 A=in2[9] Z=$iopadmap$in2[9]
.subckt BUF_X1 A=$iopadmap$outMUX[0] Z=outMUX[0]
.subckt BUF_X1 A=$iopadmap$outMUX[1] Z=outMUX[1]
.subckt BUF_X1 A=$iopadmap$outMUX[10] Z=outMUX[10]
.subckt BUF_X1 A=$iopadmap$outMUX[11] Z=outMUX[11]
.subckt BUF_X1 A=$iopadmap$outMUX[12] Z=outMUX[12]
.subckt BUF_X1 A=$iopadmap$outMUX[13] Z=outMUX[13]
.subckt BUF_X1 A=$iopadmap$outMUX[14] Z=outMUX[14]
.subckt BUF_X1 A=$iopadmap$outMUX[15] Z=outMUX[15]
.subckt BUF_X1 A=$iopadmap$outMUX[16] Z=outMUX[16]
.subckt BUF_X1 A=$iopadmap$outMUX[2] Z=outMUX[2]
.subckt BUF_X1 A=$iopadmap$outMUX[3] Z=outMUX[3]
.subckt BUF_X1 A=$iopadmap$outMUX[4] Z=outMUX[4]
.subckt BUF_X1 A=$iopadmap$outMUX[5] Z=outMUX[5]
.subckt BUF_X1 A=$iopadmap$outMUX[6] Z=outMUX[6]
.subckt BUF_X1 A=$iopadmap$outMUX[7] Z=outMUX[7]
.subckt BUF_X1 A=$iopadmap$outMUX[8] Z=outMUX[8]
.subckt BUF_X1 A=$iopadmap$outMUX[9] Z=outMUX[9]
.subckt BUF_X1 A=sel1 Z=$iopadmap$sel1
.subckt BUF_X1 A=sel2 Z=$iopadmap$sel2
.end

.model $paramod\mux3to1\N?s32'00000000000000000000000000010000
.inputs in1[0] in1[1] in1[2] in1[3] in1[4] in1[5] in1[6] in1[7] in1[8] in1[9] in1[10] in1[11] in1[12] in1[13] in1[14] in1[15] in2[0] in2[1] in2[2] in2[3] in2[4] in2[5] in2[6] in2[7] in2[8] in2[9] in2[10] in2[11] in2[12] in2[13] in2[14] in2[15] in3[0] in3[1] in3[2] in3[3] in3[4] in3[5] in3[6] in3[7] in3[8] in3[9] in3[10] in3[11] in3[12] in3[13] in3[14] in3[15] sel1 sel2 sel3
.outputs outMUX[0] outMUX[1] outMUX[2] outMUX[3] outMUX[4] outMUX[5] outMUX[6] outMUX[7] outMUX[8] outMUX[9] outMUX[10] outMUX[11] outMUX[12] outMUX[13] outMUX[14] outMUX[15]
.names $false
.names $true
1
.names $undef
.subckt NAND A=$iopadmap$in3[0] B=$iopadmap$sel3 Y=$abc$16677$new_n68
.subckt NOR A=$abc$16677$new_n68 B=$iopadmap$sel2 Y=$abc$16677$new_n69
.subckt NOT A=$iopadmap$sel1 Y=$abc$16677$new_n70
.subckt NAND A=$iopadmap$sel2 B=$iopadmap$in2[0] Y=$abc$16677$new_n71
.subckt NAND A=$abc$16677$new_n71 B=$abc$16677$new_n70 Y=$abc$16677$new_n72
.subckt NOR A=$abc$16677$new_n72 B=$abc$16677$new_n69 Y=$abc$16677$new_n73
.subckt NOR A=$abc$16677$new_n70 B=$iopadmap$in1[0] Y=$abc$16677$new_n74
.subckt NOR A=$abc$16677$new_n74 B=$abc$16677$new_n73 Y=$iopadmap$outMUX[0]
.subckt NAND A=$iopadmap$in3[1] B=$iopadmap$sel3 Y=$abc$16677$new_n76
.subckt NOR A=$abc$16677$new_n76 B=$iopadmap$sel2 Y=$abc$16677$new_n77
.subckt NAND A=$iopadmap$in2[1] B=$iopadmap$sel2 Y=$abc$16677$new_n78
.subckt NAND A=$abc$16677$new_n78 B=$abc$16677$new_n70 Y=$abc$16677$new_n79
.subckt NOR A=$abc$16677$new_n79 B=$abc$16677$new_n77 Y=$abc$16677$new_n80
.subckt NOR A=$iopadmap$in1[1] B=$abc$16677$new_n70 Y=$abc$16677$new_n81
.subckt NOR A=$abc$16677$new_n81 B=$abc$16677$new_n80 Y=$iopadmap$outMUX[1]
.subckt NAND A=$iopadmap$in3[2] B=$iopadmap$sel3 Y=$abc$16677$new_n83
.subckt NOR A=$abc$16677$new_n83 B=$iopadmap$sel2 Y=$abc$16677$new_n84
.subckt NAND A=$iopadmap$in2[2] B=$iopadmap$sel2 Y=$abc$16677$new_n85
.subckt NAND A=$abc$16677$new_n85 B=$abc$16677$new_n70 Y=$abc$16677$new_n86
.subckt NOR A=$abc$16677$new_n86 B=$abc$16677$new_n84 Y=$abc$16677$new_n87
.subckt NOR A=$iopadmap$in1[2] B=$abc$16677$new_n70 Y=$abc$16677$new_n88
.subckt NOR A=$abc$16677$new_n88 B=$abc$16677$new_n87 Y=$iopadmap$outMUX[2]
.subckt NAND A=$iopadmap$in3[3] B=$iopadmap$sel3 Y=$abc$16677$new_n90
.subckt NOR A=$abc$16677$new_n90 B=$iopadmap$sel2 Y=$abc$16677$new_n91
.subckt NAND A=$iopadmap$in2[3] B=$iopadmap$sel2 Y=$abc$16677$new_n92
.subckt NAND A=$abc$16677$new_n92 B=$abc$16677$new_n70 Y=$abc$16677$new_n93
.subckt NOR A=$abc$16677$new_n93 B=$abc$16677$new_n91 Y=$abc$16677$new_n94
.subckt NOR A=$iopadmap$in1[3] B=$abc$16677$new_n70 Y=$abc$16677$new_n95
.subckt NOR A=$abc$16677$new_n95 B=$abc$16677$new_n94 Y=$iopadmap$outMUX[3]
.subckt NAND A=$iopadmap$in3[4] B=$iopadmap$sel3 Y=$abc$16677$new_n97
.subckt NOR A=$abc$16677$new_n97 B=$iopadmap$sel2 Y=$abc$16677$new_n98
.subckt NAND A=$iopadmap$in2[4] B=$iopadmap$sel2 Y=$abc$16677$new_n99
.subckt NAND A=$abc$16677$new_n99 B=$abc$16677$new_n70 Y=$abc$16677$new_n100
.subckt NOR A=$abc$16677$new_n100 B=$abc$16677$new_n98 Y=$abc$16677$new_n101
.subckt NOR A=$iopadmap$in1[4] B=$abc$16677$new_n70 Y=$abc$16677$new_n102
.subckt NOR A=$abc$16677$new_n102 B=$abc$16677$new_n101 Y=$iopadmap$outMUX[4]
.subckt NAND A=$iopadmap$in3[5] B=$iopadmap$sel3 Y=$abc$16677$new_n104
.subckt NOR A=$abc$16677$new_n104 B=$iopadmap$sel2 Y=$abc$16677$new_n105
.subckt NAND A=$iopadmap$in2[5] B=$iopadmap$sel2 Y=$abc$16677$new_n106
.subckt NAND A=$abc$16677$new_n106 B=$abc$16677$new_n70 Y=$abc$16677$new_n107
.subckt NOR A=$abc$16677$new_n107 B=$abc$16677$new_n105 Y=$abc$16677$new_n108
.subckt NOR A=$iopadmap$in1[5] B=$abc$16677$new_n70 Y=$abc$16677$new_n109
.subckt NOR A=$abc$16677$new_n109 B=$abc$16677$new_n108 Y=$iopadmap$outMUX[5]
.subckt NAND A=$iopadmap$in3[6] B=$iopadmap$sel3 Y=$abc$16677$new_n111
.subckt NOR A=$abc$16677$new_n111 B=$iopadmap$sel2 Y=$abc$16677$new_n112
.subckt NAND A=$iopadmap$in2[6] B=$iopadmap$sel2 Y=$abc$16677$new_n113
.subckt NAND A=$abc$16677$new_n113 B=$abc$16677$new_n70 Y=$abc$16677$new_n114
.subckt NOR A=$abc$16677$new_n114 B=$abc$16677$new_n112 Y=$abc$16677$new_n115
.subckt NOR A=$iopadmap$in1[6] B=$abc$16677$new_n70 Y=$abc$16677$new_n116
.subckt NOR A=$abc$16677$new_n116 B=$abc$16677$new_n115 Y=$iopadmap$outMUX[6]
.subckt NAND A=$iopadmap$in3[7] B=$iopadmap$sel3 Y=$abc$16677$new_n118
.subckt NOR A=$abc$16677$new_n118 B=$iopadmap$sel2 Y=$abc$16677$new_n119
.subckt NAND A=$iopadmap$in2[7] B=$iopadmap$sel2 Y=$abc$16677$new_n120
.subckt NAND A=$abc$16677$new_n120 B=$abc$16677$new_n70 Y=$abc$16677$new_n121
.subckt NOR A=$abc$16677$new_n121 B=$abc$16677$new_n119 Y=$abc$16677$new_n122
.subckt NOR A=$iopadmap$in1[7] B=$abc$16677$new_n70 Y=$abc$16677$new_n123
.subckt NOR A=$abc$16677$new_n123 B=$abc$16677$new_n122 Y=$iopadmap$outMUX[7]
.subckt NAND A=$iopadmap$in3[8] B=$iopadmap$sel3 Y=$abc$16677$new_n125
.subckt NOR A=$abc$16677$new_n125 B=$iopadmap$sel2 Y=$abc$16677$new_n126
.subckt NAND A=$iopadmap$in2[8] B=$iopadmap$sel2 Y=$abc$16677$new_n127
.subckt NAND A=$abc$16677$new_n127 B=$abc$16677$new_n70 Y=$abc$16677$new_n128
.subckt NOR A=$abc$16677$new_n128 B=$abc$16677$new_n126 Y=$abc$16677$new_n129
.subckt NOR A=$iopadmap$in1[8] B=$abc$16677$new_n70 Y=$abc$16677$new_n130
.subckt NOR A=$abc$16677$new_n130 B=$abc$16677$new_n129 Y=$iopadmap$outMUX[8]
.subckt NAND A=$iopadmap$in3[9] B=$iopadmap$sel3 Y=$abc$16677$new_n132
.subckt NOR A=$abc$16677$new_n132 B=$iopadmap$sel2 Y=$abc$16677$new_n133
.subckt NAND A=$iopadmap$in2[9] B=$iopadmap$sel2 Y=$abc$16677$new_n134
.subckt NAND A=$abc$16677$new_n134 B=$abc$16677$new_n70 Y=$abc$16677$new_n135
.subckt NOR A=$abc$16677$new_n135 B=$abc$16677$new_n133 Y=$abc$16677$new_n136
.subckt NOR A=$iopadmap$in1[9] B=$abc$16677$new_n70 Y=$abc$16677$new_n137
.subckt NOR A=$abc$16677$new_n137 B=$abc$16677$new_n136 Y=$iopadmap$outMUX[9]
.subckt NAND A=$iopadmap$in3[10] B=$iopadmap$sel3 Y=$abc$16677$new_n139
.subckt NOR A=$abc$16677$new_n139 B=$iopadmap$sel2 Y=$abc$16677$new_n140
.subckt NAND A=$iopadmap$in2[10] B=$iopadmap$sel2 Y=$abc$16677$new_n141
.subckt NAND A=$abc$16677$new_n141 B=$abc$16677$new_n70 Y=$abc$16677$new_n142
.subckt NOR A=$abc$16677$new_n142 B=$abc$16677$new_n140 Y=$abc$16677$new_n143
.subckt NOR A=$iopadmap$in1[10] B=$abc$16677$new_n70 Y=$abc$16677$new_n144
.subckt NOR A=$abc$16677$new_n144 B=$abc$16677$new_n143 Y=$iopadmap$outMUX[10]
.subckt NAND A=$iopadmap$in3[11] B=$iopadmap$sel3 Y=$abc$16677$new_n146
.subckt NOR A=$abc$16677$new_n146 B=$iopadmap$sel2 Y=$abc$16677$new_n147
.subckt NAND A=$iopadmap$in2[11] B=$iopadmap$sel2 Y=$abc$16677$new_n148
.subckt NAND A=$abc$16677$new_n148 B=$abc$16677$new_n70 Y=$abc$16677$new_n149
.subckt NOR A=$abc$16677$new_n149 B=$abc$16677$new_n147 Y=$abc$16677$new_n150
.subckt NOR A=$iopadmap$in1[11] B=$abc$16677$new_n70 Y=$abc$16677$new_n151
.subckt NOR A=$abc$16677$new_n151 B=$abc$16677$new_n150 Y=$iopadmap$outMUX[11]
.subckt NAND A=$iopadmap$in3[12] B=$iopadmap$sel3 Y=$abc$16677$new_n153
.subckt NOR A=$abc$16677$new_n153 B=$iopadmap$sel2 Y=$abc$16677$new_n154
.subckt NAND A=$iopadmap$in2[12] B=$iopadmap$sel2 Y=$abc$16677$new_n155
.subckt NAND A=$abc$16677$new_n155 B=$abc$16677$new_n70 Y=$abc$16677$new_n156
.subckt NOR A=$abc$16677$new_n156 B=$abc$16677$new_n154 Y=$abc$16677$new_n157
.subckt NOR A=$iopadmap$in1[12] B=$abc$16677$new_n70 Y=$abc$16677$new_n158
.subckt NOR A=$abc$16677$new_n158 B=$abc$16677$new_n157 Y=$iopadmap$outMUX[12]
.subckt NAND A=$iopadmap$in3[13] B=$iopadmap$sel3 Y=$abc$16677$new_n160
.subckt NOR A=$abc$16677$new_n160 B=$iopadmap$sel2 Y=$abc$16677$new_n161
.subckt NAND A=$iopadmap$in2[13] B=$iopadmap$sel2 Y=$abc$16677$new_n162
.subckt NAND A=$abc$16677$new_n162 B=$abc$16677$new_n70 Y=$abc$16677$new_n163
.subckt NOR A=$abc$16677$new_n163 B=$abc$16677$new_n161 Y=$abc$16677$new_n164
.subckt NOR A=$iopadmap$in1[13] B=$abc$16677$new_n70 Y=$abc$16677$new_n165
.subckt NOR A=$abc$16677$new_n165 B=$abc$16677$new_n164 Y=$iopadmap$outMUX[13]
.subckt NAND A=$iopadmap$in3[14] B=$iopadmap$sel3 Y=$abc$16677$new_n167
.subckt NOR A=$abc$16677$new_n167 B=$iopadmap$sel2 Y=$abc$16677$new_n168
.subckt NAND A=$iopadmap$in2[14] B=$iopadmap$sel2 Y=$abc$16677$new_n169
.subckt NAND A=$abc$16677$new_n169 B=$abc$16677$new_n70 Y=$abc$16677$new_n170
.subckt NOR A=$abc$16677$new_n170 B=$abc$16677$new_n168 Y=$abc$16677$new_n171
.subckt NOR A=$iopadmap$in1[14] B=$abc$16677$new_n70 Y=$abc$16677$new_n172
.subckt NOR A=$abc$16677$new_n172 B=$abc$16677$new_n171 Y=$iopadmap$outMUX[14]
.subckt NAND A=$iopadmap$in3[15] B=$iopadmap$sel3 Y=$abc$16677$new_n174
.subckt NOR A=$abc$16677$new_n174 B=$iopadmap$sel2 Y=$abc$16677$new_n175
.subckt NAND A=$iopadmap$in2[15] B=$iopadmap$sel2 Y=$abc$16677$new_n176
.subckt NAND A=$abc$16677$new_n176 B=$abc$16677$new_n70 Y=$abc$16677$new_n177
.subckt NOR A=$abc$16677$new_n177 B=$abc$16677$new_n175 Y=$abc$16677$new_n178
.subckt NOR A=$iopadmap$in1[15] B=$abc$16677$new_n70 Y=$abc$16677$new_n179
.subckt NOR A=$abc$16677$new_n179 B=$abc$16677$new_n178 Y=$iopadmap$outMUX[15]
.subckt BUF_X1 A=in1[0] Z=$iopadmap$in1[0]
.subckt BUF_X1 A=in1[1] Z=$iopadmap$in1[1]
.subckt BUF_X1 A=in1[10] Z=$iopadmap$in1[10]
.subckt BUF_X1 A=in1[11] Z=$iopadmap$in1[11]
.subckt BUF_X1 A=in1[12] Z=$iopadmap$in1[12]
.subckt BUF_X1 A=in1[13] Z=$iopadmap$in1[13]
.subckt BUF_X1 A=in1[14] Z=$iopadmap$in1[14]
.subckt BUF_X1 A=in1[15] Z=$iopadmap$in1[15]
.subckt BUF_X1 A=in1[2] Z=$iopadmap$in1[2]
.subckt BUF_X1 A=in1[3] Z=$iopadmap$in1[3]
.subckt BUF_X1 A=in1[4] Z=$iopadmap$in1[4]
.subckt BUF_X1 A=in1[5] Z=$iopadmap$in1[5]
.subckt BUF_X1 A=in1[6] Z=$iopadmap$in1[6]
.subckt BUF_X1 A=in1[7] Z=$iopadmap$in1[7]
.subckt BUF_X1 A=in1[8] Z=$iopadmap$in1[8]
.subckt BUF_X1 A=in1[9] Z=$iopadmap$in1[9]
.subckt BUF_X1 A=in2[0] Z=$iopadmap$in2[0]
.subckt BUF_X1 A=in2[1] Z=$iopadmap$in2[1]
.subckt BUF_X1 A=in2[10] Z=$iopadmap$in2[10]
.subckt BUF_X1 A=in2[11] Z=$iopadmap$in2[11]
.subckt BUF_X1 A=in2[12] Z=$iopadmap$in2[12]
.subckt BUF_X1 A=in2[13] Z=$iopadmap$in2[13]
.subckt BUF_X1 A=in2[14] Z=$iopadmap$in2[14]
.subckt BUF_X1 A=in2[15] Z=$iopadmap$in2[15]
.subckt BUF_X1 A=in2[2] Z=$iopadmap$in2[2]
.subckt BUF_X1 A=in2[3] Z=$iopadmap$in2[3]
.subckt BUF_X1 A=in2[4] Z=$iopadmap$in2[4]
.subckt BUF_X1 A=in2[5] Z=$iopadmap$in2[5]
.subckt BUF_X1 A=in2[6] Z=$iopadmap$in2[6]
.subckt BUF_X1 A=in2[7] Z=$iopadmap$in2[7]
.subckt BUF_X1 A=in2[8] Z=$iopadmap$in2[8]
.subckt BUF_X1 A=in2[9] Z=$iopadmap$in2[9]
.subckt BUF_X1 A=in3[0] Z=$iopadmap$in3[0]
.subckt BUF_X1 A=in3[1] Z=$iopadmap$in3[1]
.subckt BUF_X1 A=in3[10] Z=$iopadmap$in3[10]
.subckt BUF_X1 A=in3[11] Z=$iopadmap$in3[11]
.subckt BUF_X1 A=in3[12] Z=$iopadmap$in3[12]
.subckt BUF_X1 A=in3[13] Z=$iopadmap$in3[13]
.subckt BUF_X1 A=in3[14] Z=$iopadmap$in3[14]
.subckt BUF_X1 A=in3[15] Z=$iopadmap$in3[15]
.subckt BUF_X1 A=in3[2] Z=$iopadmap$in3[2]
.subckt BUF_X1 A=in3[3] Z=$iopadmap$in3[3]
.subckt BUF_X1 A=in3[4] Z=$iopadmap$in3[4]
.subckt BUF_X1 A=in3[5] Z=$iopadmap$in3[5]
.subckt BUF_X1 A=in3[6] Z=$iopadmap$in3[6]
.subckt BUF_X1 A=in3[7] Z=$iopadmap$in3[7]
.subckt BUF_X1 A=in3[8] Z=$iopadmap$in3[8]
.subckt BUF_X1 A=in3[9] Z=$iopadmap$in3[9]
.subckt BUF_X1 A=$iopadmap$outMUX[0] Z=outMUX[0]
.subckt BUF_X1 A=$iopadmap$outMUX[1] Z=outMUX[1]
.subckt BUF_X1 A=$iopadmap$outMUX[10] Z=outMUX[10]
.subckt BUF_X1 A=$iopadmap$outMUX[11] Z=outMUX[11]
.subckt BUF_X1 A=$iopadmap$outMUX[12] Z=outMUX[12]
.subckt BUF_X1 A=$iopadmap$outMUX[13] Z=outMUX[13]
.subckt BUF_X1 A=$iopadmap$outMUX[14] Z=outMUX[14]
.subckt BUF_X1 A=$iopadmap$outMUX[15] Z=outMUX[15]
.subckt BUF_X1 A=$iopadmap$outMUX[2] Z=outMUX[2]
.subckt BUF_X1 A=$iopadmap$outMUX[3] Z=outMUX[3]
.subckt BUF_X1 A=$iopadmap$outMUX[4] Z=outMUX[4]
.subckt BUF_X1 A=$iopadmap$outMUX[5] Z=outMUX[5]
.subckt BUF_X1 A=$iopadmap$outMUX[6] Z=outMUX[6]
.subckt BUF_X1 A=$iopadmap$outMUX[7] Z=outMUX[7]
.subckt BUF_X1 A=$iopadmap$outMUX[8] Z=outMUX[8]
.subckt BUF_X1 A=$iopadmap$outMUX[9] Z=outMUX[9]
.subckt BUF_X1 A=sel1 Z=$iopadmap$sel1
.subckt BUF_X1 A=sel2 Z=$iopadmap$sel2
.subckt BUF_X1 A=sel3 Z=$iopadmap$sel3
.end

.model $paramod\shift_register\size?s32'00000000000000000000000000010010
.inputs in[0] in[1] in[2] in[3] in[4] in[5] in[6] in[7] in[8] in[9] in[10] in[11] in[12] in[13] in[14] in[15] in[16] in[17] ldR shrR seiR clk rst
.outputs seoR out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16] out[17]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$shrR Y=$abc$16791$new_n61
.subckt NOR A=Rreg[1] B=$iopadmap$ldR Y=$abc$16791$new_n62
.subckt NOT A=$iopadmap$ldR Y=$abc$16791$new_n63
.subckt NOR A=$iopadmap$in[1] B=$abc$16791$new_n63 Y=$abc$16791$new_n64
.subckt NOR A=$abc$16791$new_n64 B=$abc$16791$new_n62 Y=$abc$16791$new_n65
.subckt NOR A=$abc$16791$new_n65 B=$abc$16791$new_n61 Y=$abc$16791$new_n66
.subckt NOR A=$iopadmap$ldR B=Rreg[0] Y=$abc$16791$new_n67
.subckt NOR A=$abc$16791$new_n63 B=$iopadmap$in[0] Y=$abc$16791$new_n68
.subckt NOR A=$abc$16791$new_n68 B=$abc$16791$new_n67 Y=$abc$16791$new_n69
.subckt NOR A=$abc$16791$new_n69 B=$iopadmap$shrR Y=$abc$16791$new_n70
.subckt NOR A=$abc$16791$new_n70 B=$abc$16791$new_n66 Y=$0\Rreg[17:0][0]
.subckt NOR A=Rreg[2] B=$iopadmap$ldR Y=$abc$16791$new_n72
.subckt NOR A=$iopadmap$in[2] B=$abc$16791$new_n63 Y=$abc$16791$new_n73
.subckt NOR A=$abc$16791$new_n73 B=$abc$16791$new_n72 Y=$abc$16791$new_n74
.subckt NOR A=$abc$16791$new_n74 B=$abc$16791$new_n61 Y=$abc$16791$new_n75
.subckt NOR A=$abc$16791$new_n65 B=$iopadmap$shrR Y=$abc$16791$new_n76
.subckt NOR A=$abc$16791$new_n76 B=$abc$16791$new_n75 Y=$0\Rreg[17:0][1]
.subckt NOR A=Rreg[3] B=$iopadmap$ldR Y=$abc$16791$new_n78
.subckt NOR A=$iopadmap$in[3] B=$abc$16791$new_n63 Y=$abc$16791$new_n79
.subckt NOR A=$abc$16791$new_n79 B=$abc$16791$new_n78 Y=$abc$16791$new_n80
.subckt NOR A=$abc$16791$new_n80 B=$abc$16791$new_n61 Y=$abc$16791$new_n81
.subckt NOR A=$abc$16791$new_n74 B=$iopadmap$shrR Y=$abc$16791$new_n82
.subckt NOR A=$abc$16791$new_n82 B=$abc$16791$new_n81 Y=$0\Rreg[17:0][2]
.subckt NOR A=Rreg[4] B=$iopadmap$ldR Y=$abc$16791$new_n84
.subckt NOR A=$iopadmap$in[4] B=$abc$16791$new_n63 Y=$abc$16791$new_n85
.subckt NOR A=$abc$16791$new_n85 B=$abc$16791$new_n84 Y=$abc$16791$new_n86
.subckt NOR A=$abc$16791$new_n86 B=$abc$16791$new_n61 Y=$abc$16791$new_n87
.subckt NOR A=$abc$16791$new_n80 B=$iopadmap$shrR Y=$abc$16791$new_n88
.subckt NOR A=$abc$16791$new_n88 B=$abc$16791$new_n87 Y=$0\Rreg[17:0][3]
.subckt NOR A=Rreg[5] B=$iopadmap$ldR Y=$abc$16791$new_n90
.subckt NOR A=$iopadmap$in[5] B=$abc$16791$new_n63 Y=$abc$16791$new_n91
.subckt NOR A=$abc$16791$new_n91 B=$abc$16791$new_n90 Y=$abc$16791$new_n92
.subckt NOR A=$abc$16791$new_n92 B=$abc$16791$new_n61 Y=$abc$16791$new_n93
.subckt NOR A=$abc$16791$new_n86 B=$iopadmap$shrR Y=$abc$16791$new_n94
.subckt NOR A=$abc$16791$new_n94 B=$abc$16791$new_n93 Y=$0\Rreg[17:0][4]
.subckt NOR A=Rreg[6] B=$iopadmap$ldR Y=$abc$16791$new_n96
.subckt NOR A=$iopadmap$in[6] B=$abc$16791$new_n63 Y=$abc$16791$new_n97
.subckt NOR A=$abc$16791$new_n97 B=$abc$16791$new_n96 Y=$abc$16791$new_n98
.subckt NOR A=$abc$16791$new_n98 B=$abc$16791$new_n61 Y=$abc$16791$new_n99
.subckt NOR A=$abc$16791$new_n92 B=$iopadmap$shrR Y=$abc$16791$new_n100
.subckt NOR A=$abc$16791$new_n100 B=$abc$16791$new_n99 Y=$0\Rreg[17:0][5]
.subckt NOR A=Rreg[7] B=$iopadmap$ldR Y=$abc$16791$new_n102
.subckt NOR A=$iopadmap$in[7] B=$abc$16791$new_n63 Y=$abc$16791$new_n103
.subckt NOR A=$abc$16791$new_n103 B=$abc$16791$new_n102 Y=$abc$16791$new_n104
.subckt NOR A=$abc$16791$new_n104 B=$abc$16791$new_n61 Y=$abc$16791$new_n105
.subckt NOR A=$abc$16791$new_n98 B=$iopadmap$shrR Y=$abc$16791$new_n106
.subckt NOR A=$abc$16791$new_n106 B=$abc$16791$new_n105 Y=$0\Rreg[17:0][6]
.subckt NOR A=Rreg[8] B=$iopadmap$ldR Y=$abc$16791$new_n108
.subckt NOR A=$iopadmap$in[8] B=$abc$16791$new_n63 Y=$abc$16791$new_n109
.subckt NOR A=$abc$16791$new_n109 B=$abc$16791$new_n108 Y=$abc$16791$new_n110
.subckt NOR A=$abc$16791$new_n110 B=$abc$16791$new_n61 Y=$abc$16791$new_n111
.subckt NOR A=$abc$16791$new_n104 B=$iopadmap$shrR Y=$abc$16791$new_n112
.subckt NOR A=$abc$16791$new_n112 B=$abc$16791$new_n111 Y=$0\Rreg[17:0][7]
.subckt NOR A=Rreg[9] B=$iopadmap$ldR Y=$abc$16791$new_n114
.subckt NOR A=$iopadmap$in[9] B=$abc$16791$new_n63 Y=$abc$16791$new_n115
.subckt NOR A=$abc$16791$new_n115 B=$abc$16791$new_n114 Y=$abc$16791$new_n116
.subckt NOR A=$abc$16791$new_n116 B=$abc$16791$new_n61 Y=$abc$16791$new_n117
.subckt NOR A=$abc$16791$new_n110 B=$iopadmap$shrR Y=$abc$16791$new_n118
.subckt NOR A=$abc$16791$new_n118 B=$abc$16791$new_n117 Y=$0\Rreg[17:0][8]
.subckt NOR A=Rreg[10] B=$iopadmap$ldR Y=$abc$16791$new_n120
.subckt NOR A=$iopadmap$in[10] B=$abc$16791$new_n63 Y=$abc$16791$new_n121
.subckt NOR A=$abc$16791$new_n121 B=$abc$16791$new_n120 Y=$abc$16791$new_n122
.subckt NOR A=$abc$16791$new_n122 B=$abc$16791$new_n61 Y=$abc$16791$new_n123
.subckt NOR A=$abc$16791$new_n116 B=$iopadmap$shrR Y=$abc$16791$new_n124
.subckt NOR A=$abc$16791$new_n124 B=$abc$16791$new_n123 Y=$0\Rreg[17:0][9]
.subckt NOR A=Rreg[11] B=$iopadmap$ldR Y=$abc$16791$new_n126
.subckt NOR A=$iopadmap$in[11] B=$abc$16791$new_n63 Y=$abc$16791$new_n127
.subckt NOR A=$abc$16791$new_n127 B=$abc$16791$new_n126 Y=$abc$16791$new_n128
.subckt NOR A=$abc$16791$new_n128 B=$abc$16791$new_n61 Y=$abc$16791$new_n129
.subckt NOR A=$abc$16791$new_n122 B=$iopadmap$shrR Y=$abc$16791$new_n130
.subckt NOR A=$abc$16791$new_n130 B=$abc$16791$new_n129 Y=$0\Rreg[17:0][10]
.subckt NOR A=Rreg[12] B=$iopadmap$ldR Y=$abc$16791$new_n132
.subckt NOR A=$iopadmap$in[12] B=$abc$16791$new_n63 Y=$abc$16791$new_n133
.subckt NOR A=$abc$16791$new_n133 B=$abc$16791$new_n132 Y=$abc$16791$new_n134
.subckt NOR A=$abc$16791$new_n134 B=$abc$16791$new_n61 Y=$abc$16791$new_n135
.subckt NOR A=$abc$16791$new_n128 B=$iopadmap$shrR Y=$abc$16791$new_n136
.subckt NOR A=$abc$16791$new_n136 B=$abc$16791$new_n135 Y=$0\Rreg[17:0][11]
.subckt NOR A=Rreg[13] B=$iopadmap$ldR Y=$abc$16791$new_n138
.subckt NOR A=$iopadmap$in[13] B=$abc$16791$new_n63 Y=$abc$16791$new_n139
.subckt NOR A=$abc$16791$new_n139 B=$abc$16791$new_n138 Y=$abc$16791$new_n140
.subckt NOR A=$abc$16791$new_n140 B=$abc$16791$new_n61 Y=$abc$16791$new_n141
.subckt NOR A=$abc$16791$new_n134 B=$iopadmap$shrR Y=$abc$16791$new_n142
.subckt NOR A=$abc$16791$new_n142 B=$abc$16791$new_n141 Y=$0\Rreg[17:0][12]
.subckt NOR A=Rreg[14] B=$iopadmap$ldR Y=$abc$16791$new_n144
.subckt NOR A=$iopadmap$in[14] B=$abc$16791$new_n63 Y=$abc$16791$new_n145
.subckt NOR A=$abc$16791$new_n145 B=$abc$16791$new_n144 Y=$abc$16791$new_n146
.subckt NOR A=$abc$16791$new_n146 B=$abc$16791$new_n61 Y=$abc$16791$new_n147
.subckt NOR A=$abc$16791$new_n140 B=$iopadmap$shrR Y=$abc$16791$new_n148
.subckt NOR A=$abc$16791$new_n148 B=$abc$16791$new_n147 Y=$0\Rreg[17:0][13]
.subckt NOR A=Rreg[15] B=$iopadmap$ldR Y=$abc$16791$new_n150
.subckt NOR A=$iopadmap$in[15] B=$abc$16791$new_n63 Y=$abc$16791$new_n151
.subckt NOR A=$abc$16791$new_n151 B=$abc$16791$new_n150 Y=$abc$16791$new_n152
.subckt NOR A=$abc$16791$new_n152 B=$abc$16791$new_n61 Y=$abc$16791$new_n153
.subckt NOR A=$abc$16791$new_n146 B=$iopadmap$shrR Y=$abc$16791$new_n154
.subckt NOR A=$abc$16791$new_n154 B=$abc$16791$new_n153 Y=$0\Rreg[17:0][14]
.subckt NOR A=Rreg[16] B=$iopadmap$ldR Y=$abc$16791$new_n156
.subckt NOR A=$iopadmap$in[16] B=$abc$16791$new_n63 Y=$abc$16791$new_n157
.subckt NOR A=$abc$16791$new_n157 B=$abc$16791$new_n156 Y=$abc$16791$new_n158
.subckt NOR A=$abc$16791$new_n158 B=$abc$16791$new_n61 Y=$abc$16791$new_n159
.subckt NOR A=$abc$16791$new_n152 B=$iopadmap$shrR Y=$abc$16791$new_n160
.subckt NOR A=$abc$16791$new_n160 B=$abc$16791$new_n159 Y=$0\Rreg[17:0][15]
.subckt NOR A=Rreg[17] B=$iopadmap$ldR Y=$abc$16791$new_n162
.subckt NOR A=$iopadmap$in[17] B=$abc$16791$new_n63 Y=$abc$16791$new_n163
.subckt NOR A=$abc$16791$new_n163 B=$abc$16791$new_n162 Y=$abc$16791$new_n164
.subckt NOR A=$abc$16791$new_n164 B=$abc$16791$new_n61 Y=$abc$16791$new_n165
.subckt NOR A=$abc$16791$new_n158 B=$iopadmap$shrR Y=$abc$16791$new_n166
.subckt NOR A=$abc$16791$new_n166 B=$abc$16791$new_n165 Y=$0\Rreg[17:0][16]
.subckt NOR A=$abc$16791$new_n164 B=$iopadmap$shrR Y=$abc$16791$new_n168
.subckt NOR A=$iopadmap$seiR B=$abc$16791$new_n61 Y=$abc$16791$new_n169
.subckt NOR A=$abc$16791$new_n169 B=$abc$16791$new_n168 Y=$0\Rreg[17:0][17]
.subckt NOT A=$iopadmap$rst Y=$abc$16791$new_n171
.subckt NAND A=$abc$16791$new_n171 B=$iopadmap$shrR Y=$abc$16791$new_n172
.subckt NOR A=$abc$16791$new_n172 B=$abc$16791$new_n69 Y=$abc$16791$new_n173
.subckt NOR A=$iopadmap$rst B=$abc$16791$new_n61 Y=$abc$16791$new_n174
.subckt NOR A=$abc$16791$new_n174 B=$iopadmap$seoR Y=$abc$16791$new_n175
.subckt NOR A=$abc$16791$new_n175 B=$abc$16791$new_n173 Y=$abc$16791$auto$rtlil.cc:2669:MuxGate$14668
.subckt DFF C=$iopadmap$clk D=$abc$16791$auto$rtlil.cc:2669:MuxGate$14668 Q=$iopadmap$seoR
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][0] Q=Rreg[0] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][1] Q=Rreg[1] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][2] Q=Rreg[2] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][3] Q=Rreg[3] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][4] Q=Rreg[4] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][5] Q=Rreg[5] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][6] Q=Rreg[6] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][7] Q=Rreg[7] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][8] Q=Rreg[8] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][9] Q=Rreg[9] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][10] Q=Rreg[10] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][11] Q=Rreg[11] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][12] Q=Rreg[12] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][13] Q=Rreg[13] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][14] Q=Rreg[14] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][15] Q=Rreg[15] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][16] Q=Rreg[16] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$0\Rreg[17:0][17] Q=Rreg[17] R=$iopadmap$rst
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=in[0] Z=$iopadmap$in[0]
.subckt BUF_X1 A=in[1] Z=$iopadmap$in[1]
.subckt BUF_X1 A=in[10] Z=$iopadmap$in[10]
.subckt BUF_X1 A=in[11] Z=$iopadmap$in[11]
.subckt BUF_X1 A=in[12] Z=$iopadmap$in[12]
.subckt BUF_X1 A=in[13] Z=$iopadmap$in[13]
.subckt BUF_X1 A=in[14] Z=$iopadmap$in[14]
.subckt BUF_X1 A=in[15] Z=$iopadmap$in[15]
.subckt BUF_X1 A=in[16] Z=$iopadmap$in[16]
.subckt BUF_X1 A=in[17] Z=$iopadmap$in[17]
.subckt BUF_X1 A=in[2] Z=$iopadmap$in[2]
.subckt BUF_X1 A=in[3] Z=$iopadmap$in[3]
.subckt BUF_X1 A=in[4] Z=$iopadmap$in[4]
.subckt BUF_X1 A=in[5] Z=$iopadmap$in[5]
.subckt BUF_X1 A=in[6] Z=$iopadmap$in[6]
.subckt BUF_X1 A=in[7] Z=$iopadmap$in[7]
.subckt BUF_X1 A=in[8] Z=$iopadmap$in[8]
.subckt BUF_X1 A=in[9] Z=$iopadmap$in[9]
.subckt BUF_X1 A=ldR Z=$iopadmap$ldR
.subckt BUF_X1 A=$iopadmap$out[0] Z=out[0]
.subckt BUF_X1 A=$iopadmap$out[1] Z=out[1]
.subckt BUF_X1 A=$iopadmap$out[10] Z=out[10]
.subckt BUF_X1 A=$iopadmap$out[11] Z=out[11]
.subckt BUF_X1 A=$iopadmap$out[12] Z=out[12]
.subckt BUF_X1 A=$iopadmap$out[13] Z=out[13]
.subckt BUF_X1 A=$iopadmap$out[14] Z=out[14]
.subckt BUF_X1 A=$iopadmap$out[15] Z=out[15]
.subckt BUF_X1 A=$iopadmap$out[16] Z=out[16]
.subckt BUF_X1 A=$iopadmap$out[17] Z=out[17]
.subckt BUF_X1 A=$iopadmap$out[2] Z=out[2]
.subckt BUF_X1 A=$iopadmap$out[3] Z=out[3]
.subckt BUF_X1 A=$iopadmap$out[4] Z=out[4]
.subckt BUF_X1 A=$iopadmap$out[5] Z=out[5]
.subckt BUF_X1 A=$iopadmap$out[6] Z=out[6]
.subckt BUF_X1 A=$iopadmap$out[7] Z=out[7]
.subckt BUF_X1 A=$iopadmap$out[8] Z=out[8]
.subckt BUF_X1 A=$iopadmap$out[9] Z=out[9]
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.subckt BUF_X1 A=seiR Z=$iopadmap$seiR
.subckt BUF_X1 A=$iopadmap$seoR Z=seoR
.subckt BUF_X1 A=shrR Z=$iopadmap$shrR
.names Rreg[0] $iopadmap$out[0]
1 1
.names Rreg[1] $iopadmap$out[1]
1 1
.names Rreg[2] $iopadmap$out[2]
1 1
.names Rreg[3] $iopadmap$out[3]
1 1
.names Rreg[4] $iopadmap$out[4]
1 1
.names Rreg[5] $iopadmap$out[5]
1 1
.names Rreg[6] $iopadmap$out[6]
1 1
.names Rreg[7] $iopadmap$out[7]
1 1
.names Rreg[8] $iopadmap$out[8]
1 1
.names Rreg[9] $iopadmap$out[9]
1 1
.names Rreg[10] $iopadmap$out[10]
1 1
.names Rreg[11] $iopadmap$out[11]
1 1
.names Rreg[12] $iopadmap$out[12]
1 1
.names Rreg[13] $iopadmap$out[13]
1 1
.names Rreg[14] $iopadmap$out[14]
1 1
.names Rreg[15] $iopadmap$out[15]
1 1
.names Rreg[16] $iopadmap$out[16]
1 1
.names Rreg[17] $iopadmap$out[17]
1 1
.end

.model ASU
.inputs in1[0] in1[1] in1[2] in1[3] in1[4] in1[5] in1[6] in1[7] in1[8] in1[9] in1[10] in1[11] in1[12] in1[13] in1[14] in1[15] in2[0] in2[1] in2[2] in2[3] in2[4] in2[5] in2[6] in2[7] in2[8] in2[9] in2[10] in2[11] in2[12] in2[13] in2[14] in2[15] arithADD arithSUB
.outputs outASU[0] outASU[1] outASU[2] outASU[3] outASU[4] outASU[5] outASU[6] outASU[7] outASU[8] outASU[9] outASU[10] outASU[11] outASU[12] outASU[13] outASU[14] outASU[15]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$arithSUB Y=$abc$16908$new_n82
.subckt NOR A=$iopadmap$arithADD B=$abc$16908$new_n82 Y=$abc$16908$new_n83
.subckt NAND A=$abc$16908$new_n83 B=subout[0] Y=$abc$16908$new_n84
.subckt NAND A=$iopadmap$arithADD B=addout[0] Y=$abc$16908$new_n85
.subckt NAND A=$abc$16908$new_n85 B=$abc$16908$new_n84 Y=$iopadmap$outASU[0]
.subckt NAND A=$abc$16908$new_n83 B=subout[1] Y=$abc$16908$new_n87
.subckt NAND A=addout[1] B=$iopadmap$arithADD Y=$abc$16908$new_n88
.subckt NAND A=$abc$16908$new_n88 B=$abc$16908$new_n87 Y=$iopadmap$outASU[1]
.subckt NAND A=$abc$16908$new_n83 B=subout[2] Y=$abc$16908$new_n90
.subckt NAND A=addout[2] B=$iopadmap$arithADD Y=$abc$16908$new_n91
.subckt NAND A=$abc$16908$new_n91 B=$abc$16908$new_n90 Y=$iopadmap$outASU[2]
.subckt NAND A=$abc$16908$new_n83 B=subout[3] Y=$abc$16908$new_n93
.subckt NAND A=addout[3] B=$iopadmap$arithADD Y=$abc$16908$new_n94
.subckt NAND A=$abc$16908$new_n94 B=$abc$16908$new_n93 Y=$iopadmap$outASU[3]
.subckt NAND A=$abc$16908$new_n83 B=subout[4] Y=$abc$16908$new_n96
.subckt NAND A=addout[4] B=$iopadmap$arithADD Y=$abc$16908$new_n97
.subckt NAND A=$abc$16908$new_n97 B=$abc$16908$new_n96 Y=$iopadmap$outASU[4]
.subckt NAND A=$abc$16908$new_n83 B=subout[5] Y=$abc$16908$new_n99
.subckt NAND A=addout[5] B=$iopadmap$arithADD Y=$abc$16908$new_n100
.subckt NAND A=$abc$16908$new_n100 B=$abc$16908$new_n99 Y=$iopadmap$outASU[5]
.subckt NAND A=$abc$16908$new_n83 B=subout[6] Y=$abc$16908$new_n102
.subckt NAND A=addout[6] B=$iopadmap$arithADD Y=$abc$16908$new_n103
.subckt NAND A=$abc$16908$new_n103 B=$abc$16908$new_n102 Y=$iopadmap$outASU[6]
.subckt NAND A=$abc$16908$new_n83 B=subout[7] Y=$abc$16908$new_n105
.subckt NAND A=addout[7] B=$iopadmap$arithADD Y=$abc$16908$new_n106
.subckt NAND A=$abc$16908$new_n106 B=$abc$16908$new_n105 Y=$iopadmap$outASU[7]
.subckt NAND A=$abc$16908$new_n83 B=subout[8] Y=$abc$16908$new_n108
.subckt NAND A=addout[8] B=$iopadmap$arithADD Y=$abc$16908$new_n109
.subckt NAND A=$abc$16908$new_n109 B=$abc$16908$new_n108 Y=$iopadmap$outASU[8]
.subckt NAND A=$abc$16908$new_n83 B=subout[9] Y=$abc$16908$new_n111
.subckt NAND A=addout[9] B=$iopadmap$arithADD Y=$abc$16908$new_n112
.subckt NAND A=$abc$16908$new_n112 B=$abc$16908$new_n111 Y=$iopadmap$outASU[9]
.subckt NAND A=$abc$16908$new_n83 B=subout[10] Y=$abc$16908$new_n114
.subckt NAND A=addout[10] B=$iopadmap$arithADD Y=$abc$16908$new_n115
.subckt NAND A=$abc$16908$new_n115 B=$abc$16908$new_n114 Y=$iopadmap$outASU[10]
.subckt NAND A=$abc$16908$new_n83 B=subout[11] Y=$abc$16908$new_n117
.subckt NAND A=addout[11] B=$iopadmap$arithADD Y=$abc$16908$new_n118
.subckt NAND A=$abc$16908$new_n118 B=$abc$16908$new_n117 Y=$iopadmap$outASU[11]
.subckt NAND A=$abc$16908$new_n83 B=subout[12] Y=$abc$16908$new_n120
.subckt NAND A=addout[12] B=$iopadmap$arithADD Y=$abc$16908$new_n121
.subckt NAND A=$abc$16908$new_n121 B=$abc$16908$new_n120 Y=$iopadmap$outASU[12]
.subckt NAND A=$abc$16908$new_n83 B=subout[13] Y=$abc$16908$new_n123
.subckt NAND A=addout[13] B=$iopadmap$arithADD Y=$abc$16908$new_n124
.subckt NAND A=$abc$16908$new_n124 B=$abc$16908$new_n123 Y=$iopadmap$outASU[13]
.subckt NAND A=$abc$16908$new_n83 B=subout[14] Y=$abc$16908$new_n126
.subckt NAND A=addout[14] B=$iopadmap$arithADD Y=$abc$16908$new_n127
.subckt NAND A=$abc$16908$new_n127 B=$abc$16908$new_n126 Y=$iopadmap$outASU[14]
.subckt NAND A=$abc$16908$new_n83 B=subout[15] Y=$abc$16908$new_n129
.subckt NAND A=addout[15] B=$iopadmap$arithADD Y=$abc$16908$new_n130
.subckt NAND A=$abc$16908$new_n130 B=$abc$16908$new_n129 Y=$iopadmap$outASU[15]
.subckt NOR A=$iopadmap$in2[0] B=$iopadmap$in2[1] Y=$abc$16908$new_n132
.subckt NOT A=$iopadmap$in2[1] Y=$abc$16908$new_n133
.subckt NOT A=$iopadmap$in2[0] Y=$abc$16908$new_n134
.subckt NOR A=$abc$16908$new_n134 B=$abc$16908$new_n133 Y=$abc$16908$new_n135
.subckt NOR A=$abc$16908$new_n135 B=$abc$16908$new_n132 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[1]
.subckt NOT A=$iopadmap$in2[2] Y=$abc$16908$new_n137
.subckt NAND A=$abc$16908$new_n132 B=$abc$16908$new_n137 Y=$abc$16908$new_n138
.subckt NOT A=$abc$16908$new_n138 Y=$abc$16908$new_n139
.subckt NOR A=$abc$16908$new_n132 B=$abc$16908$new_n137 Y=$abc$16908$new_n140
.subckt NOR A=$abc$16908$new_n140 B=$abc$16908$new_n139 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[2]
.subckt NOT A=$iopadmap$in2[3] Y=$abc$16908$new_n142
.subckt NOR A=$abc$16908$new_n139 B=$abc$16908$new_n142 Y=$abc$16908$new_n143
.subckt NOR A=$iopadmap$in2[3] B=$iopadmap$in2[2] Y=$abc$16908$new_n144
.subckt NAND A=$abc$16908$new_n144 B=$abc$16908$new_n132 Y=$abc$16908$new_n145
.subckt NOT A=$abc$16908$new_n145 Y=$abc$16908$new_n146
.subckt NOR A=$abc$16908$new_n146 B=$abc$16908$new_n143 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[3]
.subckt NOR A=$abc$16908$new_n145 B=$iopadmap$in2[4] Y=$abc$16908$new_n148
.subckt NOT A=$iopadmap$in2[4] Y=$abc$16908$new_n149
.subckt NOR A=$abc$16908$new_n146 B=$abc$16908$new_n149 Y=$abc$16908$new_n150
.subckt NOR A=$abc$16908$new_n150 B=$abc$16908$new_n148 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[4]
.subckt NOT A=$iopadmap$in2[5] Y=$abc$16908$new_n152
.subckt NOR A=$abc$16908$new_n148 B=$abc$16908$new_n152 Y=$abc$16908$new_n153
.subckt NAND A=$abc$16908$new_n148 B=$abc$16908$new_n152 Y=$abc$16908$new_n154
.subckt NOT A=$abc$16908$new_n154 Y=$abc$16908$new_n155
.subckt NOR A=$abc$16908$new_n155 B=$abc$16908$new_n153 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[5]
.subckt NOR A=$abc$16908$new_n154 B=$iopadmap$in2[6] Y=$abc$16908$new_n157
.subckt NOT A=$iopadmap$in2[6] Y=$abc$16908$new_n158
.subckt NOR A=$abc$16908$new_n155 B=$abc$16908$new_n158 Y=$abc$16908$new_n159
.subckt NOR A=$abc$16908$new_n159 B=$abc$16908$new_n157 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[6]
.subckt NOT A=$iopadmap$in2[7] Y=$abc$16908$new_n161
.subckt NOR A=$abc$16908$new_n157 B=$abc$16908$new_n161 Y=$abc$16908$new_n162
.subckt NOR A=$iopadmap$in2[5] B=$iopadmap$in2[4] Y=$abc$16908$new_n163
.subckt NOR A=$iopadmap$in2[7] B=$iopadmap$in2[6] Y=$abc$16908$new_n164
.subckt NAND A=$abc$16908$new_n164 B=$abc$16908$new_n163 Y=$abc$16908$new_n165
.subckt NOR A=$abc$16908$new_n165 B=$abc$16908$new_n145 Y=$abc$16908$new_n166
.subckt NOR A=$abc$16908$new_n166 B=$abc$16908$new_n162 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[7]
.subckt NOT A=$iopadmap$in2[8] Y=$abc$16908$new_n168
.subckt NAND A=$abc$16908$new_n166 B=$abc$16908$new_n168 Y=$abc$16908$new_n169
.subckt NOT A=$abc$16908$new_n169 Y=$abc$16908$new_n170
.subckt NOR A=$abc$16908$new_n166 B=$abc$16908$new_n168 Y=$abc$16908$new_n171
.subckt NOR A=$abc$16908$new_n171 B=$abc$16908$new_n170 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[8]
.subckt NOT A=$iopadmap$in2[9] Y=$abc$16908$new_n173
.subckt NOR A=$abc$16908$new_n170 B=$abc$16908$new_n173 Y=$abc$16908$new_n174
.subckt NOR A=$abc$16908$new_n169 B=$iopadmap$in2[9] Y=$abc$16908$new_n175
.subckt NOR A=$abc$16908$new_n175 B=$abc$16908$new_n174 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[9]
.subckt NAND A=$abc$16908$new_n170 B=$abc$16908$new_n173 Y=$abc$16908$new_n177
.subckt NOR A=$abc$16908$new_n177 B=$iopadmap$in2[10] Y=$abc$16908$new_n178
.subckt NOT A=$iopadmap$in2[10] Y=$abc$16908$new_n179
.subckt NOR A=$abc$16908$new_n175 B=$abc$16908$new_n179 Y=$abc$16908$new_n180
.subckt NOR A=$abc$16908$new_n180 B=$abc$16908$new_n178 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[10]
.subckt NOT A=$iopadmap$in2[11] Y=$abc$16908$new_n182
.subckt NOR A=$abc$16908$new_n178 B=$abc$16908$new_n182 Y=$abc$16908$new_n183
.subckt NAND A=$abc$16908$new_n173 B=$abc$16908$new_n168 Y=$abc$16908$new_n184
.subckt NAND A=$abc$16908$new_n182 B=$abc$16908$new_n179 Y=$abc$16908$new_n185
.subckt NOR A=$abc$16908$new_n185 B=$abc$16908$new_n184 Y=$abc$16908$new_n186
.subckt NAND A=$abc$16908$new_n186 B=$abc$16908$new_n166 Y=$abc$16908$new_n187
.subckt NOT A=$abc$16908$new_n187 Y=$abc$16908$new_n188
.subckt NOR A=$abc$16908$new_n188 B=$abc$16908$new_n183 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[11]
.subckt NOR A=$abc$16908$new_n187 B=$iopadmap$in2[12] Y=$abc$16908$new_n190
.subckt NOT A=$iopadmap$in2[12] Y=$abc$16908$new_n191
.subckt NOR A=$abc$16908$new_n188 B=$abc$16908$new_n191 Y=$abc$16908$new_n192
.subckt NOR A=$abc$16908$new_n192 B=$abc$16908$new_n190 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[12]
.subckt NOT A=$iopadmap$in2[13] Y=$abc$16908$new_n194
.subckt NOR A=$abc$16908$new_n190 B=$abc$16908$new_n194 Y=$abc$16908$new_n195
.subckt NAND A=$abc$16908$new_n194 B=$abc$16908$new_n191 Y=$abc$16908$new_n196
.subckt NOR A=$abc$16908$new_n196 B=$abc$16908$new_n187 Y=$abc$16908$new_n197
.subckt NOR A=$abc$16908$new_n197 B=$abc$16908$new_n195 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[13]
.subckt NAND A=$abc$16908$new_n190 B=$abc$16908$new_n194 Y=$abc$16908$new_n199
.subckt NOR A=$abc$16908$new_n199 B=$iopadmap$in2[14] Y=$abc$16908$new_n200
.subckt NOT A=$iopadmap$in2[14] Y=$abc$16908$new_n201
.subckt NOR A=$abc$16908$new_n197 B=$abc$16908$new_n201 Y=$abc$16908$new_n202
.subckt NOR A=$abc$16908$new_n202 B=$abc$16908$new_n200 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[14]
.subckt NOT A=$iopadmap$in2[15] Y=$abc$16908$new_n204
.subckt NOR A=$abc$16908$new_n200 B=$abc$16908$new_n204 Y=$abc$16908$new_n205
.subckt NAND A=$abc$16908$new_n197 B=$abc$16908$new_n201 Y=$abc$16908$new_n206
.subckt NOR A=$abc$16908$new_n206 B=$iopadmap$in2[15] Y=$abc$16908$new_n207
.subckt NOR A=$abc$16908$new_n207 B=$abc$16908$new_n205 Y=$auto$alumacc.cc:485:replace_alu$4660.Y[15]
.subckt BUF_X1 A=arithADD Z=$iopadmap$arithADD
.subckt BUF_X1 A=arithSUB Z=$iopadmap$arithSUB
.subckt BUF_X1 A=in1[0] Z=$iopadmap$in1[0]
.subckt BUF_X1 A=in1[1] Z=$iopadmap$in1[1]
.subckt BUF_X1 A=in1[10] Z=$iopadmap$in1[10]
.subckt BUF_X1 A=in1[11] Z=$iopadmap$in1[11]
.subckt BUF_X1 A=in1[12] Z=$iopadmap$in1[12]
.subckt BUF_X1 A=in1[13] Z=$iopadmap$in1[13]
.subckt BUF_X1 A=in1[14] Z=$iopadmap$in1[14]
.subckt BUF_X1 A=in1[15] Z=$iopadmap$in1[15]
.subckt BUF_X1 A=in1[2] Z=$iopadmap$in1[2]
.subckt BUF_X1 A=in1[3] Z=$iopadmap$in1[3]
.subckt BUF_X1 A=in1[4] Z=$iopadmap$in1[4]
.subckt BUF_X1 A=in1[5] Z=$iopadmap$in1[5]
.subckt BUF_X1 A=in1[6] Z=$iopadmap$in1[6]
.subckt BUF_X1 A=in1[7] Z=$iopadmap$in1[7]
.subckt BUF_X1 A=in1[8] Z=$iopadmap$in1[8]
.subckt BUF_X1 A=in1[9] Z=$iopadmap$in1[9]
.subckt BUF_X1 A=in2[0] Z=$iopadmap$in2[0]
.subckt BUF_X1 A=in2[1] Z=$iopadmap$in2[1]
.subckt BUF_X1 A=in2[10] Z=$iopadmap$in2[10]
.subckt BUF_X1 A=in2[11] Z=$iopadmap$in2[11]
.subckt BUF_X1 A=in2[12] Z=$iopadmap$in2[12]
.subckt BUF_X1 A=in2[13] Z=$iopadmap$in2[13]
.subckt BUF_X1 A=in2[14] Z=$iopadmap$in2[14]
.subckt BUF_X1 A=in2[15] Z=$iopadmap$in2[15]
.subckt BUF_X1 A=in2[2] Z=$iopadmap$in2[2]
.subckt BUF_X1 A=in2[3] Z=$iopadmap$in2[3]
.subckt BUF_X1 A=in2[4] Z=$iopadmap$in2[4]
.subckt BUF_X1 A=in2[5] Z=$iopadmap$in2[5]
.subckt BUF_X1 A=in2[6] Z=$iopadmap$in2[6]
.subckt BUF_X1 A=in2[7] Z=$iopadmap$in2[7]
.subckt BUF_X1 A=in2[8] Z=$iopadmap$in2[8]
.subckt BUF_X1 A=in2[9] Z=$iopadmap$in2[9]
.subckt BUF_X1 A=$iopadmap$outASU[0] Z=outASU[0]
.subckt BUF_X1 A=$iopadmap$outASU[1] Z=outASU[1]
.subckt BUF_X1 A=$iopadmap$outASU[10] Z=outASU[10]
.subckt BUF_X1 A=$iopadmap$outASU[11] Z=outASU[11]
.subckt BUF_X1 A=$iopadmap$outASU[12] Z=outASU[12]
.subckt BUF_X1 A=$iopadmap$outASU[13] Z=outASU[13]
.subckt BUF_X1 A=$iopadmap$outASU[14] Z=outASU[14]
.subckt BUF_X1 A=$iopadmap$outASU[15] Z=outASU[15]
.subckt BUF_X1 A=$iopadmap$outASU[2] Z=outASU[2]
.subckt BUF_X1 A=$iopadmap$outASU[3] Z=outASU[3]
.subckt BUF_X1 A=$iopadmap$outASU[4] Z=outASU[4]
.subckt BUF_X1 A=$iopadmap$outASU[5] Z=outASU[5]
.subckt BUF_X1 A=$iopadmap$outASU[6] Z=outASU[6]
.subckt BUF_X1 A=$iopadmap$outASU[7] Z=outASU[7]
.subckt BUF_X1 A=$iopadmap$outASU[8] Z=outASU[8]
.subckt BUF_X1 A=$iopadmap$outASU[9] Z=outASU[9]
.subckt $paramod\adder1\size?s32'00000000000000000000000000010000 a[0]=$iopadmap$in1[0] a[1]=$iopadmap$in1[1] a[2]=$iopadmap$in1[2] a[3]=$iopadmap$in1[3] a[4]=$iopadmap$in1[4] a[5]=$iopadmap$in1[5] a[6]=$iopadmap$in1[6] a[7]=$iopadmap$in1[7] a[8]=$iopadmap$in1[8] a[9]=$iopadmap$in1[9] a[10]=$iopadmap$in1[10] a[11]=$iopadmap$in1[11] a[12]=$iopadmap$in1[12] a[13]=$iopadmap$in1[13] a[14]=$iopadmap$in1[14] a[15]=$iopadmap$in1[15] b[0]=$iopadmap$in2[0] b[1]=$iopadmap$in2[1] b[2]=$iopadmap$in2[2] b[3]=$iopadmap$in2[3] b[4]=$iopadmap$in2[4] b[5]=$iopadmap$in2[5] b[6]=$iopadmap$in2[6] b[7]=$iopadmap$in2[7] b[8]=$iopadmap$in2[8] b[9]=$iopadmap$in2[9] b[10]=$iopadmap$in2[10] b[11]=$iopadmap$in2[11] b[12]=$iopadmap$in2[12] b[13]=$iopadmap$in2[13] b[14]=$iopadmap$in2[14] b[15]=$iopadmap$in2[15] cin=$false cout=coutA sum[0]=addout[0] sum[1]=addout[1] sum[2]=addout[2] sum[3]=addout[3] sum[4]=addout[4] sum[5]=addout[5] sum[6]=addout[6] sum[7]=addout[7] sum[8]=addout[8] sum[9]=addout[9] sum[10]=addout[10] sum[11]=addout[11] sum[12]=addout[12] sum[13]=addout[13] sum[14]=addout[14] sum[15]=addout[15]
.subckt $paramod\adder1\size?s32'00000000000000000000000000010000 a[0]=$iopadmap$in1[0] a[1]=$iopadmap$in1[1] a[2]=$iopadmap$in1[2] a[3]=$iopadmap$in1[3] a[4]=$iopadmap$in1[4] a[5]=$iopadmap$in1[5] a[6]=$iopadmap$in1[6] a[7]=$iopadmap$in1[7] a[8]=$iopadmap$in1[8] a[9]=$iopadmap$in1[9] a[10]=$iopadmap$in1[10] a[11]=$iopadmap$in1[11] a[12]=$iopadmap$in1[12] a[13]=$iopadmap$in1[13] a[14]=$iopadmap$in1[14] a[15]=$iopadmap$in1[15] b[0]=$iopadmap$in2[0] b[1]=$auto$alumacc.cc:485:replace_alu$4660.Y[1] b[2]=$auto$alumacc.cc:485:replace_alu$4660.Y[2] b[3]=$auto$alumacc.cc:485:replace_alu$4660.Y[3] b[4]=$auto$alumacc.cc:485:replace_alu$4660.Y[4] b[5]=$auto$alumacc.cc:485:replace_alu$4660.Y[5] b[6]=$auto$alumacc.cc:485:replace_alu$4660.Y[6] b[7]=$auto$alumacc.cc:485:replace_alu$4660.Y[7] b[8]=$auto$alumacc.cc:485:replace_alu$4660.Y[8] b[9]=$auto$alumacc.cc:485:replace_alu$4660.Y[9] b[10]=$auto$alumacc.cc:485:replace_alu$4660.Y[10] b[11]=$auto$alumacc.cc:485:replace_alu$4660.Y[11] b[12]=$auto$alumacc.cc:485:replace_alu$4660.Y[12] b[13]=$auto$alumacc.cc:485:replace_alu$4660.Y[13] b[14]=$auto$alumacc.cc:485:replace_alu$4660.Y[14] b[15]=$auto$alumacc.cc:485:replace_alu$4660.Y[15] cin=$false cout=coutS sum[0]=subout[0] sum[1]=subout[1] sum[2]=subout[2] sum[3]=subout[3] sum[4]=subout[4] sum[5]=subout[5] sum[6]=subout[6] sum[7]=subout[7] sum[8]=subout[8] sum[9]=subout[9] sum[10]=subout[10] sum[11]=subout[11] sum[12]=subout[12] sum[13]=subout[13] sum[14]=subout[14] sum[15]=subout[15]
.end

.model CMP
.inputs in1[0] in1[1] in1[2] in1[3] in1[4] in1[5] in1[6] in1[7] in1[8] in1[9] in1[10] in1[11] in1[12] in1[13] in1[14] in1[15] in2[0] in2[1] in2[2] in2[3] in2[4] in2[5] in2[6] in2[7] in2[8] in2[9] in2[10] in2[11] in2[12] in2[13] in2[14] in2[15]
.outputs lt gt eq
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$in1[14] Y=$abc$17036$new_n36
.subckt NAND A=$abc$17036$new_n36 B=$iopadmap$in2[14] Y=$abc$17036$new_n37
.subckt NOR A=$abc$17036$new_n36 B=$iopadmap$in2[14] Y=$abc$17036$new_n38
.subckt NOT A=$iopadmap$in1[15] Y=$abc$17036$new_n39
.subckt NAND A=$abc$17036$new_n39 B=$iopadmap$in2[15] Y=$abc$17036$new_n40
.subckt NOT A=$iopadmap$in2[15] Y=$abc$17036$new_n41
.subckt NAND A=$iopadmap$in1[15] B=$abc$17036$new_n41 Y=$abc$17036$new_n42
.subckt NAND A=$abc$17036$new_n42 B=$abc$17036$new_n40 Y=$abc$17036$new_n43
.subckt NOR A=$abc$17036$new_n43 B=$abc$17036$new_n38 Y=$abc$17036$new_n44
.subckt NAND A=$abc$17036$new_n44 B=$abc$17036$new_n37 Y=$abc$17036$new_n45
.subckt NOT A=$iopadmap$in2[13] Y=$abc$17036$new_n46
.subckt NOR A=$iopadmap$in1[13] B=$abc$17036$new_n46 Y=$abc$17036$new_n47
.subckt NOT A=$iopadmap$in1[13] Y=$abc$17036$new_n48
.subckt NOR A=$abc$17036$new_n48 B=$iopadmap$in2[13] Y=$abc$17036$new_n49
.subckt NOR A=$abc$17036$new_n49 B=$abc$17036$new_n47 Y=$abc$17036$new_n50
.subckt NOT A=$iopadmap$in1[12] Y=$abc$17036$new_n51
.subckt NOR A=$abc$17036$new_n51 B=$iopadmap$in2[12] Y=$abc$17036$new_n52
.subckt NAND A=$abc$17036$new_n51 B=$iopadmap$in2[12] Y=$abc$17036$new_n53
.subckt NOT A=$abc$17036$new_n53 Y=$abc$17036$new_n54
.subckt NOR A=$abc$17036$new_n54 B=$abc$17036$new_n52 Y=$abc$17036$new_n55
.subckt NAND A=$abc$17036$new_n55 B=$abc$17036$new_n50 Y=$abc$17036$new_n56
.subckt NOR A=$abc$17036$new_n56 B=$abc$17036$new_n45 Y=$abc$17036$new_n57
.subckt NOT A=$iopadmap$in2[8] Y=$abc$17036$new_n58
.subckt NOR A=$iopadmap$in1[8] B=$abc$17036$new_n58 Y=$abc$17036$new_n59
.subckt NOT A=$abc$17036$new_n59 Y=$abc$17036$new_n60
.subckt NAND A=$iopadmap$in1[8] B=$abc$17036$new_n58 Y=$abc$17036$new_n61
.subckt NAND A=$abc$17036$new_n61 B=$abc$17036$new_n60 Y=$abc$17036$new_n62
.subckt NOT A=$iopadmap$in1[10] Y=$abc$17036$new_n63
.subckt NAND A=$abc$17036$new_n63 B=$iopadmap$in2[10] Y=$abc$17036$new_n64
.subckt NOT A=$iopadmap$in2[10] Y=$abc$17036$new_n65
.subckt NAND A=$iopadmap$in1[10] B=$abc$17036$new_n65 Y=$abc$17036$new_n66
.subckt NAND A=$abc$17036$new_n66 B=$abc$17036$new_n64 Y=$abc$17036$new_n67
.subckt NOT A=$iopadmap$in1[11] Y=$abc$17036$new_n68
.subckt NAND A=$abc$17036$new_n68 B=$iopadmap$in2[11] Y=$abc$17036$new_n69
.subckt NOT A=$iopadmap$in2[11] Y=$abc$17036$new_n70
.subckt NAND A=$iopadmap$in1[11] B=$abc$17036$new_n70 Y=$abc$17036$new_n71
.subckt NAND A=$abc$17036$new_n71 B=$abc$17036$new_n69 Y=$abc$17036$new_n72
.subckt NOR A=$abc$17036$new_n72 B=$abc$17036$new_n67 Y=$abc$17036$new_n73
.subckt NOT A=$iopadmap$in1[9] Y=$abc$17036$new_n74
.subckt NOR A=$abc$17036$new_n74 B=$iopadmap$in2[9] Y=$abc$17036$new_n75
.subckt NOT A=$iopadmap$in2[9] Y=$abc$17036$new_n76
.subckt NOR A=$iopadmap$in1[9] B=$abc$17036$new_n76 Y=$abc$17036$new_n77
.subckt NOR A=$abc$17036$new_n77 B=$abc$17036$new_n75 Y=$abc$17036$new_n78
.subckt NAND A=$abc$17036$new_n78 B=$abc$17036$new_n73 Y=$abc$17036$new_n79
.subckt NOR A=$abc$17036$new_n79 B=$abc$17036$new_n62 Y=$abc$17036$new_n80
.subckt NAND A=$abc$17036$new_n80 B=$abc$17036$new_n57 Y=$abc$17036$new_n81
.subckt NOT A=$iopadmap$in1[7] Y=$abc$17036$new_n82
.subckt NAND A=$abc$17036$new_n82 B=$iopadmap$in2[7] Y=$abc$17036$new_n83
.subckt NOT A=$iopadmap$in2[7] Y=$abc$17036$new_n84
.subckt NAND A=$iopadmap$in1[7] B=$abc$17036$new_n84 Y=$abc$17036$new_n85
.subckt NAND A=$abc$17036$new_n85 B=$abc$17036$new_n83 Y=$abc$17036$new_n86
.subckt NOT A=$iopadmap$in2[6] Y=$abc$17036$new_n87
.subckt NAND A=$iopadmap$in1[6] B=$abc$17036$new_n87 Y=$abc$17036$new_n88
.subckt NOT A=$iopadmap$in1[6] Y=$abc$17036$new_n89
.subckt NAND A=$abc$17036$new_n89 B=$iopadmap$in2[6] Y=$abc$17036$new_n90
.subckt NAND A=$abc$17036$new_n90 B=$abc$17036$new_n88 Y=$abc$17036$new_n91
.subckt NOR A=$abc$17036$new_n91 B=$abc$17036$new_n86 Y=$abc$17036$new_n92
.subckt NOT A=$iopadmap$in1[5] Y=$abc$17036$new_n93
.subckt NAND A=$abc$17036$new_n93 B=$iopadmap$in2[5] Y=$abc$17036$new_n94
.subckt NOT A=$iopadmap$in2[5] Y=$abc$17036$new_n95
.subckt NAND A=$iopadmap$in1[5] B=$abc$17036$new_n95 Y=$abc$17036$new_n96
.subckt NAND A=$abc$17036$new_n96 B=$abc$17036$new_n94 Y=$abc$17036$new_n97
.subckt NOT A=$iopadmap$in2[4] Y=$abc$17036$new_n98
.subckt NAND A=$iopadmap$in1[4] B=$abc$17036$new_n98 Y=$abc$17036$new_n99
.subckt NOT A=$iopadmap$in1[4] Y=$abc$17036$new_n100
.subckt NAND A=$abc$17036$new_n100 B=$iopadmap$in2[4] Y=$abc$17036$new_n101
.subckt NAND A=$abc$17036$new_n101 B=$abc$17036$new_n99 Y=$abc$17036$new_n102
.subckt NOR A=$abc$17036$new_n102 B=$abc$17036$new_n97 Y=$abc$17036$new_n103
.subckt NAND A=$abc$17036$new_n103 B=$abc$17036$new_n92 Y=$abc$17036$new_n104
.subckt NOT A=$abc$17036$new_n104 Y=$abc$17036$new_n105
.subckt NOT A=$iopadmap$in2[3] Y=$abc$17036$new_n106
.subckt NOR A=$iopadmap$in1[3] B=$abc$17036$new_n106 Y=$abc$17036$new_n107
.subckt NOT A=$iopadmap$in1[3] Y=$abc$17036$new_n108
.subckt NOR A=$abc$17036$new_n108 B=$iopadmap$in2[3] Y=$abc$17036$new_n109
.subckt NOR A=$abc$17036$new_n109 B=$abc$17036$new_n107 Y=$abc$17036$new_n110
.subckt NOT A=$iopadmap$in1[2] Y=$abc$17036$new_n111
.subckt NOR A=$abc$17036$new_n111 B=$iopadmap$in2[2] Y=$abc$17036$new_n112
.subckt NOT A=$iopadmap$in2[2] Y=$abc$17036$new_n113
.subckt NOR A=$iopadmap$in1[2] B=$abc$17036$new_n113 Y=$abc$17036$new_n114
.subckt NOR A=$abc$17036$new_n114 B=$abc$17036$new_n112 Y=$abc$17036$new_n115
.subckt NAND A=$abc$17036$new_n115 B=$abc$17036$new_n110 Y=$abc$17036$new_n116
.subckt NOT A=$iopadmap$in1[1] Y=$abc$17036$new_n117
.subckt NOR A=$abc$17036$new_n117 B=$iopadmap$in2[1] Y=$abc$17036$new_n118
.subckt NOT A=$iopadmap$in1[0] Y=$abc$17036$new_n119
.subckt NOR A=$abc$17036$new_n119 B=$iopadmap$in2[0] Y=$abc$17036$new_n120
.subckt NOR A=$abc$17036$new_n120 B=$abc$17036$new_n118 Y=$abc$17036$new_n121
.subckt NOT A=$iopadmap$in2[1] Y=$abc$17036$new_n122
.subckt NOR A=$iopadmap$in1[1] B=$abc$17036$new_n122 Y=$abc$17036$new_n123
.subckt NOT A=$iopadmap$in2[0] Y=$abc$17036$new_n124
.subckt NOR A=$iopadmap$in1[0] B=$abc$17036$new_n124 Y=$abc$17036$new_n125
.subckt NOR A=$abc$17036$new_n125 B=$abc$17036$new_n123 Y=$abc$17036$new_n126
.subckt NAND A=$abc$17036$new_n126 B=$abc$17036$new_n121 Y=$abc$17036$new_n127
.subckt NOR A=$abc$17036$new_n127 B=$abc$17036$new_n116 Y=$abc$17036$new_n128
.subckt NAND A=$abc$17036$new_n128 B=$abc$17036$new_n105 Y=$abc$17036$new_n129
.subckt NOR A=$abc$17036$new_n129 B=$abc$17036$new_n81 Y=$iopadmap$eq
.subckt NOR A=$abc$17036$new_n123 B=$abc$17036$new_n121 Y=$abc$17036$new_n131
.subckt NOR A=$abc$17036$new_n131 B=$abc$17036$new_n116 Y=$abc$17036$new_n132
.subckt NOT A=$abc$17036$new_n107 Y=$abc$17036$new_n133
.subckt NAND A=$abc$17036$new_n110 B=$abc$17036$new_n114 Y=$abc$17036$new_n134
.subckt NAND A=$abc$17036$new_n134 B=$abc$17036$new_n133 Y=$abc$17036$new_n135
.subckt NOR A=$abc$17036$new_n135 B=$abc$17036$new_n132 Y=$abc$17036$new_n136
.subckt NOR A=$abc$17036$new_n136 B=$abc$17036$new_n104 Y=$abc$17036$new_n137
.subckt NOR A=$iopadmap$in1[4] B=$abc$17036$new_n98 Y=$abc$17036$new_n138
.subckt NAND A=$abc$17036$new_n138 B=$abc$17036$new_n96 Y=$abc$17036$new_n139
.subckt NAND A=$abc$17036$new_n139 B=$abc$17036$new_n94 Y=$abc$17036$new_n140
.subckt NAND A=$abc$17036$new_n140 B=$abc$17036$new_n92 Y=$abc$17036$new_n141
.subckt NOT A=$abc$17036$new_n83 Y=$abc$17036$new_n142
.subckt NOR A=$abc$17036$new_n86 B=$abc$17036$new_n90 Y=$abc$17036$new_n143
.subckt NOR A=$abc$17036$new_n143 B=$abc$17036$new_n142 Y=$abc$17036$new_n144
.subckt NAND A=$abc$17036$new_n144 B=$abc$17036$new_n141 Y=$abc$17036$new_n145
.subckt NOR A=$abc$17036$new_n145 B=$abc$17036$new_n137 Y=$abc$17036$new_n146
.subckt NOR A=$abc$17036$new_n146 B=$abc$17036$new_n81 Y=$abc$17036$new_n147
.subckt NOT A=$abc$17036$new_n77 Y=$abc$17036$new_n148
.subckt NAND A=$abc$17036$new_n78 B=$abc$17036$new_n59 Y=$abc$17036$new_n149
.subckt NAND A=$abc$17036$new_n149 B=$abc$17036$new_n148 Y=$abc$17036$new_n150
.subckt NAND A=$abc$17036$new_n150 B=$abc$17036$new_n73 Y=$abc$17036$new_n151
.subckt NOT A=$abc$17036$new_n69 Y=$abc$17036$new_n152
.subckt NOR A=$abc$17036$new_n72 B=$abc$17036$new_n64 Y=$abc$17036$new_n153
.subckt NOR A=$abc$17036$new_n153 B=$abc$17036$new_n152 Y=$abc$17036$new_n154
.subckt NAND A=$abc$17036$new_n154 B=$abc$17036$new_n151 Y=$abc$17036$new_n155
.subckt NAND A=$abc$17036$new_n155 B=$abc$17036$new_n57 Y=$abc$17036$new_n156
.subckt NOR A=$abc$17036$new_n53 B=$abc$17036$new_n49 Y=$abc$17036$new_n157
.subckt NOR A=$abc$17036$new_n157 B=$abc$17036$new_n47 Y=$abc$17036$new_n158
.subckt NOR A=$abc$17036$new_n158 B=$abc$17036$new_n45 Y=$abc$17036$new_n159
.subckt NOT A=$abc$17036$new_n37 Y=$abc$17036$new_n160
.subckt NAND A=$abc$17036$new_n160 B=$abc$17036$new_n42 Y=$abc$17036$new_n161
.subckt NAND A=$abc$17036$new_n161 B=$abc$17036$new_n40 Y=$abc$17036$new_n162
.subckt NOR A=$abc$17036$new_n162 B=$abc$17036$new_n159 Y=$abc$17036$new_n163
.subckt NAND A=$abc$17036$new_n163 B=$abc$17036$new_n156 Y=$abc$17036$new_n164
.subckt NOR A=$abc$17036$new_n164 B=$abc$17036$new_n147 Y=$iopadmap$gt
.subckt NOR A=$iopadmap$gt B=$iopadmap$eq Y=$iopadmap$lt
.subckt BUF_X1 A=$iopadmap$eq Z=eq
.subckt BUF_X1 A=$iopadmap$gt Z=gt
.subckt BUF_X1 A=in1[0] Z=$iopadmap$in1[0]
.subckt BUF_X1 A=in1[1] Z=$iopadmap$in1[1]
.subckt BUF_X1 A=in1[10] Z=$iopadmap$in1[10]
.subckt BUF_X1 A=in1[11] Z=$iopadmap$in1[11]
.subckt BUF_X1 A=in1[12] Z=$iopadmap$in1[12]
.subckt BUF_X1 A=in1[13] Z=$iopadmap$in1[13]
.subckt BUF_X1 A=in1[14] Z=$iopadmap$in1[14]
.subckt BUF_X1 A=in1[15] Z=$iopadmap$in1[15]
.subckt BUF_X1 A=in1[2] Z=$iopadmap$in1[2]
.subckt BUF_X1 A=in1[3] Z=$iopadmap$in1[3]
.subckt BUF_X1 A=in1[4] Z=$iopadmap$in1[4]
.subckt BUF_X1 A=in1[5] Z=$iopadmap$in1[5]
.subckt BUF_X1 A=in1[6] Z=$iopadmap$in1[6]
.subckt BUF_X1 A=in1[7] Z=$iopadmap$in1[7]
.subckt BUF_X1 A=in1[8] Z=$iopadmap$in1[8]
.subckt BUF_X1 A=in1[9] Z=$iopadmap$in1[9]
.subckt BUF_X1 A=in2[0] Z=$iopadmap$in2[0]
.subckt BUF_X1 A=in2[1] Z=$iopadmap$in2[1]
.subckt BUF_X1 A=in2[10] Z=$iopadmap$in2[10]
.subckt BUF_X1 A=in2[11] Z=$iopadmap$in2[11]
.subckt BUF_X1 A=in2[12] Z=$iopadmap$in2[12]
.subckt BUF_X1 A=in2[13] Z=$iopadmap$in2[13]
.subckt BUF_X1 A=in2[14] Z=$iopadmap$in2[14]
.subckt BUF_X1 A=in2[15] Z=$iopadmap$in2[15]
.subckt BUF_X1 A=in2[2] Z=$iopadmap$in2[2]
.subckt BUF_X1 A=in2[3] Z=$iopadmap$in2[3]
.subckt BUF_X1 A=in2[4] Z=$iopadmap$in2[4]
.subckt BUF_X1 A=in2[5] Z=$iopadmap$in2[5]
.subckt BUF_X1 A=in2[6] Z=$iopadmap$in2[6]
.subckt BUF_X1 A=in2[7] Z=$iopadmap$in2[7]
.subckt BUF_X1 A=in2[8] Z=$iopadmap$in2[8]
.subckt BUF_X1 A=in2[9] Z=$iopadmap$in2[9]
.subckt BUF_X1 A=$iopadmap$lt Z=lt
.end

.model Controller
.inputs clk rst opcode[0] opcode[1] opcode[2] opcode[3] opcode[4] opcode[5] opcode[6] opcode[7] outFlag[0] outFlag[1] outFlag[2] outFlag[3] outFlag[4] outFlag[5] outFlag[6] outFlag[7] FIB[0] FIB[1] FIB[2] FIB[3] FIB[4] readyMDU doneMDU readyMEM
.outputs seldatabus_TRF selPC1_TRF selLLU_TRF selSHU_TRF selASU_TRF selMDU1_TRF selMDU2_TRF selIMM_TRF selrs1_TRF selrd_1_TRF selrd0_TRF selrd1_TRF writeTRF selp1_PCP selimm_PCP selp1_PC selPCadd_PC selPC1_PC selPC_MEM selADR_MEM SE5bits SE6bits USE8bits SE8bits p1lowbits selp2_ASU selimm_ASU arithADD arithSUB logicAND onesComp twosComp selp2_SHU selshim_SHU logicSH arithSH ldMDU1 ldMDU2 arithMUL arithDIV startMDU ldIR ldADR ldPC readMEM writeMEM readIO writeIO selrd_2_TRF selrs2_TRF enFlag
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$opcode[3] Y=$abc$17168$new_n71
.subckt NOT A=$iopadmap$opcode[4] Y=$abc$17168$new_n72
.subckt NAND A=$iopadmap$opcode[5] B=$abc$17168$new_n72 Y=$abc$17168$new_n73
.subckt NOT A=$iopadmap$opcode[7] Y=$abc$17168$new_n74
.subckt NOT A=$iopadmap$opcode[6] Y=$abc$17168$new_n75
.subckt NAND A=$abc$17168$new_n75 B=$abc$17168$new_n74 Y=$abc$17168$new_n76
.subckt NOR A=$abc$17168$new_n76 B=$abc$17168$new_n73 Y=$abc$17168$new_n77
.subckt NAND A=$abc$17168$new_n77 B=$abc$17168$new_n71 Y=$abc$17168$new_n78
.subckt NOR A=$abc$17168$new_n78 B=pstate[0] Y=$abc$17168$new_n79
.subckt NOR A=$abc$17168$new_n75 B=$abc$17168$new_n74 Y=$abc$17168$new_n80
.subckt NOT A=$iopadmap$opcode[5] Y=$abc$17168$new_n81
.subckt NOR A=$abc$17168$new_n81 B=$abc$17168$new_n72 Y=$abc$17168$new_n82
.subckt NOR A=$iopadmap$opcode[5] B=$iopadmap$opcode[4] Y=$abc$17168$new_n83
.subckt NOR A=$abc$17168$new_n83 B=$abc$17168$new_n82 Y=$abc$17168$new_n84
.subckt NAND A=$abc$17168$new_n84 B=$abc$17168$new_n80 Y=$abc$17168$new_n85
.subckt NAND A=$abc$17168$new_n85 B=pstate[1] Y=$abc$17168$new_n86
.subckt NOR A=$abc$17168$new_n86 B=$abc$17168$new_n79 Y=$abc$12572$auto$rtlil.cc:2465:ReduceOr$4245
.subckt NOR A=pstate[1] B=pstate[0] Y=$iopadmap$ldIR
.subckt NOT A=$iopadmap$rst Y=$abc$17168$new_n89
.subckt NAND A=$iopadmap$ldIR B=$abc$17168$new_n89 Y=$abc$17168$new_n90
.subckt NOT A=$abc$17168$new_n85 Y=$abc$17168$new_n91
.subckt NOT A=pstate[0] Y=$abc$17168$new_n92
.subckt NAND A=pstate[1] B=$abc$17168$new_n92 Y=$abc$17168$new_n93
.subckt NOT A=$iopadmap$doneMDU Y=$abc$17168$new_n94
.subckt NOT A=pstate[1] Y=$abc$17168$new_n95
.subckt NAND A=$abc$17168$new_n95 B=pstate[0] Y=$abc$17168$new_n96
.subckt NOT A=$abc$17168$new_n96 Y=$abc$17168$new_n97
.subckt NAND A=$abc$17168$new_n97 B=$abc$17168$new_n94 Y=$abc$17168$new_n98
.subckt NAND A=$abc$17168$new_n98 B=$abc$17168$new_n93 Y=$abc$17168$new_n99
.subckt NAND A=$abc$17168$new_n99 B=$abc$17168$new_n91 Y=$abc$17168$new_n100
.subckt NAND A=$abc$17168$new_n100 B=$abc$17168$new_n90 Y=$procmux$547.Y[0]
.subckt NOT A=$abc$17168$new_n93 Y=$abc$17168$new_n102
.subckt NOR A=$iopadmap$readyMEM B=$iopadmap$opcode[1] Y=$abc$17168$new_n103
.subckt NOT A=$abc$17168$new_n103 Y=$abc$17168$new_n104
.subckt NAND A=$abc$17168$new_n104 B=$abc$17168$new_n85 Y=$abc$17168$new_n105
.subckt NAND A=$abc$17168$new_n105 B=$abc$17168$new_n102 Y=$abc$17168$new_n106
.subckt NAND A=$abc$17168$new_n91 B=$iopadmap$doneMDU Y=$abc$17168$new_n107
.subckt NAND A=$abc$17168$new_n107 B=$abc$17168$new_n78 Y=$abc$17168$new_n108
.subckt NAND A=$abc$17168$new_n108 B=$abc$17168$new_n97 Y=$abc$17168$new_n109
.subckt NAND A=$abc$17168$new_n109 B=$abc$17168$new_n106 Y=$procmux$547.Y[1]
.subckt NOT A=$iopadmap$ldIR Y=$abc$17168$new_n111
.subckt NOR A=$iopadmap$opcode[1] B=$iopadmap$opcode[2] Y=$abc$17168$new_n112
.subckt NAND A=$abc$17168$new_n112 B=$abc$17168$new_n79 Y=$abc$17168$new_n113
.subckt NAND A=$abc$17168$new_n113 B=$abc$17168$new_n111 Y=$iopadmap$readMEM
.subckt NOT A=$abc$17168$new_n82 Y=$abc$17168$new_n115
.subckt NOR A=$iopadmap$opcode[6] B=$abc$17168$new_n74 Y=$abc$17168$new_n116
.subckt NOT A=$abc$17168$new_n116 Y=$abc$17168$new_n117
.subckt NOR A=$abc$17168$new_n117 B=$abc$17168$new_n115 Y=$abc$17168$new_n118
.subckt NOT A=$abc$17168$new_n80 Y=$abc$17168$new_n119
.subckt NOT A=$abc$17168$new_n83 Y=$abc$17168$new_n120
.subckt NOR A=$abc$17168$new_n120 B=$abc$17168$new_n119 Y=$abc$17168$new_n121
.subckt NOR A=$abc$17168$new_n121 B=$abc$17168$new_n118 Y=$abc$17168$new_n122
.subckt NAND A=$abc$17168$new_n116 B=$abc$17168$new_n84 Y=$abc$17168$new_n123
.subckt NAND A=$abc$17168$new_n123 B=$abc$17168$new_n122 Y=$abc$17168$new_n124
.subckt NOR A=$abc$17168$new_n115 B=$abc$17168$new_n119 Y=$abc$17168$new_n125
.subckt NOT A=$iopadmap$opcode[2] Y=$abc$17168$new_n126
.subckt NOR A=$abc$17168$new_n71 B=$abc$17168$new_n126 Y=$abc$17168$new_n127
.subckt NAND A=$abc$17168$new_n127 B=$abc$17168$new_n125 Y=$abc$17168$new_n128
.subckt NOR A=$abc$17168$new_n75 B=$iopadmap$opcode[7] Y=$abc$17168$new_n129
.subckt NOT A=$abc$17168$new_n129 Y=$abc$17168$new_n130
.subckt NOR A=$abc$17168$new_n130 B=$abc$17168$new_n115 Y=$abc$17168$new_n131
.subckt NOR A=$abc$17168$new_n117 B=$abc$17168$new_n120 Y=$abc$17168$new_n132
.subckt NOR A=$abc$17168$new_n132 B=$abc$17168$new_n131 Y=$abc$17168$new_n133
.subckt NAND A=$abc$17168$new_n133 B=$abc$17168$new_n128 Y=$abc$17168$new_n134
.subckt NOR A=$abc$17168$new_n134 B=$abc$17168$new_n124 Y=$abc$17168$new_n135
.subckt NOT A=$abc$17168$new_n125 Y=$abc$17168$new_n136
.subckt NAND A=$iopadmap$opcode[3] B=$abc$17168$new_n126 Y=$abc$17168$new_n137
.subckt NOR A=$abc$17168$new_n137 B=$abc$17168$new_n136 Y=$abc$17168$new_n138
.subckt NOR A=$abc$17168$new_n115 B=$abc$17168$new_n76 Y=$abc$17168$new_n139
.subckt NAND A=$abc$17168$new_n83 B=$iopadmap$opcode[6] Y=$abc$17168$new_n140
.subckt NOR A=$abc$17168$new_n140 B=$iopadmap$opcode[7] Y=$abc$17168$new_n141
.subckt NOR A=$abc$17168$new_n141 B=$abc$17168$new_n139 Y=$abc$17168$new_n142
.subckt NAND A=$abc$17168$new_n129 B=$abc$17168$new_n84 Y=$abc$17168$new_n143
.subckt NAND A=$abc$17168$new_n143 B=$abc$17168$new_n142 Y=$abc$17168$new_n144
.subckt NOR A=$abc$17168$new_n144 B=$abc$17168$new_n138 Y=$abc$17168$new_n145
.subckt NAND A=$abc$17168$new_n145 B=$abc$17168$new_n135 Y=$abc$17168$new_n146
.subckt NAND A=$abc$17168$new_n146 B=$abc$17168$new_n97 Y=$abc$17168$new_n147
.subckt NOR A=$abc$17168$new_n93 B=$abc$17168$new_n78 Y=$iopadmap$selADR_MEM
.subckt NAND A=$iopadmap$selADR_MEM B=$abc$17168$new_n126 Y=$abc$17168$new_n149
.subckt NOR A=$abc$17168$new_n149 B=$abc$17168$new_n103 Y=$abc$17168$new_n150
.subckt NAND A=$abc$17168$new_n91 B=pstate[1] Y=$abc$17168$new_n151
.subckt NOT A=$abc$17168$new_n77 Y=$abc$17168$new_n152
.subckt NOR A=$abc$17168$new_n96 B=$abc$17168$new_n152 Y=$abc$17168$new_n153
.subckt NOR A=$abc$17168$new_n112 B=$abc$17168$new_n71 Y=$abc$17168$new_n154
.subckt NAND A=$abc$17168$new_n154 B=$abc$17168$new_n153 Y=$abc$17168$new_n155
.subckt NAND A=$abc$17168$new_n155 B=$abc$17168$new_n151 Y=$abc$17168$new_n156
.subckt NOR A=$abc$17168$new_n156 B=$abc$17168$new_n150 Y=$abc$17168$new_n157
.subckt NAND A=$abc$17168$new_n157 B=$abc$17168$new_n147 Y=$iopadmap$writeTRF
.subckt NOT A=$iopadmap$selADR_MEM Y=$abc$17168$new_n159
.subckt NAND A=$abc$17168$new_n155 B=$abc$17168$new_n159 Y=$abc$17168$new_n160
.subckt NOR A=$iopadmap$opcode[5] B=$abc$17168$new_n72 Y=$abc$17168$new_n161
.subckt NAND A=$abc$17168$new_n161 B=$abc$17168$new_n80 Y=$abc$17168$new_n162
.subckt NAND A=pstate[1] B=pstate[0] Y=$abc$17168$new_n163
.subckt NOR A=$abc$17168$new_n163 B=$abc$17168$new_n162 Y=$abc$17168$new_n164
.subckt NOT A=$abc$17168$new_n73 Y=$abc$17168$new_n165
.subckt NAND A=$abc$17168$new_n80 B=$abc$17168$new_n165 Y=$abc$17168$new_n166
.subckt NOR A=$abc$17168$new_n93 B=$abc$17168$new_n166 Y=$abc$17168$new_n167
.subckt NOR A=$abc$17168$new_n167 B=$abc$17168$new_n164 Y=$abc$17168$new_n168
.subckt NOR A=$iopadmap$opcode[3] B=$iopadmap$opcode[2] Y=$abc$17168$new_n169
.subckt NAND A=$abc$17168$new_n169 B=$abc$17168$new_n153 Y=$abc$17168$new_n170
.subckt NAND A=$abc$17168$new_n170 B=$abc$17168$new_n168 Y=$abc$17168$new_n171
.subckt NOR A=$abc$17168$new_n171 B=$abc$17168$new_n160 Y=$abc$17168$new_n172
.subckt NAND A=$abc$17168$new_n172 B=$abc$17168$new_n147 Y=$iopadmap$selrd0_TRF
.subckt NOR A=$iopadmap$opcode[3] B=$abc$17168$new_n126 Y=$abc$17168$new_n174
.subckt NOT A=$abc$17168$new_n174 Y=$abc$17168$new_n175
.subckt NOR A=$abc$17168$new_n175 B=$abc$17168$new_n152 Y=$abc$17168$new_n176
.subckt NAND A=$abc$17168$new_n176 B=$abc$17168$new_n102 Y=$abc$17168$new_n177
.subckt NAND A=$abc$17168$new_n133 B=$abc$17168$new_n123 Y=$abc$17168$new_n178
.subckt NOT A=$abc$17168$new_n139 Y=$abc$17168$new_n179
.subckt NAND A=$abc$17168$new_n179 B=$abc$17168$new_n85 Y=$abc$17168$new_n180
.subckt NOR A=$abc$17168$new_n180 B=$abc$17168$new_n178 Y=$abc$17168$new_n181
.subckt NOR A=$abc$17168$new_n181 B=$abc$17168$new_n96 Y=$iopadmap$selrs2_TRF
.subckt NAND A=$abc$17168$new_n153 B=$abc$17168$new_n126 Y=$abc$17168$new_n183
.subckt NOR A=$abc$17168$new_n127 B=$abc$17168$new_n169 Y=$abc$17168$new_n184
.subckt NOR A=$abc$17168$new_n184 B=$iopadmap$opcode[1] Y=$abc$17168$new_n185
.subckt NOR A=$abc$17168$new_n136 B=$abc$17168$new_n96 Y=$abc$17168$new_n186
.subckt NAND A=$abc$17168$new_n186 B=$abc$17168$new_n185 Y=$abc$17168$new_n187
.subckt NAND A=$abc$17168$new_n187 B=$abc$17168$new_n183 Y=$abc$17168$new_n188
.subckt NOR A=$abc$17168$new_n188 B=$iopadmap$selrs2_TRF Y=$abc$17168$new_n189
.subckt NAND A=$abc$17168$new_n189 B=$abc$17168$new_n177 Y=$iopadmap$selrs1_TRF
.subckt NOT A=$abc$17168$new_n166 Y=$abc$17168$new_n191
.subckt NOT A=$abc$17168$new_n163 Y=$abc$17168$new_n192
.subckt NAND A=$abc$17168$new_n192 B=$abc$17168$new_n191 Y=$abc$17168$new_n193
.subckt NOT A=$abc$17168$new_n162 Y=$abc$17168$new_n194
.subckt NAND A=$abc$17168$new_n102 B=$abc$17168$new_n194 Y=$abc$17168$new_n195
.subckt NAND A=$abc$17168$new_n195 B=$abc$17168$new_n193 Y=$iopadmap$selMDU2_TRF
.subckt NOT A=$abc$17168$new_n168 Y=$iopadmap$selMDU1_TRF
.subckt NOT A=$iopadmap$outFlag[5] Y=$abc$17168$new_n198
.subckt NOT A=$iopadmap$FIB[2] Y=$abc$17168$new_n199
.subckt NOT A=$iopadmap$FIB[0] Y=$abc$17168$new_n200
.subckt NOR A=$abc$17168$new_n200 B=$iopadmap$FIB[1] Y=$abc$17168$new_n201
.subckt NAND A=$abc$17168$new_n201 B=$abc$17168$new_n199 Y=$abc$17168$new_n202
.subckt NOR A=$abc$17168$new_n202 B=$abc$17168$new_n198 Y=$abc$17168$new_n203
.subckt NOR A=$iopadmap$FIB[0] B=$iopadmap$FIB[1] Y=$abc$17168$new_n204
.subckt NAND A=$abc$17168$new_n204 B=$abc$17168$new_n199 Y=$abc$17168$new_n205
.subckt NOR A=$abc$17168$new_n205 B=$iopadmap$outFlag[4] Y=$abc$17168$new_n206
.subckt NOR A=$abc$17168$new_n206 B=$abc$17168$new_n203 Y=$abc$17168$new_n207
.subckt NAND A=$iopadmap$FIB[1] B=$abc$17168$new_n199 Y=$abc$17168$new_n208
.subckt NAND A=$iopadmap$outFlag[4] B=$iopadmap$FIB[0] Y=$abc$17168$new_n209
.subckt NAND A=$abc$17168$new_n209 B=$abc$17168$new_n198 Y=$abc$17168$new_n210
.subckt NOR A=$abc$17168$new_n210 B=$abc$17168$new_n208 Y=$abc$17168$new_n211
.subckt NOT A=$iopadmap$FIB[1] Y=$abc$17168$new_n212
.subckt NAND A=$iopadmap$FIB[0] B=$abc$17168$new_n212 Y=$abc$17168$new_n213
.subckt NOR A=$abc$17168$new_n213 B=$abc$17168$new_n199 Y=$abc$17168$new_n214
.subckt NAND A=$abc$17168$new_n214 B=$iopadmap$outFlag[4] Y=$abc$17168$new_n215
.subckt NAND A=$abc$17168$new_n200 B=$abc$17168$new_n212 Y=$abc$17168$new_n216
.subckt NOR A=$abc$17168$new_n216 B=$abc$17168$new_n199 Y=$abc$17168$new_n217
.subckt NOR A=$abc$17168$new_n198 B=$iopadmap$outFlag[4] Y=$abc$17168$new_n218
.subckt NAND A=$abc$17168$new_n218 B=$abc$17168$new_n217 Y=$abc$17168$new_n219
.subckt NAND A=$abc$17168$new_n219 B=$abc$17168$new_n215 Y=$abc$17168$new_n220
.subckt NOR A=$abc$17168$new_n220 B=$abc$17168$new_n211 Y=$abc$17168$new_n221
.subckt NAND A=$abc$17168$new_n221 B=$abc$17168$new_n207 Y=$abc$17168$new_n222
.subckt NAND A=$abc$17168$new_n222 B=$abc$17168$new_n71 Y=$abc$17168$new_n223
.subckt NAND A=$abc$17168$new_n223 B=$abc$17168$new_n184 Y=$abc$17168$new_n224
.subckt NAND A=$abc$17168$new_n224 B=$abc$17168$new_n186 Y=$abc$17168$new_n225
.subckt NOR A=$abc$17168$new_n83 B=$abc$17168$new_n119 Y=$abc$17168$new_n226
.subckt NOR A=$abc$17168$new_n226 B=$abc$17168$new_n77 Y=$abc$17168$new_n227
.subckt NOR A=$abc$17168$new_n227 B=$abc$17168$new_n138 Y=$abc$17168$new_n228
.subckt NOR A=$abc$17168$new_n228 B=$abc$17168$new_n96 Y=$abc$17168$new_n229
.subckt NOR A=$abc$17168$new_n163 B=$abc$17168$new_n85 Y=$abc$17168$new_n230
.subckt NOT A=$abc$17168$new_n230 Y=$abc$17168$new_n231
.subckt NAND A=$abc$17168$new_n231 B=$abc$17168$new_n159 Y=$abc$17168$new_n232
.subckt NOR A=$abc$17168$new_n232 B=$abc$17168$new_n229 Y=$abc$17168$new_n233
.subckt NAND A=$abc$17168$new_n233 B=$abc$17168$new_n225 Y=$iopadmap$selPC1_PC
.subckt NOR A=$abc$17168$new_n229 B=$abc$17168$new_n230 Y=$abc$17168$new_n235
.subckt NAND A=$iopadmap$FIB[1] B=$iopadmap$FIB[2] Y=$abc$17168$new_n236
.subckt NAND A=$abc$17168$new_n236 B=$abc$17168$new_n71 Y=$abc$17168$new_n237
.subckt NAND A=$abc$17168$new_n237 B=$abc$17168$new_n184 Y=$abc$17168$new_n238
.subckt NAND A=$abc$17168$new_n238 B=$abc$17168$new_n186 Y=$abc$17168$new_n239
.subckt NOR A=$abc$17168$new_n152 B=$abc$17168$new_n71 Y=$abc$17168$new_n240
.subckt NAND A=$abc$17168$new_n97 B=$abc$17168$new_n240 Y=$abc$17168$new_n241
.subckt NAND A=$abc$17168$new_n241 B=$abc$17168$new_n239 Y=$abc$17168$new_n242
.subckt NOR A=$abc$17168$new_n159 B=$abc$17168$new_n103 Y=$abc$17168$new_n243
.subckt NOR A=$abc$17168$new_n243 B=$abc$17168$new_n242 Y=$abc$17168$new_n244
.subckt NAND A=$abc$17168$new_n244 B=$abc$17168$new_n235 Y=$iopadmap$ldPC
.subckt NOT A=$abc$17168$new_n167 Y=$abc$17168$new_n246
.subckt NOR A=$abc$17168$new_n96 B=$abc$17168$new_n162 Y=$abc$17168$new_n247
.subckt NAND A=$abc$17168$new_n247 B=$iopadmap$doneMDU Y=$abc$17168$new_n248
.subckt NAND A=$abc$17168$new_n248 B=$abc$17168$new_n246 Y=$iopadmap$ldMDU2
.subckt NOR A=$abc$17168$new_n96 B=$abc$17168$new_n166 Y=$abc$17168$new_n250
.subckt NAND A=$abc$17168$new_n250 B=$iopadmap$doneMDU Y=$abc$17168$new_n251
.subckt NAND A=$abc$17168$new_n251 B=$abc$17168$new_n195 Y=$iopadmap$ldMDU1
.subckt NOT A=$abc$17168$new_n250 Y=$abc$17168$new_n253
.subckt NAND A=$abc$17168$new_n253 B=$abc$17168$new_n246 Y=$iopadmap$arithDIV
.subckt NOT A=$abc$17168$new_n247 Y=$abc$17168$new_n255
.subckt NAND A=$abc$17168$new_n255 B=$abc$17168$new_n195 Y=$iopadmap$arithMUL
.subckt NOT A=$iopadmap$opcode[1] Y=$abc$17168$new_n257
.subckt NOR A=$abc$17168$new_n177 B=$abc$17168$new_n257 Y=$iopadmap$writeIO
.subckt NOR A=$abc$17168$new_n149 B=$abc$17168$new_n257 Y=$iopadmap$readIO
.subckt NOR A=$abc$17168$new_n177 B=$iopadmap$opcode[1] Y=$iopadmap$writeMEM
.subckt NAND A=$abc$17168$new_n169 B=$iopadmap$opcode[1] Y=$abc$17168$new_n261
.subckt NOR A=$abc$17168$new_n261 B=$abc$17168$new_n136 Y=$abc$17168$new_n262
.subckt NOT A=$abc$17168$new_n118 Y=$abc$17168$new_n263
.subckt NAND A=$abc$17168$new_n140 B=$abc$17168$new_n263 Y=$abc$17168$new_n264
.subckt NOR A=$abc$17168$new_n264 B=$abc$17168$new_n262 Y=$abc$17168$new_n265
.subckt NOR A=$abc$17168$new_n265 B=$abc$17168$new_n96 Y=$iopadmap$selimm_ASU
.subckt NOR A=$abc$17168$new_n129 B=$abc$17168$new_n116 Y=$abc$17168$new_n267
.subckt NOR A=$abc$17168$new_n267 B=$abc$17168$new_n84 Y=$abc$17168$new_n268
.subckt NAND A=$abc$17168$new_n169 B=$abc$17168$new_n257 Y=$abc$17168$new_n269
.subckt NAND A=$abc$17168$new_n125 B=$abc$17168$new_n269 Y=$abc$17168$new_n270
.subckt NOR A=$abc$17168$new_n116 B=$abc$17168$new_n82 Y=$abc$17168$new_n271
.subckt NOR A=$abc$17168$new_n271 B=$abc$17168$new_n96 Y=$abc$17168$new_n272
.subckt NAND A=$abc$17168$new_n272 B=$abc$17168$new_n270 Y=$abc$17168$new_n273
.subckt NOR A=$abc$17168$new_n273 B=$abc$17168$new_n268 Y=$iopadmap$selp2_ASU
.subckt NOT A=$abc$17168$new_n186 Y=$abc$17168$new_n275
.subckt NOR A=$abc$17168$new_n275 B=$abc$17168$new_n269 Y=$iopadmap$selrd_2_TRF
.subckt NOT A=$iopadmap$outFlag[4] Y=$abc$17168$new_n277
.subckt NOR A=$abc$17168$new_n205 B=$abc$17168$new_n277 Y=$abc$17168$new_n278
.subckt NAND A=$abc$17168$new_n201 B=$iopadmap$FIB[2] Y=$abc$17168$new_n279
.subckt NOR A=$abc$17168$new_n279 B=$iopadmap$outFlag[4] Y=$abc$17168$new_n280
.subckt NAND A=$abc$17168$new_n204 B=$iopadmap$FIB[2] Y=$abc$17168$new_n281
.subckt NOR A=$abc$17168$new_n218 B=$abc$17168$new_n281 Y=$abc$17168$new_n282
.subckt NOR A=$abc$17168$new_n282 B=$abc$17168$new_n280 Y=$abc$17168$new_n283
.subckt NOT A=$abc$17168$new_n210 Y=$abc$17168$new_n284
.subckt NOR A=$abc$17168$new_n284 B=$abc$17168$new_n208 Y=$abc$17168$new_n285
.subckt NOR A=$abc$17168$new_n202 B=$iopadmap$outFlag[5] Y=$abc$17168$new_n286
.subckt NOR A=$abc$17168$new_n286 B=$abc$17168$new_n285 Y=$abc$17168$new_n287
.subckt NAND A=$abc$17168$new_n287 B=$abc$17168$new_n283 Y=$abc$17168$new_n288
.subckt NOR A=$abc$17168$new_n288 B=$abc$17168$new_n278 Y=$abc$17168$new_n289
.subckt NOR A=$abc$17168$new_n289 B=$abc$17168$new_n175 Y=$abc$17168$new_n290
.subckt NAND A=$abc$17168$new_n290 B=$abc$17168$new_n186 Y=$abc$17168$new_n291
.subckt NAND A=$abc$17168$new_n129 B=$abc$17168$new_n72 Y=$abc$17168$new_n292
.subckt NAND A=$abc$17168$new_n292 B=$abc$17168$new_n122 Y=$abc$17168$new_n293
.subckt NOR A=$abc$17168$new_n293 B=$abc$17168$new_n138 Y=$abc$17168$new_n294
.subckt NAND A=$abc$17168$new_n125 B=$iopadmap$opcode[1] Y=$abc$17168$new_n295
.subckt NOR A=$abc$17168$new_n295 B=$abc$17168$new_n184 Y=$abc$17168$new_n296
.subckt NOR A=$abc$17168$new_n296 B=$abc$17168$new_n176 Y=$abc$17168$new_n297
.subckt NAND A=$abc$17168$new_n297 B=$abc$17168$new_n294 Y=$abc$17168$new_n298
.subckt NAND A=$abc$17168$new_n298 B=$abc$17168$new_n97 Y=$abc$17168$new_n299
.subckt NAND A=$abc$17168$new_n299 B=$abc$17168$new_n291 Y=$iopadmap$selrd_1_TRF
.subckt NAND A=$abc$17168$new_n97 B=$iopadmap$opcode[0] Y=$abc$17168$new_n301
.subckt NOR A=$abc$17168$new_n301 B=$abc$17168$new_n128 Y=$iopadmap$twosComp
.subckt NOT A=$iopadmap$opcode[0] Y=$abc$17168$new_n303
.subckt NAND A=$abc$17168$new_n97 B=$abc$17168$new_n303 Y=$abc$17168$new_n304
.subckt NOR A=$abc$17168$new_n304 B=$abc$17168$new_n128 Y=$iopadmap$onesComp
.subckt NOT A=$abc$17168$new_n155 Y=$iopadmap$selPC1_TRF
.subckt NOT A=$abc$17168$new_n149 Y=$iopadmap$seldatabus_TRF
.subckt NOT A=$abc$17168$new_n133 Y=$abc$17168$new_n308
.subckt NOR A=$abc$17168$new_n138 B=$abc$17168$new_n308 Y=$abc$17168$new_n309
.subckt NOR A=$abc$17168$new_n309 B=$abc$17168$new_n96 Y=$iopadmap$selSHU_TRF
.subckt NOR A=$abc$17168$new_n127 B=$abc$17168$new_n136 Y=$abc$17168$new_n311
.subckt NOR A=$abc$17168$new_n130 B=$abc$17168$new_n81 Y=$abc$17168$new_n312
.subckt NOR A=$abc$17168$new_n129 B=$iopadmap$opcode[4] Y=$abc$17168$new_n313
.subckt NOR A=$abc$17168$new_n313 B=$abc$17168$new_n312 Y=$abc$17168$new_n314
.subckt NAND A=$abc$17168$new_n117 B=$abc$17168$new_n97 Y=$abc$17168$new_n315
.subckt NOR A=$abc$17168$new_n315 B=$abc$17168$new_n161 Y=$abc$17168$new_n316
.subckt NAND A=$abc$17168$new_n316 B=$abc$17168$new_n314 Y=$abc$17168$new_n317
.subckt NOR A=$abc$17168$new_n317 B=$abc$17168$new_n311 Y=$iopadmap$selLLU_TRF
.subckt NOT A=$abc$17168$new_n124 Y=$abc$17168$new_n319
.subckt NOR A=$abc$17168$new_n319 B=$abc$17168$new_n96 Y=$iopadmap$selASU_TRF
.subckt NOR A=$abc$17168$new_n143 B=$abc$17168$new_n96 Y=$iopadmap$selIMM_TRF
.subckt NOT A=$abc$17168$new_n78 Y=$abc$17168$new_n322
.subckt NAND A=$abc$17168$new_n214 B=$abc$17168$new_n277 Y=$abc$17168$new_n323
.subckt NAND A=$iopadmap$outFlag[5] B=$abc$17168$new_n277 Y=$abc$17168$new_n324
.subckt NAND A=$abc$17168$new_n324 B=$abc$17168$new_n217 Y=$abc$17168$new_n325
.subckt NAND A=$abc$17168$new_n325 B=$abc$17168$new_n323 Y=$abc$17168$new_n326
.subckt NOR A=$abc$17168$new_n326 B=$abc$17168$new_n285 Y=$abc$17168$new_n327
.subckt NOR A=$abc$17168$new_n286 B=$abc$17168$new_n278 Y=$abc$17168$new_n328
.subckt NAND A=$abc$17168$new_n328 B=$abc$17168$new_n327 Y=$abc$17168$new_n329
.subckt NAND A=$abc$17168$new_n329 B=$abc$17168$new_n174 Y=$abc$17168$new_n330
.subckt NOT A=$abc$17168$new_n295 Y=$abc$17168$new_n331
.subckt NAND A=$abc$17168$new_n331 B=$abc$17168$new_n97 Y=$abc$17168$new_n332
.subckt NOR A=$abc$17168$new_n332 B=$abc$17168$new_n330 Y=$abc$17168$new_n333
.subckt NOR A=$abc$17168$new_n333 B=$abc$17168$new_n153 Y=$abc$17168$new_n334
.subckt NOR A=$abc$17168$new_n334 B=$abc$17168$new_n322 Y=$iopadmap$selPCadd_PC
.subckt NOR A=$abc$17168$new_n291 B=$iopadmap$opcode[1] Y=$iopadmap$selp1_PC
.subckt NOT A=$abc$17168$new_n138 Y=$abc$17168$new_n337
.subckt NOR A=$abc$17168$new_n337 B=$abc$17168$new_n96 Y=$iopadmap$selshim_SHU
.subckt NOR A=$abc$17168$new_n133 B=$abc$17168$new_n96 Y=$iopadmap$selp2_SHU
.subckt NOT A=$abc$17168$new_n153 Y=$abc$17168$new_n340
.subckt NOT A=$abc$17168$new_n127 Y=$abc$17168$new_n341
.subckt NOR A=$abc$17168$new_n341 B=$abc$17168$new_n340 Y=$iopadmap$SE6bits
.subckt NOR A=$abc$17168$new_n341 B=$abc$17168$new_n152 Y=$abc$17168$new_n343
.subckt NOR A=$abc$17168$new_n343 B=$abc$17168$new_n334 Y=$iopadmap$selp1_PCP
.subckt NOR A=$abc$17168$new_n96 B=$abc$17168$new_n78 Y=$iopadmap$ldADR
.subckt NAND A=$abc$17168$new_n125 B=$abc$17168$new_n169 Y=$abc$17168$new_n346
.subckt NOR A=$abc$17168$new_n346 B=$abc$17168$new_n96 Y=$iopadmap$enFlag
.subckt NOR A=$abc$17168$new_n337 B=$abc$17168$new_n257 Y=$abc$17168$new_n348
.subckt NOR A=$abc$17168$new_n348 B=$abc$17168$new_n132 Y=$abc$17168$new_n349
.subckt NOR A=$abc$17168$new_n349 B=$abc$17168$new_n96 Y=$iopadmap$arithSH
.subckt NOR A=$abc$17168$new_n337 B=$iopadmap$opcode[1] Y=$abc$17168$new_n351
.subckt NOR A=$abc$17168$new_n351 B=$abc$17168$new_n131 Y=$abc$17168$new_n352
.subckt NOR A=$abc$17168$new_n352 B=$abc$17168$new_n96 Y=$iopadmap$logicSH
.subckt NOR A=$abc$17168$new_n142 B=$abc$17168$new_n96 Y=$iopadmap$logicAND
.subckt NAND A=$abc$17168$new_n129 B=$abc$17168$new_n165 Y=$abc$17168$new_n355
.subckt NOR A=$abc$17168$new_n355 B=$abc$17168$new_n96 Y=$iopadmap$p1lowbits
.subckt NOR A=$abc$17168$new_n275 B=$abc$17168$new_n261 Y=$iopadmap$SE5bits
.subckt NOR A=$abc$17168$new_n76 B=$abc$17168$new_n165 Y=$abc$17168$new_n358
.subckt NAND A=$abc$17168$new_n292 B=$abc$17168$new_n97 Y=$abc$17168$new_n359
.subckt NOR A=$abc$17168$new_n359 B=$abc$17168$new_n358 Y=$abc$17168$new_n360
.subckt NAND A=$abc$17168$new_n360 B=$abc$17168$new_n227 Y=$abc$17168$new_n361
.subckt NOR A=$abc$17168$new_n361 B=$abc$17168$new_n178 Y=$iopadmap$SE8bits
.subckt NOT A=$abc$17168$new_n141 Y=$abc$17168$new_n363
.subckt NOR A=$abc$17168$new_n363 B=$abc$17168$new_n96 Y=$iopadmap$USE8bits
.subckt NOR A=$abc$17168$new_n76 B=$iopadmap$opcode[5] Y=$abc$17168$new_n365
.subckt NOR A=$abc$17168$new_n117 B=$abc$17168$new_n72 Y=$abc$17168$new_n366
.subckt NOT A=$abc$17168$new_n366 Y=$abc$17168$new_n367
.subckt NAND A=$abc$17168$new_n367 B=$abc$17168$new_n97 Y=$abc$17168$new_n368
.subckt NOR A=$abc$17168$new_n368 B=$abc$17168$new_n365 Y=$abc$17168$new_n369
.subckt NOT A=$abc$17168$new_n227 Y=$abc$17168$new_n370
.subckt NOR A=$abc$17168$new_n370 B=$abc$17168$new_n308 Y=$abc$17168$new_n371
.subckt NAND A=$abc$17168$new_n371 B=$abc$17168$new_n369 Y=$abc$17168$new_n372
.subckt NOR A=$abc$17168$new_n372 B=$abc$17168$new_n144 Y=$iopadmap$arithSUB
.subckt NOR A=$abc$17168$new_n367 B=$abc$17168$new_n96 Y=$iopadmap$arithADD
.subckt NAND A=$abc$17168$new_n97 B=$iopadmap$readyMDU Y=$abc$17168$new_n375
.subckt NOR A=$abc$17168$new_n375 B=$abc$17168$new_n85 Y=$iopadmap$startMDU
.subckt DFF_PP0 C=$iopadmap$clk D=nstate[0] Q=pstate[0] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=nstate[1] Q=pstate[1] R=$iopadmap$rst
.latch $procmux$547.Y[0] nstate[0] al $abc$12572$auto$rtlil.cc:2465:ReduceOr$4245 2
.latch $procmux$547.Y[1] nstate[1] al $abc$12572$auto$rtlil.cc:2465:ReduceOr$4245 2
.subckt BUF_X1 A=FIB[0] Z=$iopadmap$FIB[0]
.subckt BUF_X1 A=FIB[1] Z=$iopadmap$FIB[1]
.subckt BUF_X1 A=FIB[2] Z=$iopadmap$FIB[2]
.subckt BUF_X1 A=FIB[3] Z=$iopadmap$FIB[3]
.subckt BUF_X1 A=FIB[4] Z=$iopadmap$FIB[4]
.subckt BUF_X1 A=$iopadmap$SE5bits Z=SE5bits
.subckt BUF_X1 A=$iopadmap$SE6bits Z=SE6bits
.subckt BUF_X1 A=$iopadmap$SE8bits Z=SE8bits
.subckt BUF_X1 A=$iopadmap$USE8bits Z=USE8bits
.subckt BUF_X1 A=$iopadmap$arithADD Z=arithADD
.subckt BUF_X1 A=$iopadmap$arithDIV Z=arithDIV
.subckt BUF_X1 A=$iopadmap$arithMUL Z=arithMUL
.subckt BUF_X1 A=$iopadmap$arithSH Z=arithSH
.subckt BUF_X1 A=$iopadmap$arithSUB Z=arithSUB
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=doneMDU Z=$iopadmap$doneMDU
.subckt BUF_X1 A=$iopadmap$enFlag Z=enFlag
.subckt BUF_X1 A=$iopadmap$ldADR Z=ldADR
.subckt BUF_X1 A=$iopadmap$ldIR Z=ldIR
.subckt BUF_X1 A=$iopadmap$ldMDU1 Z=ldMDU1
.subckt BUF_X1 A=$iopadmap$ldMDU2 Z=ldMDU2
.subckt BUF_X1 A=$iopadmap$ldPC Z=ldPC
.subckt BUF_X1 A=$iopadmap$logicAND Z=logicAND
.subckt BUF_X1 A=$iopadmap$logicSH Z=logicSH
.subckt BUF_X1 A=$iopadmap$onesComp Z=onesComp
.subckt BUF_X1 A=opcode[0] Z=$iopadmap$opcode[0]
.subckt BUF_X1 A=opcode[1] Z=$iopadmap$opcode[1]
.subckt BUF_X1 A=opcode[2] Z=$iopadmap$opcode[2]
.subckt BUF_X1 A=opcode[3] Z=$iopadmap$opcode[3]
.subckt BUF_X1 A=opcode[4] Z=$iopadmap$opcode[4]
.subckt BUF_X1 A=opcode[5] Z=$iopadmap$opcode[5]
.subckt BUF_X1 A=opcode[6] Z=$iopadmap$opcode[6]
.subckt BUF_X1 A=opcode[7] Z=$iopadmap$opcode[7]
.subckt BUF_X1 A=outFlag[0] Z=$iopadmap$outFlag[0]
.subckt BUF_X1 A=outFlag[1] Z=$iopadmap$outFlag[1]
.subckt BUF_X1 A=outFlag[2] Z=$iopadmap$outFlag[2]
.subckt BUF_X1 A=outFlag[3] Z=$iopadmap$outFlag[3]
.subckt BUF_X1 A=outFlag[4] Z=$iopadmap$outFlag[4]
.subckt BUF_X1 A=outFlag[5] Z=$iopadmap$outFlag[5]
.subckt BUF_X1 A=outFlag[6] Z=$iopadmap$outFlag[6]
.subckt BUF_X1 A=outFlag[7] Z=$iopadmap$outFlag[7]
.subckt BUF_X1 A=$iopadmap$p1lowbits Z=p1lowbits
.subckt BUF_X1 A=$iopadmap$readIO Z=readIO
.subckt BUF_X1 A=$iopadmap$readMEM Z=readMEM
.subckt BUF_X1 A=readyMDU Z=$iopadmap$readyMDU
.subckt BUF_X1 A=readyMEM Z=$iopadmap$readyMEM
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.subckt BUF_X1 A=$iopadmap$selADR_MEM Z=selADR_MEM
.subckt BUF_X1 A=$iopadmap$selASU_TRF Z=selASU_TRF
.subckt BUF_X1 A=$iopadmap$selIMM_TRF Z=selIMM_TRF
.subckt BUF_X1 A=$iopadmap$selLLU_TRF Z=selLLU_TRF
.subckt BUF_X1 A=$iopadmap$selMDU1_TRF Z=selMDU1_TRF
.subckt BUF_X1 A=$iopadmap$selMDU2_TRF Z=selMDU2_TRF
.subckt BUF_X1 A=$iopadmap$selPC1_PC Z=selPC1_PC
.subckt BUF_X1 A=$iopadmap$selPC1_TRF Z=selPC1_TRF
.subckt BUF_X1 A=$iopadmap$selPC_MEM Z=selPC_MEM
.subckt BUF_X1 A=$iopadmap$selPCadd_PC Z=selPCadd_PC
.subckt BUF_X1 A=$iopadmap$selSHU_TRF Z=selSHU_TRF
.subckt BUF_X1 A=$iopadmap$seldatabus_TRF Z=seldatabus_TRF
.subckt BUF_X1 A=$iopadmap$selimm_ASU Z=selimm_ASU
.subckt BUF_X1 A=$iopadmap$selimm_PCP Z=selimm_PCP
.subckt BUF_X1 A=$iopadmap$selp1_PC Z=selp1_PC
.subckt BUF_X1 A=$iopadmap$selp1_PCP Z=selp1_PCP
.subckt BUF_X1 A=$iopadmap$selp2_ASU Z=selp2_ASU
.subckt BUF_X1 A=$iopadmap$selp2_SHU Z=selp2_SHU
.subckt BUF_X1 A=$iopadmap$selrd0_TRF Z=selrd0_TRF
.subckt BUF_X1 A=$iopadmap$selrd1_TRF Z=selrd1_TRF
.subckt BUF_X1 A=$iopadmap$selrd_1_TRF Z=selrd_1_TRF
.subckt BUF_X1 A=$iopadmap$selrd_2_TRF Z=selrd_2_TRF
.subckt BUF_X1 A=$iopadmap$selrs1_TRF Z=selrs1_TRF
.subckt BUF_X1 A=$iopadmap$selrs2_TRF Z=selrs2_TRF
.subckt BUF_X1 A=$iopadmap$selshim_SHU Z=selshim_SHU
.subckt BUF_X1 A=$iopadmap$startMDU Z=startMDU
.subckt BUF_X1 A=$iopadmap$twosComp Z=twosComp
.subckt BUF_X1 A=$iopadmap$writeIO Z=writeIO
.subckt BUF_X1 A=$iopadmap$writeMEM Z=writeMEM
.subckt BUF_X1 A=$iopadmap$writeTRF Z=writeTRF
.names $iopadmap$ldIR $iopadmap$selPC_MEM
1 1
.names $iopadmap$SE6bits $iopadmap$selimm_PCP
1 1
.names $iopadmap$selMDU2_TRF $iopadmap$selrd1_TRF
1 1
.end

.model DFF_E
.inputs clk rst en in
.outputs out
.names $false
.names $true
1
.names $undef
.subckt NOR A=$iopadmap$en B=$iopadmap$out Y=$abc$17475$new_n5
.subckt NOT A=$iopadmap$en Y=$abc$17475$new_n6
.subckt NOR A=$abc$17475$new_n6 B=$iopadmap$in Y=$abc$17475$new_n7
.subckt NOR A=$abc$17475$new_n7 B=$abc$17475$new_n5 Y=$abc$17475$auto$rtlil.cc:2669:MuxGate$14670
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$17475$auto$rtlil.cc:2669:MuxGate$14670 Q=$iopadmap$out R=$iopadmap$rst
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=en Z=$iopadmap$en
.subckt BUF_X1 A=in Z=$iopadmap$in
.subckt BUF_X1 A=$iopadmap$out Z=out
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.end

.model Datapath
.inputs clk rst selIMM_TRF selMDU1_TRF selMDU2_TRF selASU_TRF selLLU_TRF selSHU_TRF seldatabus_TRF selPC1_TRF selrs1_TRF selrd_1_TRF selrs2_TRF selrd_2_TRF selrd0_TRF selrd1_TRF writeTRF selp2_ASU selimm_ASU arithMUL arithDIV ldMDU1 ldMDU2 startMDU logicAND onesComp twosComp SE5bits SE6bits USE8bits SE8bits p1lowbits selp1_PCP selimm_PCP selp2_SHU selshim_SHU selp1_PC selPCadd_PC selPC1_PC selADR_MEM selPC_MEM ldIR ldADR ldPC logicSH arithSH dataBusIn[0] dataBusIn[1] dataBusIn[2] dataBusIn[3] dataBusIn[4] dataBusIn[5] dataBusIn[6] dataBusIn[7] dataBusIn[8] dataBusIn[9] dataBusIn[10] dataBusIn[11] dataBusIn[12] dataBusIn[13] dataBusIn[14] dataBusIn[15] enFlag arithADD arithSUB
.outputs readyMDU doneMDU lt gt eq addrBus[0] addrBus[1] addrBus[2] addrBus[3] addrBus[4] addrBus[5] addrBus[6] addrBus[7] addrBus[8] addrBus[9] addrBus[10] addrBus[11] addrBus[12] addrBus[13] addrBus[14] addrBus[15] dataBusOut[0] dataBusOut[1] dataBusOut[2] dataBusOut[3] dataBusOut[4] dataBusOut[5] dataBusOut[6] dataBusOut[7] dataBusOut[8] dataBusOut[9] dataBusOut[10] dataBusOut[11] dataBusOut[12] dataBusOut[13] dataBusOut[14] dataBusOut[15] outFlag[0] outFlag[1] outFlag[2] outFlag[3] outFlag[4] outFlag[5] outFlag[6] outFlag[7] instr[0] instr[1] instr[2] instr[3] instr[4] instr[5] instr[6] instr[7] instr[8] instr[9] instr[10] instr[11] instr[12] instr[13] instr[14] instr[15]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$instr[0] Y=rd1_TRF[0]
.subckt NOT A=$iopadmap$instr[1] Y=$abc$17480$new_n10
.subckt NOR A=$abc$17480$new_n10 B=rd1_TRF[0] Y=$abc$17480$new_n11
.subckt NOR A=$iopadmap$instr[1] B=$iopadmap$instr[0] Y=$abc$17480$new_n12
.subckt NOR A=$abc$17480$new_n12 B=$abc$17480$new_n11 Y=rd1_TRF[1]
.subckt NOT A=$iopadmap$instr[2] Y=$abc$17480$new_n14
.subckt NAND A=$iopadmap$instr[1] B=$iopadmap$instr[0] Y=$abc$17480$new_n15
.subckt NOR A=$abc$17480$new_n15 B=$abc$17480$new_n14 Y=$abc$17480$new_n16
.subckt NOR A=$abc$17480$new_n11 B=$iopadmap$instr[2] Y=$abc$17480$new_n17
.subckt NOR A=$abc$17480$new_n17 B=$abc$17480$new_n16 Y=rd1_TRF[2]
.subckt NAND A=$abc$17480$new_n11 B=$iopadmap$instr[2] Y=$abc$17480$new_n19
.subckt NAND A=$abc$17480$new_n19 B=$iopadmap$instr[3] Y=$abc$17480$new_n20
.subckt NOT A=$iopadmap$instr[3] Y=$abc$17480$new_n21
.subckt NAND A=$abc$17480$new_n16 B=$abc$17480$new_n21 Y=$abc$17480$new_n22
.subckt NAND A=$abc$17480$new_n22 B=$abc$17480$new_n20 Y=rd1_TRF[3]
.subckt BUF_X1 A=SE5bits Z=$iopadmap$SE5bits
.subckt BUF_X1 A=SE6bits Z=$iopadmap$SE6bits
.subckt BUF_X1 A=SE8bits Z=$iopadmap$SE8bits
.subckt BUF_X1 A=USE8bits Z=$iopadmap$USE8bits
.subckt BUF_X1 A=$iopadmap$addrBus[0] Z=addrBus[0]
.subckt BUF_X1 A=$iopadmap$addrBus[1] Z=addrBus[1]
.subckt BUF_X1 A=$iopadmap$addrBus[10] Z=addrBus[10]
.subckt BUF_X1 A=$iopadmap$addrBus[11] Z=addrBus[11]
.subckt BUF_X1 A=$iopadmap$addrBus[12] Z=addrBus[12]
.subckt BUF_X1 A=$iopadmap$addrBus[13] Z=addrBus[13]
.subckt BUF_X1 A=$iopadmap$addrBus[14] Z=addrBus[14]
.subckt BUF_X1 A=$iopadmap$addrBus[15] Z=addrBus[15]
.subckt BUF_X1 A=$iopadmap$addrBus[2] Z=addrBus[2]
.subckt BUF_X1 A=$iopadmap$addrBus[3] Z=addrBus[3]
.subckt BUF_X1 A=$iopadmap$addrBus[4] Z=addrBus[4]
.subckt BUF_X1 A=$iopadmap$addrBus[5] Z=addrBus[5]
.subckt BUF_X1 A=$iopadmap$addrBus[6] Z=addrBus[6]
.subckt BUF_X1 A=$iopadmap$addrBus[7] Z=addrBus[7]
.subckt BUF_X1 A=$iopadmap$addrBus[8] Z=addrBus[8]
.subckt BUF_X1 A=$iopadmap$addrBus[9] Z=addrBus[9]
.subckt BUF_X1 A=arithADD Z=$iopadmap$arithADD
.subckt BUF_X1 A=arithDIV Z=$iopadmap$arithDIV
.subckt BUF_X1 A=arithMUL Z=$iopadmap$arithMUL
.subckt BUF_X1 A=arithSH Z=$iopadmap$arithSH
.subckt BUF_X1 A=arithSUB Z=$iopadmap$arithSUB
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=dataBusIn[0] Z=$iopadmap$dataBusIn[0]
.subckt BUF_X1 A=dataBusIn[1] Z=$iopadmap$dataBusIn[1]
.subckt BUF_X1 A=dataBusIn[10] Z=$iopadmap$dataBusIn[10]
.subckt BUF_X1 A=dataBusIn[11] Z=$iopadmap$dataBusIn[11]
.subckt BUF_X1 A=dataBusIn[12] Z=$iopadmap$dataBusIn[12]
.subckt BUF_X1 A=dataBusIn[13] Z=$iopadmap$dataBusIn[13]
.subckt BUF_X1 A=dataBusIn[14] Z=$iopadmap$dataBusIn[14]
.subckt BUF_X1 A=dataBusIn[15] Z=$iopadmap$dataBusIn[15]
.subckt BUF_X1 A=dataBusIn[2] Z=$iopadmap$dataBusIn[2]
.subckt BUF_X1 A=dataBusIn[3] Z=$iopadmap$dataBusIn[3]
.subckt BUF_X1 A=dataBusIn[4] Z=$iopadmap$dataBusIn[4]
.subckt BUF_X1 A=dataBusIn[5] Z=$iopadmap$dataBusIn[5]
.subckt BUF_X1 A=dataBusIn[6] Z=$iopadmap$dataBusIn[6]
.subckt BUF_X1 A=dataBusIn[7] Z=$iopadmap$dataBusIn[7]
.subckt BUF_X1 A=dataBusIn[8] Z=$iopadmap$dataBusIn[8]
.subckt BUF_X1 A=dataBusIn[9] Z=$iopadmap$dataBusIn[9]
.subckt BUF_X1 A=$iopadmap$dataBusOut[0] Z=dataBusOut[0]
.subckt BUF_X1 A=$iopadmap$dataBusOut[1] Z=dataBusOut[1]
.subckt BUF_X1 A=$iopadmap$dataBusOut[10] Z=dataBusOut[10]
.subckt BUF_X1 A=$iopadmap$dataBusOut[11] Z=dataBusOut[11]
.subckt BUF_X1 A=$iopadmap$dataBusOut[12] Z=dataBusOut[12]
.subckt BUF_X1 A=$iopadmap$dataBusOut[13] Z=dataBusOut[13]
.subckt BUF_X1 A=$iopadmap$dataBusOut[14] Z=dataBusOut[14]
.subckt BUF_X1 A=$iopadmap$dataBusOut[15] Z=dataBusOut[15]
.subckt BUF_X1 A=$iopadmap$dataBusOut[2] Z=dataBusOut[2]
.subckt BUF_X1 A=$iopadmap$dataBusOut[3] Z=dataBusOut[3]
.subckt BUF_X1 A=$iopadmap$dataBusOut[4] Z=dataBusOut[4]
.subckt BUF_X1 A=$iopadmap$dataBusOut[5] Z=dataBusOut[5]
.subckt BUF_X1 A=$iopadmap$dataBusOut[6] Z=dataBusOut[6]
.subckt BUF_X1 A=$iopadmap$dataBusOut[7] Z=dataBusOut[7]
.subckt BUF_X1 A=$iopadmap$dataBusOut[8] Z=dataBusOut[8]
.subckt BUF_X1 A=$iopadmap$dataBusOut[9] Z=dataBusOut[9]
.subckt BUF_X1 A=$iopadmap$doneMDU Z=doneMDU
.subckt BUF_X1 A=enFlag Z=$iopadmap$enFlag
.subckt BUF_X1 A=$iopadmap$eq Z=eq
.subckt BUF_X1 A=$iopadmap$gt Z=gt
.subckt BUF_X1 A=$iopadmap$instr[0] Z=instr[0]
.subckt BUF_X1 A=$iopadmap$instr[1] Z=instr[1]
.subckt BUF_X1 A=$iopadmap$instr[10] Z=instr[10]
.subckt BUF_X1 A=$iopadmap$instr[11] Z=instr[11]
.subckt BUF_X1 A=$iopadmap$instr[12] Z=instr[12]
.subckt BUF_X1 A=$iopadmap$instr[13] Z=instr[13]
.subckt BUF_X1 A=$iopadmap$instr[14] Z=instr[14]
.subckt BUF_X1 A=$iopadmap$instr[15] Z=instr[15]
.subckt BUF_X1 A=$iopadmap$instr[2] Z=instr[2]
.subckt BUF_X1 A=$iopadmap$instr[3] Z=instr[3]
.subckt BUF_X1 A=$iopadmap$instr[4] Z=instr[4]
.subckt BUF_X1 A=$iopadmap$instr[5] Z=instr[5]
.subckt BUF_X1 A=$iopadmap$instr[6] Z=instr[6]
.subckt BUF_X1 A=$iopadmap$instr[7] Z=instr[7]
.subckt BUF_X1 A=$iopadmap$instr[8] Z=instr[8]
.subckt BUF_X1 A=$iopadmap$instr[9] Z=instr[9]
.subckt BUF_X1 A=ldADR Z=$iopadmap$ldADR
.subckt BUF_X1 A=ldIR Z=$iopadmap$ldIR
.subckt BUF_X1 A=ldMDU1 Z=$iopadmap$ldMDU1
.subckt BUF_X1 A=ldMDU2 Z=$iopadmap$ldMDU2
.subckt BUF_X1 A=ldPC Z=$iopadmap$ldPC
.subckt BUF_X1 A=logicAND Z=$iopadmap$logicAND
.subckt BUF_X1 A=logicSH Z=$iopadmap$logicSH
.subckt BUF_X1 A=$iopadmap$lt Z=lt
.subckt BUF_X1 A=onesComp Z=$iopadmap$onesComp
.subckt BUF_X1 A=$iopadmap$outFlag[0] Z=outFlag[0]
.subckt BUF_X1 A=$iopadmap$outFlag[1] Z=outFlag[1]
.subckt BUF_X1 A=$iopadmap$outFlag[2] Z=outFlag[2]
.subckt BUF_X1 A=$iopadmap$outFlag[3] Z=outFlag[3]
.subckt BUF_X1 A=$iopadmap$outFlag[4] Z=outFlag[4]
.subckt BUF_X1 A=$iopadmap$outFlag[5] Z=outFlag[5]
.subckt BUF_X1 A=$iopadmap$outFlag[6] Z=outFlag[6]
.subckt BUF_X1 A=$iopadmap$outFlag[7] Z=outFlag[7]
.subckt BUF_X1 A=p1lowbits Z=$iopadmap$p1lowbits
.subckt BUF_X1 A=$iopadmap$readyMDU Z=readyMDU
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.subckt BUF_X1 A=selADR_MEM Z=$iopadmap$selADR_MEM
.subckt BUF_X1 A=selASU_TRF Z=$iopadmap$selASU_TRF
.subckt BUF_X1 A=selIMM_TRF Z=$iopadmap$selIMM_TRF
.subckt BUF_X1 A=selLLU_TRF Z=$iopadmap$selLLU_TRF
.subckt BUF_X1 A=selMDU1_TRF Z=$iopadmap$selMDU1_TRF
.subckt BUF_X1 A=selMDU2_TRF Z=$iopadmap$selMDU2_TRF
.subckt BUF_X1 A=selPC1_PC Z=$iopadmap$selPC1_PC
.subckt BUF_X1 A=selPC1_TRF Z=$iopadmap$selPC1_TRF
.subckt BUF_X1 A=selPC_MEM Z=$iopadmap$selPC_MEM
.subckt BUF_X1 A=selPCadd_PC Z=$iopadmap$selPCadd_PC
.subckt BUF_X1 A=selSHU_TRF Z=$iopadmap$selSHU_TRF
.subckt BUF_X1 A=seldatabus_TRF Z=$iopadmap$seldatabus_TRF
.subckt BUF_X1 A=selimm_ASU Z=$iopadmap$selimm_ASU
.subckt BUF_X1 A=selimm_PCP Z=$iopadmap$selimm_PCP
.subckt BUF_X1 A=selp1_PC Z=$iopadmap$selp1_PC
.subckt BUF_X1 A=selp1_PCP Z=$iopadmap$selp1_PCP
.subckt BUF_X1 A=selp2_ASU Z=$iopadmap$selp2_ASU
.subckt BUF_X1 A=selp2_SHU Z=$iopadmap$selp2_SHU
.subckt BUF_X1 A=selrd0_TRF Z=$iopadmap$selrd0_TRF
.subckt BUF_X1 A=selrd1_TRF Z=$iopadmap$selrd1_TRF
.subckt BUF_X1 A=selrd_1_TRF Z=$iopadmap$selrd_1_TRF
.subckt BUF_X1 A=selrd_2_TRF Z=$iopadmap$selrd_2_TRF
.subckt BUF_X1 A=selrs1_TRF Z=$iopadmap$selrs1_TRF
.subckt BUF_X1 A=selrs2_TRF Z=$iopadmap$selrs2_TRF
.subckt BUF_X1 A=selshim_SHU Z=$iopadmap$selshim_SHU
.subckt BUF_X1 A=startMDU Z=$iopadmap$startMDU
.subckt BUF_X1 A=twosComp Z=$iopadmap$twosComp
.subckt BUF_X1 A=writeTRF Z=$iopadmap$writeTRF
.subckt $paramod\REG\N?s32'00000000000000000000000000010000 clk=$iopadmap$clk inREG[0]=outMuxPCP[0] inREG[1]=outMuxPCP[1] inREG[2]=outMuxPCP[2] inREG[3]=outMuxPCP[3] inREG[4]=outMuxPCP[4] inREG[5]=outMuxPCP[5] inREG[6]=outMuxPCP[6] inREG[7]=outMuxPCP[7] inREG[8]=outMuxPCP[8] inREG[9]=outMuxPCP[9] inREG[10]=outMuxPCP[10] inREG[11]=outMuxPCP[11] inREG[12]=outMuxPCP[12] inREG[13]=outMuxPCP[13] inREG[14]=outMuxPCP[14] inREG[15]=outMuxPCP[15] ld=$iopadmap$ldADR outREG[0]=outADR[0] outREG[1]=outADR[1] outREG[2]=outADR[2] outREG[3]=outADR[3] outREG[4]=outADR[4] outREG[5]=outADR[5] outREG[6]=outADR[6] outREG[7]=outADR[7] outREG[8]=outADR[8] outREG[9]=outADR[9] outREG[10]=outADR[10] outREG[11]=outADR[11] outREG[12]=outADR[12] outREG[13]=outADR[13] outREG[14]=outADR[14] outREG[15]=outADR[15] rst=$iopadmap$rst
.subckt $paramod\REG\N?s32'00000000000000000000000000010000 clk=$iopadmap$clk inREG[0]=$iopadmap$dataBusIn[0] inREG[1]=$iopadmap$dataBusIn[1] inREG[2]=$iopadmap$dataBusIn[2] inREG[3]=$iopadmap$dataBusIn[3] inREG[4]=$iopadmap$dataBusIn[4] inREG[5]=$iopadmap$dataBusIn[5] inREG[6]=$iopadmap$dataBusIn[6] inREG[7]=$iopadmap$dataBusIn[7] inREG[8]=$iopadmap$dataBusIn[8] inREG[9]=$iopadmap$dataBusIn[9] inREG[10]=$iopadmap$dataBusIn[10] inREG[11]=$iopadmap$dataBusIn[11] inREG[12]=$iopadmap$dataBusIn[12] inREG[13]=$iopadmap$dataBusIn[13] inREG[14]=$iopadmap$dataBusIn[14] inREG[15]=$iopadmap$dataBusIn[15] ld=$iopadmap$ldIR outREG[0]=$iopadmap$instr[0] outREG[1]=$iopadmap$instr[1] outREG[2]=$iopadmap$instr[2] outREG[3]=$iopadmap$instr[3] outREG[4]=$iopadmap$instr[4] outREG[5]=$iopadmap$instr[5] outREG[6]=$iopadmap$instr[6] outREG[7]=$iopadmap$instr[7] outREG[8]=$iopadmap$instr[8] outREG[9]=$iopadmap$instr[9] outREG[10]=$iopadmap$instr[10] outREG[11]=$iopadmap$instr[11] outREG[12]=$iopadmap$instr[12] outREG[13]=$iopadmap$instr[13] outREG[14]=$iopadmap$instr[14] outREG[15]=$iopadmap$instr[15] rst=$iopadmap$rst
.subckt IMM SE5bits=$iopadmap$SE5bits SE6bits=$iopadmap$SE6bits SE8bits=$iopadmap$SE8bits USE8bits=$iopadmap$USE8bits in1[0]=$iopadmap$instr[4] in1[1]=$iopadmap$instr[5] in1[2]=$iopadmap$instr[6] in1[3]=$iopadmap$instr[7] in1[4]=$iopadmap$instr[8] in1[5]=$iopadmap$instr[9] in1[6]=$iopadmap$instr[10] in1[7]=$iopadmap$instr[11] in2[0]=$iopadmap$dataBusOut[0] in2[1]=$iopadmap$dataBusOut[1] in2[2]=$iopadmap$dataBusOut[2] in2[3]=$iopadmap$dataBusOut[3] in2[4]=$iopadmap$dataBusOut[4] in2[5]=$iopadmap$dataBusOut[5] in2[6]=$iopadmap$dataBusOut[6] in2[7]=$iopadmap$dataBusOut[7] outIMM[0]=outIMM[0] outIMM[1]=outIMM[1] outIMM[2]=outIMM[2] outIMM[3]=outIMM[3] outIMM[4]=outIMM[4] outIMM[5]=outIMM[5] outIMM[6]=outIMM[6] outIMM[7]=outIMM[7] outIMM[8]=outIMM[8] outIMM[9]=outIMM[9] outIMM[10]=outIMM[10] outIMM[11]=outIMM[11] outIMM[12]=outIMM[12] outIMM[13]=outIMM[13] outIMM[14]=outIMM[14] outIMM[15]=outIMM[15] p1lowbits=$iopadmap$p1lowbits
.subckt $paramod\mux2to1\N?s32'00000000000000000000000000000101 in1[0]=p2[0] in1[1]=p2[1] in1[2]=p2[2] in1[3]=p2[3] in1[4]=p2[4] in2[0]=$iopadmap$instr[4] in2[1]=$iopadmap$instr[5] in2[2]=$iopadmap$instr[6] in2[3]=$iopadmap$instr[7] in2[4]=$iopadmap$instr[8] outMUX[0]=outMuxSHU[0] outMUX[1]=outMuxSHU[1] outMUX[2]=outMuxSHU[2] outMUX[3]=outMuxSHU[3] outMUX[4]=outMuxSHU[4] sel1=$iopadmap$selp2_SHU sel2=$iopadmap$selshim_SHU
.subckt $paramod\mux2to1\N?s32'00000000000000000000000000010000 in1[0]=$iopadmap$dataBusOut[0] in1[1]=$iopadmap$dataBusOut[1] in1[2]=$iopadmap$dataBusOut[2] in1[3]=$iopadmap$dataBusOut[3] in1[4]=$iopadmap$dataBusOut[4] in1[5]=$iopadmap$dataBusOut[5] in1[6]=$iopadmap$dataBusOut[6] in1[7]=$iopadmap$dataBusOut[7] in1[8]=$iopadmap$dataBusOut[8] in1[9]=$iopadmap$dataBusOut[9] in1[10]=$iopadmap$dataBusOut[10] in1[11]=$iopadmap$dataBusOut[11] in1[12]=$iopadmap$dataBusOut[12] in1[13]=$iopadmap$dataBusOut[13] in1[14]=$iopadmap$dataBusOut[14] in1[15]=$iopadmap$dataBusOut[15] in2[0]=outIMM[0] in2[1]=outIMM[1] in2[2]=outIMM[2] in2[3]=outIMM[3] in2[4]=outIMM[4] in2[5]=outIMM[5] in2[6]=outIMM[6] in2[7]=outIMM[7] in2[8]=outIMM[8] in2[9]=outIMM[9] in2[10]=outIMM[10] in2[11]=outIMM[11] in2[12]=outIMM[12] in2[13]=outIMM[13] in2[14]=outIMM[14] in2[15]=outIMM[15] outMUX[0]=outMuxPCP[0] outMUX[1]=outMuxPCP[1] outMUX[2]=outMuxPCP[2] outMUX[3]=outMuxPCP[3] outMUX[4]=outMuxPCP[4] outMUX[5]=outMuxPCP[5] outMUX[6]=outMuxPCP[6] outMUX[7]=outMuxPCP[7] outMUX[8]=outMuxPCP[8] outMUX[9]=outMuxPCP[9] outMUX[10]=outMuxPCP[10] outMUX[11]=outMuxPCP[11] outMUX[12]=outMuxPCP[12] outMUX[13]=outMuxPCP[13] outMUX[14]=outMuxPCP[14] outMUX[15]=outMuxPCP[15] sel1=$iopadmap$selp1_PCP sel2=$iopadmap$selimm_PCP
.subckt $paramod\mux3to1\N?s32'00000000000000000000000000010000 in1[0]=$iopadmap$dataBusOut[0] in1[1]=$iopadmap$dataBusOut[1] in1[2]=$iopadmap$dataBusOut[2] in1[3]=$iopadmap$dataBusOut[3] in1[4]=$iopadmap$dataBusOut[4] in1[5]=$iopadmap$dataBusOut[5] in1[6]=$iopadmap$dataBusOut[6] in1[7]=$iopadmap$dataBusOut[7] in1[8]=$iopadmap$dataBusOut[8] in1[9]=$iopadmap$dataBusOut[9] in1[10]=$iopadmap$dataBusOut[10] in1[11]=$iopadmap$dataBusOut[11] in1[12]=$iopadmap$dataBusOut[12] in1[13]=$iopadmap$dataBusOut[13] in1[14]=$iopadmap$dataBusOut[14] in1[15]=$iopadmap$dataBusOut[15] in2[0]=outPCP[0] in2[1]=outPCP[1] in2[2]=outPCP[2] in2[3]=outPCP[3] in2[4]=outPCP[4] in2[5]=outPCP[5] in2[6]=outPCP[6] in2[7]=outPCP[7] in2[8]=outPCP[8] in2[9]=outPCP[9] in2[10]=outPCP[10] in2[11]=outPCP[11] in2[12]=outPCP[12] in2[13]=outPCP[13] in2[14]=outPCP[14] in2[15]=outPCP[15] in3[0]=outPC1[0] in3[1]=outPC1[1] in3[2]=outPC1[2] in3[3]=outPC1[3] in3[4]=outPC1[4] in3[5]=outPC1[5] in3[6]=outPC1[6] in3[7]=outPC1[7] in3[8]=outPC1[8] in3[9]=outPC1[9] in3[10]=outPC1[10] in3[11]=outPC1[11] in3[12]=outPC1[12] in3[13]=outPC1[13] in3[14]=outPC1[14] in3[15]=outPC1[15] outMUX[0]=outMuxPC[0] outMUX[1]=outMuxPC[1] outMUX[2]=outMuxPC[2] outMUX[3]=outMuxPC[3] outMUX[4]=outMuxPC[4] outMUX[5]=outMuxPC[5] outMUX[6]=outMuxPC[6] outMUX[7]=outMuxPC[7] outMUX[8]=outMuxPC[8] outMUX[9]=outMuxPC[9] outMUX[10]=outMuxPC[10] outMUX[11]=outMuxPC[11] outMUX[12]=outMuxPC[12] outMUX[13]=outMuxPC[13] outMUX[14]=outMuxPC[14] outMUX[15]=outMuxPC[15] sel1=$iopadmap$selp1_PC sel2=$iopadmap$selPCadd_PC sel3=$iopadmap$selPC1_PC
.subckt $paramod\mux2to1\N?s32'00000000000000000000000000010000 in1[0]=outADR[0] in1[1]=outADR[1] in1[2]=outADR[2] in1[3]=outADR[3] in1[4]=outADR[4] in1[5]=outADR[5] in1[6]=outADR[6] in1[7]=outADR[7] in1[8]=outADR[8] in1[9]=outADR[9] in1[10]=outADR[10] in1[11]=outADR[11] in1[12]=outADR[12] in1[13]=outADR[13] in1[14]=outADR[14] in1[15]=outADR[15] in2[0]=outPC[0] in2[1]=outPC[1] in2[2]=outPC[2] in2[3]=outPC[3] in2[4]=outPC[4] in2[5]=outPC[5] in2[6]=outPC[6] in2[7]=outPC[7] in2[8]=outPC[8] in2[9]=outPC[9] in2[10]=outPC[10] in2[11]=outPC[11] in2[12]=outPC[12] in2[13]=outPC[13] in2[14]=outPC[14] in2[15]=outPC[15] outMUX[0]=$iopadmap$addrBus[0] outMUX[1]=$iopadmap$addrBus[1] outMUX[2]=$iopadmap$addrBus[2] outMUX[3]=$iopadmap$addrBus[3] outMUX[4]=$iopadmap$addrBus[4] outMUX[5]=$iopadmap$addrBus[5] outMUX[6]=$iopadmap$addrBus[6] outMUX[7]=$iopadmap$addrBus[7] outMUX[8]=$iopadmap$addrBus[8] outMUX[9]=$iopadmap$addrBus[9] outMUX[10]=$iopadmap$addrBus[10] outMUX[11]=$iopadmap$addrBus[11] outMUX[12]=$iopadmap$addrBus[12] outMUX[13]=$iopadmap$addrBus[13] outMUX[14]=$iopadmap$addrBus[14] outMUX[15]=$iopadmap$addrBus[15] sel1=$iopadmap$selADR_MEM sel2=$iopadmap$selPC_MEM
.subckt $paramod\REG\N?s32'00000000000000000000000000010000 clk=$iopadmap$clk inREG[0]=outMuxPC[0] inREG[1]=outMuxPC[1] inREG[2]=outMuxPC[2] inREG[3]=outMuxPC[3] inREG[4]=outMuxPC[4] inREG[5]=outMuxPC[5] inREG[6]=outMuxPC[6] inREG[7]=outMuxPC[7] inREG[8]=outMuxPC[8] inREG[9]=outMuxPC[9] inREG[10]=outMuxPC[10] inREG[11]=outMuxPC[11] inREG[12]=outMuxPC[12] inREG[13]=outMuxPC[13] inREG[14]=outMuxPC[14] inREG[15]=outMuxPC[15] ld=$iopadmap$ldPC outREG[0]=outPC[0] outREG[1]=outPC[1] outREG[2]=outPC[2] outREG[3]=outPC[3] outREG[4]=outPC[4] outREG[5]=outPC[5] outREG[6]=outPC[6] outREG[7]=outPC[7] outREG[8]=outPC[8] outREG[9]=outPC[9] outREG[10]=outPC[10] outREG[11]=outPC[11] outREG[12]=outPC[12] outREG[13]=outPC[13] outREG[14]=outPC[14] outREG[15]=outPC[15] rst=$iopadmap$rst
.subckt $paramod\adder\size?s32'00000000000000000000000000010000 a[0]=outPC[0] a[1]=outPC[1] a[2]=outPC[2] a[3]=outPC[3] a[4]=outPC[4] a[5]=outPC[5] a[6]=outPC[6] a[7]=outPC[7] a[8]=outPC[8] a[9]=outPC[9] a[10]=outPC[10] a[11]=outPC[11] a[12]=outPC[12] a[13]=outPC[13] a[14]=outPC[14] a[15]=outPC[15] b[0]=$true b[1]=$false b[2]=$false b[3]=$false b[4]=$false b[5]=$false b[6]=$false b[7]=$false b[8]=$false b[9]=$false b[10]=$false b[11]=$false b[12]=$false b[13]=$false b[14]=$false b[15]=$false cin=$false cout=cout1 sum[0]=outPC1[0] sum[1]=outPC1[1] sum[2]=outPC1[2] sum[3]=outPC1[3] sum[4]=outPC1[4] sum[5]=outPC1[5] sum[6]=outPC1[6] sum[7]=outPC1[7] sum[8]=outPC1[8] sum[9]=outPC1[9] sum[10]=outPC1[10] sum[11]=outPC1[11] sum[12]=outPC1[12] sum[13]=outPC1[13] sum[14]=outPC1[14] sum[15]=outPC1[15]
.subckt $paramod\adder\size?s32'00000000000000000000000000010000 a[0]=outMuxPCP[0] a[1]=outMuxPCP[1] a[2]=outMuxPCP[2] a[3]=outMuxPCP[3] a[4]=outMuxPCP[4] a[5]=outMuxPCP[5] a[6]=outMuxPCP[6] a[7]=outMuxPCP[7] a[8]=outMuxPCP[8] a[9]=outMuxPCP[9] a[10]=outMuxPCP[10] a[11]=outMuxPCP[11] a[12]=outMuxPCP[12] a[13]=outMuxPCP[13] a[14]=outMuxPCP[14] a[15]=outMuxPCP[15] b[0]=outPC[0] b[1]=outPC[1] b[2]=outPC[2] b[3]=outPC[3] b[4]=outPC[4] b[5]=outPC[5] b[6]=outPC[6] b[7]=outPC[7] b[8]=outPC[8] b[9]=outPC[9] b[10]=outPC[10] b[11]=outPC[11] b[12]=outPC[12] b[13]=outPC[13] b[14]=outPC[14] b[15]=outPC[15] cin=$false cout=cout0 sum[0]=outPCP[0] sum[1]=outPCP[1] sum[2]=outPCP[2] sum[3]=outPCP[3] sum[4]=outPCP[4] sum[5]=outPCP[5] sum[6]=outPCP[6] sum[7]=outPCP[7] sum[8]=outPCP[8] sum[9]=outPCP[9] sum[10]=outPCP[10] sum[11]=outPCP[11] sum[12]=outPCP[12] sum[13]=outPCP[13] sum[14]=outPCP[14] sum[15]=outPCP[15]
.subckt SHU arithSH=$iopadmap$arithSH in1[0]=$iopadmap$dataBusOut[0] in1[1]=$iopadmap$dataBusOut[1] in1[2]=$iopadmap$dataBusOut[2] in1[3]=$iopadmap$dataBusOut[3] in1[4]=$iopadmap$dataBusOut[4] in1[5]=$iopadmap$dataBusOut[5] in1[6]=$iopadmap$dataBusOut[6] in1[7]=$iopadmap$dataBusOut[7] in1[8]=$iopadmap$dataBusOut[8] in1[9]=$iopadmap$dataBusOut[9] in1[10]=$iopadmap$dataBusOut[10] in1[11]=$iopadmap$dataBusOut[11] in1[12]=$iopadmap$dataBusOut[12] in1[13]=$iopadmap$dataBusOut[13] in1[14]=$iopadmap$dataBusOut[14] in1[15]=$iopadmap$dataBusOut[15] in2[0]=outMuxSHU[0] in2[1]=outMuxSHU[1] in2[2]=outMuxSHU[2] in2[3]=outMuxSHU[3] in2[4]=outMuxSHU[4] logicSH=$iopadmap$logicSH outSHU[0]=outSHU[0] outSHU[1]=outSHU[1] outSHU[2]=outSHU[2] outSHU[3]=outSHU[3] outSHU[4]=outSHU[4] outSHU[5]=outSHU[5] outSHU[6]=outSHU[6] outSHU[7]=outSHU[7] outSHU[8]=outSHU[8] outSHU[9]=outSHU[9] outSHU[10]=outSHU[10] outSHU[11]=outSHU[11] outSHU[12]=outSHU[12] outSHU[13]=outSHU[13] outSHU[14]=outSHU[14] outSHU[15]=outSHU[15]
.subckt TRF clk=$iopadmap$clk enFlag=$iopadmap$enFlag inFlag[0]=$false inFlag[1]=$false inFlag[2]=$false inFlag[3]=$false inFlag[4]=$iopadmap$eq inFlag[5]=$iopadmap$gt inFlag[6]=$false inFlag[7]=$false outFlag[0]=$iopadmap$outFlag[0] outFlag[1]=$iopadmap$outFlag[1] outFlag[2]=$iopadmap$outFlag[2] outFlag[3]=$iopadmap$outFlag[3] outFlag[4]=$iopadmap$outFlag[4] outFlag[5]=$iopadmap$outFlag[5] outFlag[6]=$iopadmap$outFlag[6] outFlag[7]=$iopadmap$outFlag[7] p1[0]=$iopadmap$dataBusOut[0] p1[1]=$iopadmap$dataBusOut[1] p1[2]=$iopadmap$dataBusOut[2] p1[3]=$iopadmap$dataBusOut[3] p1[4]=$iopadmap$dataBusOut[4] p1[5]=$iopadmap$dataBusOut[5] p1[6]=$iopadmap$dataBusOut[6] p1[7]=$iopadmap$dataBusOut[7] p1[8]=$iopadmap$dataBusOut[8] p1[9]=$iopadmap$dataBusOut[9] p1[10]=$iopadmap$dataBusOut[10] p1[11]=$iopadmap$dataBusOut[11] p1[12]=$iopadmap$dataBusOut[12] p1[13]=$iopadmap$dataBusOut[13] p1[14]=$iopadmap$dataBusOut[14] p1[15]=$iopadmap$dataBusOut[15] p2[0]=p2[0] p2[1]=p2[1] p2[2]=p2[2] p2[3]=p2[3] p2[4]=p2[4] p2[5]=p2[5] p2[6]=p2[6] p2[7]=p2[7] p2[8]=p2[8] p2[9]=p2[9] p2[10]=p2[10] p2[11]=p2[11] p2[12]=p2[12] p2[13]=p2[13] p2[14]=p2[14] p2[15]=p2[15] rd[0]=rd_TRF[0] rd[1]=rd_TRF[1] rd[2]=rd_TRF[2] rd[3]=rd_TRF[3] rs1[0]=rs1_TRF[0] rs1[1]=rs1_TRF[1] rs1[2]=rs1_TRF[2] rs1[3]=rs1_TRF[3] rs2[0]=rs2_TRF[0] rs2[1]=rs2_TRF[1] rs2[2]=rs2_TRF[2] rs2[3]=rs2_TRF[3] rst=$iopadmap$rst writeRegFile=$iopadmap$writeTRF write_data[0]=inDataTRF[0] write_data[1]=inDataTRF[1] write_data[2]=inDataTRF[2] write_data[3]=inDataTRF[3] write_data[4]=inDataTRF[4] write_data[5]=inDataTRF[5] write_data[6]=inDataTRF[6] write_data[7]=inDataTRF[7] write_data[8]=inDataTRF[8] write_data[9]=inDataTRF[9] write_data[10]=inDataTRF[10] write_data[11]=inDataTRF[11] write_data[12]=inDataTRF[12] write_data[13]=inDataTRF[13] write_data[14]=inDataTRF[14] write_data[15]=inDataTRF[15]
.subckt ASU arithADD=$iopadmap$arithADD arithSUB=$iopadmap$arithSUB in1[0]=$iopadmap$dataBusOut[0] in1[1]=$iopadmap$dataBusOut[1] in1[2]=$iopadmap$dataBusOut[2] in1[3]=$iopadmap$dataBusOut[3] in1[4]=$iopadmap$dataBusOut[4] in1[5]=$iopadmap$dataBusOut[5] in1[6]=$iopadmap$dataBusOut[6] in1[7]=$iopadmap$dataBusOut[7] in1[8]=$iopadmap$dataBusOut[8] in1[9]=$iopadmap$dataBusOut[9] in1[10]=$iopadmap$dataBusOut[10] in1[11]=$iopadmap$dataBusOut[11] in1[12]=$iopadmap$dataBusOut[12] in1[13]=$iopadmap$dataBusOut[13] in1[14]=$iopadmap$dataBusOut[14] in1[15]=$iopadmap$dataBusOut[15] in2[0]=outMuxASU[0] in2[1]=outMuxASU[1] in2[2]=outMuxASU[2] in2[3]=outMuxASU[3] in2[4]=outMuxASU[4] in2[5]=outMuxASU[5] in2[6]=outMuxASU[6] in2[7]=outMuxASU[7] in2[8]=outMuxASU[8] in2[9]=outMuxASU[9] in2[10]=outMuxASU[10] in2[11]=outMuxASU[11] in2[12]=outMuxASU[12] in2[13]=outMuxASU[13] in2[14]=outMuxASU[14] in2[15]=outMuxASU[15] outASU[0]=outASU[0] outASU[1]=outASU[1] outASU[2]=outASU[2] outASU[3]=outASU[3] outASU[4]=outASU[4] outASU[5]=outASU[5] outASU[6]=outASU[6] outASU[7]=outASU[7] outASU[8]=outASU[8] outASU[9]=outASU[9] outASU[10]=outASU[10] outASU[11]=outASU[11] outASU[12]=outASU[12] outASU[13]=outASU[13] outASU[14]=outASU[14] outASU[15]=outASU[15]
.subckt CMP eq=$iopadmap$eq gt=$iopadmap$gt in1[0]=$iopadmap$dataBusOut[0] in1[1]=$iopadmap$dataBusOut[1] in1[2]=$iopadmap$dataBusOut[2] in1[3]=$iopadmap$dataBusOut[3] in1[4]=$iopadmap$dataBusOut[4] in1[5]=$iopadmap$dataBusOut[5] in1[6]=$iopadmap$dataBusOut[6] in1[7]=$iopadmap$dataBusOut[7] in1[8]=$iopadmap$dataBusOut[8] in1[9]=$iopadmap$dataBusOut[9] in1[10]=$iopadmap$dataBusOut[10] in1[11]=$iopadmap$dataBusOut[11] in1[12]=$iopadmap$dataBusOut[12] in1[13]=$iopadmap$dataBusOut[13] in1[14]=$iopadmap$dataBusOut[14] in1[15]=$iopadmap$dataBusOut[15] in2[0]=outMuxASU[0] in2[1]=outMuxASU[1] in2[2]=outMuxASU[2] in2[3]=outMuxASU[3] in2[4]=outMuxASU[4] in2[5]=outMuxASU[5] in2[6]=outMuxASU[6] in2[7]=outMuxASU[7] in2[8]=outMuxASU[8] in2[9]=outMuxASU[9] in2[10]=outMuxASU[10] in2[11]=outMuxASU[11] in2[12]=outMuxASU[12] in2[13]=outMuxASU[13] in2[14]=outMuxASU[14] in2[15]=outMuxASU[15] lt=$iopadmap$lt
.subckt LLU in1[0]=$iopadmap$dataBusOut[0] in1[1]=$iopadmap$dataBusOut[1] in1[2]=$iopadmap$dataBusOut[2] in1[3]=$iopadmap$dataBusOut[3] in1[4]=$iopadmap$dataBusOut[4] in1[5]=$iopadmap$dataBusOut[5] in1[6]=$iopadmap$dataBusOut[6] in1[7]=$iopadmap$dataBusOut[7] in1[8]=$iopadmap$dataBusOut[8] in1[9]=$iopadmap$dataBusOut[9] in1[10]=$iopadmap$dataBusOut[10] in1[11]=$iopadmap$dataBusOut[11] in1[12]=$iopadmap$dataBusOut[12] in1[13]=$iopadmap$dataBusOut[13] in1[14]=$iopadmap$dataBusOut[14] in1[15]=$iopadmap$dataBusOut[15] in2[0]=outMuxASU[0] in2[1]=outMuxASU[1] in2[2]=outMuxASU[2] in2[3]=outMuxASU[3] in2[4]=outMuxASU[4] in2[5]=outMuxASU[5] in2[6]=outMuxASU[6] in2[7]=outMuxASU[7] in2[8]=outMuxASU[8] in2[9]=outMuxASU[9] in2[10]=outMuxASU[10] in2[11]=outMuxASU[11] in2[12]=outMuxASU[12] in2[13]=outMuxASU[13] in2[14]=outMuxASU[14] in2[15]=outMuxASU[15] logicAND=$iopadmap$logicAND onescomp=$iopadmap$onesComp outLLU[0]=outLLU[0] outLLU[1]=outLLU[1] outLLU[2]=outLLU[2] outLLU[3]=outLLU[3] outLLU[4]=outLLU[4] outLLU[5]=outLLU[5] outLLU[6]=outLLU[6] outLLU[7]=outLLU[7] outLLU[8]=outLLU[8] outLLU[9]=outLLU[9] outLLU[10]=outLLU[10] outLLU[11]=outLLU[11] outLLU[12]=outLLU[12] outLLU[13]=outLLU[13] outLLU[14]=outLLU[14] outLLU[15]=outLLU[15] twoscomp=$iopadmap$twosComp
.subckt MDU arithDIV=$iopadmap$arithDIV arithMUL=$iopadmap$arithMUL clk=$iopadmap$clk doneMDU=$iopadmap$doneMDU in1[0]=$iopadmap$dataBusOut[0] in1[1]=$iopadmap$dataBusOut[1] in1[2]=$iopadmap$dataBusOut[2] in1[3]=$iopadmap$dataBusOut[3] in1[4]=$iopadmap$dataBusOut[4] in1[5]=$iopadmap$dataBusOut[5] in1[6]=$iopadmap$dataBusOut[6] in1[7]=$iopadmap$dataBusOut[7] in1[8]=$iopadmap$dataBusOut[8] in1[9]=$iopadmap$dataBusOut[9] in1[10]=$iopadmap$dataBusOut[10] in1[11]=$iopadmap$dataBusOut[11] in1[12]=$iopadmap$dataBusOut[12] in1[13]=$iopadmap$dataBusOut[13] in1[14]=$iopadmap$dataBusOut[14] in1[15]=$iopadmap$dataBusOut[15] in2[0]=p2[0] in2[1]=p2[1] in2[2]=p2[2] in2[3]=p2[3] in2[4]=p2[4] in2[5]=p2[5] in2[6]=p2[6] in2[7]=p2[7] in2[8]=p2[8] in2[9]=p2[9] in2[10]=p2[10] in2[11]=p2[11] in2[12]=p2[12] in2[13]=p2[13] in2[14]=p2[14] in2[15]=p2[15] ldMDU1=$iopadmap$ldMDU1 ldMDU2=$iopadmap$ldMDU2 outMDU1[0]=outMDU1[0] outMDU1[1]=outMDU1[1] outMDU1[2]=outMDU1[2] outMDU1[3]=outMDU1[3] outMDU1[4]=outMDU1[4] outMDU1[5]=outMDU1[5] outMDU1[6]=outMDU1[6] outMDU1[7]=outMDU1[7] outMDU1[8]=outMDU1[8] outMDU1[9]=outMDU1[9] outMDU1[10]=outMDU1[10] outMDU1[11]=outMDU1[11] outMDU1[12]=outMDU1[12] outMDU1[13]=outMDU1[13] outMDU1[14]=outMDU1[14] outMDU1[15]=outMDU1[15] outMDU2[0]=outMDU2[0] outMDU2[1]=outMDU2[1] outMDU2[2]=outMDU2[2] outMDU2[3]=outMDU2[3] outMDU2[4]=outMDU2[4] outMDU2[5]=outMDU2[5] outMDU2[6]=outMDU2[6] outMDU2[7]=outMDU2[7] outMDU2[8]=outMDU2[8] outMDU2[9]=outMDU2[9] outMDU2[10]=outMDU2[10] outMDU2[11]=outMDU2[11] outMDU2[12]=outMDU2[12] outMDU2[13]=outMDU2[13] outMDU2[14]=outMDU2[14] outMDU2[15]=outMDU2[15] readyMDU=$iopadmap$readyMDU rst=$iopadmap$rst startMDU=$iopadmap$startMDU
.subckt mux8to1 d1[0]=outIMM[0] d1[1]=outIMM[1] d1[2]=outIMM[2] d1[3]=outIMM[3] d1[4]=outIMM[4] d1[5]=outIMM[5] d1[6]=outIMM[6] d1[7]=outIMM[7] d1[8]=outIMM[8] d1[9]=outIMM[9] d1[10]=outIMM[10] d1[11]=outIMM[11] d1[12]=outIMM[12] d1[13]=outIMM[13] d1[14]=outIMM[14] d1[15]=outIMM[15] d2[0]=outMDU1[0] d2[1]=outMDU1[1] d2[2]=outMDU1[2] d2[3]=outMDU1[3] d2[4]=outMDU1[4] d2[5]=outMDU1[5] d2[6]=outMDU1[6] d2[7]=outMDU1[7] d2[8]=outMDU1[8] d2[9]=outMDU1[9] d2[10]=outMDU1[10] d2[11]=outMDU1[11] d2[12]=outMDU1[12] d2[13]=outMDU1[13] d2[14]=outMDU1[14] d2[15]=outMDU1[15] d3[0]=outMDU2[0] d3[1]=outMDU2[1] d3[2]=outMDU2[2] d3[3]=outMDU2[3] d3[4]=outMDU2[4] d3[5]=outMDU2[5] d3[6]=outMDU2[6] d3[7]=outMDU2[7] d3[8]=outMDU2[8] d3[9]=outMDU2[9] d3[10]=outMDU2[10] d3[11]=outMDU2[11] d3[12]=outMDU2[12] d3[13]=outMDU2[13] d3[14]=outMDU2[14] d3[15]=outMDU2[15] d4[0]=outASU[0] d4[1]=outASU[1] d4[2]=outASU[2] d4[3]=outASU[3] d4[4]=outASU[4] d4[5]=outASU[5] d4[6]=outASU[6] d4[7]=outASU[7] d4[8]=outASU[8] d4[9]=outASU[9] d4[10]=outASU[10] d4[11]=outASU[11] d4[12]=outASU[12] d4[13]=outASU[13] d4[14]=outASU[14] d4[15]=outASU[15] d5[0]=outLLU[0] d5[1]=outLLU[1] d5[2]=outLLU[2] d5[3]=outLLU[3] d5[4]=outLLU[4] d5[5]=outLLU[5] d5[6]=outLLU[6] d5[7]=outLLU[7] d5[8]=outLLU[8] d5[9]=outLLU[9] d5[10]=outLLU[10] d5[11]=outLLU[11] d5[12]=outLLU[12] d5[13]=outLLU[13] d5[14]=outLLU[14] d5[15]=outLLU[15] d6[0]=outSHU[0] d6[1]=outSHU[1] d6[2]=outSHU[2] d6[3]=outSHU[3] d6[4]=outSHU[4] d6[5]=outSHU[5] d6[6]=outSHU[6] d6[7]=outSHU[7] d6[8]=outSHU[8] d6[9]=outSHU[9] d6[10]=outSHU[10] d6[11]=outSHU[11] d6[12]=outSHU[12] d6[13]=outSHU[13] d6[14]=outSHU[14] d6[15]=outSHU[15] d7[0]=$iopadmap$dataBusIn[0] d7[1]=$iopadmap$dataBusIn[1] d7[2]=$iopadmap$dataBusIn[2] d7[3]=$iopadmap$dataBusIn[3] d7[4]=$iopadmap$dataBusIn[4] d7[5]=$iopadmap$dataBusIn[5] d7[6]=$iopadmap$dataBusIn[6] d7[7]=$iopadmap$dataBusIn[7] d7[8]=$iopadmap$dataBusIn[8] d7[9]=$iopadmap$dataBusIn[9] d7[10]=$iopadmap$dataBusIn[10] d7[11]=$iopadmap$dataBusIn[11] d7[12]=$iopadmap$dataBusIn[12] d7[13]=$iopadmap$dataBusIn[13] d7[14]=$iopadmap$dataBusIn[14] d7[15]=$iopadmap$dataBusIn[15] d8[0]=outPC1[0] d8[1]=outPC1[1] d8[2]=outPC1[2] d8[3]=outPC1[3] d8[4]=outPC1[4] d8[5]=outPC1[5] d8[6]=outPC1[6] d8[7]=outPC1[7] d8[8]=outPC1[8] d8[9]=outPC1[9] d8[10]=outPC1[10] d8[11]=outPC1[11] d8[12]=outPC1[12] d8[13]=outPC1[13] d8[14]=outPC1[14] d8[15]=outPC1[15] dout[0]=inDataTRF[0] dout[1]=inDataTRF[1] dout[2]=inDataTRF[2] dout[3]=inDataTRF[3] dout[4]=inDataTRF[4] dout[5]=inDataTRF[5] dout[6]=inDataTRF[6] dout[7]=inDataTRF[7] dout[8]=inDataTRF[8] dout[9]=inDataTRF[9] dout[10]=inDataTRF[10] dout[11]=inDataTRF[11] dout[12]=inDataTRF[12] dout[13]=inDataTRF[13] dout[14]=inDataTRF[14] dout[15]=inDataTRF[15] sel[0]=$iopadmap$selPC1_TRF sel[1]=$iopadmap$seldatabus_TRF sel[2]=$iopadmap$selSHU_TRF sel[3]=$iopadmap$selLLU_TRF sel[4]=$iopadmap$selASU_TRF sel[5]=$iopadmap$selMDU2_TRF sel[6]=$iopadmap$selMDU1_TRF sel[7]=$iopadmap$selIMM_TRF
.subckt $paramod\mux2to1\N?s32'00000000000000000000000000000100 in1[0]=$iopadmap$instr[4] in1[1]=$iopadmap$instr[5] in1[2]=$iopadmap$instr[6] in1[3]=$iopadmap$instr[7] in2[0]=$iopadmap$instr[0] in2[1]=$iopadmap$instr[1] in2[2]=$iopadmap$instr[2] in2[3]=$iopadmap$instr[3] outMUX[0]=rs1_TRF[0] outMUX[1]=rs1_TRF[1] outMUX[2]=rs1_TRF[2] outMUX[3]=rs1_TRF[3] sel1=$iopadmap$selrs1_TRF sel2=$iopadmap$selrd_1_TRF
.subckt $paramod\mux2to1\N?s32'00000000000000000000000000000100 in1[0]=$iopadmap$instr[8] in1[1]=$iopadmap$instr[9] in1[2]=$iopadmap$instr[10] in1[3]=$iopadmap$instr[11] in2[0]=$iopadmap$instr[0] in2[1]=$iopadmap$instr[1] in2[2]=$iopadmap$instr[2] in2[3]=$iopadmap$instr[3] outMUX[0]=rs2_TRF[0] outMUX[1]=rs2_TRF[1] outMUX[2]=rs2_TRF[2] outMUX[3]=rs2_TRF[3] sel1=$iopadmap$selrs2_TRF sel2=$iopadmap$selrd_2_TRF
.subckt $paramod\mux2to1\N?s32'00000000000000000000000000000100 in1[0]=$iopadmap$instr[0] in1[1]=$iopadmap$instr[1] in1[2]=$iopadmap$instr[2] in1[3]=$iopadmap$instr[3] in2[0]=rd1_TRF[0] in2[1]=rd1_TRF[1] in2[2]=rd1_TRF[2] in2[3]=rd1_TRF[3] outMUX[0]=rd_TRF[0] outMUX[1]=rd_TRF[1] outMUX[2]=rd_TRF[2] outMUX[3]=rd_TRF[3] sel1=$iopadmap$selrd0_TRF sel2=$iopadmap$selrd1_TRF
.subckt $paramod\mux2to1\N?s32'00000000000000000000000000010000 in1[0]=p2[0] in1[1]=p2[1] in1[2]=p2[2] in1[3]=p2[3] in1[4]=p2[4] in1[5]=p2[5] in1[6]=p2[6] in1[7]=p2[7] in1[8]=p2[8] in1[9]=p2[9] in1[10]=p2[10] in1[11]=p2[11] in1[12]=p2[12] in1[13]=p2[13] in1[14]=p2[14] in1[15]=p2[15] in2[0]=outIMM[0] in2[1]=outIMM[1] in2[2]=outIMM[2] in2[3]=outIMM[3] in2[4]=outIMM[4] in2[5]=outIMM[5] in2[6]=outIMM[6] in2[7]=outIMM[7] in2[8]=outIMM[8] in2[9]=outIMM[9] in2[10]=outIMM[10] in2[11]=outIMM[11] in2[12]=outIMM[12] in2[13]=outIMM[13] in2[14]=outIMM[14] in2[15]=outIMM[15] outMUX[0]=outMuxASU[0] outMUX[1]=outMuxASU[1] outMUX[2]=outMuxASU[2] outMUX[3]=outMuxASU[3] outMUX[4]=outMuxASU[4] outMUX[5]=outMuxASU[5] outMUX[6]=outMuxASU[6] outMUX[7]=outMuxASU[7] outMUX[8]=outMuxASU[8] outMUX[9]=outMuxASU[9] outMUX[10]=outMuxASU[10] outMUX[11]=outMuxASU[11] outMUX[12]=outMuxASU[12] outMUX[13]=outMuxASU[13] outMUX[14]=outMuxASU[14] outMUX[15]=outMuxASU[15] sel1=$iopadmap$selp2_ASU sel2=$iopadmap$selimm_ASU
.end

.model FA
.inputs A B Cin
.outputs Co S
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$Cin Y=$abc$17496$new_n6
.subckt NOT A=$iopadmap$B Y=$abc$17496$new_n7
.subckt NOT A=$iopadmap$A Y=$abc$17496$new_n8
.subckt NAND A=$abc$17496$new_n8 B=$abc$17496$new_n7 Y=$abc$17496$new_n9
.subckt NAND A=$iopadmap$A B=$iopadmap$B Y=$abc$17496$new_n10
.subckt NAND A=$abc$17496$new_n10 B=$abc$17496$new_n9 Y=$abc$17496$new_n11
.subckt NOR A=$abc$17496$new_n11 B=$abc$17496$new_n6 Y=$abc$17496$new_n12
.subckt NOR A=$iopadmap$A B=$iopadmap$B Y=$abc$17496$new_n13
.subckt NOR A=$abc$17496$new_n8 B=$abc$17496$new_n7 Y=$abc$17496$new_n14
.subckt NOR A=$abc$17496$new_n14 B=$abc$17496$new_n13 Y=$abc$17496$new_n15
.subckt NOR A=$abc$17496$new_n15 B=$iopadmap$Cin Y=$abc$17496$new_n16
.subckt NOR A=$abc$17496$new_n16 B=$abc$17496$new_n12 Y=$iopadmap$S
.subckt NAND A=$abc$17496$new_n15 B=$iopadmap$Cin Y=$abc$17496$new_n18
.subckt NAND A=$abc$17496$new_n18 B=$abc$17496$new_n10 Y=$iopadmap$Co
.subckt BUF_X1 A=A Z=$iopadmap$A
.subckt BUF_X1 A=B Z=$iopadmap$B
.subckt BUF_X1 A=Cin Z=$iopadmap$Cin
.subckt BUF_X1 A=$iopadmap$Co Z=Co
.subckt BUF_X1 A=$iopadmap$S Z=S
.end

.model IMM
.inputs in1[0] in1[1] in1[2] in1[3] in1[4] in1[5] in1[6] in1[7] in2[0] in2[1] in2[2] in2[3] in2[4] in2[5] in2[6] in2[7] SE5bits SE6bits USE8bits SE8bits p1lowbits
.outputs outIMM[0] outIMM[1] outIMM[2] outIMM[3] outIMM[4] outIMM[5] outIMM[6] outIMM[7] outIMM[8] outIMM[9] outIMM[10] outIMM[11] outIMM[12] outIMM[13] outIMM[14] outIMM[15]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$SE5bits Y=$abc$17511$new_n38
.subckt NOT A=$iopadmap$USE8bits Y=$abc$17511$new_n39
.subckt NOT A=$iopadmap$SE8bits Y=$abc$17511$new_n40
.subckt NAND A=$abc$17511$new_n40 B=$abc$17511$new_n39 Y=$abc$17511$new_n41
.subckt NOR A=$abc$17511$new_n41 B=$iopadmap$SE6bits Y=$abc$17511$new_n42
.subckt NAND A=$abc$17511$new_n42 B=$abc$17511$new_n38 Y=$abc$17511$new_n43
.subckt NAND A=$abc$17511$new_n43 B=$iopadmap$in1[0] Y=$abc$17511$new_n44
.subckt NOT A=$iopadmap$p1lowbits Y=$abc$17511$new_n45
.subckt NOT A=$iopadmap$in2[0] Y=$abc$17511$new_n46
.subckt NOR A=$abc$17511$new_n46 B=$abc$17511$new_n45 Y=$abc$17511$new_n47
.subckt NOT A=$iopadmap$SE6bits Y=$abc$17511$new_n48
.subckt NOR A=$iopadmap$SE8bits B=$iopadmap$USE8bits Y=$abc$17511$new_n49
.subckt NAND A=$abc$17511$new_n49 B=$abc$17511$new_n48 Y=$abc$17511$new_n50
.subckt NOR A=$abc$17511$new_n50 B=$iopadmap$SE5bits Y=$abc$17511$new_n51
.subckt NAND A=$abc$17511$new_n51 B=$abc$17511$new_n47 Y=$abc$17511$new_n52
.subckt NAND A=$abc$17511$new_n52 B=$abc$17511$new_n44 Y=$iopadmap$outIMM[0]
.subckt NAND A=$abc$17511$new_n43 B=$iopadmap$in1[1] Y=$abc$17511$new_n54
.subckt NOT A=$iopadmap$in2[1] Y=$abc$17511$new_n55
.subckt NOR A=$abc$17511$new_n55 B=$abc$17511$new_n45 Y=$abc$17511$new_n56
.subckt NAND A=$abc$17511$new_n56 B=$abc$17511$new_n51 Y=$abc$17511$new_n57
.subckt NAND A=$abc$17511$new_n57 B=$abc$17511$new_n54 Y=$iopadmap$outIMM[1]
.subckt NAND A=$abc$17511$new_n43 B=$iopadmap$in1[2] Y=$abc$17511$new_n59
.subckt NOT A=$iopadmap$in2[2] Y=$abc$17511$new_n60
.subckt NOR A=$abc$17511$new_n60 B=$abc$17511$new_n45 Y=$abc$17511$new_n61
.subckt NAND A=$abc$17511$new_n61 B=$abc$17511$new_n51 Y=$abc$17511$new_n62
.subckt NAND A=$abc$17511$new_n62 B=$abc$17511$new_n59 Y=$iopadmap$outIMM[2]
.subckt NOT A=$iopadmap$in2[3] Y=$abc$17511$new_n64
.subckt NOR A=$abc$17511$new_n64 B=$abc$17511$new_n45 Y=$abc$17511$new_n65
.subckt NAND A=$abc$17511$new_n65 B=$abc$17511$new_n51 Y=$abc$17511$new_n66
.subckt NAND A=$abc$17511$new_n43 B=$iopadmap$in1[3] Y=$abc$17511$new_n67
.subckt NAND A=$abc$17511$new_n67 B=$abc$17511$new_n66 Y=$iopadmap$outIMM[3]
.subckt NAND A=$abc$17511$new_n43 B=$iopadmap$in1[4] Y=$abc$17511$new_n69
.subckt NOT A=$iopadmap$in2[4] Y=$abc$17511$new_n70
.subckt NOR A=$abc$17511$new_n70 B=$abc$17511$new_n45 Y=$abc$17511$new_n71
.subckt NAND A=$abc$17511$new_n71 B=$abc$17511$new_n51 Y=$abc$17511$new_n72
.subckt NAND A=$abc$17511$new_n72 B=$abc$17511$new_n69 Y=$iopadmap$outIMM[4]
.subckt NAND A=$iopadmap$in1[4] B=$iopadmap$SE5bits Y=$abc$17511$new_n74
.subckt NOT A=$iopadmap$in1[5] Y=$abc$17511$new_n75
.subckt NAND A=$abc$17511$new_n50 B=$abc$17511$new_n75 Y=$abc$17511$new_n76
.subckt NOT A=$iopadmap$in2[5] Y=$abc$17511$new_n77
.subckt NOR A=$abc$17511$new_n77 B=$abc$17511$new_n45 Y=$abc$17511$new_n78
.subckt NOR A=$abc$17511$new_n78 B=$abc$17511$new_n50 Y=$abc$17511$new_n79
.subckt NOR A=$abc$17511$new_n79 B=$iopadmap$SE5bits Y=$abc$17511$new_n80
.subckt NAND A=$abc$17511$new_n80 B=$abc$17511$new_n76 Y=$abc$17511$new_n81
.subckt NAND A=$abc$17511$new_n81 B=$abc$17511$new_n74 Y=$iopadmap$outIMM[5]
.subckt NOR A=$abc$17511$new_n75 B=$abc$17511$new_n48 Y=$abc$17511$new_n83
.subckt NOT A=$abc$17511$new_n83 Y=$abc$17511$new_n84
.subckt NAND A=$iopadmap$in2[6] B=$iopadmap$p1lowbits Y=$abc$17511$new_n85
.subckt NAND A=$abc$17511$new_n85 B=$abc$17511$new_n49 Y=$abc$17511$new_n86
.subckt NOR A=$abc$17511$new_n49 B=$iopadmap$in1[6] Y=$abc$17511$new_n87
.subckt NOR A=$abc$17511$new_n87 B=$iopadmap$SE6bits Y=$abc$17511$new_n88
.subckt NAND A=$abc$17511$new_n88 B=$abc$17511$new_n86 Y=$abc$17511$new_n89
.subckt NAND A=$abc$17511$new_n89 B=$abc$17511$new_n84 Y=$abc$17511$new_n90
.subckt NAND A=$abc$17511$new_n90 B=$abc$17511$new_n38 Y=$abc$17511$new_n91
.subckt NAND A=$abc$17511$new_n91 B=$abc$17511$new_n74 Y=$iopadmap$outIMM[6]
.subckt NAND A=$iopadmap$in2[7] B=$iopadmap$p1lowbits Y=$abc$17511$new_n93
.subckt NAND A=$abc$17511$new_n93 B=$abc$17511$new_n49 Y=$abc$17511$new_n94
.subckt NAND A=$iopadmap$in1[7] B=$abc$17511$new_n48 Y=$abc$17511$new_n95
.subckt NAND A=$abc$17511$new_n95 B=$abc$17511$new_n50 Y=$abc$17511$new_n96
.subckt NAND A=$abc$17511$new_n96 B=$abc$17511$new_n94 Y=$abc$17511$new_n97
.subckt NAND A=$abc$17511$new_n97 B=$abc$17511$new_n84 Y=$abc$17511$new_n98
.subckt NAND A=$abc$17511$new_n98 B=$abc$17511$new_n38 Y=$abc$17511$new_n99
.subckt NAND A=$abc$17511$new_n99 B=$abc$17511$new_n74 Y=$iopadmap$outIMM[7]
.subckt NOT A=$abc$17511$new_n74 Y=$abc$17511$new_n101
.subckt NOR A=$abc$17511$new_n95 B=$abc$17511$new_n40 Y=$abc$17511$new_n102
.subckt NOR A=$abc$17511$new_n102 B=$abc$17511$new_n83 Y=$abc$17511$new_n103
.subckt NOR A=$abc$17511$new_n103 B=$iopadmap$SE5bits Y=$abc$17511$new_n104
.subckt NOR A=$abc$17511$new_n104 B=$abc$17511$new_n101 Y=$abc$17511$new_n105
.subckt NOT A=$iopadmap$in1[0] Y=$abc$17511$new_n106
.subckt NOR A=$abc$17511$new_n106 B=$abc$17511$new_n45 Y=$abc$17511$new_n107
.subckt NAND A=$abc$17511$new_n107 B=$abc$17511$new_n51 Y=$abc$17511$new_n108
.subckt NAND A=$abc$17511$new_n108 B=$abc$17511$new_n105 Y=$iopadmap$outIMM[8]
.subckt NOT A=$iopadmap$in1[1] Y=$abc$17511$new_n110
.subckt NOR A=$abc$17511$new_n110 B=$abc$17511$new_n45 Y=$abc$17511$new_n111
.subckt NAND A=$abc$17511$new_n111 B=$abc$17511$new_n51 Y=$abc$17511$new_n112
.subckt NAND A=$abc$17511$new_n112 B=$abc$17511$new_n105 Y=$iopadmap$outIMM[9]
.subckt NOT A=$iopadmap$in1[2] Y=$abc$17511$new_n114
.subckt NOR A=$abc$17511$new_n114 B=$abc$17511$new_n45 Y=$abc$17511$new_n115
.subckt NAND A=$abc$17511$new_n115 B=$abc$17511$new_n51 Y=$abc$17511$new_n116
.subckt NAND A=$abc$17511$new_n116 B=$abc$17511$new_n105 Y=$iopadmap$outIMM[10]
.subckt NOT A=$iopadmap$in1[3] Y=$abc$17511$new_n118
.subckt NOR A=$abc$17511$new_n118 B=$abc$17511$new_n45 Y=$abc$17511$new_n119
.subckt NAND A=$abc$17511$new_n119 B=$abc$17511$new_n51 Y=$abc$17511$new_n120
.subckt NAND A=$abc$17511$new_n120 B=$abc$17511$new_n105 Y=$iopadmap$outIMM[11]
.subckt NOR A=$abc$17511$new_n43 B=$abc$17511$new_n45 Y=$abc$17511$new_n122
.subckt NAND A=$abc$17511$new_n122 B=$iopadmap$in1[4] Y=$abc$17511$new_n123
.subckt NAND A=$abc$17511$new_n123 B=$abc$17511$new_n105 Y=$iopadmap$outIMM[12]
.subckt NAND A=$abc$17511$new_n122 B=$iopadmap$in1[5] Y=$abc$17511$new_n125
.subckt NAND A=$abc$17511$new_n125 B=$abc$17511$new_n105 Y=$iopadmap$outIMM[13]
.subckt NAND A=$abc$17511$new_n122 B=$iopadmap$in1[6] Y=$abc$17511$new_n127
.subckt NAND A=$abc$17511$new_n127 B=$abc$17511$new_n105 Y=$iopadmap$outIMM[14]
.subckt NOT A=$abc$17511$new_n95 Y=$abc$17511$new_n129
.subckt NAND A=$abc$17511$new_n39 B=$iopadmap$p1lowbits Y=$abc$17511$new_n130
.subckt NOR A=$abc$17511$new_n130 B=$iopadmap$SE5bits Y=$abc$17511$new_n131
.subckt NAND A=$abc$17511$new_n131 B=$abc$17511$new_n129 Y=$abc$17511$new_n132
.subckt NAND A=$abc$17511$new_n132 B=$abc$17511$new_n105 Y=$iopadmap$outIMM[15]
.subckt BUF_X1 A=SE5bits Z=$iopadmap$SE5bits
.subckt BUF_X1 A=SE6bits Z=$iopadmap$SE6bits
.subckt BUF_X1 A=SE8bits Z=$iopadmap$SE8bits
.subckt BUF_X1 A=USE8bits Z=$iopadmap$USE8bits
.subckt BUF_X1 A=in1[0] Z=$iopadmap$in1[0]
.subckt BUF_X1 A=in1[1] Z=$iopadmap$in1[1]
.subckt BUF_X1 A=in1[2] Z=$iopadmap$in1[2]
.subckt BUF_X1 A=in1[3] Z=$iopadmap$in1[3]
.subckt BUF_X1 A=in1[4] Z=$iopadmap$in1[4]
.subckt BUF_X1 A=in1[5] Z=$iopadmap$in1[5]
.subckt BUF_X1 A=in1[6] Z=$iopadmap$in1[6]
.subckt BUF_X1 A=in1[7] Z=$iopadmap$in1[7]
.subckt BUF_X1 A=in2[0] Z=$iopadmap$in2[0]
.subckt BUF_X1 A=in2[1] Z=$iopadmap$in2[1]
.subckt BUF_X1 A=in2[2] Z=$iopadmap$in2[2]
.subckt BUF_X1 A=in2[3] Z=$iopadmap$in2[3]
.subckt BUF_X1 A=in2[4] Z=$iopadmap$in2[4]
.subckt BUF_X1 A=in2[5] Z=$iopadmap$in2[5]
.subckt BUF_X1 A=in2[6] Z=$iopadmap$in2[6]
.subckt BUF_X1 A=in2[7] Z=$iopadmap$in2[7]
.subckt BUF_X1 A=$iopadmap$outIMM[0] Z=outIMM[0]
.subckt BUF_X1 A=$iopadmap$outIMM[1] Z=outIMM[1]
.subckt BUF_X1 A=$iopadmap$outIMM[10] Z=outIMM[10]
.subckt BUF_X1 A=$iopadmap$outIMM[11] Z=outIMM[11]
.subckt BUF_X1 A=$iopadmap$outIMM[12] Z=outIMM[12]
.subckt BUF_X1 A=$iopadmap$outIMM[13] Z=outIMM[13]
.subckt BUF_X1 A=$iopadmap$outIMM[14] Z=outIMM[14]
.subckt BUF_X1 A=$iopadmap$outIMM[15] Z=outIMM[15]
.subckt BUF_X1 A=$iopadmap$outIMM[2] Z=outIMM[2]
.subckt BUF_X1 A=$iopadmap$outIMM[3] Z=outIMM[3]
.subckt BUF_X1 A=$iopadmap$outIMM[4] Z=outIMM[4]
.subckt BUF_X1 A=$iopadmap$outIMM[5] Z=outIMM[5]
.subckt BUF_X1 A=$iopadmap$outIMM[6] Z=outIMM[6]
.subckt BUF_X1 A=$iopadmap$outIMM[7] Z=outIMM[7]
.subckt BUF_X1 A=$iopadmap$outIMM[8] Z=outIMM[8]
.subckt BUF_X1 A=$iopadmap$outIMM[9] Z=outIMM[9]
.subckt BUF_X1 A=p1lowbits Z=$iopadmap$p1lowbits
.end

.model LLU
.inputs in1[0] in1[1] in1[2] in1[3] in1[4] in1[5] in1[6] in1[7] in1[8] in1[9] in1[10] in1[11] in1[12] in1[13] in1[14] in1[15] in2[0] in2[1] in2[2] in2[3] in2[4] in2[5] in2[6] in2[7] in2[8] in2[9] in2[10] in2[11] in2[12] in2[13] in2[14] in2[15] logicAND onescomp twoscomp
.outputs outLLU[0] outLLU[1] outLLU[2] outLLU[3] outLLU[4] outLLU[5] outLLU[6] outLLU[7] outLLU[8] outLLU[9] outLLU[10] outLLU[11] outLLU[12] outLLU[13] outLLU[14] outLLU[15]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$onescomp Y=$abc$17608$new_n52
.subckt NAND A=$abc$17608$new_n52 B=$iopadmap$twoscomp Y=$abc$17608$new_n53
.subckt NAND A=$abc$17608$new_n53 B=$iopadmap$in1[0] Y=$abc$17608$new_n54
.subckt NOR A=$iopadmap$onescomp B=$iopadmap$in1[0] Y=$abc$17608$new_n55
.subckt NOR A=$abc$17608$new_n55 B=$iopadmap$logicAND Y=$abc$17608$new_n56
.subckt NAND A=$abc$17608$new_n56 B=$abc$17608$new_n54 Y=$abc$17608$new_n57
.subckt NOT A=$iopadmap$in1[0] Y=$abc$17608$new_n58
.subckt NOT A=$iopadmap$in2[0] Y=$abc$17608$new_n59
.subckt NOR A=$abc$17608$new_n59 B=$abc$17608$new_n58 Y=$abc$17608$new_n60
.subckt NAND A=$abc$17608$new_n60 B=$iopadmap$logicAND Y=$abc$17608$new_n61
.subckt NAND A=$abc$17608$new_n61 B=$abc$17608$new_n57 Y=$iopadmap$outLLU[0]
.subckt NOR A=$iopadmap$onescomp B=$iopadmap$twoscomp Y=$abc$17608$new_n63
.subckt NOR A=$abc$17608$new_n63 B=$iopadmap$logicAND Y=$abc$17608$new_n64
.subckt NOT A=$iopadmap$in1[1] Y=$abc$17608$new_n65
.subckt NAND A=$abc$17608$new_n65 B=$abc$17608$new_n58 Y=$abc$17608$new_n66
.subckt NOR A=$abc$17608$new_n66 B=$iopadmap$onescomp Y=$abc$17608$new_n67
.subckt NOR A=$abc$17608$new_n55 B=$abc$17608$new_n65 Y=$abc$17608$new_n68
.subckt NOR A=$abc$17608$new_n68 B=$abc$17608$new_n67 Y=$abc$17608$new_n69
.subckt NAND A=$abc$17608$new_n69 B=$abc$17608$new_n64 Y=$abc$17608$new_n70
.subckt NOT A=$iopadmap$logicAND Y=$abc$17608$new_n71
.subckt NOR A=$abc$17608$new_n65 B=$abc$17608$new_n71 Y=$abc$17608$new_n72
.subckt NAND A=$abc$17608$new_n72 B=$iopadmap$in2[1] Y=$abc$17608$new_n73
.subckt NAND A=$abc$17608$new_n73 B=$abc$17608$new_n70 Y=$iopadmap$outLLU[1]
.subckt NOT A=$iopadmap$in1[2] Y=$abc$17608$new_n75
.subckt NAND A=$abc$17608$new_n67 B=$abc$17608$new_n75 Y=$abc$17608$new_n76
.subckt NOT A=$abc$17608$new_n64 Y=$abc$17608$new_n77
.subckt NOR A=$abc$17608$new_n67 B=$abc$17608$new_n75 Y=$abc$17608$new_n78
.subckt NOR A=$abc$17608$new_n78 B=$abc$17608$new_n77 Y=$abc$17608$new_n79
.subckt NAND A=$abc$17608$new_n79 B=$abc$17608$new_n76 Y=$abc$17608$new_n80
.subckt NOR A=$abc$17608$new_n75 B=$abc$17608$new_n71 Y=$abc$17608$new_n81
.subckt NAND A=$abc$17608$new_n81 B=$iopadmap$in2[2] Y=$abc$17608$new_n82
.subckt NAND A=$abc$17608$new_n82 B=$abc$17608$new_n80 Y=$iopadmap$outLLU[2]
.subckt NAND A=$abc$17608$new_n76 B=$iopadmap$in1[3] Y=$abc$17608$new_n84
.subckt NOR A=$iopadmap$in1[3] B=$iopadmap$in1[2] Y=$abc$17608$new_n85
.subckt NAND A=$abc$17608$new_n85 B=$abc$17608$new_n67 Y=$abc$17608$new_n86
.subckt NOT A=$abc$17608$new_n86 Y=$abc$17608$new_n87
.subckt NOR A=$abc$17608$new_n87 B=$abc$17608$new_n77 Y=$abc$17608$new_n88
.subckt NAND A=$abc$17608$new_n88 B=$abc$17608$new_n84 Y=$abc$17608$new_n89
.subckt NOT A=$iopadmap$in1[3] Y=$abc$17608$new_n90
.subckt NOR A=$abc$17608$new_n90 B=$abc$17608$new_n71 Y=$abc$17608$new_n91
.subckt NAND A=$abc$17608$new_n91 B=$iopadmap$in2[3] Y=$abc$17608$new_n92
.subckt NAND A=$abc$17608$new_n92 B=$abc$17608$new_n89 Y=$iopadmap$outLLU[3]
.subckt NOR A=$abc$17608$new_n86 B=$iopadmap$in1[4] Y=$abc$17608$new_n94
.subckt NOT A=$abc$17608$new_n94 Y=$abc$17608$new_n95
.subckt NOT A=$iopadmap$in1[4] Y=$abc$17608$new_n96
.subckt NOR A=$abc$17608$new_n87 B=$abc$17608$new_n96 Y=$abc$17608$new_n97
.subckt NOR A=$abc$17608$new_n97 B=$abc$17608$new_n77 Y=$abc$17608$new_n98
.subckt NAND A=$abc$17608$new_n98 B=$abc$17608$new_n95 Y=$abc$17608$new_n99
.subckt NOR A=$abc$17608$new_n96 B=$abc$17608$new_n71 Y=$abc$17608$new_n100
.subckt NAND A=$abc$17608$new_n100 B=$iopadmap$in2[4] Y=$abc$17608$new_n101
.subckt NAND A=$abc$17608$new_n101 B=$abc$17608$new_n99 Y=$iopadmap$outLLU[4]
.subckt NAND A=$abc$17608$new_n95 B=$iopadmap$in1[5] Y=$abc$17608$new_n103
.subckt NOT A=$iopadmap$in1[5] Y=$abc$17608$new_n104
.subckt NAND A=$abc$17608$new_n104 B=$abc$17608$new_n96 Y=$abc$17608$new_n105
.subckt NOR A=$abc$17608$new_n105 B=$abc$17608$new_n86 Y=$abc$17608$new_n106
.subckt NOR A=$abc$17608$new_n106 B=$abc$17608$new_n77 Y=$abc$17608$new_n107
.subckt NAND A=$abc$17608$new_n107 B=$abc$17608$new_n103 Y=$abc$17608$new_n108
.subckt NOR A=$abc$17608$new_n104 B=$abc$17608$new_n71 Y=$abc$17608$new_n109
.subckt NAND A=$abc$17608$new_n109 B=$iopadmap$in2[5] Y=$abc$17608$new_n110
.subckt NAND A=$abc$17608$new_n110 B=$abc$17608$new_n108 Y=$iopadmap$outLLU[5]
.subckt NOT A=$abc$17608$new_n106 Y=$abc$17608$new_n112
.subckt NAND A=$abc$17608$new_n112 B=$iopadmap$in1[6] Y=$abc$17608$new_n113
.subckt NOR A=$abc$17608$new_n66 B=$iopadmap$in1[6] Y=$abc$17608$new_n114
.subckt NAND A=$abc$17608$new_n90 B=$abc$17608$new_n75 Y=$abc$17608$new_n115
.subckt NOR A=$abc$17608$new_n105 B=$abc$17608$new_n115 Y=$abc$17608$new_n116
.subckt NAND A=$abc$17608$new_n116 B=$abc$17608$new_n114 Y=$abc$17608$new_n117
.subckt NOR A=$abc$17608$new_n117 B=$iopadmap$onescomp Y=$abc$17608$new_n118
.subckt NOR A=$abc$17608$new_n118 B=$abc$17608$new_n77 Y=$abc$17608$new_n119
.subckt NAND A=$abc$17608$new_n119 B=$abc$17608$new_n113 Y=$abc$17608$new_n120
.subckt NOT A=$iopadmap$in1[6] Y=$abc$17608$new_n121
.subckt NOR A=$abc$17608$new_n121 B=$abc$17608$new_n71 Y=$abc$17608$new_n122
.subckt NAND A=$abc$17608$new_n122 B=$iopadmap$in2[6] Y=$abc$17608$new_n123
.subckt NAND A=$abc$17608$new_n123 B=$abc$17608$new_n120 Y=$iopadmap$outLLU[6]
.subckt NOT A=$iopadmap$in2[7] Y=$abc$17608$new_n125
.subckt NOR A=$abc$17608$new_n125 B=$abc$17608$new_n71 Y=$abc$17608$new_n126
.subckt NOT A=$iopadmap$in1[7] Y=$abc$17608$new_n127
.subckt NOR A=$abc$17608$new_n118 B=$abc$17608$new_n127 Y=$abc$17608$new_n128
.subckt NOR A=$abc$17608$new_n128 B=$abc$17608$new_n77 Y=$abc$17608$new_n129
.subckt NOR A=$abc$17608$new_n129 B=$abc$17608$new_n126 Y=$abc$17608$new_n130
.subckt NOR A=$abc$17608$new_n119 B=$iopadmap$in1[7] Y=$abc$17608$new_n131
.subckt NOR A=$abc$17608$new_n131 B=$abc$17608$new_n130 Y=$iopadmap$outLLU[7]
.subckt NOT A=$iopadmap$in1[8] Y=$abc$17608$new_n133
.subckt NAND A=$abc$17608$new_n133 B=$iopadmap$onescomp Y=$abc$17608$new_n134
.subckt NOT A=$abc$17608$new_n53 Y=$abc$17608$new_n135
.subckt NOR A=$abc$17608$new_n117 B=$iopadmap$in1[7] Y=$abc$17608$new_n136
.subckt NAND A=$abc$17608$new_n136 B=$abc$17608$new_n133 Y=$abc$17608$new_n137
.subckt NAND A=$abc$17608$new_n137 B=$abc$17608$new_n135 Y=$abc$17608$new_n138
.subckt NAND A=$abc$17608$new_n138 B=$abc$17608$new_n134 Y=$abc$17608$new_n139
.subckt NOR A=$abc$17608$new_n136 B=$abc$17608$new_n133 Y=$abc$17608$new_n140
.subckt NOR A=$abc$17608$new_n140 B=$iopadmap$logicAND Y=$abc$17608$new_n141
.subckt NAND A=$abc$17608$new_n141 B=$abc$17608$new_n139 Y=$abc$17608$new_n142
.subckt NOR A=$abc$17608$new_n133 B=$abc$17608$new_n71 Y=$abc$17608$new_n143
.subckt NAND A=$abc$17608$new_n143 B=$iopadmap$in2[8] Y=$abc$17608$new_n144
.subckt NAND A=$abc$17608$new_n144 B=$abc$17608$new_n142 Y=$iopadmap$outLLU[8]
.subckt NOT A=$iopadmap$in1[9] Y=$abc$17608$new_n146
.subckt NAND A=$abc$17608$new_n146 B=$iopadmap$onescomp Y=$abc$17608$new_n147
.subckt NOR A=$iopadmap$in1[1] B=$iopadmap$in1[0] Y=$abc$17608$new_n148
.subckt NAND A=$abc$17608$new_n148 B=$abc$17608$new_n121 Y=$abc$17608$new_n149
.subckt NOR A=$iopadmap$in1[5] B=$iopadmap$in1[4] Y=$abc$17608$new_n150
.subckt NAND A=$abc$17608$new_n150 B=$abc$17608$new_n85 Y=$abc$17608$new_n151
.subckt NOR A=$abc$17608$new_n151 B=$abc$17608$new_n149 Y=$abc$17608$new_n152
.subckt NAND A=$abc$17608$new_n152 B=$abc$17608$new_n127 Y=$abc$17608$new_n153
.subckt NOR A=$abc$17608$new_n153 B=$iopadmap$in1[8] Y=$abc$17608$new_n154
.subckt NAND A=$abc$17608$new_n154 B=$abc$17608$new_n146 Y=$abc$17608$new_n155
.subckt NAND A=$abc$17608$new_n155 B=$abc$17608$new_n135 Y=$abc$17608$new_n156
.subckt NAND A=$abc$17608$new_n156 B=$abc$17608$new_n147 Y=$abc$17608$new_n157
.subckt NOR A=$abc$17608$new_n154 B=$abc$17608$new_n146 Y=$abc$17608$new_n158
.subckt NOR A=$abc$17608$new_n158 B=$iopadmap$logicAND Y=$abc$17608$new_n159
.subckt NAND A=$abc$17608$new_n159 B=$abc$17608$new_n157 Y=$abc$17608$new_n160
.subckt NOR A=$abc$17608$new_n146 B=$abc$17608$new_n71 Y=$abc$17608$new_n161
.subckt NAND A=$abc$17608$new_n161 B=$iopadmap$in2[9] Y=$abc$17608$new_n162
.subckt NAND A=$abc$17608$new_n162 B=$abc$17608$new_n160 Y=$iopadmap$outLLU[9]
.subckt NOT A=$iopadmap$in1[10] Y=$abc$17608$new_n164
.subckt NOR A=$abc$17608$new_n164 B=$abc$17608$new_n71 Y=$abc$17608$new_n165
.subckt NAND A=$abc$17608$new_n165 B=$iopadmap$in2[10] Y=$abc$17608$new_n166
.subckt NAND A=$abc$17608$new_n164 B=$iopadmap$onescomp Y=$abc$17608$new_n167
.subckt NOR A=$abc$17608$new_n137 B=$iopadmap$in1[9] Y=$abc$17608$new_n168
.subckt NAND A=$abc$17608$new_n168 B=$abc$17608$new_n164 Y=$abc$17608$new_n169
.subckt NAND A=$abc$17608$new_n169 B=$abc$17608$new_n135 Y=$abc$17608$new_n170
.subckt NAND A=$abc$17608$new_n170 B=$abc$17608$new_n167 Y=$abc$17608$new_n171
.subckt NOR A=$abc$17608$new_n168 B=$abc$17608$new_n164 Y=$abc$17608$new_n172
.subckt NOR A=$abc$17608$new_n172 B=$iopadmap$logicAND Y=$abc$17608$new_n173
.subckt NAND A=$abc$17608$new_n173 B=$abc$17608$new_n171 Y=$abc$17608$new_n174
.subckt NAND A=$abc$17608$new_n174 B=$abc$17608$new_n166 Y=$iopadmap$outLLU[10]
.subckt NOT A=$iopadmap$in1[11] Y=$abc$17608$new_n176
.subckt NOR A=$abc$17608$new_n176 B=$abc$17608$new_n71 Y=$abc$17608$new_n177
.subckt NAND A=$abc$17608$new_n177 B=$iopadmap$in2[11] Y=$abc$17608$new_n178
.subckt NAND A=$abc$17608$new_n176 B=$iopadmap$onescomp Y=$abc$17608$new_n179
.subckt NOR A=$abc$17608$new_n155 B=$iopadmap$in1[10] Y=$abc$17608$new_n180
.subckt NOR A=$abc$17608$new_n180 B=$abc$17608$new_n176 Y=$abc$17608$new_n181
.subckt NOR A=$abc$17608$new_n169 B=$iopadmap$in1[11] Y=$abc$17608$new_n182
.subckt NOR A=$abc$17608$new_n182 B=$abc$17608$new_n181 Y=$abc$17608$new_n183
.subckt NAND A=$abc$17608$new_n183 B=$abc$17608$new_n135 Y=$abc$17608$new_n184
.subckt NAND A=$abc$17608$new_n184 B=$abc$17608$new_n179 Y=$abc$17608$new_n185
.subckt NAND A=$abc$17608$new_n185 B=$abc$17608$new_n71 Y=$abc$17608$new_n186
.subckt NAND A=$abc$17608$new_n186 B=$abc$17608$new_n178 Y=$iopadmap$outLLU[11]
.subckt NOT A=$iopadmap$in1[12] Y=$abc$17608$new_n188
.subckt NOR A=$abc$17608$new_n188 B=$abc$17608$new_n71 Y=$abc$17608$new_n189
.subckt NAND A=$abc$17608$new_n189 B=$iopadmap$in2[12] Y=$abc$17608$new_n190
.subckt NAND A=$abc$17608$new_n188 B=$iopadmap$onescomp Y=$abc$17608$new_n191
.subckt NAND A=$abc$17608$new_n182 B=$abc$17608$new_n188 Y=$abc$17608$new_n192
.subckt NAND A=$abc$17608$new_n192 B=$abc$17608$new_n135 Y=$abc$17608$new_n193
.subckt NAND A=$abc$17608$new_n193 B=$abc$17608$new_n191 Y=$abc$17608$new_n194
.subckt NOR A=$abc$17608$new_n182 B=$abc$17608$new_n188 Y=$abc$17608$new_n195
.subckt NOR A=$abc$17608$new_n195 B=$iopadmap$logicAND Y=$abc$17608$new_n196
.subckt NAND A=$abc$17608$new_n196 B=$abc$17608$new_n194 Y=$abc$17608$new_n197
.subckt NAND A=$abc$17608$new_n197 B=$abc$17608$new_n190 Y=$iopadmap$outLLU[12]
.subckt NOT A=$iopadmap$in1[13] Y=$abc$17608$new_n199
.subckt NOR A=$abc$17608$new_n199 B=$abc$17608$new_n71 Y=$abc$17608$new_n200
.subckt NAND A=$abc$17608$new_n200 B=$iopadmap$in2[13] Y=$abc$17608$new_n201
.subckt NAND A=$abc$17608$new_n199 B=$iopadmap$onescomp Y=$abc$17608$new_n202
.subckt NAND A=$abc$17608$new_n192 B=$iopadmap$in1[13] Y=$abc$17608$new_n203
.subckt NOR A=$abc$17608$new_n192 B=$iopadmap$in1[13] Y=$abc$17608$new_n204
.subckt NOR A=$abc$17608$new_n204 B=$abc$17608$new_n53 Y=$abc$17608$new_n205
.subckt NAND A=$abc$17608$new_n205 B=$abc$17608$new_n203 Y=$abc$17608$new_n206
.subckt NAND A=$abc$17608$new_n206 B=$abc$17608$new_n202 Y=$abc$17608$new_n207
.subckt NAND A=$abc$17608$new_n207 B=$abc$17608$new_n71 Y=$abc$17608$new_n208
.subckt NAND A=$abc$17608$new_n208 B=$abc$17608$new_n201 Y=$iopadmap$outLLU[13]
.subckt NOT A=$iopadmap$in1[14] Y=$abc$17608$new_n210
.subckt NOR A=$abc$17608$new_n210 B=$abc$17608$new_n71 Y=$abc$17608$new_n211
.subckt NAND A=$abc$17608$new_n211 B=$iopadmap$in2[14] Y=$abc$17608$new_n212
.subckt NAND A=$abc$17608$new_n204 B=$abc$17608$new_n52 Y=$abc$17608$new_n213
.subckt NAND A=$abc$17608$new_n213 B=$iopadmap$in1[14] Y=$abc$17608$new_n214
.subckt NOR A=$abc$17608$new_n213 B=$iopadmap$in1[14] Y=$abc$17608$new_n215
.subckt NOR A=$abc$17608$new_n215 B=$abc$17608$new_n77 Y=$abc$17608$new_n216
.subckt NAND A=$abc$17608$new_n216 B=$abc$17608$new_n214 Y=$abc$17608$new_n217
.subckt NAND A=$abc$17608$new_n217 B=$abc$17608$new_n212 Y=$iopadmap$outLLU[14]
.subckt NOT A=$iopadmap$in1[15] Y=$abc$17608$new_n219
.subckt NOR A=$abc$17608$new_n219 B=$abc$17608$new_n71 Y=$abc$17608$new_n220
.subckt NAND A=$abc$17608$new_n220 B=$iopadmap$in2[15] Y=$abc$17608$new_n221
.subckt NAND A=$abc$17608$new_n215 B=$abc$17608$new_n219 Y=$abc$17608$new_n222
.subckt NOR A=$abc$17608$new_n215 B=$abc$17608$new_n219 Y=$abc$17608$new_n223
.subckt NOR A=$abc$17608$new_n223 B=$abc$17608$new_n77 Y=$abc$17608$new_n224
.subckt NAND A=$abc$17608$new_n224 B=$abc$17608$new_n222 Y=$abc$17608$new_n225
.subckt NAND A=$abc$17608$new_n225 B=$abc$17608$new_n221 Y=$iopadmap$outLLU[15]
.subckt BUF_X1 A=in1[0] Z=$iopadmap$in1[0]
.subckt BUF_X1 A=in1[1] Z=$iopadmap$in1[1]
.subckt BUF_X1 A=in1[10] Z=$iopadmap$in1[10]
.subckt BUF_X1 A=in1[11] Z=$iopadmap$in1[11]
.subckt BUF_X1 A=in1[12] Z=$iopadmap$in1[12]
.subckt BUF_X1 A=in1[13] Z=$iopadmap$in1[13]
.subckt BUF_X1 A=in1[14] Z=$iopadmap$in1[14]
.subckt BUF_X1 A=in1[15] Z=$iopadmap$in1[15]
.subckt BUF_X1 A=in1[2] Z=$iopadmap$in1[2]
.subckt BUF_X1 A=in1[3] Z=$iopadmap$in1[3]
.subckt BUF_X1 A=in1[4] Z=$iopadmap$in1[4]
.subckt BUF_X1 A=in1[5] Z=$iopadmap$in1[5]
.subckt BUF_X1 A=in1[6] Z=$iopadmap$in1[6]
.subckt BUF_X1 A=in1[7] Z=$iopadmap$in1[7]
.subckt BUF_X1 A=in1[8] Z=$iopadmap$in1[8]
.subckt BUF_X1 A=in1[9] Z=$iopadmap$in1[9]
.subckt BUF_X1 A=in2[0] Z=$iopadmap$in2[0]
.subckt BUF_X1 A=in2[1] Z=$iopadmap$in2[1]
.subckt BUF_X1 A=in2[10] Z=$iopadmap$in2[10]
.subckt BUF_X1 A=in2[11] Z=$iopadmap$in2[11]
.subckt BUF_X1 A=in2[12] Z=$iopadmap$in2[12]
.subckt BUF_X1 A=in2[13] Z=$iopadmap$in2[13]
.subckt BUF_X1 A=in2[14] Z=$iopadmap$in2[14]
.subckt BUF_X1 A=in2[15] Z=$iopadmap$in2[15]
.subckt BUF_X1 A=in2[2] Z=$iopadmap$in2[2]
.subckt BUF_X1 A=in2[3] Z=$iopadmap$in2[3]
.subckt BUF_X1 A=in2[4] Z=$iopadmap$in2[4]
.subckt BUF_X1 A=in2[5] Z=$iopadmap$in2[5]
.subckt BUF_X1 A=in2[6] Z=$iopadmap$in2[6]
.subckt BUF_X1 A=in2[7] Z=$iopadmap$in2[7]
.subckt BUF_X1 A=in2[8] Z=$iopadmap$in2[8]
.subckt BUF_X1 A=in2[9] Z=$iopadmap$in2[9]
.subckt BUF_X1 A=logicAND Z=$iopadmap$logicAND
.subckt BUF_X1 A=onescomp Z=$iopadmap$onescomp
.subckt BUF_X1 A=$iopadmap$outLLU[0] Z=outLLU[0]
.subckt BUF_X1 A=$iopadmap$outLLU[1] Z=outLLU[1]
.subckt BUF_X1 A=$iopadmap$outLLU[10] Z=outLLU[10]
.subckt BUF_X1 A=$iopadmap$outLLU[11] Z=outLLU[11]
.subckt BUF_X1 A=$iopadmap$outLLU[12] Z=outLLU[12]
.subckt BUF_X1 A=$iopadmap$outLLU[13] Z=outLLU[13]
.subckt BUF_X1 A=$iopadmap$outLLU[14] Z=outLLU[14]
.subckt BUF_X1 A=$iopadmap$outLLU[15] Z=outLLU[15]
.subckt BUF_X1 A=$iopadmap$outLLU[2] Z=outLLU[2]
.subckt BUF_X1 A=$iopadmap$outLLU[3] Z=outLLU[3]
.subckt BUF_X1 A=$iopadmap$outLLU[4] Z=outLLU[4]
.subckt BUF_X1 A=$iopadmap$outLLU[5] Z=outLLU[5]
.subckt BUF_X1 A=$iopadmap$outLLU[6] Z=outLLU[6]
.subckt BUF_X1 A=$iopadmap$outLLU[7] Z=outLLU[7]
.subckt BUF_X1 A=$iopadmap$outLLU[8] Z=outLLU[8]
.subckt BUF_X1 A=$iopadmap$outLLU[9] Z=outLLU[9]
.subckt BUF_X1 A=twoscomp Z=$iopadmap$twoscomp
.end

.model MDU
.inputs clk rst arithMUL arithDIV ldMDU1 ldMDU2 in1[0] in1[1] in1[2] in1[3] in1[4] in1[5] in1[6] in1[7] in1[8] in1[9] in1[10] in1[11] in1[12] in1[13] in1[14] in1[15] in2[0] in2[1] in2[2] in2[3] in2[4] in2[5] in2[6] in2[7] in2[8] in2[9] in2[10] in2[11] in2[12] in2[13] in2[14] in2[15] startMDU
.outputs outMDU1[0] outMDU1[1] outMDU1[2] outMDU1[3] outMDU1[4] outMDU1[5] outMDU1[6] outMDU1[7] outMDU1[8] outMDU1[9] outMDU1[10] outMDU1[11] outMDU1[12] outMDU1[13] outMDU1[14] outMDU1[15] outMDU2[0] outMDU2[1] outMDU2[2] outMDU2[3] outMDU2[4] outMDU2[5] outMDU2[6] outMDU2[7] outMDU2[8] outMDU2[9] outMDU2[10] outMDU2[11] outMDU2[12] outMDU2[13] outMDU2[14] outMDU2[15] readyMDU doneMDU
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$arithMUL Y=$abc$17784$new_n105
.subckt NOR A=$iopadmap$arithDIV B=$abc$17784$new_n105 Y=$abc$17784$new_n106
.subckt NAND A=$abc$17784$new_n106 B=P[0] Y=$abc$17784$new_n107
.subckt NAND A=$iopadmap$arithDIV B=Quotient[0] Y=$abc$17784$new_n108
.subckt NAND A=$abc$17784$new_n108 B=$abc$17784$new_n107 Y=MDU1[0]
.subckt NAND A=$abc$17784$new_n106 B=P[1] Y=$abc$17784$new_n110
.subckt NAND A=Quotient[1] B=$iopadmap$arithDIV Y=$abc$17784$new_n111
.subckt NAND A=$abc$17784$new_n111 B=$abc$17784$new_n110 Y=MDU1[1]
.subckt NAND A=$abc$17784$new_n106 B=P[2] Y=$abc$17784$new_n113
.subckt NAND A=Quotient[2] B=$iopadmap$arithDIV Y=$abc$17784$new_n114
.subckt NAND A=$abc$17784$new_n114 B=$abc$17784$new_n113 Y=MDU1[2]
.subckt NAND A=$abc$17784$new_n106 B=P[3] Y=$abc$17784$new_n116
.subckt NAND A=Quotient[3] B=$iopadmap$arithDIV Y=$abc$17784$new_n117
.subckt NAND A=$abc$17784$new_n117 B=$abc$17784$new_n116 Y=MDU1[3]
.subckt NAND A=$abc$17784$new_n106 B=P[4] Y=$abc$17784$new_n119
.subckt NAND A=Quotient[4] B=$iopadmap$arithDIV Y=$abc$17784$new_n120
.subckt NAND A=$abc$17784$new_n120 B=$abc$17784$new_n119 Y=MDU1[4]
.subckt NAND A=$abc$17784$new_n106 B=P[5] Y=$abc$17784$new_n122
.subckt NAND A=Quotient[5] B=$iopadmap$arithDIV Y=$abc$17784$new_n123
.subckt NAND A=$abc$17784$new_n123 B=$abc$17784$new_n122 Y=MDU1[5]
.subckt NAND A=$abc$17784$new_n106 B=P[6] Y=$abc$17784$new_n125
.subckt NAND A=Quotient[6] B=$iopadmap$arithDIV Y=$abc$17784$new_n126
.subckt NAND A=$abc$17784$new_n126 B=$abc$17784$new_n125 Y=MDU1[6]
.subckt NAND A=$abc$17784$new_n106 B=P[7] Y=$abc$17784$new_n128
.subckt NAND A=Quotient[7] B=$iopadmap$arithDIV Y=$abc$17784$new_n129
.subckt NAND A=$abc$17784$new_n129 B=$abc$17784$new_n128 Y=MDU1[7]
.subckt NAND A=$abc$17784$new_n106 B=P[8] Y=$abc$17784$new_n131
.subckt NAND A=Quotient[8] B=$iopadmap$arithDIV Y=$abc$17784$new_n132
.subckt NAND A=$abc$17784$new_n132 B=$abc$17784$new_n131 Y=MDU1[8]
.subckt NAND A=$abc$17784$new_n106 B=P[9] Y=$abc$17784$new_n134
.subckt NAND A=Quotient[9] B=$iopadmap$arithDIV Y=$abc$17784$new_n135
.subckt NAND A=$abc$17784$new_n135 B=$abc$17784$new_n134 Y=MDU1[9]
.subckt NAND A=$abc$17784$new_n106 B=P[10] Y=$abc$17784$new_n137
.subckt NAND A=Quotient[10] B=$iopadmap$arithDIV Y=$abc$17784$new_n138
.subckt NAND A=$abc$17784$new_n138 B=$abc$17784$new_n137 Y=MDU1[10]
.subckt NAND A=$abc$17784$new_n106 B=P[11] Y=$abc$17784$new_n140
.subckt NAND A=Quotient[11] B=$iopadmap$arithDIV Y=$abc$17784$new_n141
.subckt NAND A=$abc$17784$new_n141 B=$abc$17784$new_n140 Y=MDU1[11]
.subckt NAND A=$abc$17784$new_n106 B=P[12] Y=$abc$17784$new_n143
.subckt NAND A=Quotient[12] B=$iopadmap$arithDIV Y=$abc$17784$new_n144
.subckt NAND A=$abc$17784$new_n144 B=$abc$17784$new_n143 Y=MDU1[12]
.subckt NAND A=$abc$17784$new_n106 B=P[13] Y=$abc$17784$new_n146
.subckt NAND A=Quotient[13] B=$iopadmap$arithDIV Y=$abc$17784$new_n147
.subckt NAND A=$abc$17784$new_n147 B=$abc$17784$new_n146 Y=MDU1[13]
.subckt NAND A=$abc$17784$new_n106 B=P[14] Y=$abc$17784$new_n149
.subckt NAND A=Quotient[14] B=$iopadmap$arithDIV Y=$abc$17784$new_n150
.subckt NAND A=$abc$17784$new_n150 B=$abc$17784$new_n149 Y=MDU1[14]
.subckt NAND A=$abc$17784$new_n106 B=P[15] Y=$abc$17784$new_n152
.subckt NAND A=Quotient[15] B=$iopadmap$arithDIV Y=$abc$17784$new_n153
.subckt NAND A=$abc$17784$new_n153 B=$abc$17784$new_n152 Y=MDU1[15]
.subckt NAND A=$abc$17784$new_n106 B=P[16] Y=$abc$17784$new_n155
.subckt NAND A=Remainder[0] B=$iopadmap$arithDIV Y=$abc$17784$new_n156
.subckt NAND A=$abc$17784$new_n156 B=$abc$17784$new_n155 Y=MDU2[0]
.subckt NAND A=$abc$17784$new_n106 B=P[17] Y=$abc$17784$new_n158
.subckt NAND A=Remainder[1] B=$iopadmap$arithDIV Y=$abc$17784$new_n159
.subckt NAND A=$abc$17784$new_n159 B=$abc$17784$new_n158 Y=MDU2[1]
.subckt NAND A=$abc$17784$new_n106 B=P[18] Y=$abc$17784$new_n161
.subckt NAND A=Remainder[2] B=$iopadmap$arithDIV Y=$abc$17784$new_n162
.subckt NAND A=$abc$17784$new_n162 B=$abc$17784$new_n161 Y=MDU2[2]
.subckt NAND A=$abc$17784$new_n106 B=P[19] Y=$abc$17784$new_n164
.subckt NAND A=Remainder[3] B=$iopadmap$arithDIV Y=$abc$17784$new_n165
.subckt NAND A=$abc$17784$new_n165 B=$abc$17784$new_n164 Y=MDU2[3]
.subckt NAND A=$abc$17784$new_n106 B=P[20] Y=$abc$17784$new_n167
.subckt NAND A=Remainder[4] B=$iopadmap$arithDIV Y=$abc$17784$new_n168
.subckt NAND A=$abc$17784$new_n168 B=$abc$17784$new_n167 Y=MDU2[4]
.subckt NAND A=$abc$17784$new_n106 B=P[21] Y=$abc$17784$new_n170
.subckt NAND A=Remainder[5] B=$iopadmap$arithDIV Y=$abc$17784$new_n171
.subckt NAND A=$abc$17784$new_n171 B=$abc$17784$new_n170 Y=MDU2[5]
.subckt NAND A=$abc$17784$new_n106 B=P[22] Y=$abc$17784$new_n173
.subckt NAND A=Remainder[6] B=$iopadmap$arithDIV Y=$abc$17784$new_n174
.subckt NAND A=$abc$17784$new_n174 B=$abc$17784$new_n173 Y=MDU2[6]
.subckt NAND A=$abc$17784$new_n106 B=P[23] Y=$abc$17784$new_n176
.subckt NAND A=Remainder[7] B=$iopadmap$arithDIV Y=$abc$17784$new_n177
.subckt NAND A=$abc$17784$new_n177 B=$abc$17784$new_n176 Y=MDU2[7]
.subckt NAND A=$abc$17784$new_n106 B=P[24] Y=$abc$17784$new_n179
.subckt NAND A=Remainder[8] B=$iopadmap$arithDIV Y=$abc$17784$new_n180
.subckt NAND A=$abc$17784$new_n180 B=$abc$17784$new_n179 Y=MDU2[8]
.subckt NAND A=$abc$17784$new_n106 B=P[25] Y=$abc$17784$new_n182
.subckt NAND A=Remainder[9] B=$iopadmap$arithDIV Y=$abc$17784$new_n183
.subckt NAND A=$abc$17784$new_n183 B=$abc$17784$new_n182 Y=MDU2[9]
.subckt NAND A=$abc$17784$new_n106 B=P[26] Y=$abc$17784$new_n185
.subckt NAND A=Remainder[10] B=$iopadmap$arithDIV Y=$abc$17784$new_n186
.subckt NAND A=$abc$17784$new_n186 B=$abc$17784$new_n185 Y=MDU2[10]
.subckt NAND A=$abc$17784$new_n106 B=P[27] Y=$abc$17784$new_n188
.subckt NAND A=Remainder[11] B=$iopadmap$arithDIV Y=$abc$17784$new_n189
.subckt NAND A=$abc$17784$new_n189 B=$abc$17784$new_n188 Y=MDU2[11]
.subckt NAND A=$abc$17784$new_n106 B=P[28] Y=$abc$17784$new_n191
.subckt NAND A=Remainder[12] B=$iopadmap$arithDIV Y=$abc$17784$new_n192
.subckt NAND A=$abc$17784$new_n192 B=$abc$17784$new_n191 Y=MDU2[12]
.subckt NAND A=$abc$17784$new_n106 B=P[29] Y=$abc$17784$new_n194
.subckt NAND A=Remainder[13] B=$iopadmap$arithDIV Y=$abc$17784$new_n195
.subckt NAND A=$abc$17784$new_n195 B=$abc$17784$new_n194 Y=MDU2[13]
.subckt NAND A=$abc$17784$new_n106 B=P[30] Y=$abc$17784$new_n197
.subckt NAND A=Remainder[14] B=$iopadmap$arithDIV Y=$abc$17784$new_n198
.subckt NAND A=$abc$17784$new_n198 B=$abc$17784$new_n197 Y=MDU2[14]
.subckt NAND A=$abc$17784$new_n106 B=P[31] Y=$abc$17784$new_n200
.subckt NAND A=Remainder[15] B=$iopadmap$arithDIV Y=$abc$17784$new_n201
.subckt NAND A=$abc$17784$new_n201 B=$abc$17784$new_n200 Y=MDU2[15]
.subckt NAND A=$abc$17784$new_n106 B=readyMUL Y=$abc$17784$new_n203
.subckt NAND A=readyDIV B=$iopadmap$arithDIV Y=$abc$17784$new_n204
.subckt NAND A=$abc$17784$new_n204 B=$abc$17784$new_n203 Y=$iopadmap$readyMDU
.subckt NAND A=$abc$17784$new_n106 B=doneMUL Y=$abc$17784$new_n206
.subckt NAND A=doneDIV B=$iopadmap$arithDIV Y=$abc$17784$new_n207
.subckt NAND A=$abc$17784$new_n207 B=$abc$17784$new_n206 Y=$iopadmap$doneMDU
.subckt BUF_X1 A=arithDIV Z=$iopadmap$arithDIV
.subckt BUF_X1 A=arithMUL Z=$iopadmap$arithMUL
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=$iopadmap$doneMDU Z=doneMDU
.subckt BUF_X1 A=in1[0] Z=$iopadmap$in1[0]
.subckt BUF_X1 A=in1[1] Z=$iopadmap$in1[1]
.subckt BUF_X1 A=in1[10] Z=$iopadmap$in1[10]
.subckt BUF_X1 A=in1[11] Z=$iopadmap$in1[11]
.subckt BUF_X1 A=in1[12] Z=$iopadmap$in1[12]
.subckt BUF_X1 A=in1[13] Z=$iopadmap$in1[13]
.subckt BUF_X1 A=in1[14] Z=$iopadmap$in1[14]
.subckt BUF_X1 A=in1[15] Z=$iopadmap$in1[15]
.subckt BUF_X1 A=in1[2] Z=$iopadmap$in1[2]
.subckt BUF_X1 A=in1[3] Z=$iopadmap$in1[3]
.subckt BUF_X1 A=in1[4] Z=$iopadmap$in1[4]
.subckt BUF_X1 A=in1[5] Z=$iopadmap$in1[5]
.subckt BUF_X1 A=in1[6] Z=$iopadmap$in1[6]
.subckt BUF_X1 A=in1[7] Z=$iopadmap$in1[7]
.subckt BUF_X1 A=in1[8] Z=$iopadmap$in1[8]
.subckt BUF_X1 A=in1[9] Z=$iopadmap$in1[9]
.subckt BUF_X1 A=in2[0] Z=$iopadmap$in2[0]
.subckt BUF_X1 A=in2[1] Z=$iopadmap$in2[1]
.subckt BUF_X1 A=in2[10] Z=$iopadmap$in2[10]
.subckt BUF_X1 A=in2[11] Z=$iopadmap$in2[11]
.subckt BUF_X1 A=in2[12] Z=$iopadmap$in2[12]
.subckt BUF_X1 A=in2[13] Z=$iopadmap$in2[13]
.subckt BUF_X1 A=in2[14] Z=$iopadmap$in2[14]
.subckt BUF_X1 A=in2[15] Z=$iopadmap$in2[15]
.subckt BUF_X1 A=in2[2] Z=$iopadmap$in2[2]
.subckt BUF_X1 A=in2[3] Z=$iopadmap$in2[3]
.subckt BUF_X1 A=in2[4] Z=$iopadmap$in2[4]
.subckt BUF_X1 A=in2[5] Z=$iopadmap$in2[5]
.subckt BUF_X1 A=in2[6] Z=$iopadmap$in2[6]
.subckt BUF_X1 A=in2[7] Z=$iopadmap$in2[7]
.subckt BUF_X1 A=in2[8] Z=$iopadmap$in2[8]
.subckt BUF_X1 A=in2[9] Z=$iopadmap$in2[9]
.subckt BUF_X1 A=ldMDU1 Z=$iopadmap$ldMDU1
.subckt BUF_X1 A=ldMDU2 Z=$iopadmap$ldMDU2
.subckt BUF_X1 A=$iopadmap$outMDU1[0] Z=outMDU1[0]
.subckt BUF_X1 A=$iopadmap$outMDU1[1] Z=outMDU1[1]
.subckt BUF_X1 A=$iopadmap$outMDU1[10] Z=outMDU1[10]
.subckt BUF_X1 A=$iopadmap$outMDU1[11] Z=outMDU1[11]
.subckt BUF_X1 A=$iopadmap$outMDU1[12] Z=outMDU1[12]
.subckt BUF_X1 A=$iopadmap$outMDU1[13] Z=outMDU1[13]
.subckt BUF_X1 A=$iopadmap$outMDU1[14] Z=outMDU1[14]
.subckt BUF_X1 A=$iopadmap$outMDU1[15] Z=outMDU1[15]
.subckt BUF_X1 A=$iopadmap$outMDU1[2] Z=outMDU1[2]
.subckt BUF_X1 A=$iopadmap$outMDU1[3] Z=outMDU1[3]
.subckt BUF_X1 A=$iopadmap$outMDU1[4] Z=outMDU1[4]
.subckt BUF_X1 A=$iopadmap$outMDU1[5] Z=outMDU1[5]
.subckt BUF_X1 A=$iopadmap$outMDU1[6] Z=outMDU1[6]
.subckt BUF_X1 A=$iopadmap$outMDU1[7] Z=outMDU1[7]
.subckt BUF_X1 A=$iopadmap$outMDU1[8] Z=outMDU1[8]
.subckt BUF_X1 A=$iopadmap$outMDU1[9] Z=outMDU1[9]
.subckt BUF_X1 A=$iopadmap$outMDU2[0] Z=outMDU2[0]
.subckt BUF_X1 A=$iopadmap$outMDU2[1] Z=outMDU2[1]
.subckt BUF_X1 A=$iopadmap$outMDU2[10] Z=outMDU2[10]
.subckt BUF_X1 A=$iopadmap$outMDU2[11] Z=outMDU2[11]
.subckt BUF_X1 A=$iopadmap$outMDU2[12] Z=outMDU2[12]
.subckt BUF_X1 A=$iopadmap$outMDU2[13] Z=outMDU2[13]
.subckt BUF_X1 A=$iopadmap$outMDU2[14] Z=outMDU2[14]
.subckt BUF_X1 A=$iopadmap$outMDU2[15] Z=outMDU2[15]
.subckt BUF_X1 A=$iopadmap$outMDU2[2] Z=outMDU2[2]
.subckt BUF_X1 A=$iopadmap$outMDU2[3] Z=outMDU2[3]
.subckt BUF_X1 A=$iopadmap$outMDU2[4] Z=outMDU2[4]
.subckt BUF_X1 A=$iopadmap$outMDU2[5] Z=outMDU2[5]
.subckt BUF_X1 A=$iopadmap$outMDU2[6] Z=outMDU2[6]
.subckt BUF_X1 A=$iopadmap$outMDU2[7] Z=outMDU2[7]
.subckt BUF_X1 A=$iopadmap$outMDU2[8] Z=outMDU2[8]
.subckt BUF_X1 A=$iopadmap$outMDU2[9] Z=outMDU2[9]
.subckt BUF_X1 A=$iopadmap$readyMDU Z=readyMDU
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.subckt BUF_X1 A=startMDU Z=$iopadmap$startMDU
.subckt divider Devidend[0]=$iopadmap$in1[0] Devidend[1]=$iopadmap$in1[1] Devidend[2]=$iopadmap$in1[2] Devidend[3]=$iopadmap$in1[3] Devidend[4]=$iopadmap$in1[4] Devidend[5]=$iopadmap$in1[5] Devidend[6]=$iopadmap$in1[6] Devidend[7]=$iopadmap$in1[7] Devidend[8]=$iopadmap$in1[8] Devidend[9]=$iopadmap$in1[9] Devidend[10]=$iopadmap$in1[10] Devidend[11]=$iopadmap$in1[11] Devidend[12]=$iopadmap$in1[12] Devidend[13]=$iopadmap$in1[13] Devidend[14]=$iopadmap$in1[14] Devidend[15]=$iopadmap$in1[15] Devidend[16]=$false Divisor[0]=$iopadmap$in2[0] Divisor[1]=$iopadmap$in2[1] Divisor[2]=$iopadmap$in2[2] Divisor[3]=$iopadmap$in2[3] Divisor[4]=$iopadmap$in2[4] Divisor[5]=$iopadmap$in2[5] Divisor[6]=$iopadmap$in2[6] Divisor[7]=$iopadmap$in2[7] Divisor[8]=$iopadmap$in2[8] Divisor[9]=$iopadmap$in2[9] Divisor[10]=$iopadmap$in2[10] Divisor[11]=$iopadmap$in2[11] Divisor[12]=$iopadmap$in2[12] Divisor[13]=$iopadmap$in2[13] Divisor[14]=$iopadmap$in2[14] Divisor[15]=$iopadmap$in2[15] Divisor[16]=$false Quotient[0]=Quotient[0] Quotient[1]=Quotient[1] Quotient[2]=Quotient[2] Quotient[3]=Quotient[3] Quotient[4]=Quotient[4] Quotient[5]=Quotient[5] Quotient[6]=Quotient[6] Quotient[7]=Quotient[7] Quotient[8]=Quotient[8] Quotient[9]=Quotient[9] Quotient[10]=Quotient[10] Quotient[11]=Quotient[11] Quotient[12]=Quotient[12] Quotient[13]=Quotient[13] Quotient[14]=Quotient[14] Quotient[15]=Quotient[15] Quotient[16]=Quotient[16] Remainder[0]=Remainder[0] Remainder[1]=Remainder[1] Remainder[2]=Remainder[2] Remainder[3]=Remainder[3] Remainder[4]=Remainder[4] Remainder[5]=Remainder[5] Remainder[6]=Remainder[6] Remainder[7]=Remainder[7] Remainder[8]=Remainder[8] Remainder[9]=Remainder[9] Remainder[10]=Remainder[10] Remainder[11]=Remainder[11] Remainder[12]=Remainder[12] Remainder[13]=Remainder[13] Remainder[14]=Remainder[14] Remainder[15]=Remainder[15] Remainder[16]=Remainder[16] clk=$iopadmap$clk done=doneDIV ready=readyDIV rst=$iopadmap$rst start=$iopadmap$startMDU
.subckt $paramod\booth\size?s32'00000000000000000000000000010001 M[0]=$iopadmap$in1[0] M[1]=$iopadmap$in1[1] M[2]=$iopadmap$in1[2] M[3]=$iopadmap$in1[3] M[4]=$iopadmap$in1[4] M[5]=$iopadmap$in1[5] M[6]=$iopadmap$in1[6] M[7]=$iopadmap$in1[7] M[8]=$iopadmap$in1[8] M[9]=$iopadmap$in1[9] M[10]=$iopadmap$in1[10] M[11]=$iopadmap$in1[11] M[12]=$iopadmap$in1[12] M[13]=$iopadmap$in1[13] M[14]=$iopadmap$in1[14] M[15]=$iopadmap$in1[15] M[16]=$false P[0]=P[0] P[1]=P[1] P[2]=P[2] P[3]=P[3] P[4]=P[4] P[5]=P[5] P[6]=P[6] P[7]=P[7] P[8]=P[8] P[9]=P[9] P[10]=P[10] P[11]=P[11] P[12]=P[12] P[13]=P[13] P[14]=P[14] P[15]=P[15] P[16]=P[16] P[17]=P[17] P[18]=P[18] P[19]=P[19] P[20]=P[20] P[21]=P[21] P[22]=P[22] P[23]=P[23] P[24]=P[24] P[25]=P[25] P[26]=P[26] P[27]=P[27] P[28]=P[28] P[29]=P[29] P[30]=P[30] P[31]=P[31] P[32]=P[32] P[33]=P[33] Q[0]=$iopadmap$in2[0] Q[1]=$iopadmap$in2[1] Q[2]=$iopadmap$in2[2] Q[3]=$iopadmap$in2[3] Q[4]=$iopadmap$in2[4] Q[5]=$iopadmap$in2[5] Q[6]=$iopadmap$in2[6] Q[7]=$iopadmap$in2[7] Q[8]=$iopadmap$in2[8] Q[9]=$iopadmap$in2[9] Q[10]=$iopadmap$in2[10] Q[11]=$iopadmap$in2[11] Q[12]=$iopadmap$in2[12] Q[13]=$iopadmap$in2[13] Q[14]=$iopadmap$in2[14] Q[15]=$iopadmap$in2[15] Q[16]=$false Ready=readyMUL clk=$iopadmap$clk done=doneMUL rst=$iopadmap$rst start=$iopadmap$startMDU
.subckt $paramod\REG\N?s32'00000000000000000000000000010000 clk=$iopadmap$clk inREG[0]=MDU1[0] inREG[1]=MDU1[1] inREG[2]=MDU1[2] inREG[3]=MDU1[3] inREG[4]=MDU1[4] inREG[5]=MDU1[5] inREG[6]=MDU1[6] inREG[7]=MDU1[7] inREG[8]=MDU1[8] inREG[9]=MDU1[9] inREG[10]=MDU1[10] inREG[11]=MDU1[11] inREG[12]=MDU1[12] inREG[13]=MDU1[13] inREG[14]=MDU1[14] inREG[15]=MDU1[15] ld=$iopadmap$ldMDU1 outREG[0]=$iopadmap$outMDU1[0] outREG[1]=$iopadmap$outMDU1[1] outREG[2]=$iopadmap$outMDU1[2] outREG[3]=$iopadmap$outMDU1[3] outREG[4]=$iopadmap$outMDU1[4] outREG[5]=$iopadmap$outMDU1[5] outREG[6]=$iopadmap$outMDU1[6] outREG[7]=$iopadmap$outMDU1[7] outREG[8]=$iopadmap$outMDU1[8] outREG[9]=$iopadmap$outMDU1[9] outREG[10]=$iopadmap$outMDU1[10] outREG[11]=$iopadmap$outMDU1[11] outREG[12]=$iopadmap$outMDU1[12] outREG[13]=$iopadmap$outMDU1[13] outREG[14]=$iopadmap$outMDU1[14] outREG[15]=$iopadmap$outMDU1[15] rst=$iopadmap$rst
.subckt $paramod\REG\N?s32'00000000000000000000000000010000 clk=$iopadmap$clk inREG[0]=MDU2[0] inREG[1]=MDU2[1] inREG[2]=MDU2[2] inREG[3]=MDU2[3] inREG[4]=MDU2[4] inREG[5]=MDU2[5] inREG[6]=MDU2[6] inREG[7]=MDU2[7] inREG[8]=MDU2[8] inREG[9]=MDU2[9] inREG[10]=MDU2[10] inREG[11]=MDU2[11] inREG[12]=MDU2[12] inREG[13]=MDU2[13] inREG[14]=MDU2[14] inREG[15]=MDU2[15] ld=$iopadmap$ldMDU2 outREG[0]=$iopadmap$outMDU2[0] outREG[1]=$iopadmap$outMDU2[1] outREG[2]=$iopadmap$outMDU2[2] outREG[3]=$iopadmap$outMDU2[3] outREG[4]=$iopadmap$outMDU2[4] outREG[5]=$iopadmap$outMDU2[5] outREG[6]=$iopadmap$outMDU2[6] outREG[7]=$iopadmap$outMDU2[7] outREG[8]=$iopadmap$outMDU2[8] outREG[9]=$iopadmap$outMDU2[9] outREG[10]=$iopadmap$outMDU2[10] outREG[11]=$iopadmap$outMDU2[11] outREG[12]=$iopadmap$outMDU2[12] outREG[13]=$iopadmap$outMDU2[13] outREG[14]=$iopadmap$outMDU2[14] outREG[15]=$iopadmap$outMDU2[15] rst=$iopadmap$rst
.end

.model SHU
.inputs in1[0] in1[1] in1[2] in1[3] in1[4] in1[5] in1[6] in1[7] in1[8] in1[9] in1[10] in1[11] in1[12] in1[13] in1[14] in1[15] in2[0] in2[1] in2[2] in2[3] in2[4] logicSH arithSH
.outputs outSHU[0] outSHU[1] outSHU[2] outSHU[3] outSHU[4] outSHU[5] outSHU[6] outSHU[7] outSHU[8] outSHU[9] outSHU[10] outSHU[11] outSHU[12] outSHU[13] outSHU[14] outSHU[15]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$in2[2] Y=$abc$17890$new_n40
.subckt NOT A=$iopadmap$in1[12] Y=$abc$17890$new_n41
.subckt NOR A=$abc$17890$new_n41 B=$iopadmap$in2[0] Y=$abc$17890$new_n42
.subckt NAND A=$iopadmap$in1[13] B=$iopadmap$in2[0] Y=$abc$17890$new_n43
.subckt NOT A=$abc$17890$new_n43 Y=$abc$17890$new_n44
.subckt NOR A=$abc$17890$new_n44 B=$abc$17890$new_n42 Y=$abc$17890$new_n45
.subckt NOR A=$abc$17890$new_n45 B=$iopadmap$in2[1] Y=$abc$17890$new_n46
.subckt NOT A=$iopadmap$in2[1] Y=$abc$17890$new_n47
.subckt NOT A=$iopadmap$in1[14] Y=$abc$17890$new_n48
.subckt NOR A=$abc$17890$new_n48 B=$iopadmap$in2[0] Y=$abc$17890$new_n49
.subckt NOT A=$iopadmap$in2[0] Y=$abc$17890$new_n50
.subckt NOT A=$iopadmap$in1[15] Y=$abc$17890$new_n51
.subckt NOR A=$abc$17890$new_n51 B=$abc$17890$new_n50 Y=$abc$17890$new_n52
.subckt NOR A=$abc$17890$new_n52 B=$abc$17890$new_n49 Y=$abc$17890$new_n53
.subckt NOR A=$abc$17890$new_n53 B=$abc$17890$new_n47 Y=$abc$17890$new_n54
.subckt NOR A=$abc$17890$new_n54 B=$abc$17890$new_n46 Y=$abc$17890$new_n55
.subckt NOT A=$abc$17890$new_n55 Y=$abc$17890$new_n56
.subckt NOR A=$abc$17890$new_n56 B=$abc$17890$new_n40 Y=$abc$17890$new_n57
.subckt NAND A=$iopadmap$in1[8] B=$abc$17890$new_n50 Y=$abc$17890$new_n58
.subckt NAND A=$iopadmap$in1[9] B=$iopadmap$in2[0] Y=$abc$17890$new_n59
.subckt NAND A=$abc$17890$new_n59 B=$abc$17890$new_n58 Y=$abc$17890$new_n60
.subckt NAND A=$abc$17890$new_n60 B=$abc$17890$new_n47 Y=$abc$17890$new_n61
.subckt NAND A=$iopadmap$in1[10] B=$abc$17890$new_n50 Y=$abc$17890$new_n62
.subckt NAND A=$iopadmap$in1[11] B=$iopadmap$in2[0] Y=$abc$17890$new_n63
.subckt NAND A=$abc$17890$new_n63 B=$abc$17890$new_n62 Y=$abc$17890$new_n64
.subckt NAND A=$abc$17890$new_n64 B=$iopadmap$in2[1] Y=$abc$17890$new_n65
.subckt NAND A=$abc$17890$new_n65 B=$abc$17890$new_n61 Y=$abc$17890$new_n66
.subckt NOR A=$abc$17890$new_n66 B=$iopadmap$in2[2] Y=$abc$17890$new_n67
.subckt NOR A=$abc$17890$new_n67 B=$abc$17890$new_n57 Y=$abc$17890$new_n68
.subckt NOT A=$iopadmap$logicSH Y=$abc$17890$new_n69
.subckt NOR A=$iopadmap$arithSH B=$abc$17890$new_n69 Y=$abc$17890$new_n70
.subckt NOT A=$abc$17890$new_n70 Y=$abc$17890$new_n71
.subckt NAND A=$iopadmap$arithSH B=$abc$17890$new_n69 Y=$abc$17890$new_n72
.subckt NAND A=$abc$17890$new_n72 B=$abc$17890$new_n71 Y=$abc$17890$new_n73
.subckt NOT A=$iopadmap$in2[3] Y=$abc$17890$new_n74
.subckt NOR A=$iopadmap$in2[4] B=$abc$17890$new_n74 Y=$abc$17890$new_n75
.subckt NAND A=$abc$17890$new_n75 B=$abc$17890$new_n73 Y=$abc$17890$new_n76
.subckt NOT A=$abc$17890$new_n76 Y=$abc$17890$new_n77
.subckt NAND A=$abc$17890$new_n77 B=$abc$17890$new_n68 Y=$abc$17890$new_n78
.subckt NOT A=$iopadmap$in2[4] Y=$abc$17890$new_n79
.subckt NAND A=$abc$17890$new_n73 B=$abc$17890$new_n79 Y=$abc$17890$new_n80
.subckt NOR A=$abc$17890$new_n80 B=$iopadmap$in2[3] Y=$abc$17890$new_n81
.subckt NAND A=$iopadmap$in1[4] B=$abc$17890$new_n50 Y=$abc$17890$new_n82
.subckt NAND A=$iopadmap$in1[5] B=$iopadmap$in2[0] Y=$abc$17890$new_n83
.subckt NAND A=$abc$17890$new_n83 B=$abc$17890$new_n82 Y=$abc$17890$new_n84
.subckt NAND A=$abc$17890$new_n84 B=$abc$17890$new_n47 Y=$abc$17890$new_n85
.subckt NAND A=$iopadmap$in1[6] B=$abc$17890$new_n50 Y=$abc$17890$new_n86
.subckt NAND A=$iopadmap$in1[7] B=$iopadmap$in2[0] Y=$abc$17890$new_n87
.subckt NAND A=$abc$17890$new_n87 B=$abc$17890$new_n86 Y=$abc$17890$new_n88
.subckt NAND A=$abc$17890$new_n88 B=$iopadmap$in2[1] Y=$abc$17890$new_n89
.subckt NAND A=$abc$17890$new_n89 B=$abc$17890$new_n85 Y=$abc$17890$new_n90
.subckt NOR A=$abc$17890$new_n90 B=$abc$17890$new_n40 Y=$abc$17890$new_n91
.subckt NOT A=$iopadmap$in1[2] Y=$abc$17890$new_n92
.subckt NOR A=$abc$17890$new_n92 B=$iopadmap$in2[0] Y=$abc$17890$new_n93
.subckt NAND A=$iopadmap$in1[3] B=$iopadmap$in2[0] Y=$abc$17890$new_n94
.subckt NOT A=$abc$17890$new_n94 Y=$abc$17890$new_n95
.subckt NOR A=$abc$17890$new_n95 B=$abc$17890$new_n93 Y=$abc$17890$new_n96
.subckt NOT A=$abc$17890$new_n96 Y=$abc$17890$new_n97
.subckt NOR A=$abc$17890$new_n97 B=$abc$17890$new_n47 Y=$abc$17890$new_n98
.subckt NOT A=$iopadmap$in1[0] Y=$abc$17890$new_n99
.subckt NOR A=$iopadmap$in2[0] B=$abc$17890$new_n99 Y=$abc$17890$new_n100
.subckt NAND A=$iopadmap$in2[0] B=$iopadmap$in1[1] Y=$abc$17890$new_n101
.subckt NAND A=$abc$17890$new_n101 B=$abc$17890$new_n47 Y=$abc$17890$new_n102
.subckt NOR A=$abc$17890$new_n102 B=$abc$17890$new_n100 Y=$abc$17890$new_n103
.subckt NOR A=$abc$17890$new_n103 B=$abc$17890$new_n98 Y=$abc$17890$new_n104
.subckt NOR A=$abc$17890$new_n104 B=$iopadmap$in2[2] Y=$abc$17890$new_n105
.subckt NOR A=$abc$17890$new_n105 B=$abc$17890$new_n91 Y=$abc$17890$new_n106
.subckt NAND A=$abc$17890$new_n106 B=$abc$17890$new_n81 Y=$abc$17890$new_n107
.subckt NAND A=$abc$17890$new_n107 B=$abc$17890$new_n78 Y=$iopadmap$outSHU[0]
.subckt NAND A=$iopadmap$in1[15] B=$abc$17890$new_n50 Y=$abc$17890$new_n109
.subckt NOR A=$abc$17890$new_n109 B=$abc$17890$new_n47 Y=$abc$17890$new_n110
.subckt NOT A=$iopadmap$in1[13] Y=$abc$17890$new_n111
.subckt NOR A=$abc$17890$new_n111 B=$iopadmap$in2[0] Y=$abc$17890$new_n112
.subckt NAND A=$iopadmap$in1[14] B=$iopadmap$in2[0] Y=$abc$17890$new_n113
.subckt NOT A=$abc$17890$new_n113 Y=$abc$17890$new_n114
.subckt NOR A=$abc$17890$new_n114 B=$abc$17890$new_n112 Y=$abc$17890$new_n115
.subckt NOR A=$abc$17890$new_n115 B=$iopadmap$in2[1] Y=$abc$17890$new_n116
.subckt NOR A=$abc$17890$new_n116 B=$abc$17890$new_n110 Y=$abc$17890$new_n117
.subckt NOT A=$abc$17890$new_n117 Y=$abc$17890$new_n118
.subckt NOR A=$abc$17890$new_n118 B=$abc$17890$new_n40 Y=$abc$17890$new_n119
.subckt NAND A=$iopadmap$in1[9] B=$abc$17890$new_n50 Y=$abc$17890$new_n120
.subckt NAND A=$iopadmap$in1[10] B=$iopadmap$in2[0] Y=$abc$17890$new_n121
.subckt NAND A=$abc$17890$new_n121 B=$abc$17890$new_n120 Y=$abc$17890$new_n122
.subckt NAND A=$abc$17890$new_n122 B=$abc$17890$new_n47 Y=$abc$17890$new_n123
.subckt NAND A=$iopadmap$in1[11] B=$abc$17890$new_n50 Y=$abc$17890$new_n124
.subckt NAND A=$iopadmap$in1[12] B=$iopadmap$in2[0] Y=$abc$17890$new_n125
.subckt NAND A=$abc$17890$new_n125 B=$abc$17890$new_n124 Y=$abc$17890$new_n126
.subckt NAND A=$abc$17890$new_n126 B=$iopadmap$in2[1] Y=$abc$17890$new_n127
.subckt NAND A=$abc$17890$new_n127 B=$abc$17890$new_n123 Y=$abc$17890$new_n128
.subckt NOR A=$abc$17890$new_n128 B=$iopadmap$in2[2] Y=$abc$17890$new_n129
.subckt NOR A=$abc$17890$new_n129 B=$abc$17890$new_n119 Y=$abc$17890$new_n130
.subckt NAND A=$abc$17890$new_n130 B=$abc$17890$new_n77 Y=$abc$17890$new_n131
.subckt NAND A=$iopadmap$in1[5] B=$abc$17890$new_n50 Y=$abc$17890$new_n132
.subckt NAND A=$iopadmap$in1[6] B=$iopadmap$in2[0] Y=$abc$17890$new_n133
.subckt NAND A=$abc$17890$new_n133 B=$abc$17890$new_n132 Y=$abc$17890$new_n134
.subckt NAND A=$abc$17890$new_n134 B=$abc$17890$new_n47 Y=$abc$17890$new_n135
.subckt NAND A=$iopadmap$in1[7] B=$abc$17890$new_n50 Y=$abc$17890$new_n136
.subckt NAND A=$iopadmap$in1[8] B=$iopadmap$in2[0] Y=$abc$17890$new_n137
.subckt NAND A=$abc$17890$new_n137 B=$abc$17890$new_n136 Y=$abc$17890$new_n138
.subckt NAND A=$abc$17890$new_n138 B=$iopadmap$in2[1] Y=$abc$17890$new_n139
.subckt NAND A=$abc$17890$new_n139 B=$abc$17890$new_n135 Y=$abc$17890$new_n140
.subckt NOR A=$abc$17890$new_n140 B=$abc$17890$new_n40 Y=$abc$17890$new_n141
.subckt NOT A=$iopadmap$in1[3] Y=$abc$17890$new_n142
.subckt NOR A=$abc$17890$new_n142 B=$iopadmap$in2[0] Y=$abc$17890$new_n143
.subckt NAND A=$iopadmap$in1[4] B=$iopadmap$in2[0] Y=$abc$17890$new_n144
.subckt NOT A=$abc$17890$new_n144 Y=$abc$17890$new_n145
.subckt NOR A=$abc$17890$new_n145 B=$abc$17890$new_n143 Y=$abc$17890$new_n146
.subckt NOR A=$abc$17890$new_n146 B=$abc$17890$new_n47 Y=$abc$17890$new_n147
.subckt NAND A=$iopadmap$in1[2] B=$iopadmap$in2[0] Y=$abc$17890$new_n148
.subckt NOT A=$abc$17890$new_n148 Y=$abc$17890$new_n149
.subckt NOT A=$iopadmap$in1[1] Y=$abc$17890$new_n150
.subckt NOR A=$iopadmap$in2[0] B=$abc$17890$new_n150 Y=$abc$17890$new_n151
.subckt NOR A=$abc$17890$new_n151 B=$abc$17890$new_n149 Y=$abc$17890$new_n152
.subckt NOR A=$abc$17890$new_n152 B=$iopadmap$in2[1] Y=$abc$17890$new_n153
.subckt NOR A=$abc$17890$new_n153 B=$abc$17890$new_n147 Y=$abc$17890$new_n154
.subckt NAND A=$abc$17890$new_n154 B=$abc$17890$new_n40 Y=$abc$17890$new_n155
.subckt NAND A=$abc$17890$new_n155 B=$abc$17890$new_n81 Y=$abc$17890$new_n156
.subckt NOR A=$abc$17890$new_n156 B=$abc$17890$new_n141 Y=$abc$17890$new_n157
.subckt NAND A=$iopadmap$in2[0] B=$iopadmap$in1[0] Y=$abc$17890$new_n158
.subckt NOT A=$abc$17890$new_n158 Y=$abc$17890$new_n159
.subckt NOR A=$abc$17890$new_n159 B=$abc$17890$new_n151 Y=$abc$17890$new_n160
.subckt NOR A=$iopadmap$in2[1] B=$iopadmap$in2[0] Y=$abc$17890$new_n161
.subckt NOR A=$abc$17890$new_n47 B=$abc$17890$new_n50 Y=$abc$17890$new_n162
.subckt NOR A=$abc$17890$new_n162 B=$abc$17890$new_n161 Y=$abc$17890$new_n163
.subckt NOR A=$abc$17890$new_n163 B=$abc$17890$new_n160 Y=$abc$17890$new_n164
.subckt NOT A=$abc$17890$new_n164 Y=$abc$17890$new_n165
.subckt NAND A=$abc$17890$new_n161 B=$abc$17890$new_n40 Y=$abc$17890$new_n166
.subckt NOT A=$abc$17890$new_n166 Y=$abc$17890$new_n167
.subckt NOR A=$abc$17890$new_n161 B=$abc$17890$new_n40 Y=$abc$17890$new_n168
.subckt NOR A=$abc$17890$new_n168 B=$abc$17890$new_n167 Y=$abc$17890$new_n169
.subckt NOR A=$abc$17890$new_n169 B=$abc$17890$new_n165 Y=$abc$17890$new_n170
.subckt NOT A=$abc$17890$new_n170 Y=$abc$17890$new_n171
.subckt NOR A=$abc$17890$new_n167 B=$abc$17890$new_n74 Y=$abc$17890$new_n172
.subckt NOT A=$abc$17890$new_n73 Y=$abc$17890$new_n173
.subckt NOR A=$abc$17890$new_n173 B=$abc$17890$new_n79 Y=$abc$17890$new_n174
.subckt NAND A=$abc$17890$new_n174 B=$abc$17890$new_n172 Y=$abc$17890$new_n175
.subckt NOR A=$abc$17890$new_n175 B=$abc$17890$new_n171 Y=$abc$17890$new_n176
.subckt NOR A=$abc$17890$new_n176 B=$abc$17890$new_n157 Y=$abc$17890$new_n177
.subckt NAND A=$abc$17890$new_n177 B=$abc$17890$new_n131 Y=$iopadmap$outSHU[1]
.subckt NOT A=$abc$17890$new_n75 Y=$abc$17890$new_n179
.subckt NAND A=$abc$17890$new_n64 B=$abc$17890$new_n47 Y=$abc$17890$new_n180
.subckt NAND A=$iopadmap$in1[12] B=$abc$17890$new_n50 Y=$abc$17890$new_n181
.subckt NAND A=$abc$17890$new_n43 B=$abc$17890$new_n181 Y=$abc$17890$new_n182
.subckt NAND A=$abc$17890$new_n182 B=$iopadmap$in2[1] Y=$abc$17890$new_n183
.subckt NAND A=$abc$17890$new_n183 B=$abc$17890$new_n180 Y=$abc$17890$new_n184
.subckt NAND A=$abc$17890$new_n184 B=$abc$17890$new_n40 Y=$abc$17890$new_n185
.subckt NOR A=$abc$17890$new_n53 B=$iopadmap$in2[1] Y=$abc$17890$new_n186
.subckt NAND A=$abc$17890$new_n186 B=$iopadmap$in2[2] Y=$abc$17890$new_n187
.subckt NAND A=$abc$17890$new_n187 B=$abc$17890$new_n185 Y=$abc$17890$new_n188
.subckt NOR A=$abc$17890$new_n188 B=$abc$17890$new_n179 Y=$abc$17890$new_n189
.subckt NOT A=$abc$17890$new_n101 Y=$abc$17890$new_n190
.subckt NOR A=$abc$17890$new_n190 B=$abc$17890$new_n93 Y=$abc$17890$new_n191
.subckt NOR A=$abc$17890$new_n191 B=$abc$17890$new_n163 Y=$abc$17890$new_n192
.subckt NAND A=$abc$17890$new_n100 B=$iopadmap$in2[1] Y=$abc$17890$new_n193
.subckt NOT A=$abc$17890$new_n193 Y=$abc$17890$new_n194
.subckt NOR A=$abc$17890$new_n194 B=$abc$17890$new_n192 Y=$abc$17890$new_n195
.subckt NOR A=$abc$17890$new_n195 B=$abc$17890$new_n169 Y=$abc$17890$new_n196
.subckt NOT A=$abc$17890$new_n172 Y=$abc$17890$new_n197
.subckt NOR A=$abc$17890$new_n197 B=$abc$17890$new_n173 Y=$abc$17890$new_n198
.subckt NAND A=$abc$17890$new_n198 B=$abc$17890$new_n196 Y=$abc$17890$new_n199
.subckt NAND A=$abc$17890$new_n199 B=$abc$17890$new_n80 Y=$abc$17890$new_n200
.subckt NAND A=$abc$17890$new_n88 B=$abc$17890$new_n47 Y=$abc$17890$new_n201
.subckt NAND A=$abc$17890$new_n60 B=$iopadmap$in2[1] Y=$abc$17890$new_n202
.subckt NAND A=$abc$17890$new_n202 B=$abc$17890$new_n201 Y=$abc$17890$new_n203
.subckt NAND A=$abc$17890$new_n203 B=$iopadmap$in2[2] Y=$abc$17890$new_n204
.subckt NOR A=$iopadmap$in2[4] B=$iopadmap$in2[3] Y=$abc$17890$new_n205
.subckt NOT A=$abc$17890$new_n205 Y=$abc$17890$new_n206
.subckt NOR A=$abc$17890$new_n84 B=$abc$17890$new_n47 Y=$abc$17890$new_n207
.subckt NAND A=$abc$17890$new_n96 B=$abc$17890$new_n47 Y=$abc$17890$new_n208
.subckt NAND A=$abc$17890$new_n208 B=$abc$17890$new_n40 Y=$abc$17890$new_n209
.subckt NOR A=$abc$17890$new_n209 B=$abc$17890$new_n207 Y=$abc$17890$new_n210
.subckt NOR A=$abc$17890$new_n210 B=$abc$17890$new_n206 Y=$abc$17890$new_n211
.subckt NAND A=$abc$17890$new_n211 B=$abc$17890$new_n204 Y=$abc$17890$new_n212
.subckt NAND A=$abc$17890$new_n212 B=$abc$17890$new_n200 Y=$abc$17890$new_n213
.subckt NOR A=$abc$17890$new_n213 B=$abc$17890$new_n189 Y=$iopadmap$outSHU[2]
.subckt NOT A=$iopadmap$in1[7] Y=$abc$17890$new_n215
.subckt NOR A=$abc$17890$new_n215 B=$iopadmap$in2[0] Y=$abc$17890$new_n216
.subckt NOT A=$abc$17890$new_n137 Y=$abc$17890$new_n217
.subckt NOR A=$abc$17890$new_n217 B=$abc$17890$new_n216 Y=$abc$17890$new_n218
.subckt NOR A=$abc$17890$new_n218 B=$iopadmap$in2[1] Y=$abc$17890$new_n219
.subckt NOT A=$iopadmap$in1[9] Y=$abc$17890$new_n220
.subckt NOR A=$abc$17890$new_n220 B=$iopadmap$in2[0] Y=$abc$17890$new_n221
.subckt NOT A=$abc$17890$new_n121 Y=$abc$17890$new_n222
.subckt NOR A=$abc$17890$new_n222 B=$abc$17890$new_n221 Y=$abc$17890$new_n223
.subckt NOR A=$abc$17890$new_n223 B=$abc$17890$new_n47 Y=$abc$17890$new_n224
.subckt NOR A=$abc$17890$new_n224 B=$abc$17890$new_n219 Y=$abc$17890$new_n225
.subckt NAND A=$abc$17890$new_n225 B=$iopadmap$in2[2] Y=$abc$17890$new_n226
.subckt NOT A=$abc$17890$new_n81 Y=$abc$17890$new_n227
.subckt NAND A=$abc$17890$new_n134 B=$iopadmap$in2[1] Y=$abc$17890$new_n228
.subckt NOT A=$abc$17890$new_n146 Y=$abc$17890$new_n229
.subckt NAND A=$abc$17890$new_n229 B=$abc$17890$new_n47 Y=$abc$17890$new_n230
.subckt NAND A=$abc$17890$new_n230 B=$abc$17890$new_n228 Y=$abc$17890$new_n231
.subckt NOR A=$abc$17890$new_n231 B=$iopadmap$in2[2] Y=$abc$17890$new_n232
.subckt NOR A=$abc$17890$new_n232 B=$abc$17890$new_n227 Y=$abc$17890$new_n233
.subckt NAND A=$abc$17890$new_n233 B=$abc$17890$new_n226 Y=$abc$17890$new_n234
.subckt NOR A=$abc$17890$new_n149 B=$abc$17890$new_n143 Y=$abc$17890$new_n235
.subckt NOR A=$abc$17890$new_n235 B=$abc$17890$new_n163 Y=$abc$17890$new_n236
.subckt NAND A=$abc$17890$new_n47 B=$abc$17890$new_n50 Y=$abc$17890$new_n237
.subckt NAND A=$iopadmap$in2[1] B=$iopadmap$in2[0] Y=$abc$17890$new_n238
.subckt NAND A=$abc$17890$new_n238 B=$abc$17890$new_n237 Y=$abc$17890$new_n239
.subckt NOR A=$abc$17890$new_n239 B=$abc$17890$new_n160 Y=$abc$17890$new_n240
.subckt NOR A=$abc$17890$new_n240 B=$abc$17890$new_n236 Y=$abc$17890$new_n241
.subckt NOR A=$abc$17890$new_n241 B=$abc$17890$new_n169 Y=$abc$17890$new_n242
.subckt NOT A=$abc$17890$new_n242 Y=$abc$17890$new_n243
.subckt NOR A=$abc$17890$new_n243 B=$abc$17890$new_n175 Y=$abc$17890$new_n244
.subckt NAND A=$abc$17890$new_n161 B=$iopadmap$in1[15] Y=$abc$17890$new_n245
.subckt NAND A=$abc$17890$new_n245 B=$iopadmap$in2[2] Y=$abc$17890$new_n246
.subckt NOT A=$iopadmap$in1[11] Y=$abc$17890$new_n247
.subckt NOR A=$abc$17890$new_n247 B=$iopadmap$in2[0] Y=$abc$17890$new_n248
.subckt NOT A=$abc$17890$new_n125 Y=$abc$17890$new_n249
.subckt NOR A=$abc$17890$new_n249 B=$abc$17890$new_n248 Y=$abc$17890$new_n250
.subckt NOR A=$abc$17890$new_n250 B=$iopadmap$in2[1] Y=$abc$17890$new_n251
.subckt NOR A=$abc$17890$new_n115 B=$abc$17890$new_n47 Y=$abc$17890$new_n252
.subckt NOR A=$abc$17890$new_n252 B=$abc$17890$new_n251 Y=$abc$17890$new_n253
.subckt NAND A=$abc$17890$new_n253 B=$abc$17890$new_n40 Y=$abc$17890$new_n254
.subckt NAND A=$abc$17890$new_n254 B=$abc$17890$new_n246 Y=$abc$17890$new_n255
.subckt NOR A=$abc$17890$new_n255 B=$abc$17890$new_n76 Y=$abc$17890$new_n256
.subckt NOR A=$abc$17890$new_n256 B=$abc$17890$new_n244 Y=$abc$17890$new_n257
.subckt NAND A=$abc$17890$new_n257 B=$abc$17890$new_n234 Y=$iopadmap$outSHU[3]
.subckt NOT A=$abc$17890$new_n175 Y=$abc$17890$new_n259
.subckt NOT A=$iopadmap$in1[4] Y=$abc$17890$new_n260
.subckt NOR A=$abc$17890$new_n260 B=$iopadmap$in2[0] Y=$abc$17890$new_n261
.subckt NOR A=$abc$17890$new_n95 B=$abc$17890$new_n261 Y=$abc$17890$new_n262
.subckt NOR A=$abc$17890$new_n262 B=$abc$17890$new_n163 Y=$abc$17890$new_n263
.subckt NOR A=$abc$17890$new_n191 B=$abc$17890$new_n239 Y=$abc$17890$new_n264
.subckt NOR A=$abc$17890$new_n264 B=$abc$17890$new_n263 Y=$abc$17890$new_n265
.subckt NOR A=$abc$17890$new_n265 B=$abc$17890$new_n169 Y=$abc$17890$new_n266
.subckt NAND A=$abc$17890$new_n161 B=$iopadmap$in1[0] Y=$abc$17890$new_n267
.subckt NOR A=$abc$17890$new_n267 B=$abc$17890$new_n40 Y=$abc$17890$new_n268
.subckt NOR A=$abc$17890$new_n268 B=$abc$17890$new_n266 Y=$abc$17890$new_n269
.subckt NOT A=$abc$17890$new_n269 Y=$abc$17890$new_n270
.subckt NAND A=$abc$17890$new_n270 B=$abc$17890$new_n259 Y=$abc$17890$new_n271
.subckt NOT A=$abc$17890$new_n80 Y=$abc$17890$new_n272
.subckt NAND A=$abc$17890$new_n66 B=$iopadmap$in2[2] Y=$abc$17890$new_n273
.subckt NAND A=$abc$17890$new_n90 B=$abc$17890$new_n40 Y=$abc$17890$new_n274
.subckt NAND A=$abc$17890$new_n274 B=$abc$17890$new_n273 Y=$abc$17890$new_n275
.subckt NAND A=$abc$17890$new_n275 B=$abc$17890$new_n74 Y=$abc$17890$new_n276
.subckt NOR A=$abc$17890$new_n55 B=$iopadmap$in2[2] Y=$abc$17890$new_n277
.subckt NAND A=$abc$17890$new_n277 B=$iopadmap$in2[3] Y=$abc$17890$new_n278
.subckt NAND A=$abc$17890$new_n278 B=$abc$17890$new_n276 Y=$abc$17890$new_n279
.subckt NAND A=$abc$17890$new_n279 B=$abc$17890$new_n272 Y=$abc$17890$new_n280
.subckt NAND A=$abc$17890$new_n280 B=$abc$17890$new_n271 Y=$iopadmap$outSHU[4]
.subckt NOT A=$iopadmap$in1[5] Y=$abc$17890$new_n282
.subckt NOR A=$abc$17890$new_n282 B=$iopadmap$in2[0] Y=$abc$17890$new_n283
.subckt NOR A=$abc$17890$new_n145 B=$abc$17890$new_n283 Y=$abc$17890$new_n284
.subckt NOR A=$abc$17890$new_n284 B=$abc$17890$new_n163 Y=$abc$17890$new_n285
.subckt NOR A=$abc$17890$new_n235 B=$abc$17890$new_n239 Y=$abc$17890$new_n286
.subckt NOR A=$abc$17890$new_n286 B=$abc$17890$new_n285 Y=$abc$17890$new_n287
.subckt NOR A=$abc$17890$new_n287 B=$abc$17890$new_n169 Y=$abc$17890$new_n288
.subckt NOT A=$abc$17890$new_n168 Y=$abc$17890$new_n289
.subckt NAND A=$abc$17890$new_n289 B=$abc$17890$new_n166 Y=$abc$17890$new_n290
.subckt NOR A=$abc$17890$new_n290 B=$abc$17890$new_n165 Y=$abc$17890$new_n291
.subckt NOR A=$abc$17890$new_n291 B=$abc$17890$new_n288 Y=$abc$17890$new_n292
.subckt NOT A=$abc$17890$new_n292 Y=$abc$17890$new_n293
.subckt NAND A=$abc$17890$new_n293 B=$abc$17890$new_n259 Y=$abc$17890$new_n294
.subckt NAND A=$abc$17890$new_n128 B=$iopadmap$in2[2] Y=$abc$17890$new_n295
.subckt NAND A=$abc$17890$new_n140 B=$abc$17890$new_n40 Y=$abc$17890$new_n296
.subckt NAND A=$abc$17890$new_n296 B=$abc$17890$new_n295 Y=$abc$17890$new_n297
.subckt NAND A=$abc$17890$new_n297 B=$abc$17890$new_n74 Y=$abc$17890$new_n298
.subckt NOR A=$abc$17890$new_n117 B=$iopadmap$in2[2] Y=$abc$17890$new_n299
.subckt NAND A=$abc$17890$new_n299 B=$iopadmap$in2[3] Y=$abc$17890$new_n300
.subckt NAND A=$abc$17890$new_n300 B=$abc$17890$new_n298 Y=$abc$17890$new_n301
.subckt NAND A=$abc$17890$new_n301 B=$abc$17890$new_n272 Y=$abc$17890$new_n302
.subckt NAND A=$abc$17890$new_n302 B=$abc$17890$new_n294 Y=$iopadmap$outSHU[5]
.subckt NOT A=$iopadmap$in1[6] Y=$abc$17890$new_n304
.subckt NOR A=$abc$17890$new_n304 B=$iopadmap$in2[0] Y=$abc$17890$new_n305
.subckt NOT A=$abc$17890$new_n83 Y=$abc$17890$new_n306
.subckt NOR A=$abc$17890$new_n306 B=$abc$17890$new_n305 Y=$abc$17890$new_n307
.subckt NOR A=$abc$17890$new_n307 B=$abc$17890$new_n163 Y=$abc$17890$new_n308
.subckt NOR A=$abc$17890$new_n262 B=$abc$17890$new_n239 Y=$abc$17890$new_n309
.subckt NOR A=$abc$17890$new_n309 B=$abc$17890$new_n308 Y=$abc$17890$new_n310
.subckt NOR A=$abc$17890$new_n310 B=$abc$17890$new_n169 Y=$abc$17890$new_n311
.subckt NOR A=$abc$17890$new_n195 B=$abc$17890$new_n290 Y=$abc$17890$new_n312
.subckt NOR A=$abc$17890$new_n312 B=$abc$17890$new_n311 Y=$abc$17890$new_n313
.subckt NOT A=$abc$17890$new_n313 Y=$abc$17890$new_n314
.subckt NAND A=$abc$17890$new_n314 B=$abc$17890$new_n259 Y=$abc$17890$new_n315
.subckt NAND A=$abc$17890$new_n184 B=$iopadmap$in2[2] Y=$abc$17890$new_n316
.subckt NAND A=$abc$17890$new_n203 B=$abc$17890$new_n40 Y=$abc$17890$new_n317
.subckt NAND A=$abc$17890$new_n317 B=$abc$17890$new_n316 Y=$abc$17890$new_n318
.subckt NAND A=$abc$17890$new_n318 B=$abc$17890$new_n74 Y=$abc$17890$new_n319
.subckt NOT A=$abc$17890$new_n186 Y=$abc$17890$new_n320
.subckt NOR A=$abc$17890$new_n320 B=$iopadmap$in2[2] Y=$abc$17890$new_n321
.subckt NAND A=$abc$17890$new_n321 B=$iopadmap$in2[3] Y=$abc$17890$new_n322
.subckt NAND A=$abc$17890$new_n322 B=$abc$17890$new_n319 Y=$abc$17890$new_n323
.subckt NAND A=$abc$17890$new_n323 B=$abc$17890$new_n272 Y=$abc$17890$new_n324
.subckt NAND A=$abc$17890$new_n324 B=$abc$17890$new_n315 Y=$iopadmap$outSHU[6]
.subckt NAND A=$abc$17890$new_n133 B=$abc$17890$new_n136 Y=$abc$17890$new_n326
.subckt NAND A=$abc$17890$new_n326 B=$abc$17890$new_n239 Y=$abc$17890$new_n327
.subckt NAND A=$abc$17890$new_n144 B=$abc$17890$new_n132 Y=$abc$17890$new_n328
.subckt NAND A=$abc$17890$new_n328 B=$abc$17890$new_n163 Y=$abc$17890$new_n329
.subckt NAND A=$abc$17890$new_n329 B=$abc$17890$new_n327 Y=$abc$17890$new_n330
.subckt NAND A=$abc$17890$new_n330 B=$abc$17890$new_n290 Y=$abc$17890$new_n331
.subckt NAND A=$iopadmap$in1[3] B=$abc$17890$new_n50 Y=$abc$17890$new_n332
.subckt NAND A=$abc$17890$new_n148 B=$abc$17890$new_n332 Y=$abc$17890$new_n333
.subckt NAND A=$abc$17890$new_n333 B=$abc$17890$new_n239 Y=$abc$17890$new_n334
.subckt NAND A=$abc$17890$new_n50 B=$iopadmap$in1[1] Y=$abc$17890$new_n335
.subckt NAND A=$abc$17890$new_n158 B=$abc$17890$new_n335 Y=$abc$17890$new_n336
.subckt NAND A=$abc$17890$new_n163 B=$abc$17890$new_n336 Y=$abc$17890$new_n337
.subckt NAND A=$abc$17890$new_n337 B=$abc$17890$new_n334 Y=$abc$17890$new_n338
.subckt NAND A=$abc$17890$new_n338 B=$abc$17890$new_n169 Y=$abc$17890$new_n339
.subckt NAND A=$abc$17890$new_n339 B=$abc$17890$new_n331 Y=$abc$17890$new_n340
.subckt NAND A=$abc$17890$new_n340 B=$abc$17890$new_n259 Y=$abc$17890$new_n341
.subckt NOR A=$abc$17890$new_n253 B=$abc$17890$new_n40 Y=$abc$17890$new_n342
.subckt NOR A=$abc$17890$new_n225 B=$iopadmap$in2[2] Y=$abc$17890$new_n343
.subckt NOR A=$abc$17890$new_n343 B=$abc$17890$new_n342 Y=$abc$17890$new_n344
.subckt NAND A=$abc$17890$new_n344 B=$abc$17890$new_n74 Y=$abc$17890$new_n345
.subckt NOR A=$abc$17890$new_n166 B=$abc$17890$new_n51 Y=$abc$17890$new_n346
.subckt NOR A=$abc$17890$new_n346 B=$abc$17890$new_n74 Y=$abc$17890$new_n347
.subckt NOR A=$abc$17890$new_n347 B=$abc$17890$new_n80 Y=$abc$17890$new_n348
.subckt NAND A=$abc$17890$new_n348 B=$abc$17890$new_n345 Y=$abc$17890$new_n349
.subckt NAND A=$abc$17890$new_n349 B=$abc$17890$new_n341 Y=$iopadmap$outSHU[7]
.subckt NAND A=$abc$17890$new_n265 B=$abc$17890$new_n169 Y=$abc$17890$new_n351
.subckt NOR A=$abc$17890$new_n166 B=$iopadmap$in2[3] Y=$abc$17890$new_n352
.subckt NOR A=$abc$17890$new_n352 B=$abc$17890$new_n172 Y=$abc$17890$new_n353
.subckt NAND A=$abc$17890$new_n87 B=$abc$17890$new_n58 Y=$abc$17890$new_n354
.subckt NAND A=$abc$17890$new_n354 B=$abc$17890$new_n239 Y=$abc$17890$new_n355
.subckt NAND A=$abc$17890$new_n83 B=$abc$17890$new_n86 Y=$abc$17890$new_n356
.subckt NAND A=$abc$17890$new_n356 B=$abc$17890$new_n163 Y=$abc$17890$new_n357
.subckt NAND A=$abc$17890$new_n357 B=$abc$17890$new_n355 Y=$abc$17890$new_n358
.subckt NOR A=$abc$17890$new_n358 B=$abc$17890$new_n169 Y=$abc$17890$new_n359
.subckt NOR A=$abc$17890$new_n359 B=$abc$17890$new_n353 Y=$abc$17890$new_n360
.subckt NAND A=$abc$17890$new_n360 B=$abc$17890$new_n351 Y=$abc$17890$new_n361
.subckt NOR A=$abc$17890$new_n166 B=$abc$17890$new_n99 Y=$abc$17890$new_n362
.subckt NAND A=$abc$17890$new_n362 B=$iopadmap$in2[3] Y=$abc$17890$new_n363
.subckt NAND A=$abc$17890$new_n363 B=$abc$17890$new_n361 Y=$abc$17890$new_n364
.subckt NOT A=$abc$17890$new_n352 Y=$abc$17890$new_n365
.subckt NAND A=$abc$17890$new_n365 B=$abc$17890$new_n174 Y=$abc$17890$new_n366
.subckt NOT A=$abc$17890$new_n366 Y=$abc$17890$new_n367
.subckt NAND A=$abc$17890$new_n367 B=$abc$17890$new_n364 Y=$abc$17890$new_n368
.subckt NAND A=$abc$17890$new_n81 B=$abc$17890$new_n68 Y=$abc$17890$new_n369
.subckt NAND A=$abc$17890$new_n369 B=$abc$17890$new_n368 Y=$iopadmap$outSHU[8]
.subckt NOT A=$abc$17890$new_n353 Y=$abc$17890$new_n371
.subckt NAND A=$abc$17890$new_n328 B=$abc$17890$new_n239 Y=$abc$17890$new_n372
.subckt NAND A=$abc$17890$new_n333 B=$abc$17890$new_n163 Y=$abc$17890$new_n373
.subckt NAND A=$abc$17890$new_n373 B=$abc$17890$new_n372 Y=$abc$17890$new_n374
.subckt NAND A=$abc$17890$new_n374 B=$abc$17890$new_n169 Y=$abc$17890$new_n375
.subckt NAND A=$abc$17890$new_n120 B=$abc$17890$new_n137 Y=$abc$17890$new_n376
.subckt NAND A=$abc$17890$new_n376 B=$abc$17890$new_n239 Y=$abc$17890$new_n377
.subckt NAND A=$abc$17890$new_n326 B=$abc$17890$new_n163 Y=$abc$17890$new_n378
.subckt NAND A=$abc$17890$new_n378 B=$abc$17890$new_n377 Y=$abc$17890$new_n379
.subckt NAND A=$abc$17890$new_n379 B=$abc$17890$new_n290 Y=$abc$17890$new_n380
.subckt NAND A=$abc$17890$new_n380 B=$abc$17890$new_n375 Y=$abc$17890$new_n381
.subckt NAND A=$abc$17890$new_n381 B=$abc$17890$new_n371 Y=$abc$17890$new_n382
.subckt NAND A=$abc$17890$new_n353 B=$abc$17890$new_n170 Y=$abc$17890$new_n383
.subckt NAND A=$abc$17890$new_n383 B=$abc$17890$new_n382 Y=$abc$17890$new_n384
.subckt NAND A=$abc$17890$new_n384 B=$abc$17890$new_n367 Y=$abc$17890$new_n385
.subckt NAND A=$abc$17890$new_n130 B=$abc$17890$new_n81 Y=$abc$17890$new_n386
.subckt NAND A=$abc$17890$new_n386 B=$abc$17890$new_n385 Y=$iopadmap$outSHU[9]
.subckt NAND A=$abc$17890$new_n310 B=$abc$17890$new_n169 Y=$abc$17890$new_n388
.subckt NAND A=$abc$17890$new_n59 B=$abc$17890$new_n62 Y=$abc$17890$new_n389
.subckt NAND A=$abc$17890$new_n389 B=$abc$17890$new_n239 Y=$abc$17890$new_n390
.subckt NAND A=$abc$17890$new_n354 B=$abc$17890$new_n163 Y=$abc$17890$new_n391
.subckt NAND A=$abc$17890$new_n391 B=$abc$17890$new_n390 Y=$abc$17890$new_n392
.subckt NOR A=$abc$17890$new_n392 B=$abc$17890$new_n169 Y=$abc$17890$new_n393
.subckt NOR A=$abc$17890$new_n393 B=$abc$17890$new_n353 Y=$abc$17890$new_n394
.subckt NAND A=$abc$17890$new_n394 B=$abc$17890$new_n388 Y=$abc$17890$new_n395
.subckt NAND A=$abc$17890$new_n196 B=$abc$17890$new_n353 Y=$abc$17890$new_n396
.subckt NAND A=$abc$17890$new_n396 B=$abc$17890$new_n395 Y=$abc$17890$new_n397
.subckt NAND A=$abc$17890$new_n397 B=$abc$17890$new_n367 Y=$abc$17890$new_n398
.subckt NAND A=$abc$17890$new_n188 B=$abc$17890$new_n81 Y=$abc$17890$new_n399
.subckt NAND A=$abc$17890$new_n399 B=$abc$17890$new_n398 Y=$iopadmap$outSHU[10]
.subckt NAND A=$abc$17890$new_n121 B=$abc$17890$new_n124 Y=$abc$17890$new_n401
.subckt NAND A=$abc$17890$new_n401 B=$abc$17890$new_n239 Y=$abc$17890$new_n402
.subckt NAND A=$abc$17890$new_n376 B=$abc$17890$new_n163 Y=$abc$17890$new_n403
.subckt NAND A=$abc$17890$new_n403 B=$abc$17890$new_n402 Y=$abc$17890$new_n404
.subckt NOR A=$abc$17890$new_n404 B=$abc$17890$new_n169 Y=$abc$17890$new_n405
.subckt NOR A=$abc$17890$new_n330 B=$abc$17890$new_n290 Y=$abc$17890$new_n406
.subckt NOR A=$abc$17890$new_n406 B=$abc$17890$new_n405 Y=$abc$17890$new_n407
.subckt NAND A=$abc$17890$new_n407 B=$abc$17890$new_n371 Y=$abc$17890$new_n408
.subckt NAND A=$abc$17890$new_n242 B=$abc$17890$new_n353 Y=$abc$17890$new_n409
.subckt NAND A=$abc$17890$new_n409 B=$abc$17890$new_n408 Y=$abc$17890$new_n410
.subckt NAND A=$abc$17890$new_n410 B=$abc$17890$new_n367 Y=$abc$17890$new_n411
.subckt NOT A=$abc$17890$new_n255 Y=$abc$17890$new_n412
.subckt NAND A=$abc$17890$new_n412 B=$abc$17890$new_n81 Y=$abc$17890$new_n413
.subckt NAND A=$abc$17890$new_n413 B=$abc$17890$new_n411 Y=$iopadmap$outSHU[11]
.subckt NAND A=$abc$17890$new_n269 B=$abc$17890$new_n353 Y=$abc$17890$new_n415
.subckt NAND A=$abc$17890$new_n63 B=$abc$17890$new_n181 Y=$abc$17890$new_n416
.subckt NAND A=$abc$17890$new_n416 B=$abc$17890$new_n239 Y=$abc$17890$new_n417
.subckt NAND A=$abc$17890$new_n389 B=$abc$17890$new_n163 Y=$abc$17890$new_n418
.subckt NAND A=$abc$17890$new_n418 B=$abc$17890$new_n417 Y=$abc$17890$new_n419
.subckt NAND A=$abc$17890$new_n419 B=$abc$17890$new_n290 Y=$abc$17890$new_n420
.subckt NAND A=$abc$17890$new_n358 B=$abc$17890$new_n169 Y=$abc$17890$new_n421
.subckt NAND A=$abc$17890$new_n421 B=$abc$17890$new_n420 Y=$abc$17890$new_n422
.subckt NOR A=$abc$17890$new_n422 B=$abc$17890$new_n353 Y=$abc$17890$new_n423
.subckt NOR A=$abc$17890$new_n423 B=$abc$17890$new_n366 Y=$abc$17890$new_n424
.subckt NAND A=$abc$17890$new_n424 B=$abc$17890$new_n415 Y=$abc$17890$new_n425
.subckt NAND A=$abc$17890$new_n277 B=$abc$17890$new_n81 Y=$abc$17890$new_n426
.subckt NAND A=$abc$17890$new_n426 B=$abc$17890$new_n425 Y=$iopadmap$outSHU[12]
.subckt NAND A=$abc$17890$new_n292 B=$abc$17890$new_n353 Y=$abc$17890$new_n428
.subckt NAND A=$iopadmap$in1[13] B=$abc$17890$new_n50 Y=$abc$17890$new_n429
.subckt NAND A=$abc$17890$new_n125 B=$abc$17890$new_n429 Y=$abc$17890$new_n430
.subckt NAND A=$abc$17890$new_n430 B=$abc$17890$new_n239 Y=$abc$17890$new_n431
.subckt NAND A=$abc$17890$new_n401 B=$abc$17890$new_n163 Y=$abc$17890$new_n432
.subckt NAND A=$abc$17890$new_n432 B=$abc$17890$new_n431 Y=$abc$17890$new_n433
.subckt NAND A=$abc$17890$new_n433 B=$abc$17890$new_n290 Y=$abc$17890$new_n434
.subckt NAND A=$abc$17890$new_n379 B=$abc$17890$new_n169 Y=$abc$17890$new_n435
.subckt NAND A=$abc$17890$new_n435 B=$abc$17890$new_n434 Y=$abc$17890$new_n436
.subckt NOR A=$abc$17890$new_n436 B=$abc$17890$new_n353 Y=$abc$17890$new_n437
.subckt NOR A=$abc$17890$new_n437 B=$abc$17890$new_n366 Y=$abc$17890$new_n438
.subckt NAND A=$abc$17890$new_n438 B=$abc$17890$new_n428 Y=$abc$17890$new_n439
.subckt NAND A=$abc$17890$new_n299 B=$abc$17890$new_n81 Y=$abc$17890$new_n440
.subckt NAND A=$abc$17890$new_n440 B=$abc$17890$new_n439 Y=$iopadmap$outSHU[13]
.subckt NAND A=$abc$17890$new_n313 B=$abc$17890$new_n353 Y=$abc$17890$new_n442
.subckt NAND A=$iopadmap$in1[14] B=$abc$17890$new_n50 Y=$abc$17890$new_n443
.subckt NAND A=$abc$17890$new_n43 B=$abc$17890$new_n443 Y=$abc$17890$new_n444
.subckt NAND A=$abc$17890$new_n444 B=$abc$17890$new_n239 Y=$abc$17890$new_n445
.subckt NAND A=$abc$17890$new_n416 B=$abc$17890$new_n163 Y=$abc$17890$new_n446
.subckt NAND A=$abc$17890$new_n446 B=$abc$17890$new_n445 Y=$abc$17890$new_n447
.subckt NAND A=$abc$17890$new_n447 B=$abc$17890$new_n290 Y=$abc$17890$new_n448
.subckt NAND A=$abc$17890$new_n392 B=$abc$17890$new_n169 Y=$abc$17890$new_n449
.subckt NAND A=$abc$17890$new_n449 B=$abc$17890$new_n448 Y=$abc$17890$new_n450
.subckt NOR A=$abc$17890$new_n450 B=$abc$17890$new_n353 Y=$abc$17890$new_n451
.subckt NOR A=$abc$17890$new_n451 B=$abc$17890$new_n366 Y=$abc$17890$new_n452
.subckt NAND A=$abc$17890$new_n452 B=$abc$17890$new_n442 Y=$abc$17890$new_n453
.subckt NAND A=$abc$17890$new_n321 B=$abc$17890$new_n81 Y=$abc$17890$new_n454
.subckt NAND A=$abc$17890$new_n454 B=$abc$17890$new_n453 Y=$iopadmap$outSHU[14]
.subckt NAND A=$abc$17890$new_n430 B=$abc$17890$new_n163 Y=$abc$17890$new_n456
.subckt NAND A=$abc$17890$new_n113 B=$abc$17890$new_n109 Y=$abc$17890$new_n457
.subckt NAND A=$abc$17890$new_n457 B=$abc$17890$new_n239 Y=$abc$17890$new_n458
.subckt NAND A=$abc$17890$new_n458 B=$abc$17890$new_n456 Y=$abc$17890$new_n459
.subckt NOR A=$abc$17890$new_n459 B=$abc$17890$new_n169 Y=$abc$17890$new_n460
.subckt NOR A=$abc$17890$new_n404 B=$abc$17890$new_n290 Y=$abc$17890$new_n461
.subckt NOR A=$abc$17890$new_n461 B=$abc$17890$new_n460 Y=$abc$17890$new_n462
.subckt NAND A=$abc$17890$new_n462 B=$abc$17890$new_n371 Y=$abc$17890$new_n463
.subckt NAND A=$abc$17890$new_n340 B=$abc$17890$new_n353 Y=$abc$17890$new_n464
.subckt NAND A=$abc$17890$new_n464 B=$abc$17890$new_n463 Y=$abc$17890$new_n465
.subckt NAND A=$abc$17890$new_n465 B=$abc$17890$new_n367 Y=$abc$17890$new_n466
.subckt NAND A=$abc$17890$new_n346 B=$abc$17890$new_n81 Y=$abc$17890$new_n467
.subckt NAND A=$abc$17890$new_n467 B=$abc$17890$new_n466 Y=$iopadmap$outSHU[15]
.subckt BUF_X1 A=arithSH Z=$iopadmap$arithSH
.subckt BUF_X1 A=in1[0] Z=$iopadmap$in1[0]
.subckt BUF_X1 A=in1[1] Z=$iopadmap$in1[1]
.subckt BUF_X1 A=in1[10] Z=$iopadmap$in1[10]
.subckt BUF_X1 A=in1[11] Z=$iopadmap$in1[11]
.subckt BUF_X1 A=in1[12] Z=$iopadmap$in1[12]
.subckt BUF_X1 A=in1[13] Z=$iopadmap$in1[13]
.subckt BUF_X1 A=in1[14] Z=$iopadmap$in1[14]
.subckt BUF_X1 A=in1[15] Z=$iopadmap$in1[15]
.subckt BUF_X1 A=in1[2] Z=$iopadmap$in1[2]
.subckt BUF_X1 A=in1[3] Z=$iopadmap$in1[3]
.subckt BUF_X1 A=in1[4] Z=$iopadmap$in1[4]
.subckt BUF_X1 A=in1[5] Z=$iopadmap$in1[5]
.subckt BUF_X1 A=in1[6] Z=$iopadmap$in1[6]
.subckt BUF_X1 A=in1[7] Z=$iopadmap$in1[7]
.subckt BUF_X1 A=in1[8] Z=$iopadmap$in1[8]
.subckt BUF_X1 A=in1[9] Z=$iopadmap$in1[9]
.subckt BUF_X1 A=in2[0] Z=$iopadmap$in2[0]
.subckt BUF_X1 A=in2[1] Z=$iopadmap$in2[1]
.subckt BUF_X1 A=in2[2] Z=$iopadmap$in2[2]
.subckt BUF_X1 A=in2[3] Z=$iopadmap$in2[3]
.subckt BUF_X1 A=in2[4] Z=$iopadmap$in2[4]
.subckt BUF_X1 A=logicSH Z=$iopadmap$logicSH
.subckt BUF_X1 A=$iopadmap$outSHU[0] Z=outSHU[0]
.subckt BUF_X1 A=$iopadmap$outSHU[1] Z=outSHU[1]
.subckt BUF_X1 A=$iopadmap$outSHU[10] Z=outSHU[10]
.subckt BUF_X1 A=$iopadmap$outSHU[11] Z=outSHU[11]
.subckt BUF_X1 A=$iopadmap$outSHU[12] Z=outSHU[12]
.subckt BUF_X1 A=$iopadmap$outSHU[13] Z=outSHU[13]
.subckt BUF_X1 A=$iopadmap$outSHU[14] Z=outSHU[14]
.subckt BUF_X1 A=$iopadmap$outSHU[15] Z=outSHU[15]
.subckt BUF_X1 A=$iopadmap$outSHU[2] Z=outSHU[2]
.subckt BUF_X1 A=$iopadmap$outSHU[3] Z=outSHU[3]
.subckt BUF_X1 A=$iopadmap$outSHU[4] Z=outSHU[4]
.subckt BUF_X1 A=$iopadmap$outSHU[5] Z=outSHU[5]
.subckt BUF_X1 A=$iopadmap$outSHU[6] Z=outSHU[6]
.subckt BUF_X1 A=$iopadmap$outSHU[7] Z=outSHU[7]
.subckt BUF_X1 A=$iopadmap$outSHU[8] Z=outSHU[8]
.subckt BUF_X1 A=$iopadmap$outSHU[9] Z=outSHU[9]
.end

.model TRF
.inputs clk rst writeRegFile write_data[0] write_data[1] write_data[2] write_data[3] write_data[4] write_data[5] write_data[6] write_data[7] write_data[8] write_data[9] write_data[10] write_data[11] write_data[12] write_data[13] write_data[14] write_data[15] rs1[0] rs1[1] rs1[2] rs1[3] rs2[0] rs2[1] rs2[2] rs2[3] rd[0] rd[1] rd[2] rd[3] enFlag inFlag[0] inFlag[1] inFlag[2] inFlag[3] inFlag[4] inFlag[5] inFlag[6] inFlag[7]
.outputs p1[0] p1[1] p1[2] p1[3] p1[4] p1[5] p1[6] p1[7] p1[8] p1[9] p1[10] p1[11] p1[12] p1[13] p1[14] p1[15] p2[0] p2[1] p2[2] p2[3] p2[4] p2[5] p2[6] p2[7] p2[8] p2[9] p2[10] p2[11] p2[12] p2[13] p2[14] p2[15] outFlag[0] outFlag[1] outFlag[2] outFlag[3] outFlag[4] outFlag[5] outFlag[6] outFlag[7]
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$rs1[3] Y=$abc$18320$new_n575
.subckt NOT A=$iopadmap$rs1[2] Y=$abc$18320$new_n576
.subckt NOT A=register_file[12][0] Y=$abc$18320$new_n577
.subckt NOR A=$abc$18320$new_n577 B=$iopadmap$rs1[0] Y=$abc$18320$new_n578
.subckt NOT A=$iopadmap$rs1[0] Y=$abc$18320$new_n579
.subckt NOT A=register_file[13][0] Y=$abc$18320$new_n580
.subckt NOR A=$abc$18320$new_n580 B=$abc$18320$new_n579 Y=$abc$18320$new_n581
.subckt NOR A=$abc$18320$new_n581 B=$abc$18320$new_n578 Y=$abc$18320$new_n582
.subckt NOR A=$abc$18320$new_n582 B=$iopadmap$rs1[1] Y=$abc$18320$new_n583
.subckt NOT A=$iopadmap$rs1[1] Y=$abc$18320$new_n584
.subckt NOT A=register_file[14][0] Y=$abc$18320$new_n585
.subckt NOR A=$abc$18320$new_n585 B=$iopadmap$rs1[0] Y=$abc$18320$new_n586
.subckt NOT A=register_file[15][0] Y=$abc$18320$new_n587
.subckt NOR A=$abc$18320$new_n587 B=$abc$18320$new_n579 Y=$abc$18320$new_n588
.subckt NOR A=$abc$18320$new_n588 B=$abc$18320$new_n586 Y=$abc$18320$new_n589
.subckt NOR A=$abc$18320$new_n589 B=$abc$18320$new_n584 Y=$abc$18320$new_n590
.subckt NOR A=$abc$18320$new_n590 B=$abc$18320$new_n583 Y=$abc$18320$new_n591
.subckt NOR A=$abc$18320$new_n591 B=$abc$18320$new_n576 Y=$abc$18320$new_n592
.subckt NOT A=register_file[8][0] Y=$abc$18320$new_n593
.subckt NOR A=$abc$18320$new_n593 B=$iopadmap$rs1[0] Y=$abc$18320$new_n594
.subckt NOT A=register_file[9][0] Y=$abc$18320$new_n595
.subckt NOR A=$abc$18320$new_n595 B=$abc$18320$new_n579 Y=$abc$18320$new_n596
.subckt NOR A=$abc$18320$new_n596 B=$abc$18320$new_n594 Y=$abc$18320$new_n597
.subckt NOR A=$abc$18320$new_n597 B=$iopadmap$rs1[1] Y=$abc$18320$new_n598
.subckt NOT A=register_file[10][0] Y=$abc$18320$new_n599
.subckt NOR A=$abc$18320$new_n599 B=$iopadmap$rs1[0] Y=$abc$18320$new_n600
.subckt NOT A=register_file[11][0] Y=$abc$18320$new_n601
.subckt NOR A=$abc$18320$new_n601 B=$abc$18320$new_n579 Y=$abc$18320$new_n602
.subckt NOR A=$abc$18320$new_n602 B=$abc$18320$new_n600 Y=$abc$18320$new_n603
.subckt NOR A=$abc$18320$new_n603 B=$abc$18320$new_n584 Y=$abc$18320$new_n604
.subckt NOR A=$abc$18320$new_n604 B=$abc$18320$new_n598 Y=$abc$18320$new_n605
.subckt NOR A=$abc$18320$new_n605 B=$iopadmap$rs1[2] Y=$abc$18320$new_n606
.subckt NOR A=$abc$18320$new_n606 B=$abc$18320$new_n592 Y=$abc$18320$new_n607
.subckt NOR A=$abc$18320$new_n607 B=$abc$18320$new_n575 Y=$abc$18320$new_n608
.subckt NOT A=register_file[3][0] Y=$abc$18320$new_n609
.subckt NAND A=$abc$18320$new_n609 B=$iopadmap$rs1[0] Y=$abc$18320$new_n610
.subckt NOR A=register_file[2][0] B=$iopadmap$rs1[0] Y=$abc$18320$new_n611
.subckt NOR A=$abc$18320$new_n611 B=$abc$18320$new_n584 Y=$abc$18320$new_n612
.subckt NAND A=$abc$18320$new_n612 B=$abc$18320$new_n610 Y=$abc$18320$new_n613
.subckt NAND A=$iopadmap$rs1[0] B=register_file[1][0] Y=$abc$18320$new_n614
.subckt NAND A=$abc$18320$new_n579 B=register_file[0][0] Y=$abc$18320$new_n615
.subckt NAND A=$abc$18320$new_n615 B=$abc$18320$new_n614 Y=$abc$18320$new_n616
.subckt NAND A=$abc$18320$new_n616 B=$abc$18320$new_n584 Y=$abc$18320$new_n617
.subckt NAND A=$abc$18320$new_n617 B=$abc$18320$new_n613 Y=$abc$18320$new_n618
.subckt NOR A=$iopadmap$rs1[3] B=$iopadmap$rs1[2] Y=$abc$18320$new_n619
.subckt NAND A=$abc$18320$new_n619 B=$abc$18320$new_n618 Y=$abc$18320$new_n620
.subckt NOT A=register_file[7][0] Y=$abc$18320$new_n621
.subckt NAND A=$abc$18320$new_n621 B=$iopadmap$rs1[0] Y=$abc$18320$new_n622
.subckt NOR A=register_file[6][0] B=$iopadmap$rs1[0] Y=$abc$18320$new_n623
.subckt NOR A=$abc$18320$new_n623 B=$abc$18320$new_n584 Y=$abc$18320$new_n624
.subckt NAND A=$abc$18320$new_n624 B=$abc$18320$new_n622 Y=$abc$18320$new_n625
.subckt NAND A=register_file[5][0] B=$iopadmap$rs1[0] Y=$abc$18320$new_n626
.subckt NAND A=register_file[4][0] B=$abc$18320$new_n579 Y=$abc$18320$new_n627
.subckt NAND A=$abc$18320$new_n627 B=$abc$18320$new_n626 Y=$abc$18320$new_n628
.subckt NAND A=$abc$18320$new_n628 B=$abc$18320$new_n584 Y=$abc$18320$new_n629
.subckt NAND A=$abc$18320$new_n629 B=$abc$18320$new_n625 Y=$abc$18320$new_n630
.subckt NOR A=$iopadmap$rs1[3] B=$abc$18320$new_n576 Y=$abc$18320$new_n631
.subckt NAND A=$abc$18320$new_n631 B=$abc$18320$new_n630 Y=$abc$18320$new_n632
.subckt NAND A=$abc$18320$new_n632 B=$abc$18320$new_n620 Y=$abc$18320$new_n633
.subckt NOR A=$abc$18320$new_n633 B=$abc$18320$new_n608 Y=$abc$18320$new_n634
.subckt NAND A=$abc$18320$new_n619 B=$abc$18320$new_n584 Y=$abc$18320$new_n635
.subckt NOR A=$abc$18320$new_n635 B=$iopadmap$rs1[0] Y=$abc$18320$new_n636
.subckt NOR A=$abc$18320$new_n636 B=$abc$18320$new_n634 Y=$iopadmap$p1[0]
.subckt NOT A=register_file[12][1] Y=$abc$18320$new_n638
.subckt NOR A=$abc$18320$new_n638 B=$iopadmap$rs1[0] Y=$abc$18320$new_n639
.subckt NOT A=register_file[13][1] Y=$abc$18320$new_n640
.subckt NOR A=$abc$18320$new_n640 B=$abc$18320$new_n579 Y=$abc$18320$new_n641
.subckt NOR A=$abc$18320$new_n641 B=$abc$18320$new_n639 Y=$abc$18320$new_n642
.subckt NOR A=$abc$18320$new_n642 B=$iopadmap$rs1[1] Y=$abc$18320$new_n643
.subckt NOT A=register_file[14][1] Y=$abc$18320$new_n644
.subckt NOR A=$abc$18320$new_n644 B=$iopadmap$rs1[0] Y=$abc$18320$new_n645
.subckt NOT A=register_file[15][1] Y=$abc$18320$new_n646
.subckt NOR A=$abc$18320$new_n646 B=$abc$18320$new_n579 Y=$abc$18320$new_n647
.subckt NOR A=$abc$18320$new_n647 B=$abc$18320$new_n645 Y=$abc$18320$new_n648
.subckt NOR A=$abc$18320$new_n648 B=$abc$18320$new_n584 Y=$abc$18320$new_n649
.subckt NOR A=$abc$18320$new_n649 B=$abc$18320$new_n643 Y=$abc$18320$new_n650
.subckt NOR A=$abc$18320$new_n650 B=$abc$18320$new_n576 Y=$abc$18320$new_n651
.subckt NOT A=register_file[8][1] Y=$abc$18320$new_n652
.subckt NOR A=$abc$18320$new_n652 B=$iopadmap$rs1[0] Y=$abc$18320$new_n653
.subckt NOT A=register_file[9][1] Y=$abc$18320$new_n654
.subckt NOR A=$abc$18320$new_n654 B=$abc$18320$new_n579 Y=$abc$18320$new_n655
.subckt NOR A=$abc$18320$new_n655 B=$abc$18320$new_n653 Y=$abc$18320$new_n656
.subckt NOR A=$abc$18320$new_n656 B=$iopadmap$rs1[1] Y=$abc$18320$new_n657
.subckt NOT A=register_file[10][1] Y=$abc$18320$new_n658
.subckt NOR A=$abc$18320$new_n658 B=$iopadmap$rs1[0] Y=$abc$18320$new_n659
.subckt NOT A=register_file[11][1] Y=$abc$18320$new_n660
.subckt NOR A=$abc$18320$new_n660 B=$abc$18320$new_n579 Y=$abc$18320$new_n661
.subckt NOR A=$abc$18320$new_n661 B=$abc$18320$new_n659 Y=$abc$18320$new_n662
.subckt NOR A=$abc$18320$new_n662 B=$abc$18320$new_n584 Y=$abc$18320$new_n663
.subckt NOR A=$abc$18320$new_n663 B=$abc$18320$new_n657 Y=$abc$18320$new_n664
.subckt NOR A=$abc$18320$new_n664 B=$iopadmap$rs1[2] Y=$abc$18320$new_n665
.subckt NOR A=$abc$18320$new_n665 B=$abc$18320$new_n651 Y=$abc$18320$new_n666
.subckt NOR A=$abc$18320$new_n666 B=$abc$18320$new_n575 Y=$abc$18320$new_n667
.subckt NOT A=register_file[3][1] Y=$abc$18320$new_n668
.subckt NAND A=$abc$18320$new_n668 B=$iopadmap$rs1[0] Y=$abc$18320$new_n669
.subckt NOR A=register_file[2][1] B=$iopadmap$rs1[0] Y=$abc$18320$new_n670
.subckt NOR A=$abc$18320$new_n670 B=$abc$18320$new_n584 Y=$abc$18320$new_n671
.subckt NAND A=$abc$18320$new_n671 B=$abc$18320$new_n669 Y=$abc$18320$new_n672
.subckt NAND A=register_file[1][1] B=$iopadmap$rs1[0] Y=$abc$18320$new_n673
.subckt NAND A=register_file[0][1] B=$abc$18320$new_n579 Y=$abc$18320$new_n674
.subckt NAND A=$abc$18320$new_n674 B=$abc$18320$new_n673 Y=$abc$18320$new_n675
.subckt NAND A=$abc$18320$new_n675 B=$abc$18320$new_n584 Y=$abc$18320$new_n676
.subckt NAND A=$abc$18320$new_n676 B=$abc$18320$new_n672 Y=$abc$18320$new_n677
.subckt NAND A=$abc$18320$new_n677 B=$abc$18320$new_n619 Y=$abc$18320$new_n678
.subckt NOT A=register_file[7][1] Y=$abc$18320$new_n679
.subckt NAND A=$abc$18320$new_n679 B=$iopadmap$rs1[0] Y=$abc$18320$new_n680
.subckt NOR A=register_file[6][1] B=$iopadmap$rs1[0] Y=$abc$18320$new_n681
.subckt NOR A=$abc$18320$new_n681 B=$abc$18320$new_n584 Y=$abc$18320$new_n682
.subckt NAND A=$abc$18320$new_n682 B=$abc$18320$new_n680 Y=$abc$18320$new_n683
.subckt NAND A=register_file[5][1] B=$iopadmap$rs1[0] Y=$abc$18320$new_n684
.subckt NAND A=register_file[4][1] B=$abc$18320$new_n579 Y=$abc$18320$new_n685
.subckt NAND A=$abc$18320$new_n685 B=$abc$18320$new_n684 Y=$abc$18320$new_n686
.subckt NAND A=$abc$18320$new_n686 B=$abc$18320$new_n584 Y=$abc$18320$new_n687
.subckt NAND A=$abc$18320$new_n687 B=$abc$18320$new_n683 Y=$abc$18320$new_n688
.subckt NAND A=$abc$18320$new_n688 B=$abc$18320$new_n631 Y=$abc$18320$new_n689
.subckt NAND A=$abc$18320$new_n689 B=$abc$18320$new_n678 Y=$abc$18320$new_n690
.subckt NOR A=$abc$18320$new_n690 B=$abc$18320$new_n667 Y=$abc$18320$new_n691
.subckt NOR A=$abc$18320$new_n691 B=$abc$18320$new_n636 Y=$iopadmap$p1[1]
.subckt NOT A=register_file[12][2] Y=$abc$18320$new_n693
.subckt NOR A=$abc$18320$new_n693 B=$iopadmap$rs1[0] Y=$abc$18320$new_n694
.subckt NOT A=register_file[13][2] Y=$abc$18320$new_n695
.subckt NOR A=$abc$18320$new_n695 B=$abc$18320$new_n579 Y=$abc$18320$new_n696
.subckt NOR A=$abc$18320$new_n696 B=$abc$18320$new_n694 Y=$abc$18320$new_n697
.subckt NOR A=$abc$18320$new_n697 B=$iopadmap$rs1[1] Y=$abc$18320$new_n698
.subckt NOT A=register_file[14][2] Y=$abc$18320$new_n699
.subckt NOR A=$abc$18320$new_n699 B=$iopadmap$rs1[0] Y=$abc$18320$new_n700
.subckt NOT A=register_file[15][2] Y=$abc$18320$new_n701
.subckt NOR A=$abc$18320$new_n701 B=$abc$18320$new_n579 Y=$abc$18320$new_n702
.subckt NOR A=$abc$18320$new_n702 B=$abc$18320$new_n700 Y=$abc$18320$new_n703
.subckt NOR A=$abc$18320$new_n703 B=$abc$18320$new_n584 Y=$abc$18320$new_n704
.subckt NOR A=$abc$18320$new_n704 B=$abc$18320$new_n698 Y=$abc$18320$new_n705
.subckt NOR A=$abc$18320$new_n705 B=$abc$18320$new_n576 Y=$abc$18320$new_n706
.subckt NOT A=register_file[8][2] Y=$abc$18320$new_n707
.subckt NOR A=$abc$18320$new_n707 B=$iopadmap$rs1[0] Y=$abc$18320$new_n708
.subckt NOT A=register_file[9][2] Y=$abc$18320$new_n709
.subckt NOR A=$abc$18320$new_n709 B=$abc$18320$new_n579 Y=$abc$18320$new_n710
.subckt NOR A=$abc$18320$new_n710 B=$abc$18320$new_n708 Y=$abc$18320$new_n711
.subckt NOR A=$abc$18320$new_n711 B=$iopadmap$rs1[1] Y=$abc$18320$new_n712
.subckt NOT A=register_file[10][2] Y=$abc$18320$new_n713
.subckt NOR A=$abc$18320$new_n713 B=$iopadmap$rs1[0] Y=$abc$18320$new_n714
.subckt NOT A=register_file[11][2] Y=$abc$18320$new_n715
.subckt NOR A=$abc$18320$new_n715 B=$abc$18320$new_n579 Y=$abc$18320$new_n716
.subckt NOR A=$abc$18320$new_n716 B=$abc$18320$new_n714 Y=$abc$18320$new_n717
.subckt NOR A=$abc$18320$new_n717 B=$abc$18320$new_n584 Y=$abc$18320$new_n718
.subckt NOR A=$abc$18320$new_n718 B=$abc$18320$new_n712 Y=$abc$18320$new_n719
.subckt NOR A=$abc$18320$new_n719 B=$iopadmap$rs1[2] Y=$abc$18320$new_n720
.subckt NOR A=$abc$18320$new_n720 B=$abc$18320$new_n706 Y=$abc$18320$new_n721
.subckt NOR A=$abc$18320$new_n721 B=$abc$18320$new_n575 Y=$abc$18320$new_n722
.subckt NOT A=register_file[3][2] Y=$abc$18320$new_n723
.subckt NAND A=$abc$18320$new_n723 B=$iopadmap$rs1[0] Y=$abc$18320$new_n724
.subckt NOR A=register_file[2][2] B=$iopadmap$rs1[0] Y=$abc$18320$new_n725
.subckt NOR A=$abc$18320$new_n725 B=$abc$18320$new_n584 Y=$abc$18320$new_n726
.subckt NAND A=$abc$18320$new_n726 B=$abc$18320$new_n724 Y=$abc$18320$new_n727
.subckt NAND A=register_file[1][2] B=$iopadmap$rs1[0] Y=$abc$18320$new_n728
.subckt NAND A=register_file[0][2] B=$abc$18320$new_n579 Y=$abc$18320$new_n729
.subckt NAND A=$abc$18320$new_n729 B=$abc$18320$new_n728 Y=$abc$18320$new_n730
.subckt NAND A=$abc$18320$new_n730 B=$abc$18320$new_n584 Y=$abc$18320$new_n731
.subckt NAND A=$abc$18320$new_n731 B=$abc$18320$new_n727 Y=$abc$18320$new_n732
.subckt NAND A=$abc$18320$new_n732 B=$abc$18320$new_n619 Y=$abc$18320$new_n733
.subckt NOT A=register_file[7][2] Y=$abc$18320$new_n734
.subckt NAND A=$abc$18320$new_n734 B=$iopadmap$rs1[0] Y=$abc$18320$new_n735
.subckt NOR A=register_file[6][2] B=$iopadmap$rs1[0] Y=$abc$18320$new_n736
.subckt NOR A=$abc$18320$new_n736 B=$abc$18320$new_n584 Y=$abc$18320$new_n737
.subckt NAND A=$abc$18320$new_n737 B=$abc$18320$new_n735 Y=$abc$18320$new_n738
.subckt NAND A=register_file[5][2] B=$iopadmap$rs1[0] Y=$abc$18320$new_n739
.subckt NAND A=register_file[4][2] B=$abc$18320$new_n579 Y=$abc$18320$new_n740
.subckt NAND A=$abc$18320$new_n740 B=$abc$18320$new_n739 Y=$abc$18320$new_n741
.subckt NAND A=$abc$18320$new_n741 B=$abc$18320$new_n584 Y=$abc$18320$new_n742
.subckt NAND A=$abc$18320$new_n742 B=$abc$18320$new_n738 Y=$abc$18320$new_n743
.subckt NAND A=$abc$18320$new_n743 B=$abc$18320$new_n631 Y=$abc$18320$new_n744
.subckt NAND A=$abc$18320$new_n744 B=$abc$18320$new_n733 Y=$abc$18320$new_n745
.subckt NOR A=$abc$18320$new_n745 B=$abc$18320$new_n722 Y=$abc$18320$new_n746
.subckt NOR A=$abc$18320$new_n746 B=$abc$18320$new_n636 Y=$iopadmap$p1[2]
.subckt NOT A=register_file[12][3] Y=$abc$18320$new_n748
.subckt NOR A=$abc$18320$new_n748 B=$iopadmap$rs1[0] Y=$abc$18320$new_n749
.subckt NOT A=register_file[13][3] Y=$abc$18320$new_n750
.subckt NOR A=$abc$18320$new_n750 B=$abc$18320$new_n579 Y=$abc$18320$new_n751
.subckt NOR A=$abc$18320$new_n751 B=$abc$18320$new_n749 Y=$abc$18320$new_n752
.subckt NOR A=$abc$18320$new_n752 B=$iopadmap$rs1[1] Y=$abc$18320$new_n753
.subckt NOT A=register_file[14][3] Y=$abc$18320$new_n754
.subckt NOR A=$abc$18320$new_n754 B=$iopadmap$rs1[0] Y=$abc$18320$new_n755
.subckt NOT A=register_file[15][3] Y=$abc$18320$new_n756
.subckt NOR A=$abc$18320$new_n756 B=$abc$18320$new_n579 Y=$abc$18320$new_n757
.subckt NOR A=$abc$18320$new_n757 B=$abc$18320$new_n755 Y=$abc$18320$new_n758
.subckt NOR A=$abc$18320$new_n758 B=$abc$18320$new_n584 Y=$abc$18320$new_n759
.subckt NOR A=$abc$18320$new_n759 B=$abc$18320$new_n753 Y=$abc$18320$new_n760
.subckt NOR A=$abc$18320$new_n760 B=$abc$18320$new_n576 Y=$abc$18320$new_n761
.subckt NOT A=register_file[8][3] Y=$abc$18320$new_n762
.subckt NOR A=$abc$18320$new_n762 B=$iopadmap$rs1[0] Y=$abc$18320$new_n763
.subckt NOT A=register_file[9][3] Y=$abc$18320$new_n764
.subckt NOR A=$abc$18320$new_n764 B=$abc$18320$new_n579 Y=$abc$18320$new_n765
.subckt NOR A=$abc$18320$new_n765 B=$abc$18320$new_n763 Y=$abc$18320$new_n766
.subckt NOR A=$abc$18320$new_n766 B=$iopadmap$rs1[1] Y=$abc$18320$new_n767
.subckt NOT A=register_file[10][3] Y=$abc$18320$new_n768
.subckt NOR A=$abc$18320$new_n768 B=$iopadmap$rs1[0] Y=$abc$18320$new_n769
.subckt NOT A=register_file[11][3] Y=$abc$18320$new_n770
.subckt NOR A=$abc$18320$new_n770 B=$abc$18320$new_n579 Y=$abc$18320$new_n771
.subckt NOR A=$abc$18320$new_n771 B=$abc$18320$new_n769 Y=$abc$18320$new_n772
.subckt NOR A=$abc$18320$new_n772 B=$abc$18320$new_n584 Y=$abc$18320$new_n773
.subckt NOR A=$abc$18320$new_n773 B=$abc$18320$new_n767 Y=$abc$18320$new_n774
.subckt NOR A=$abc$18320$new_n774 B=$iopadmap$rs1[2] Y=$abc$18320$new_n775
.subckt NOR A=$abc$18320$new_n775 B=$abc$18320$new_n761 Y=$abc$18320$new_n776
.subckt NOR A=$abc$18320$new_n776 B=$abc$18320$new_n575 Y=$abc$18320$new_n777
.subckt NOT A=register_file[3][3] Y=$abc$18320$new_n778
.subckt NAND A=$abc$18320$new_n778 B=$iopadmap$rs1[0] Y=$abc$18320$new_n779
.subckt NOR A=register_file[2][3] B=$iopadmap$rs1[0] Y=$abc$18320$new_n780
.subckt NOR A=$abc$18320$new_n780 B=$abc$18320$new_n584 Y=$abc$18320$new_n781
.subckt NAND A=$abc$18320$new_n781 B=$abc$18320$new_n779 Y=$abc$18320$new_n782
.subckt NAND A=register_file[1][3] B=$iopadmap$rs1[0] Y=$abc$18320$new_n783
.subckt NAND A=register_file[0][3] B=$abc$18320$new_n579 Y=$abc$18320$new_n784
.subckt NAND A=$abc$18320$new_n784 B=$abc$18320$new_n783 Y=$abc$18320$new_n785
.subckt NAND A=$abc$18320$new_n785 B=$abc$18320$new_n584 Y=$abc$18320$new_n786
.subckt NAND A=$abc$18320$new_n786 B=$abc$18320$new_n782 Y=$abc$18320$new_n787
.subckt NAND A=$abc$18320$new_n787 B=$abc$18320$new_n619 Y=$abc$18320$new_n788
.subckt NOT A=register_file[7][3] Y=$abc$18320$new_n789
.subckt NAND A=$abc$18320$new_n789 B=$iopadmap$rs1[0] Y=$abc$18320$new_n790
.subckt NOR A=register_file[6][3] B=$iopadmap$rs1[0] Y=$abc$18320$new_n791
.subckt NOR A=$abc$18320$new_n791 B=$abc$18320$new_n584 Y=$abc$18320$new_n792
.subckt NAND A=$abc$18320$new_n792 B=$abc$18320$new_n790 Y=$abc$18320$new_n793
.subckt NAND A=register_file[5][3] B=$iopadmap$rs1[0] Y=$abc$18320$new_n794
.subckt NAND A=register_file[4][3] B=$abc$18320$new_n579 Y=$abc$18320$new_n795
.subckt NAND A=$abc$18320$new_n795 B=$abc$18320$new_n794 Y=$abc$18320$new_n796
.subckt NAND A=$abc$18320$new_n796 B=$abc$18320$new_n584 Y=$abc$18320$new_n797
.subckt NAND A=$abc$18320$new_n797 B=$abc$18320$new_n793 Y=$abc$18320$new_n798
.subckt NAND A=$abc$18320$new_n798 B=$abc$18320$new_n631 Y=$abc$18320$new_n799
.subckt NAND A=$abc$18320$new_n799 B=$abc$18320$new_n788 Y=$abc$18320$new_n800
.subckt NOR A=$abc$18320$new_n800 B=$abc$18320$new_n777 Y=$abc$18320$new_n801
.subckt NOR A=$abc$18320$new_n801 B=$abc$18320$new_n636 Y=$iopadmap$p1[3]
.subckt NOT A=register_file[12][4] Y=$abc$18320$new_n803
.subckt NOR A=$abc$18320$new_n803 B=$iopadmap$rs1[0] Y=$abc$18320$new_n804
.subckt NOT A=register_file[13][4] Y=$abc$18320$new_n805
.subckt NOR A=$abc$18320$new_n805 B=$abc$18320$new_n579 Y=$abc$18320$new_n806
.subckt NOR A=$abc$18320$new_n806 B=$abc$18320$new_n804 Y=$abc$18320$new_n807
.subckt NOR A=$abc$18320$new_n807 B=$iopadmap$rs1[1] Y=$abc$18320$new_n808
.subckt NOT A=register_file[14][4] Y=$abc$18320$new_n809
.subckt NOR A=$abc$18320$new_n809 B=$iopadmap$rs1[0] Y=$abc$18320$new_n810
.subckt NOT A=register_file[15][4] Y=$abc$18320$new_n811
.subckt NOR A=$abc$18320$new_n811 B=$abc$18320$new_n579 Y=$abc$18320$new_n812
.subckt NOR A=$abc$18320$new_n812 B=$abc$18320$new_n810 Y=$abc$18320$new_n813
.subckt NOR A=$abc$18320$new_n813 B=$abc$18320$new_n584 Y=$abc$18320$new_n814
.subckt NOR A=$abc$18320$new_n814 B=$abc$18320$new_n808 Y=$abc$18320$new_n815
.subckt NOR A=$abc$18320$new_n815 B=$abc$18320$new_n576 Y=$abc$18320$new_n816
.subckt NOT A=register_file[8][4] Y=$abc$18320$new_n817
.subckt NOR A=$abc$18320$new_n817 B=$iopadmap$rs1[0] Y=$abc$18320$new_n818
.subckt NOT A=register_file[9][4] Y=$abc$18320$new_n819
.subckt NOR A=$abc$18320$new_n819 B=$abc$18320$new_n579 Y=$abc$18320$new_n820
.subckt NOR A=$abc$18320$new_n820 B=$abc$18320$new_n818 Y=$abc$18320$new_n821
.subckt NOR A=$abc$18320$new_n821 B=$iopadmap$rs1[1] Y=$abc$18320$new_n822
.subckt NOT A=register_file[10][4] Y=$abc$18320$new_n823
.subckt NOR A=$abc$18320$new_n823 B=$iopadmap$rs1[0] Y=$abc$18320$new_n824
.subckt NOT A=register_file[11][4] Y=$abc$18320$new_n825
.subckt NOR A=$abc$18320$new_n825 B=$abc$18320$new_n579 Y=$abc$18320$new_n826
.subckt NOR A=$abc$18320$new_n826 B=$abc$18320$new_n824 Y=$abc$18320$new_n827
.subckt NOR A=$abc$18320$new_n827 B=$abc$18320$new_n584 Y=$abc$18320$new_n828
.subckt NOR A=$abc$18320$new_n828 B=$abc$18320$new_n822 Y=$abc$18320$new_n829
.subckt NOR A=$abc$18320$new_n829 B=$iopadmap$rs1[2] Y=$abc$18320$new_n830
.subckt NOR A=$abc$18320$new_n830 B=$abc$18320$new_n816 Y=$abc$18320$new_n831
.subckt NOR A=$abc$18320$new_n831 B=$abc$18320$new_n575 Y=$abc$18320$new_n832
.subckt NOT A=register_file[3][4] Y=$abc$18320$new_n833
.subckt NAND A=$abc$18320$new_n833 B=$iopadmap$rs1[0] Y=$abc$18320$new_n834
.subckt NOR A=register_file[2][4] B=$iopadmap$rs1[0] Y=$abc$18320$new_n835
.subckt NOR A=$abc$18320$new_n835 B=$abc$18320$new_n584 Y=$abc$18320$new_n836
.subckt NAND A=$abc$18320$new_n836 B=$abc$18320$new_n834 Y=$abc$18320$new_n837
.subckt NAND A=register_file[1][4] B=$iopadmap$rs1[0] Y=$abc$18320$new_n838
.subckt NAND A=register_file[0][4] B=$abc$18320$new_n579 Y=$abc$18320$new_n839
.subckt NAND A=$abc$18320$new_n839 B=$abc$18320$new_n838 Y=$abc$18320$new_n840
.subckt NAND A=$abc$18320$new_n840 B=$abc$18320$new_n584 Y=$abc$18320$new_n841
.subckt NAND A=$abc$18320$new_n841 B=$abc$18320$new_n837 Y=$abc$18320$new_n842
.subckt NAND A=$abc$18320$new_n842 B=$abc$18320$new_n619 Y=$abc$18320$new_n843
.subckt NOT A=register_file[7][4] Y=$abc$18320$new_n844
.subckt NAND A=$abc$18320$new_n844 B=$iopadmap$rs1[0] Y=$abc$18320$new_n845
.subckt NOR A=register_file[6][4] B=$iopadmap$rs1[0] Y=$abc$18320$new_n846
.subckt NOR A=$abc$18320$new_n846 B=$abc$18320$new_n584 Y=$abc$18320$new_n847
.subckt NAND A=$abc$18320$new_n847 B=$abc$18320$new_n845 Y=$abc$18320$new_n848
.subckt NAND A=register_file[5][4] B=$iopadmap$rs1[0] Y=$abc$18320$new_n849
.subckt NAND A=register_file[4][4] B=$abc$18320$new_n579 Y=$abc$18320$new_n850
.subckt NAND A=$abc$18320$new_n850 B=$abc$18320$new_n849 Y=$abc$18320$new_n851
.subckt NAND A=$abc$18320$new_n851 B=$abc$18320$new_n584 Y=$abc$18320$new_n852
.subckt NAND A=$abc$18320$new_n852 B=$abc$18320$new_n848 Y=$abc$18320$new_n853
.subckt NAND A=$abc$18320$new_n853 B=$abc$18320$new_n631 Y=$abc$18320$new_n854
.subckt NAND A=$abc$18320$new_n854 B=$abc$18320$new_n843 Y=$abc$18320$new_n855
.subckt NOR A=$abc$18320$new_n855 B=$abc$18320$new_n832 Y=$abc$18320$new_n856
.subckt NOR A=$abc$18320$new_n856 B=$abc$18320$new_n636 Y=$iopadmap$p1[4]
.subckt NOT A=register_file[12][5] Y=$abc$18320$new_n858
.subckt NOR A=$abc$18320$new_n858 B=$iopadmap$rs1[0] Y=$abc$18320$new_n859
.subckt NOT A=register_file[13][5] Y=$abc$18320$new_n860
.subckt NOR A=$abc$18320$new_n860 B=$abc$18320$new_n579 Y=$abc$18320$new_n861
.subckt NOR A=$abc$18320$new_n861 B=$abc$18320$new_n859 Y=$abc$18320$new_n862
.subckt NOR A=$abc$18320$new_n862 B=$iopadmap$rs1[1] Y=$abc$18320$new_n863
.subckt NOT A=register_file[14][5] Y=$abc$18320$new_n864
.subckt NOR A=$abc$18320$new_n864 B=$iopadmap$rs1[0] Y=$abc$18320$new_n865
.subckt NOT A=register_file[15][5] Y=$abc$18320$new_n866
.subckt NOR A=$abc$18320$new_n866 B=$abc$18320$new_n579 Y=$abc$18320$new_n867
.subckt NOR A=$abc$18320$new_n867 B=$abc$18320$new_n865 Y=$abc$18320$new_n868
.subckt NOR A=$abc$18320$new_n868 B=$abc$18320$new_n584 Y=$abc$18320$new_n869
.subckt NOR A=$abc$18320$new_n869 B=$abc$18320$new_n863 Y=$abc$18320$new_n870
.subckt NOR A=$abc$18320$new_n870 B=$abc$18320$new_n576 Y=$abc$18320$new_n871
.subckt NOT A=register_file[8][5] Y=$abc$18320$new_n872
.subckt NOR A=$abc$18320$new_n872 B=$iopadmap$rs1[0] Y=$abc$18320$new_n873
.subckt NOT A=register_file[9][5] Y=$abc$18320$new_n874
.subckt NOR A=$abc$18320$new_n874 B=$abc$18320$new_n579 Y=$abc$18320$new_n875
.subckt NOR A=$abc$18320$new_n875 B=$abc$18320$new_n873 Y=$abc$18320$new_n876
.subckt NOR A=$abc$18320$new_n876 B=$iopadmap$rs1[1] Y=$abc$18320$new_n877
.subckt NOT A=register_file[10][5] Y=$abc$18320$new_n878
.subckt NOR A=$abc$18320$new_n878 B=$iopadmap$rs1[0] Y=$abc$18320$new_n879
.subckt NOT A=register_file[11][5] Y=$abc$18320$new_n880
.subckt NOR A=$abc$18320$new_n880 B=$abc$18320$new_n579 Y=$abc$18320$new_n881
.subckt NOR A=$abc$18320$new_n881 B=$abc$18320$new_n879 Y=$abc$18320$new_n882
.subckt NOR A=$abc$18320$new_n882 B=$abc$18320$new_n584 Y=$abc$18320$new_n883
.subckt NOR A=$abc$18320$new_n883 B=$abc$18320$new_n877 Y=$abc$18320$new_n884
.subckt NOR A=$abc$18320$new_n884 B=$iopadmap$rs1[2] Y=$abc$18320$new_n885
.subckt NOR A=$abc$18320$new_n885 B=$abc$18320$new_n871 Y=$abc$18320$new_n886
.subckt NOR A=$abc$18320$new_n886 B=$abc$18320$new_n575 Y=$abc$18320$new_n887
.subckt NOT A=register_file[3][5] Y=$abc$18320$new_n888
.subckt NAND A=$abc$18320$new_n888 B=$iopadmap$rs1[0] Y=$abc$18320$new_n889
.subckt NOR A=register_file[2][5] B=$iopadmap$rs1[0] Y=$abc$18320$new_n890
.subckt NOR A=$abc$18320$new_n890 B=$abc$18320$new_n584 Y=$abc$18320$new_n891
.subckt NAND A=$abc$18320$new_n891 B=$abc$18320$new_n889 Y=$abc$18320$new_n892
.subckt NAND A=register_file[1][5] B=$iopadmap$rs1[0] Y=$abc$18320$new_n893
.subckt NAND A=register_file[0][5] B=$abc$18320$new_n579 Y=$abc$18320$new_n894
.subckt NAND A=$abc$18320$new_n894 B=$abc$18320$new_n893 Y=$abc$18320$new_n895
.subckt NAND A=$abc$18320$new_n895 B=$abc$18320$new_n584 Y=$abc$18320$new_n896
.subckt NAND A=$abc$18320$new_n896 B=$abc$18320$new_n892 Y=$abc$18320$new_n897
.subckt NAND A=$abc$18320$new_n897 B=$abc$18320$new_n619 Y=$abc$18320$new_n898
.subckt NOT A=register_file[7][5] Y=$abc$18320$new_n899
.subckt NAND A=$abc$18320$new_n899 B=$iopadmap$rs1[0] Y=$abc$18320$new_n900
.subckt NOR A=register_file[6][5] B=$iopadmap$rs1[0] Y=$abc$18320$new_n901
.subckt NOR A=$abc$18320$new_n901 B=$abc$18320$new_n584 Y=$abc$18320$new_n902
.subckt NAND A=$abc$18320$new_n902 B=$abc$18320$new_n900 Y=$abc$18320$new_n903
.subckt NAND A=register_file[5][5] B=$iopadmap$rs1[0] Y=$abc$18320$new_n904
.subckt NAND A=register_file[4][5] B=$abc$18320$new_n579 Y=$abc$18320$new_n905
.subckt NAND A=$abc$18320$new_n905 B=$abc$18320$new_n904 Y=$abc$18320$new_n906
.subckt NAND A=$abc$18320$new_n906 B=$abc$18320$new_n584 Y=$abc$18320$new_n907
.subckt NAND A=$abc$18320$new_n907 B=$abc$18320$new_n903 Y=$abc$18320$new_n908
.subckt NAND A=$abc$18320$new_n908 B=$abc$18320$new_n631 Y=$abc$18320$new_n909
.subckt NAND A=$abc$18320$new_n909 B=$abc$18320$new_n898 Y=$abc$18320$new_n910
.subckt NOR A=$abc$18320$new_n910 B=$abc$18320$new_n887 Y=$abc$18320$new_n911
.subckt NOR A=$abc$18320$new_n911 B=$abc$18320$new_n636 Y=$iopadmap$p1[5]
.subckt NOT A=register_file[12][6] Y=$abc$18320$new_n913
.subckt NOR A=$abc$18320$new_n913 B=$iopadmap$rs1[0] Y=$abc$18320$new_n914
.subckt NOT A=register_file[13][6] Y=$abc$18320$new_n915
.subckt NOR A=$abc$18320$new_n915 B=$abc$18320$new_n579 Y=$abc$18320$new_n916
.subckt NOR A=$abc$18320$new_n916 B=$abc$18320$new_n914 Y=$abc$18320$new_n917
.subckt NOR A=$abc$18320$new_n917 B=$iopadmap$rs1[1] Y=$abc$18320$new_n918
.subckt NOT A=register_file[14][6] Y=$abc$18320$new_n919
.subckt NOR A=$abc$18320$new_n919 B=$iopadmap$rs1[0] Y=$abc$18320$new_n920
.subckt NOT A=register_file[15][6] Y=$abc$18320$new_n921
.subckt NOR A=$abc$18320$new_n921 B=$abc$18320$new_n579 Y=$abc$18320$new_n922
.subckt NOR A=$abc$18320$new_n922 B=$abc$18320$new_n920 Y=$abc$18320$new_n923
.subckt NOR A=$abc$18320$new_n923 B=$abc$18320$new_n584 Y=$abc$18320$new_n924
.subckt NOR A=$abc$18320$new_n924 B=$abc$18320$new_n918 Y=$abc$18320$new_n925
.subckt NOR A=$abc$18320$new_n925 B=$abc$18320$new_n576 Y=$abc$18320$new_n926
.subckt NOT A=register_file[8][6] Y=$abc$18320$new_n927
.subckt NOR A=$abc$18320$new_n927 B=$iopadmap$rs1[0] Y=$abc$18320$new_n928
.subckt NOT A=register_file[9][6] Y=$abc$18320$new_n929
.subckt NOR A=$abc$18320$new_n929 B=$abc$18320$new_n579 Y=$abc$18320$new_n930
.subckt NOR A=$abc$18320$new_n930 B=$abc$18320$new_n928 Y=$abc$18320$new_n931
.subckt NOR A=$abc$18320$new_n931 B=$iopadmap$rs1[1] Y=$abc$18320$new_n932
.subckt NOT A=register_file[10][6] Y=$abc$18320$new_n933
.subckt NOR A=$abc$18320$new_n933 B=$iopadmap$rs1[0] Y=$abc$18320$new_n934
.subckt NOT A=register_file[11][6] Y=$abc$18320$new_n935
.subckt NOR A=$abc$18320$new_n935 B=$abc$18320$new_n579 Y=$abc$18320$new_n936
.subckt NOR A=$abc$18320$new_n936 B=$abc$18320$new_n934 Y=$abc$18320$new_n937
.subckt NOR A=$abc$18320$new_n937 B=$abc$18320$new_n584 Y=$abc$18320$new_n938
.subckt NOR A=$abc$18320$new_n938 B=$abc$18320$new_n932 Y=$abc$18320$new_n939
.subckt NOR A=$abc$18320$new_n939 B=$iopadmap$rs1[2] Y=$abc$18320$new_n940
.subckt NOR A=$abc$18320$new_n940 B=$abc$18320$new_n926 Y=$abc$18320$new_n941
.subckt NOR A=$abc$18320$new_n941 B=$abc$18320$new_n575 Y=$abc$18320$new_n942
.subckt NOT A=register_file[3][6] Y=$abc$18320$new_n943
.subckt NAND A=$abc$18320$new_n943 B=$iopadmap$rs1[0] Y=$abc$18320$new_n944
.subckt NOR A=register_file[2][6] B=$iopadmap$rs1[0] Y=$abc$18320$new_n945
.subckt NOR A=$abc$18320$new_n945 B=$abc$18320$new_n584 Y=$abc$18320$new_n946
.subckt NAND A=$abc$18320$new_n946 B=$abc$18320$new_n944 Y=$abc$18320$new_n947
.subckt NAND A=register_file[1][6] B=$iopadmap$rs1[0] Y=$abc$18320$new_n948
.subckt NAND A=register_file[0][6] B=$abc$18320$new_n579 Y=$abc$18320$new_n949
.subckt NAND A=$abc$18320$new_n949 B=$abc$18320$new_n948 Y=$abc$18320$new_n950
.subckt NAND A=$abc$18320$new_n950 B=$abc$18320$new_n584 Y=$abc$18320$new_n951
.subckt NAND A=$abc$18320$new_n951 B=$abc$18320$new_n947 Y=$abc$18320$new_n952
.subckt NAND A=$abc$18320$new_n952 B=$abc$18320$new_n619 Y=$abc$18320$new_n953
.subckt NOT A=register_file[7][6] Y=$abc$18320$new_n954
.subckt NAND A=$abc$18320$new_n954 B=$iopadmap$rs1[0] Y=$abc$18320$new_n955
.subckt NOR A=register_file[6][6] B=$iopadmap$rs1[0] Y=$abc$18320$new_n956
.subckt NOR A=$abc$18320$new_n956 B=$abc$18320$new_n584 Y=$abc$18320$new_n957
.subckt NAND A=$abc$18320$new_n957 B=$abc$18320$new_n955 Y=$abc$18320$new_n958
.subckt NAND A=register_file[5][6] B=$iopadmap$rs1[0] Y=$abc$18320$new_n959
.subckt NAND A=register_file[4][6] B=$abc$18320$new_n579 Y=$abc$18320$new_n960
.subckt NAND A=$abc$18320$new_n960 B=$abc$18320$new_n959 Y=$abc$18320$new_n961
.subckt NAND A=$abc$18320$new_n961 B=$abc$18320$new_n584 Y=$abc$18320$new_n962
.subckt NAND A=$abc$18320$new_n962 B=$abc$18320$new_n958 Y=$abc$18320$new_n963
.subckt NAND A=$abc$18320$new_n963 B=$abc$18320$new_n631 Y=$abc$18320$new_n964
.subckt NAND A=$abc$18320$new_n964 B=$abc$18320$new_n953 Y=$abc$18320$new_n965
.subckt NOR A=$abc$18320$new_n965 B=$abc$18320$new_n942 Y=$abc$18320$new_n966
.subckt NOR A=$abc$18320$new_n966 B=$abc$18320$new_n636 Y=$iopadmap$p1[6]
.subckt NOT A=register_file[12][7] Y=$abc$18320$new_n968
.subckt NOR A=$abc$18320$new_n968 B=$iopadmap$rs1[0] Y=$abc$18320$new_n969
.subckt NOT A=register_file[13][7] Y=$abc$18320$new_n970
.subckt NOR A=$abc$18320$new_n970 B=$abc$18320$new_n579 Y=$abc$18320$new_n971
.subckt NOR A=$abc$18320$new_n971 B=$abc$18320$new_n969 Y=$abc$18320$new_n972
.subckt NOR A=$abc$18320$new_n972 B=$iopadmap$rs1[1] Y=$abc$18320$new_n973
.subckt NOT A=register_file[14][7] Y=$abc$18320$new_n974
.subckt NOR A=$abc$18320$new_n974 B=$iopadmap$rs1[0] Y=$abc$18320$new_n975
.subckt NOT A=register_file[15][7] Y=$abc$18320$new_n976
.subckt NOR A=$abc$18320$new_n976 B=$abc$18320$new_n579 Y=$abc$18320$new_n977
.subckt NOR A=$abc$18320$new_n977 B=$abc$18320$new_n975 Y=$abc$18320$new_n978
.subckt NOR A=$abc$18320$new_n978 B=$abc$18320$new_n584 Y=$abc$18320$new_n979
.subckt NOR A=$abc$18320$new_n979 B=$abc$18320$new_n973 Y=$abc$18320$new_n980
.subckt NOR A=$abc$18320$new_n980 B=$abc$18320$new_n576 Y=$abc$18320$new_n981
.subckt NOT A=register_file[8][7] Y=$abc$18320$new_n982
.subckt NOR A=$abc$18320$new_n982 B=$iopadmap$rs1[0] Y=$abc$18320$new_n983
.subckt NOT A=register_file[9][7] Y=$abc$18320$new_n984
.subckt NOR A=$abc$18320$new_n984 B=$abc$18320$new_n579 Y=$abc$18320$new_n985
.subckt NOR A=$abc$18320$new_n985 B=$abc$18320$new_n983 Y=$abc$18320$new_n986
.subckt NOR A=$abc$18320$new_n986 B=$iopadmap$rs1[1] Y=$abc$18320$new_n987
.subckt NOT A=register_file[10][7] Y=$abc$18320$new_n988
.subckt NOR A=$abc$18320$new_n988 B=$iopadmap$rs1[0] Y=$abc$18320$new_n989
.subckt NOT A=register_file[11][7] Y=$abc$18320$new_n990
.subckt NOR A=$abc$18320$new_n990 B=$abc$18320$new_n579 Y=$abc$18320$new_n991
.subckt NOR A=$abc$18320$new_n991 B=$abc$18320$new_n989 Y=$abc$18320$new_n992
.subckt NOR A=$abc$18320$new_n992 B=$abc$18320$new_n584 Y=$abc$18320$new_n993
.subckt NOR A=$abc$18320$new_n993 B=$abc$18320$new_n987 Y=$abc$18320$new_n994
.subckt NOR A=$abc$18320$new_n994 B=$iopadmap$rs1[2] Y=$abc$18320$new_n995
.subckt NOR A=$abc$18320$new_n995 B=$abc$18320$new_n981 Y=$abc$18320$new_n996
.subckt NOR A=$abc$18320$new_n996 B=$abc$18320$new_n575 Y=$abc$18320$new_n997
.subckt NOT A=register_file[3][7] Y=$abc$18320$new_n998
.subckt NAND A=$abc$18320$new_n998 B=$iopadmap$rs1[0] Y=$abc$18320$new_n999
.subckt NOR A=register_file[2][7] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1000
.subckt NOR A=$abc$18320$new_n1000 B=$abc$18320$new_n584 Y=$abc$18320$new_n1001
.subckt NAND A=$abc$18320$new_n1001 B=$abc$18320$new_n999 Y=$abc$18320$new_n1002
.subckt NAND A=register_file[1][7] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1003
.subckt NAND A=register_file[0][7] B=$abc$18320$new_n579 Y=$abc$18320$new_n1004
.subckt NAND A=$abc$18320$new_n1004 B=$abc$18320$new_n1003 Y=$abc$18320$new_n1005
.subckt NAND A=$abc$18320$new_n1005 B=$abc$18320$new_n584 Y=$abc$18320$new_n1006
.subckt NAND A=$abc$18320$new_n1006 B=$abc$18320$new_n1002 Y=$abc$18320$new_n1007
.subckt NAND A=$abc$18320$new_n1007 B=$abc$18320$new_n619 Y=$abc$18320$new_n1008
.subckt NOT A=register_file[7][7] Y=$abc$18320$new_n1009
.subckt NAND A=$abc$18320$new_n1009 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1010
.subckt NOR A=register_file[6][7] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1011
.subckt NOR A=$abc$18320$new_n1011 B=$abc$18320$new_n584 Y=$abc$18320$new_n1012
.subckt NAND A=$abc$18320$new_n1012 B=$abc$18320$new_n1010 Y=$abc$18320$new_n1013
.subckt NAND A=register_file[5][7] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1014
.subckt NAND A=register_file[4][7] B=$abc$18320$new_n579 Y=$abc$18320$new_n1015
.subckt NAND A=$abc$18320$new_n1015 B=$abc$18320$new_n1014 Y=$abc$18320$new_n1016
.subckt NAND A=$abc$18320$new_n1016 B=$abc$18320$new_n584 Y=$abc$18320$new_n1017
.subckt NAND A=$abc$18320$new_n1017 B=$abc$18320$new_n1013 Y=$abc$18320$new_n1018
.subckt NAND A=$abc$18320$new_n1018 B=$abc$18320$new_n631 Y=$abc$18320$new_n1019
.subckt NAND A=$abc$18320$new_n1019 B=$abc$18320$new_n1008 Y=$abc$18320$new_n1020
.subckt NOR A=$abc$18320$new_n1020 B=$abc$18320$new_n997 Y=$abc$18320$new_n1021
.subckt NOR A=$abc$18320$new_n1021 B=$abc$18320$new_n636 Y=$iopadmap$p1[7]
.subckt NOT A=register_file[12][8] Y=$abc$18320$new_n1023
.subckt NOR A=$abc$18320$new_n1023 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1024
.subckt NOT A=register_file[13][8] Y=$abc$18320$new_n1025
.subckt NOR A=$abc$18320$new_n1025 B=$abc$18320$new_n579 Y=$abc$18320$new_n1026
.subckt NOR A=$abc$18320$new_n1026 B=$abc$18320$new_n1024 Y=$abc$18320$new_n1027
.subckt NOR A=$abc$18320$new_n1027 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1028
.subckt NOT A=register_file[14][8] Y=$abc$18320$new_n1029
.subckt NOR A=$abc$18320$new_n1029 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1030
.subckt NOT A=register_file[15][8] Y=$abc$18320$new_n1031
.subckt NOR A=$abc$18320$new_n1031 B=$abc$18320$new_n579 Y=$abc$18320$new_n1032
.subckt NOR A=$abc$18320$new_n1032 B=$abc$18320$new_n1030 Y=$abc$18320$new_n1033
.subckt NOR A=$abc$18320$new_n1033 B=$abc$18320$new_n584 Y=$abc$18320$new_n1034
.subckt NOR A=$abc$18320$new_n1034 B=$abc$18320$new_n1028 Y=$abc$18320$new_n1035
.subckt NOR A=$abc$18320$new_n1035 B=$abc$18320$new_n576 Y=$abc$18320$new_n1036
.subckt NOT A=register_file[8][8] Y=$abc$18320$new_n1037
.subckt NOR A=$abc$18320$new_n1037 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1038
.subckt NOT A=register_file[9][8] Y=$abc$18320$new_n1039
.subckt NOR A=$abc$18320$new_n1039 B=$abc$18320$new_n579 Y=$abc$18320$new_n1040
.subckt NOR A=$abc$18320$new_n1040 B=$abc$18320$new_n1038 Y=$abc$18320$new_n1041
.subckt NOR A=$abc$18320$new_n1041 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1042
.subckt NOT A=register_file[10][8] Y=$abc$18320$new_n1043
.subckt NOR A=$abc$18320$new_n1043 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1044
.subckt NOT A=register_file[11][8] Y=$abc$18320$new_n1045
.subckt NOR A=$abc$18320$new_n1045 B=$abc$18320$new_n579 Y=$abc$18320$new_n1046
.subckt NOR A=$abc$18320$new_n1046 B=$abc$18320$new_n1044 Y=$abc$18320$new_n1047
.subckt NOR A=$abc$18320$new_n1047 B=$abc$18320$new_n584 Y=$abc$18320$new_n1048
.subckt NOR A=$abc$18320$new_n1048 B=$abc$18320$new_n1042 Y=$abc$18320$new_n1049
.subckt NOR A=$abc$18320$new_n1049 B=$iopadmap$rs1[2] Y=$abc$18320$new_n1050
.subckt NOR A=$abc$18320$new_n1050 B=$abc$18320$new_n1036 Y=$abc$18320$new_n1051
.subckt NOR A=$abc$18320$new_n1051 B=$abc$18320$new_n575 Y=$abc$18320$new_n1052
.subckt NOT A=register_file[3][8] Y=$abc$18320$new_n1053
.subckt NAND A=$abc$18320$new_n1053 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1054
.subckt NOR A=register_file[2][8] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1055
.subckt NOR A=$abc$18320$new_n1055 B=$abc$18320$new_n584 Y=$abc$18320$new_n1056
.subckt NAND A=$abc$18320$new_n1056 B=$abc$18320$new_n1054 Y=$abc$18320$new_n1057
.subckt NAND A=register_file[1][8] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1058
.subckt NAND A=register_file[0][8] B=$abc$18320$new_n579 Y=$abc$18320$new_n1059
.subckt NAND A=$abc$18320$new_n1059 B=$abc$18320$new_n1058 Y=$abc$18320$new_n1060
.subckt NAND A=$abc$18320$new_n1060 B=$abc$18320$new_n584 Y=$abc$18320$new_n1061
.subckt NAND A=$abc$18320$new_n1061 B=$abc$18320$new_n1057 Y=$abc$18320$new_n1062
.subckt NAND A=$abc$18320$new_n1062 B=$abc$18320$new_n619 Y=$abc$18320$new_n1063
.subckt NOT A=register_file[7][8] Y=$abc$18320$new_n1064
.subckt NAND A=$abc$18320$new_n1064 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1065
.subckt NOR A=register_file[6][8] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1066
.subckt NOR A=$abc$18320$new_n1066 B=$abc$18320$new_n584 Y=$abc$18320$new_n1067
.subckt NAND A=$abc$18320$new_n1067 B=$abc$18320$new_n1065 Y=$abc$18320$new_n1068
.subckt NAND A=register_file[5][8] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1069
.subckt NAND A=register_file[4][8] B=$abc$18320$new_n579 Y=$abc$18320$new_n1070
.subckt NAND A=$abc$18320$new_n1070 B=$abc$18320$new_n1069 Y=$abc$18320$new_n1071
.subckt NAND A=$abc$18320$new_n1071 B=$abc$18320$new_n584 Y=$abc$18320$new_n1072
.subckt NAND A=$abc$18320$new_n1072 B=$abc$18320$new_n1068 Y=$abc$18320$new_n1073
.subckt NAND A=$abc$18320$new_n1073 B=$abc$18320$new_n631 Y=$abc$18320$new_n1074
.subckt NAND A=$abc$18320$new_n1074 B=$abc$18320$new_n1063 Y=$abc$18320$new_n1075
.subckt NOR A=$abc$18320$new_n1075 B=$abc$18320$new_n1052 Y=$abc$18320$new_n1076
.subckt NOR A=$abc$18320$new_n1076 B=$abc$18320$new_n636 Y=$iopadmap$p1[8]
.subckt NOT A=register_file[12][9] Y=$abc$18320$new_n1078
.subckt NOR A=$abc$18320$new_n1078 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1079
.subckt NOT A=register_file[13][9] Y=$abc$18320$new_n1080
.subckt NOR A=$abc$18320$new_n1080 B=$abc$18320$new_n579 Y=$abc$18320$new_n1081
.subckt NOR A=$abc$18320$new_n1081 B=$abc$18320$new_n1079 Y=$abc$18320$new_n1082
.subckt NOR A=$abc$18320$new_n1082 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1083
.subckt NOT A=register_file[14][9] Y=$abc$18320$new_n1084
.subckt NOR A=$abc$18320$new_n1084 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1085
.subckt NOT A=register_file[15][9] Y=$abc$18320$new_n1086
.subckt NOR A=$abc$18320$new_n1086 B=$abc$18320$new_n579 Y=$abc$18320$new_n1087
.subckt NOR A=$abc$18320$new_n1087 B=$abc$18320$new_n1085 Y=$abc$18320$new_n1088
.subckt NOR A=$abc$18320$new_n1088 B=$abc$18320$new_n584 Y=$abc$18320$new_n1089
.subckt NOR A=$abc$18320$new_n1089 B=$abc$18320$new_n1083 Y=$abc$18320$new_n1090
.subckt NOR A=$abc$18320$new_n1090 B=$abc$18320$new_n576 Y=$abc$18320$new_n1091
.subckt NOT A=register_file[8][9] Y=$abc$18320$new_n1092
.subckt NOR A=$abc$18320$new_n1092 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1093
.subckt NOT A=register_file[9][9] Y=$abc$18320$new_n1094
.subckt NOR A=$abc$18320$new_n1094 B=$abc$18320$new_n579 Y=$abc$18320$new_n1095
.subckt NOR A=$abc$18320$new_n1095 B=$abc$18320$new_n1093 Y=$abc$18320$new_n1096
.subckt NOR A=$abc$18320$new_n1096 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1097
.subckt NOT A=register_file[10][9] Y=$abc$18320$new_n1098
.subckt NOR A=$abc$18320$new_n1098 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1099
.subckt NOT A=register_file[11][9] Y=$abc$18320$new_n1100
.subckt NOR A=$abc$18320$new_n1100 B=$abc$18320$new_n579 Y=$abc$18320$new_n1101
.subckt NOR A=$abc$18320$new_n1101 B=$abc$18320$new_n1099 Y=$abc$18320$new_n1102
.subckt NOR A=$abc$18320$new_n1102 B=$abc$18320$new_n584 Y=$abc$18320$new_n1103
.subckt NOR A=$abc$18320$new_n1103 B=$abc$18320$new_n1097 Y=$abc$18320$new_n1104
.subckt NOR A=$abc$18320$new_n1104 B=$iopadmap$rs1[2] Y=$abc$18320$new_n1105
.subckt NOR A=$abc$18320$new_n1105 B=$abc$18320$new_n1091 Y=$abc$18320$new_n1106
.subckt NOR A=$abc$18320$new_n1106 B=$abc$18320$new_n575 Y=$abc$18320$new_n1107
.subckt NOT A=register_file[3][9] Y=$abc$18320$new_n1108
.subckt NAND A=$abc$18320$new_n1108 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1109
.subckt NOR A=register_file[2][9] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1110
.subckt NOR A=$abc$18320$new_n1110 B=$abc$18320$new_n584 Y=$abc$18320$new_n1111
.subckt NAND A=$abc$18320$new_n1111 B=$abc$18320$new_n1109 Y=$abc$18320$new_n1112
.subckt NAND A=register_file[1][9] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1113
.subckt NAND A=register_file[0][9] B=$abc$18320$new_n579 Y=$abc$18320$new_n1114
.subckt NAND A=$abc$18320$new_n1114 B=$abc$18320$new_n1113 Y=$abc$18320$new_n1115
.subckt NAND A=$abc$18320$new_n1115 B=$abc$18320$new_n584 Y=$abc$18320$new_n1116
.subckt NAND A=$abc$18320$new_n1116 B=$abc$18320$new_n1112 Y=$abc$18320$new_n1117
.subckt NAND A=$abc$18320$new_n1117 B=$abc$18320$new_n619 Y=$abc$18320$new_n1118
.subckt NOT A=register_file[7][9] Y=$abc$18320$new_n1119
.subckt NAND A=$abc$18320$new_n1119 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1120
.subckt NOR A=register_file[6][9] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1121
.subckt NOR A=$abc$18320$new_n1121 B=$abc$18320$new_n584 Y=$abc$18320$new_n1122
.subckt NAND A=$abc$18320$new_n1122 B=$abc$18320$new_n1120 Y=$abc$18320$new_n1123
.subckt NAND A=register_file[5][9] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1124
.subckt NAND A=register_file[4][9] B=$abc$18320$new_n579 Y=$abc$18320$new_n1125
.subckt NAND A=$abc$18320$new_n1125 B=$abc$18320$new_n1124 Y=$abc$18320$new_n1126
.subckt NAND A=$abc$18320$new_n1126 B=$abc$18320$new_n584 Y=$abc$18320$new_n1127
.subckt NAND A=$abc$18320$new_n1127 B=$abc$18320$new_n1123 Y=$abc$18320$new_n1128
.subckt NAND A=$abc$18320$new_n1128 B=$abc$18320$new_n631 Y=$abc$18320$new_n1129
.subckt NAND A=$abc$18320$new_n1129 B=$abc$18320$new_n1118 Y=$abc$18320$new_n1130
.subckt NOR A=$abc$18320$new_n1130 B=$abc$18320$new_n1107 Y=$abc$18320$new_n1131
.subckt NOR A=$abc$18320$new_n1131 B=$abc$18320$new_n636 Y=$iopadmap$p1[9]
.subckt NOT A=register_file[12][10] Y=$abc$18320$new_n1133
.subckt NOR A=$abc$18320$new_n1133 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1134
.subckt NOT A=register_file[13][10] Y=$abc$18320$new_n1135
.subckt NOR A=$abc$18320$new_n1135 B=$abc$18320$new_n579 Y=$abc$18320$new_n1136
.subckt NOR A=$abc$18320$new_n1136 B=$abc$18320$new_n1134 Y=$abc$18320$new_n1137
.subckt NOR A=$abc$18320$new_n1137 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1138
.subckt NOT A=register_file[14][10] Y=$abc$18320$new_n1139
.subckt NOR A=$abc$18320$new_n1139 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1140
.subckt NOT A=register_file[15][10] Y=$abc$18320$new_n1141
.subckt NOR A=$abc$18320$new_n1141 B=$abc$18320$new_n579 Y=$abc$18320$new_n1142
.subckt NOR A=$abc$18320$new_n1142 B=$abc$18320$new_n1140 Y=$abc$18320$new_n1143
.subckt NOR A=$abc$18320$new_n1143 B=$abc$18320$new_n584 Y=$abc$18320$new_n1144
.subckt NOR A=$abc$18320$new_n1144 B=$abc$18320$new_n1138 Y=$abc$18320$new_n1145
.subckt NOR A=$abc$18320$new_n1145 B=$abc$18320$new_n576 Y=$abc$18320$new_n1146
.subckt NOT A=register_file[8][10] Y=$abc$18320$new_n1147
.subckt NOR A=$abc$18320$new_n1147 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1148
.subckt NOT A=register_file[9][10] Y=$abc$18320$new_n1149
.subckt NOR A=$abc$18320$new_n1149 B=$abc$18320$new_n579 Y=$abc$18320$new_n1150
.subckt NOR A=$abc$18320$new_n1150 B=$abc$18320$new_n1148 Y=$abc$18320$new_n1151
.subckt NOR A=$abc$18320$new_n1151 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1152
.subckt NOT A=register_file[10][10] Y=$abc$18320$new_n1153
.subckt NOR A=$abc$18320$new_n1153 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1154
.subckt NOT A=register_file[11][10] Y=$abc$18320$new_n1155
.subckt NOR A=$abc$18320$new_n1155 B=$abc$18320$new_n579 Y=$abc$18320$new_n1156
.subckt NOR A=$abc$18320$new_n1156 B=$abc$18320$new_n1154 Y=$abc$18320$new_n1157
.subckt NOR A=$abc$18320$new_n1157 B=$abc$18320$new_n584 Y=$abc$18320$new_n1158
.subckt NOR A=$abc$18320$new_n1158 B=$abc$18320$new_n1152 Y=$abc$18320$new_n1159
.subckt NOR A=$abc$18320$new_n1159 B=$iopadmap$rs1[2] Y=$abc$18320$new_n1160
.subckt NOR A=$abc$18320$new_n1160 B=$abc$18320$new_n1146 Y=$abc$18320$new_n1161
.subckt NOR A=$abc$18320$new_n1161 B=$abc$18320$new_n575 Y=$abc$18320$new_n1162
.subckt NOT A=register_file[3][10] Y=$abc$18320$new_n1163
.subckt NAND A=$abc$18320$new_n1163 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1164
.subckt NOR A=register_file[2][10] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1165
.subckt NOR A=$abc$18320$new_n1165 B=$abc$18320$new_n584 Y=$abc$18320$new_n1166
.subckt NAND A=$abc$18320$new_n1166 B=$abc$18320$new_n1164 Y=$abc$18320$new_n1167
.subckt NAND A=register_file[1][10] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1168
.subckt NAND A=register_file[0][10] B=$abc$18320$new_n579 Y=$abc$18320$new_n1169
.subckt NAND A=$abc$18320$new_n1169 B=$abc$18320$new_n1168 Y=$abc$18320$new_n1170
.subckt NAND A=$abc$18320$new_n1170 B=$abc$18320$new_n584 Y=$abc$18320$new_n1171
.subckt NAND A=$abc$18320$new_n1171 B=$abc$18320$new_n1167 Y=$abc$18320$new_n1172
.subckt NAND A=$abc$18320$new_n1172 B=$abc$18320$new_n619 Y=$abc$18320$new_n1173
.subckt NOT A=register_file[7][10] Y=$abc$18320$new_n1174
.subckt NAND A=$abc$18320$new_n1174 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1175
.subckt NOR A=register_file[6][10] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1176
.subckt NOR A=$abc$18320$new_n1176 B=$abc$18320$new_n584 Y=$abc$18320$new_n1177
.subckt NAND A=$abc$18320$new_n1177 B=$abc$18320$new_n1175 Y=$abc$18320$new_n1178
.subckt NAND A=register_file[5][10] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1179
.subckt NAND A=register_file[4][10] B=$abc$18320$new_n579 Y=$abc$18320$new_n1180
.subckt NAND A=$abc$18320$new_n1180 B=$abc$18320$new_n1179 Y=$abc$18320$new_n1181
.subckt NAND A=$abc$18320$new_n1181 B=$abc$18320$new_n584 Y=$abc$18320$new_n1182
.subckt NAND A=$abc$18320$new_n1182 B=$abc$18320$new_n1178 Y=$abc$18320$new_n1183
.subckt NAND A=$abc$18320$new_n1183 B=$abc$18320$new_n631 Y=$abc$18320$new_n1184
.subckt NAND A=$abc$18320$new_n1184 B=$abc$18320$new_n1173 Y=$abc$18320$new_n1185
.subckt NOR A=$abc$18320$new_n1185 B=$abc$18320$new_n1162 Y=$abc$18320$new_n1186
.subckt NOR A=$abc$18320$new_n1186 B=$abc$18320$new_n636 Y=$iopadmap$p1[10]
.subckt NOT A=register_file[12][11] Y=$abc$18320$new_n1188
.subckt NOR A=$abc$18320$new_n1188 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1189
.subckt NOT A=register_file[13][11] Y=$abc$18320$new_n1190
.subckt NOR A=$abc$18320$new_n1190 B=$abc$18320$new_n579 Y=$abc$18320$new_n1191
.subckt NOR A=$abc$18320$new_n1191 B=$abc$18320$new_n1189 Y=$abc$18320$new_n1192
.subckt NOR A=$abc$18320$new_n1192 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1193
.subckt NOT A=register_file[14][11] Y=$abc$18320$new_n1194
.subckt NOR A=$abc$18320$new_n1194 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1195
.subckt NOT A=register_file[15][11] Y=$abc$18320$new_n1196
.subckt NOR A=$abc$18320$new_n1196 B=$abc$18320$new_n579 Y=$abc$18320$new_n1197
.subckt NOR A=$abc$18320$new_n1197 B=$abc$18320$new_n1195 Y=$abc$18320$new_n1198
.subckt NOR A=$abc$18320$new_n1198 B=$abc$18320$new_n584 Y=$abc$18320$new_n1199
.subckt NOR A=$abc$18320$new_n1199 B=$abc$18320$new_n1193 Y=$abc$18320$new_n1200
.subckt NOR A=$abc$18320$new_n1200 B=$abc$18320$new_n576 Y=$abc$18320$new_n1201
.subckt NOT A=register_file[8][11] Y=$abc$18320$new_n1202
.subckt NOR A=$abc$18320$new_n1202 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1203
.subckt NOT A=register_file[9][11] Y=$abc$18320$new_n1204
.subckt NOR A=$abc$18320$new_n1204 B=$abc$18320$new_n579 Y=$abc$18320$new_n1205
.subckt NOR A=$abc$18320$new_n1205 B=$abc$18320$new_n1203 Y=$abc$18320$new_n1206
.subckt NOR A=$abc$18320$new_n1206 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1207
.subckt NOT A=register_file[10][11] Y=$abc$18320$new_n1208
.subckt NOR A=$abc$18320$new_n1208 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1209
.subckt NOT A=register_file[11][11] Y=$abc$18320$new_n1210
.subckt NOR A=$abc$18320$new_n1210 B=$abc$18320$new_n579 Y=$abc$18320$new_n1211
.subckt NOR A=$abc$18320$new_n1211 B=$abc$18320$new_n1209 Y=$abc$18320$new_n1212
.subckt NOR A=$abc$18320$new_n1212 B=$abc$18320$new_n584 Y=$abc$18320$new_n1213
.subckt NOR A=$abc$18320$new_n1213 B=$abc$18320$new_n1207 Y=$abc$18320$new_n1214
.subckt NOR A=$abc$18320$new_n1214 B=$iopadmap$rs1[2] Y=$abc$18320$new_n1215
.subckt NOR A=$abc$18320$new_n1215 B=$abc$18320$new_n1201 Y=$abc$18320$new_n1216
.subckt NOR A=$abc$18320$new_n1216 B=$abc$18320$new_n575 Y=$abc$18320$new_n1217
.subckt NOT A=register_file[3][11] Y=$abc$18320$new_n1218
.subckt NAND A=$abc$18320$new_n1218 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1219
.subckt NOR A=register_file[2][11] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1220
.subckt NOR A=$abc$18320$new_n1220 B=$abc$18320$new_n584 Y=$abc$18320$new_n1221
.subckt NAND A=$abc$18320$new_n1221 B=$abc$18320$new_n1219 Y=$abc$18320$new_n1222
.subckt NAND A=register_file[1][11] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1223
.subckt NAND A=register_file[0][11] B=$abc$18320$new_n579 Y=$abc$18320$new_n1224
.subckt NAND A=$abc$18320$new_n1224 B=$abc$18320$new_n1223 Y=$abc$18320$new_n1225
.subckt NAND A=$abc$18320$new_n1225 B=$abc$18320$new_n584 Y=$abc$18320$new_n1226
.subckt NAND A=$abc$18320$new_n1226 B=$abc$18320$new_n1222 Y=$abc$18320$new_n1227
.subckt NAND A=$abc$18320$new_n1227 B=$abc$18320$new_n619 Y=$abc$18320$new_n1228
.subckt NOT A=register_file[7][11] Y=$abc$18320$new_n1229
.subckt NAND A=$abc$18320$new_n1229 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1230
.subckt NOR A=register_file[6][11] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1231
.subckt NOR A=$abc$18320$new_n1231 B=$abc$18320$new_n584 Y=$abc$18320$new_n1232
.subckt NAND A=$abc$18320$new_n1232 B=$abc$18320$new_n1230 Y=$abc$18320$new_n1233
.subckt NAND A=register_file[5][11] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1234
.subckt NAND A=register_file[4][11] B=$abc$18320$new_n579 Y=$abc$18320$new_n1235
.subckt NAND A=$abc$18320$new_n1235 B=$abc$18320$new_n1234 Y=$abc$18320$new_n1236
.subckt NAND A=$abc$18320$new_n1236 B=$abc$18320$new_n584 Y=$abc$18320$new_n1237
.subckt NAND A=$abc$18320$new_n1237 B=$abc$18320$new_n1233 Y=$abc$18320$new_n1238
.subckt NAND A=$abc$18320$new_n1238 B=$abc$18320$new_n631 Y=$abc$18320$new_n1239
.subckt NAND A=$abc$18320$new_n1239 B=$abc$18320$new_n1228 Y=$abc$18320$new_n1240
.subckt NOR A=$abc$18320$new_n1240 B=$abc$18320$new_n1217 Y=$abc$18320$new_n1241
.subckt NOR A=$abc$18320$new_n1241 B=$abc$18320$new_n636 Y=$iopadmap$p1[11]
.subckt NOT A=register_file[12][12] Y=$abc$18320$new_n1243
.subckt NOR A=$abc$18320$new_n1243 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1244
.subckt NOT A=register_file[13][12] Y=$abc$18320$new_n1245
.subckt NOR A=$abc$18320$new_n1245 B=$abc$18320$new_n579 Y=$abc$18320$new_n1246
.subckt NOR A=$abc$18320$new_n1246 B=$abc$18320$new_n1244 Y=$abc$18320$new_n1247
.subckt NOR A=$abc$18320$new_n1247 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1248
.subckt NOT A=register_file[14][12] Y=$abc$18320$new_n1249
.subckt NOR A=$abc$18320$new_n1249 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1250
.subckt NOT A=register_file[15][12] Y=$abc$18320$new_n1251
.subckt NOR A=$abc$18320$new_n1251 B=$abc$18320$new_n579 Y=$abc$18320$new_n1252
.subckt NOR A=$abc$18320$new_n1252 B=$abc$18320$new_n1250 Y=$abc$18320$new_n1253
.subckt NOR A=$abc$18320$new_n1253 B=$abc$18320$new_n584 Y=$abc$18320$new_n1254
.subckt NOR A=$abc$18320$new_n1254 B=$abc$18320$new_n1248 Y=$abc$18320$new_n1255
.subckt NOR A=$abc$18320$new_n1255 B=$abc$18320$new_n576 Y=$abc$18320$new_n1256
.subckt NOT A=register_file[8][12] Y=$abc$18320$new_n1257
.subckt NOR A=$abc$18320$new_n1257 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1258
.subckt NOT A=register_file[9][12] Y=$abc$18320$new_n1259
.subckt NOR A=$abc$18320$new_n1259 B=$abc$18320$new_n579 Y=$abc$18320$new_n1260
.subckt NOR A=$abc$18320$new_n1260 B=$abc$18320$new_n1258 Y=$abc$18320$new_n1261
.subckt NOR A=$abc$18320$new_n1261 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1262
.subckt NOT A=register_file[10][12] Y=$abc$18320$new_n1263
.subckt NOR A=$abc$18320$new_n1263 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1264
.subckt NOT A=register_file[11][12] Y=$abc$18320$new_n1265
.subckt NOR A=$abc$18320$new_n1265 B=$abc$18320$new_n579 Y=$abc$18320$new_n1266
.subckt NOR A=$abc$18320$new_n1266 B=$abc$18320$new_n1264 Y=$abc$18320$new_n1267
.subckt NOR A=$abc$18320$new_n1267 B=$abc$18320$new_n584 Y=$abc$18320$new_n1268
.subckt NOR A=$abc$18320$new_n1268 B=$abc$18320$new_n1262 Y=$abc$18320$new_n1269
.subckt NOR A=$abc$18320$new_n1269 B=$iopadmap$rs1[2] Y=$abc$18320$new_n1270
.subckt NOR A=$abc$18320$new_n1270 B=$abc$18320$new_n1256 Y=$abc$18320$new_n1271
.subckt NOR A=$abc$18320$new_n1271 B=$abc$18320$new_n575 Y=$abc$18320$new_n1272
.subckt NOT A=register_file[3][12] Y=$abc$18320$new_n1273
.subckt NAND A=$abc$18320$new_n1273 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1274
.subckt NOR A=register_file[2][12] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1275
.subckt NOR A=$abc$18320$new_n1275 B=$abc$18320$new_n584 Y=$abc$18320$new_n1276
.subckt NAND A=$abc$18320$new_n1276 B=$abc$18320$new_n1274 Y=$abc$18320$new_n1277
.subckt NAND A=register_file[1][12] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1278
.subckt NAND A=register_file[0][12] B=$abc$18320$new_n579 Y=$abc$18320$new_n1279
.subckt NAND A=$abc$18320$new_n1279 B=$abc$18320$new_n1278 Y=$abc$18320$new_n1280
.subckt NAND A=$abc$18320$new_n1280 B=$abc$18320$new_n584 Y=$abc$18320$new_n1281
.subckt NAND A=$abc$18320$new_n1281 B=$abc$18320$new_n1277 Y=$abc$18320$new_n1282
.subckt NAND A=$abc$18320$new_n1282 B=$abc$18320$new_n619 Y=$abc$18320$new_n1283
.subckt NOT A=register_file[7][12] Y=$abc$18320$new_n1284
.subckt NAND A=$abc$18320$new_n1284 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1285
.subckt NOR A=register_file[6][12] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1286
.subckt NOR A=$abc$18320$new_n1286 B=$abc$18320$new_n584 Y=$abc$18320$new_n1287
.subckt NAND A=$abc$18320$new_n1287 B=$abc$18320$new_n1285 Y=$abc$18320$new_n1288
.subckt NAND A=register_file[5][12] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1289
.subckt NAND A=register_file[4][12] B=$abc$18320$new_n579 Y=$abc$18320$new_n1290
.subckt NAND A=$abc$18320$new_n1290 B=$abc$18320$new_n1289 Y=$abc$18320$new_n1291
.subckt NAND A=$abc$18320$new_n1291 B=$abc$18320$new_n584 Y=$abc$18320$new_n1292
.subckt NAND A=$abc$18320$new_n1292 B=$abc$18320$new_n1288 Y=$abc$18320$new_n1293
.subckt NAND A=$abc$18320$new_n1293 B=$abc$18320$new_n631 Y=$abc$18320$new_n1294
.subckt NAND A=$abc$18320$new_n1294 B=$abc$18320$new_n1283 Y=$abc$18320$new_n1295
.subckt NOR A=$abc$18320$new_n1295 B=$abc$18320$new_n1272 Y=$abc$18320$new_n1296
.subckt NOR A=$abc$18320$new_n1296 B=$abc$18320$new_n636 Y=$iopadmap$p1[12]
.subckt NOT A=register_file[12][13] Y=$abc$18320$new_n1298
.subckt NOR A=$abc$18320$new_n1298 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1299
.subckt NOT A=register_file[13][13] Y=$abc$18320$new_n1300
.subckt NOR A=$abc$18320$new_n1300 B=$abc$18320$new_n579 Y=$abc$18320$new_n1301
.subckt NOR A=$abc$18320$new_n1301 B=$abc$18320$new_n1299 Y=$abc$18320$new_n1302
.subckt NOR A=$abc$18320$new_n1302 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1303
.subckt NOT A=register_file[14][13] Y=$abc$18320$new_n1304
.subckt NOR A=$abc$18320$new_n1304 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1305
.subckt NOT A=register_file[15][13] Y=$abc$18320$new_n1306
.subckt NOR A=$abc$18320$new_n1306 B=$abc$18320$new_n579 Y=$abc$18320$new_n1307
.subckt NOR A=$abc$18320$new_n1307 B=$abc$18320$new_n1305 Y=$abc$18320$new_n1308
.subckt NOR A=$abc$18320$new_n1308 B=$abc$18320$new_n584 Y=$abc$18320$new_n1309
.subckt NOR A=$abc$18320$new_n1309 B=$abc$18320$new_n1303 Y=$abc$18320$new_n1310
.subckt NOR A=$abc$18320$new_n1310 B=$abc$18320$new_n576 Y=$abc$18320$new_n1311
.subckt NOT A=register_file[8][13] Y=$abc$18320$new_n1312
.subckt NOR A=$abc$18320$new_n1312 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1313
.subckt NOT A=register_file[9][13] Y=$abc$18320$new_n1314
.subckt NOR A=$abc$18320$new_n1314 B=$abc$18320$new_n579 Y=$abc$18320$new_n1315
.subckt NOR A=$abc$18320$new_n1315 B=$abc$18320$new_n1313 Y=$abc$18320$new_n1316
.subckt NOR A=$abc$18320$new_n1316 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1317
.subckt NOT A=register_file[10][13] Y=$abc$18320$new_n1318
.subckt NOR A=$abc$18320$new_n1318 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1319
.subckt NOT A=register_file[11][13] Y=$abc$18320$new_n1320
.subckt NOR A=$abc$18320$new_n1320 B=$abc$18320$new_n579 Y=$abc$18320$new_n1321
.subckt NOR A=$abc$18320$new_n1321 B=$abc$18320$new_n1319 Y=$abc$18320$new_n1322
.subckt NOR A=$abc$18320$new_n1322 B=$abc$18320$new_n584 Y=$abc$18320$new_n1323
.subckt NOR A=$abc$18320$new_n1323 B=$abc$18320$new_n1317 Y=$abc$18320$new_n1324
.subckt NOR A=$abc$18320$new_n1324 B=$iopadmap$rs1[2] Y=$abc$18320$new_n1325
.subckt NOR A=$abc$18320$new_n1325 B=$abc$18320$new_n1311 Y=$abc$18320$new_n1326
.subckt NOR A=$abc$18320$new_n1326 B=$abc$18320$new_n575 Y=$abc$18320$new_n1327
.subckt NOT A=register_file[3][13] Y=$abc$18320$new_n1328
.subckt NAND A=$abc$18320$new_n1328 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1329
.subckt NOR A=register_file[2][13] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1330
.subckt NOR A=$abc$18320$new_n1330 B=$abc$18320$new_n584 Y=$abc$18320$new_n1331
.subckt NAND A=$abc$18320$new_n1331 B=$abc$18320$new_n1329 Y=$abc$18320$new_n1332
.subckt NAND A=register_file[1][13] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1333
.subckt NAND A=register_file[0][13] B=$abc$18320$new_n579 Y=$abc$18320$new_n1334
.subckt NAND A=$abc$18320$new_n1334 B=$abc$18320$new_n1333 Y=$abc$18320$new_n1335
.subckt NAND A=$abc$18320$new_n1335 B=$abc$18320$new_n584 Y=$abc$18320$new_n1336
.subckt NAND A=$abc$18320$new_n1336 B=$abc$18320$new_n1332 Y=$abc$18320$new_n1337
.subckt NAND A=$abc$18320$new_n1337 B=$abc$18320$new_n619 Y=$abc$18320$new_n1338
.subckt NOT A=register_file[7][13] Y=$abc$18320$new_n1339
.subckt NAND A=$abc$18320$new_n1339 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1340
.subckt NOR A=register_file[6][13] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1341
.subckt NOR A=$abc$18320$new_n1341 B=$abc$18320$new_n584 Y=$abc$18320$new_n1342
.subckt NAND A=$abc$18320$new_n1342 B=$abc$18320$new_n1340 Y=$abc$18320$new_n1343
.subckt NAND A=register_file[5][13] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1344
.subckt NAND A=register_file[4][13] B=$abc$18320$new_n579 Y=$abc$18320$new_n1345
.subckt NAND A=$abc$18320$new_n1345 B=$abc$18320$new_n1344 Y=$abc$18320$new_n1346
.subckt NAND A=$abc$18320$new_n1346 B=$abc$18320$new_n584 Y=$abc$18320$new_n1347
.subckt NAND A=$abc$18320$new_n1347 B=$abc$18320$new_n1343 Y=$abc$18320$new_n1348
.subckt NAND A=$abc$18320$new_n1348 B=$abc$18320$new_n631 Y=$abc$18320$new_n1349
.subckt NAND A=$abc$18320$new_n1349 B=$abc$18320$new_n1338 Y=$abc$18320$new_n1350
.subckt NOR A=$abc$18320$new_n1350 B=$abc$18320$new_n1327 Y=$abc$18320$new_n1351
.subckt NOR A=$abc$18320$new_n1351 B=$abc$18320$new_n636 Y=$iopadmap$p1[13]
.subckt NOT A=register_file[12][14] Y=$abc$18320$new_n1353
.subckt NOR A=$abc$18320$new_n1353 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1354
.subckt NOT A=register_file[13][14] Y=$abc$18320$new_n1355
.subckt NOR A=$abc$18320$new_n1355 B=$abc$18320$new_n579 Y=$abc$18320$new_n1356
.subckt NOR A=$abc$18320$new_n1356 B=$abc$18320$new_n1354 Y=$abc$18320$new_n1357
.subckt NOR A=$abc$18320$new_n1357 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1358
.subckt NOT A=register_file[14][14] Y=$abc$18320$new_n1359
.subckt NOR A=$abc$18320$new_n1359 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1360
.subckt NOT A=register_file[15][14] Y=$abc$18320$new_n1361
.subckt NOR A=$abc$18320$new_n1361 B=$abc$18320$new_n579 Y=$abc$18320$new_n1362
.subckt NOR A=$abc$18320$new_n1362 B=$abc$18320$new_n1360 Y=$abc$18320$new_n1363
.subckt NOR A=$abc$18320$new_n1363 B=$abc$18320$new_n584 Y=$abc$18320$new_n1364
.subckt NOR A=$abc$18320$new_n1364 B=$abc$18320$new_n1358 Y=$abc$18320$new_n1365
.subckt NOR A=$abc$18320$new_n1365 B=$abc$18320$new_n576 Y=$abc$18320$new_n1366
.subckt NOT A=register_file[8][14] Y=$abc$18320$new_n1367
.subckt NOR A=$abc$18320$new_n1367 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1368
.subckt NOT A=register_file[9][14] Y=$abc$18320$new_n1369
.subckt NOR A=$abc$18320$new_n1369 B=$abc$18320$new_n579 Y=$abc$18320$new_n1370
.subckt NOR A=$abc$18320$new_n1370 B=$abc$18320$new_n1368 Y=$abc$18320$new_n1371
.subckt NOR A=$abc$18320$new_n1371 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1372
.subckt NOT A=register_file[10][14] Y=$abc$18320$new_n1373
.subckt NOR A=$abc$18320$new_n1373 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1374
.subckt NOT A=register_file[11][14] Y=$abc$18320$new_n1375
.subckt NOR A=$abc$18320$new_n1375 B=$abc$18320$new_n579 Y=$abc$18320$new_n1376
.subckt NOR A=$abc$18320$new_n1376 B=$abc$18320$new_n1374 Y=$abc$18320$new_n1377
.subckt NOR A=$abc$18320$new_n1377 B=$abc$18320$new_n584 Y=$abc$18320$new_n1378
.subckt NOR A=$abc$18320$new_n1378 B=$abc$18320$new_n1372 Y=$abc$18320$new_n1379
.subckt NOR A=$abc$18320$new_n1379 B=$iopadmap$rs1[2] Y=$abc$18320$new_n1380
.subckt NOR A=$abc$18320$new_n1380 B=$abc$18320$new_n1366 Y=$abc$18320$new_n1381
.subckt NOR A=$abc$18320$new_n1381 B=$abc$18320$new_n575 Y=$abc$18320$new_n1382
.subckt NOT A=register_file[3][14] Y=$abc$18320$new_n1383
.subckt NAND A=$abc$18320$new_n1383 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1384
.subckt NOR A=register_file[2][14] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1385
.subckt NOR A=$abc$18320$new_n1385 B=$abc$18320$new_n584 Y=$abc$18320$new_n1386
.subckt NAND A=$abc$18320$new_n1386 B=$abc$18320$new_n1384 Y=$abc$18320$new_n1387
.subckt NAND A=register_file[1][14] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1388
.subckt NAND A=register_file[0][14] B=$abc$18320$new_n579 Y=$abc$18320$new_n1389
.subckt NAND A=$abc$18320$new_n1389 B=$abc$18320$new_n1388 Y=$abc$18320$new_n1390
.subckt NAND A=$abc$18320$new_n1390 B=$abc$18320$new_n584 Y=$abc$18320$new_n1391
.subckt NAND A=$abc$18320$new_n1391 B=$abc$18320$new_n1387 Y=$abc$18320$new_n1392
.subckt NAND A=$abc$18320$new_n1392 B=$abc$18320$new_n619 Y=$abc$18320$new_n1393
.subckt NOT A=register_file[7][14] Y=$abc$18320$new_n1394
.subckt NAND A=$abc$18320$new_n1394 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1395
.subckt NOR A=register_file[6][14] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1396
.subckt NOR A=$abc$18320$new_n1396 B=$abc$18320$new_n584 Y=$abc$18320$new_n1397
.subckt NAND A=$abc$18320$new_n1397 B=$abc$18320$new_n1395 Y=$abc$18320$new_n1398
.subckt NAND A=register_file[5][14] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1399
.subckt NAND A=register_file[4][14] B=$abc$18320$new_n579 Y=$abc$18320$new_n1400
.subckt NAND A=$abc$18320$new_n1400 B=$abc$18320$new_n1399 Y=$abc$18320$new_n1401
.subckt NAND A=$abc$18320$new_n1401 B=$abc$18320$new_n584 Y=$abc$18320$new_n1402
.subckt NAND A=$abc$18320$new_n1402 B=$abc$18320$new_n1398 Y=$abc$18320$new_n1403
.subckt NAND A=$abc$18320$new_n1403 B=$abc$18320$new_n631 Y=$abc$18320$new_n1404
.subckt NAND A=$abc$18320$new_n1404 B=$abc$18320$new_n1393 Y=$abc$18320$new_n1405
.subckt NOR A=$abc$18320$new_n1405 B=$abc$18320$new_n1382 Y=$abc$18320$new_n1406
.subckt NOR A=$abc$18320$new_n1406 B=$abc$18320$new_n636 Y=$iopadmap$p1[14]
.subckt NOT A=register_file[12][15] Y=$abc$18320$new_n1408
.subckt NOR A=$abc$18320$new_n1408 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1409
.subckt NOT A=register_file[13][15] Y=$abc$18320$new_n1410
.subckt NOR A=$abc$18320$new_n1410 B=$abc$18320$new_n579 Y=$abc$18320$new_n1411
.subckt NOR A=$abc$18320$new_n1411 B=$abc$18320$new_n1409 Y=$abc$18320$new_n1412
.subckt NOR A=$abc$18320$new_n1412 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1413
.subckt NOT A=register_file[14][15] Y=$abc$18320$new_n1414
.subckt NOR A=$abc$18320$new_n1414 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1415
.subckt NOT A=register_file[15][15] Y=$abc$18320$new_n1416
.subckt NOR A=$abc$18320$new_n1416 B=$abc$18320$new_n579 Y=$abc$18320$new_n1417
.subckt NOR A=$abc$18320$new_n1417 B=$abc$18320$new_n1415 Y=$abc$18320$new_n1418
.subckt NOR A=$abc$18320$new_n1418 B=$abc$18320$new_n584 Y=$abc$18320$new_n1419
.subckt NOR A=$abc$18320$new_n1419 B=$abc$18320$new_n1413 Y=$abc$18320$new_n1420
.subckt NOR A=$abc$18320$new_n1420 B=$abc$18320$new_n576 Y=$abc$18320$new_n1421
.subckt NOT A=register_file[8][15] Y=$abc$18320$new_n1422
.subckt NOR A=$abc$18320$new_n1422 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1423
.subckt NOT A=register_file[9][15] Y=$abc$18320$new_n1424
.subckt NOR A=$abc$18320$new_n1424 B=$abc$18320$new_n579 Y=$abc$18320$new_n1425
.subckt NOR A=$abc$18320$new_n1425 B=$abc$18320$new_n1423 Y=$abc$18320$new_n1426
.subckt NOR A=$abc$18320$new_n1426 B=$iopadmap$rs1[1] Y=$abc$18320$new_n1427
.subckt NOT A=register_file[10][15] Y=$abc$18320$new_n1428
.subckt NOR A=$abc$18320$new_n1428 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1429
.subckt NOT A=register_file[11][15] Y=$abc$18320$new_n1430
.subckt NOR A=$abc$18320$new_n1430 B=$abc$18320$new_n579 Y=$abc$18320$new_n1431
.subckt NOR A=$abc$18320$new_n1431 B=$abc$18320$new_n1429 Y=$abc$18320$new_n1432
.subckt NOR A=$abc$18320$new_n1432 B=$abc$18320$new_n584 Y=$abc$18320$new_n1433
.subckt NOR A=$abc$18320$new_n1433 B=$abc$18320$new_n1427 Y=$abc$18320$new_n1434
.subckt NOR A=$abc$18320$new_n1434 B=$iopadmap$rs1[2] Y=$abc$18320$new_n1435
.subckt NOR A=$abc$18320$new_n1435 B=$abc$18320$new_n1421 Y=$abc$18320$new_n1436
.subckt NOR A=$abc$18320$new_n1436 B=$abc$18320$new_n575 Y=$abc$18320$new_n1437
.subckt NOT A=register_file[3][15] Y=$abc$18320$new_n1438
.subckt NAND A=$abc$18320$new_n1438 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1439
.subckt NOR A=register_file[2][15] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1440
.subckt NOR A=$abc$18320$new_n1440 B=$abc$18320$new_n584 Y=$abc$18320$new_n1441
.subckt NAND A=$abc$18320$new_n1441 B=$abc$18320$new_n1439 Y=$abc$18320$new_n1442
.subckt NAND A=register_file[1][15] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1443
.subckt NAND A=register_file[0][15] B=$abc$18320$new_n579 Y=$abc$18320$new_n1444
.subckt NAND A=$abc$18320$new_n1444 B=$abc$18320$new_n1443 Y=$abc$18320$new_n1445
.subckt NAND A=$abc$18320$new_n1445 B=$abc$18320$new_n584 Y=$abc$18320$new_n1446
.subckt NAND A=$abc$18320$new_n1446 B=$abc$18320$new_n1442 Y=$abc$18320$new_n1447
.subckt NAND A=$abc$18320$new_n1447 B=$abc$18320$new_n619 Y=$abc$18320$new_n1448
.subckt NOT A=register_file[7][15] Y=$abc$18320$new_n1449
.subckt NAND A=$abc$18320$new_n1449 B=$iopadmap$rs1[0] Y=$abc$18320$new_n1450
.subckt NOR A=register_file[6][15] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1451
.subckt NOR A=$abc$18320$new_n1451 B=$abc$18320$new_n584 Y=$abc$18320$new_n1452
.subckt NAND A=$abc$18320$new_n1452 B=$abc$18320$new_n1450 Y=$abc$18320$new_n1453
.subckt NAND A=register_file[5][15] B=$iopadmap$rs1[0] Y=$abc$18320$new_n1454
.subckt NAND A=register_file[4][15] B=$abc$18320$new_n579 Y=$abc$18320$new_n1455
.subckt NAND A=$abc$18320$new_n1455 B=$abc$18320$new_n1454 Y=$abc$18320$new_n1456
.subckt NAND A=$abc$18320$new_n1456 B=$abc$18320$new_n584 Y=$abc$18320$new_n1457
.subckt NAND A=$abc$18320$new_n1457 B=$abc$18320$new_n1453 Y=$abc$18320$new_n1458
.subckt NAND A=$abc$18320$new_n1458 B=$abc$18320$new_n631 Y=$abc$18320$new_n1459
.subckt NAND A=$abc$18320$new_n1459 B=$abc$18320$new_n1448 Y=$abc$18320$new_n1460
.subckt NOR A=$abc$18320$new_n1460 B=$abc$18320$new_n1437 Y=$abc$18320$new_n1461
.subckt NOR A=$abc$18320$new_n1461 B=$abc$18320$new_n636 Y=$iopadmap$p1[15]
.subckt NOT A=$iopadmap$rs2[3] Y=$abc$18320$new_n1463
.subckt NOT A=$iopadmap$rs2[2] Y=$abc$18320$new_n1464
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n577 Y=$abc$18320$new_n1465
.subckt NOT A=$iopadmap$rs2[0] Y=$abc$18320$new_n1466
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n580 Y=$abc$18320$new_n1467
.subckt NOR A=$abc$18320$new_n1467 B=$abc$18320$new_n1465 Y=$abc$18320$new_n1468
.subckt NOR A=$abc$18320$new_n1468 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1469
.subckt NOT A=$iopadmap$rs2[1] Y=$abc$18320$new_n1470
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n585 Y=$abc$18320$new_n1471
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n587 Y=$abc$18320$new_n1472
.subckt NOR A=$abc$18320$new_n1472 B=$abc$18320$new_n1471 Y=$abc$18320$new_n1473
.subckt NOR A=$abc$18320$new_n1473 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1474
.subckt NOR A=$abc$18320$new_n1474 B=$abc$18320$new_n1469 Y=$abc$18320$new_n1475
.subckt NOR A=$abc$18320$new_n1475 B=$abc$18320$new_n1464 Y=$abc$18320$new_n1476
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n593 Y=$abc$18320$new_n1477
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n595 Y=$abc$18320$new_n1478
.subckt NOR A=$abc$18320$new_n1478 B=$abc$18320$new_n1477 Y=$abc$18320$new_n1479
.subckt NOR A=$abc$18320$new_n1479 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1480
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n599 Y=$abc$18320$new_n1481
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n601 Y=$abc$18320$new_n1482
.subckt NOR A=$abc$18320$new_n1482 B=$abc$18320$new_n1481 Y=$abc$18320$new_n1483
.subckt NOR A=$abc$18320$new_n1483 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1484
.subckt NOR A=$abc$18320$new_n1484 B=$abc$18320$new_n1480 Y=$abc$18320$new_n1485
.subckt NOR A=$abc$18320$new_n1485 B=$iopadmap$rs2[2] Y=$abc$18320$new_n1486
.subckt NOR A=$abc$18320$new_n1486 B=$abc$18320$new_n1476 Y=$abc$18320$new_n1487
.subckt NOR A=$abc$18320$new_n1487 B=$abc$18320$new_n1463 Y=$abc$18320$new_n1488
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n609 Y=$abc$18320$new_n1489
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][0] Y=$abc$18320$new_n1490
.subckt NOR A=$abc$18320$new_n1490 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1491
.subckt NAND A=$abc$18320$new_n1491 B=$abc$18320$new_n1489 Y=$abc$18320$new_n1492
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][0] Y=$abc$18320$new_n1493
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][0] Y=$abc$18320$new_n1494
.subckt NAND A=$abc$18320$new_n1494 B=$abc$18320$new_n1493 Y=$abc$18320$new_n1495
.subckt NAND A=$abc$18320$new_n1495 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1496
.subckt NAND A=$abc$18320$new_n1496 B=$abc$18320$new_n1492 Y=$abc$18320$new_n1497
.subckt NOR A=$iopadmap$rs2[3] B=$iopadmap$rs2[2] Y=$abc$18320$new_n1498
.subckt NAND A=$abc$18320$new_n1498 B=$abc$18320$new_n1497 Y=$abc$18320$new_n1499
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n621 Y=$abc$18320$new_n1500
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][0] Y=$abc$18320$new_n1501
.subckt NOR A=$abc$18320$new_n1501 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1502
.subckt NAND A=$abc$18320$new_n1502 B=$abc$18320$new_n1500 Y=$abc$18320$new_n1503
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][0] Y=$abc$18320$new_n1504
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][0] Y=$abc$18320$new_n1505
.subckt NAND A=$abc$18320$new_n1505 B=$abc$18320$new_n1504 Y=$abc$18320$new_n1506
.subckt NAND A=$abc$18320$new_n1506 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1507
.subckt NAND A=$abc$18320$new_n1507 B=$abc$18320$new_n1503 Y=$abc$18320$new_n1508
.subckt NOR A=$iopadmap$rs2[3] B=$abc$18320$new_n1464 Y=$abc$18320$new_n1509
.subckt NAND A=$abc$18320$new_n1509 B=$abc$18320$new_n1508 Y=$abc$18320$new_n1510
.subckt NAND A=$abc$18320$new_n1510 B=$abc$18320$new_n1499 Y=$abc$18320$new_n1511
.subckt NOR A=$abc$18320$new_n1511 B=$abc$18320$new_n1488 Y=$abc$18320$new_n1512
.subckt NAND A=$abc$18320$new_n1498 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1513
.subckt NOR A=$abc$18320$new_n1513 B=$iopadmap$rs2[0] Y=$abc$18320$new_n1514
.subckt NOR A=$abc$18320$new_n1514 B=$abc$18320$new_n1512 Y=$iopadmap$p2[0]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n638 Y=$abc$18320$new_n1516
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n640 Y=$abc$18320$new_n1517
.subckt NOR A=$abc$18320$new_n1517 B=$abc$18320$new_n1516 Y=$abc$18320$new_n1518
.subckt NOR A=$abc$18320$new_n1518 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1519
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n644 Y=$abc$18320$new_n1520
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n646 Y=$abc$18320$new_n1521
.subckt NOR A=$abc$18320$new_n1521 B=$abc$18320$new_n1520 Y=$abc$18320$new_n1522
.subckt NOR A=$abc$18320$new_n1522 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1523
.subckt NOR A=$abc$18320$new_n1523 B=$abc$18320$new_n1519 Y=$abc$18320$new_n1524
.subckt NOR A=$abc$18320$new_n1524 B=$abc$18320$new_n1464 Y=$abc$18320$new_n1525
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n652 Y=$abc$18320$new_n1526
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n654 Y=$abc$18320$new_n1527
.subckt NOR A=$abc$18320$new_n1527 B=$abc$18320$new_n1526 Y=$abc$18320$new_n1528
.subckt NOR A=$abc$18320$new_n1528 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1529
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n658 Y=$abc$18320$new_n1530
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n660 Y=$abc$18320$new_n1531
.subckt NOR A=$abc$18320$new_n1531 B=$abc$18320$new_n1530 Y=$abc$18320$new_n1532
.subckt NOR A=$abc$18320$new_n1532 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1533
.subckt NOR A=$abc$18320$new_n1533 B=$abc$18320$new_n1529 Y=$abc$18320$new_n1534
.subckt NOR A=$abc$18320$new_n1534 B=$iopadmap$rs2[2] Y=$abc$18320$new_n1535
.subckt NOR A=$abc$18320$new_n1535 B=$abc$18320$new_n1525 Y=$abc$18320$new_n1536
.subckt NOR A=$abc$18320$new_n1536 B=$abc$18320$new_n1463 Y=$abc$18320$new_n1537
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n668 Y=$abc$18320$new_n1538
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][1] Y=$abc$18320$new_n1539
.subckt NOR A=$abc$18320$new_n1539 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1540
.subckt NAND A=$abc$18320$new_n1540 B=$abc$18320$new_n1538 Y=$abc$18320$new_n1541
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][1] Y=$abc$18320$new_n1542
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][1] Y=$abc$18320$new_n1543
.subckt NAND A=$abc$18320$new_n1543 B=$abc$18320$new_n1542 Y=$abc$18320$new_n1544
.subckt NAND A=$abc$18320$new_n1544 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1545
.subckt NAND A=$abc$18320$new_n1545 B=$abc$18320$new_n1541 Y=$abc$18320$new_n1546
.subckt NAND A=$abc$18320$new_n1546 B=$abc$18320$new_n1498 Y=$abc$18320$new_n1547
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n679 Y=$abc$18320$new_n1548
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][1] Y=$abc$18320$new_n1549
.subckt NOR A=$abc$18320$new_n1549 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1550
.subckt NAND A=$abc$18320$new_n1550 B=$abc$18320$new_n1548 Y=$abc$18320$new_n1551
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][1] Y=$abc$18320$new_n1552
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][1] Y=$abc$18320$new_n1553
.subckt NAND A=$abc$18320$new_n1553 B=$abc$18320$new_n1552 Y=$abc$18320$new_n1554
.subckt NAND A=$abc$18320$new_n1554 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1555
.subckt NAND A=$abc$18320$new_n1555 B=$abc$18320$new_n1551 Y=$abc$18320$new_n1556
.subckt NAND A=$abc$18320$new_n1556 B=$abc$18320$new_n1509 Y=$abc$18320$new_n1557
.subckt NAND A=$abc$18320$new_n1557 B=$abc$18320$new_n1547 Y=$abc$18320$new_n1558
.subckt NOR A=$abc$18320$new_n1558 B=$abc$18320$new_n1537 Y=$abc$18320$new_n1559
.subckt NOR A=$abc$18320$new_n1559 B=$abc$18320$new_n1514 Y=$iopadmap$p2[1]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n693 Y=$abc$18320$new_n1561
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n695 Y=$abc$18320$new_n1562
.subckt NOR A=$abc$18320$new_n1562 B=$abc$18320$new_n1561 Y=$abc$18320$new_n1563
.subckt NOR A=$abc$18320$new_n1563 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1564
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n699 Y=$abc$18320$new_n1565
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n701 Y=$abc$18320$new_n1566
.subckt NOR A=$abc$18320$new_n1566 B=$abc$18320$new_n1565 Y=$abc$18320$new_n1567
.subckt NOR A=$abc$18320$new_n1567 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1568
.subckt NOR A=$abc$18320$new_n1568 B=$abc$18320$new_n1564 Y=$abc$18320$new_n1569
.subckt NOR A=$abc$18320$new_n1569 B=$abc$18320$new_n1464 Y=$abc$18320$new_n1570
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n707 Y=$abc$18320$new_n1571
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n709 Y=$abc$18320$new_n1572
.subckt NOR A=$abc$18320$new_n1572 B=$abc$18320$new_n1571 Y=$abc$18320$new_n1573
.subckt NOR A=$abc$18320$new_n1573 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1574
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n713 Y=$abc$18320$new_n1575
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n715 Y=$abc$18320$new_n1576
.subckt NOR A=$abc$18320$new_n1576 B=$abc$18320$new_n1575 Y=$abc$18320$new_n1577
.subckt NOR A=$abc$18320$new_n1577 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1578
.subckt NOR A=$abc$18320$new_n1578 B=$abc$18320$new_n1574 Y=$abc$18320$new_n1579
.subckt NOR A=$abc$18320$new_n1579 B=$iopadmap$rs2[2] Y=$abc$18320$new_n1580
.subckt NOR A=$abc$18320$new_n1580 B=$abc$18320$new_n1570 Y=$abc$18320$new_n1581
.subckt NOR A=$abc$18320$new_n1581 B=$abc$18320$new_n1463 Y=$abc$18320$new_n1582
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n723 Y=$abc$18320$new_n1583
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][2] Y=$abc$18320$new_n1584
.subckt NOR A=$abc$18320$new_n1584 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1585
.subckt NAND A=$abc$18320$new_n1585 B=$abc$18320$new_n1583 Y=$abc$18320$new_n1586
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][2] Y=$abc$18320$new_n1587
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][2] Y=$abc$18320$new_n1588
.subckt NAND A=$abc$18320$new_n1588 B=$abc$18320$new_n1587 Y=$abc$18320$new_n1589
.subckt NAND A=$abc$18320$new_n1589 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1590
.subckt NAND A=$abc$18320$new_n1590 B=$abc$18320$new_n1586 Y=$abc$18320$new_n1591
.subckt NAND A=$abc$18320$new_n1591 B=$abc$18320$new_n1498 Y=$abc$18320$new_n1592
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n734 Y=$abc$18320$new_n1593
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][2] Y=$abc$18320$new_n1594
.subckt NOR A=$abc$18320$new_n1594 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1595
.subckt NAND A=$abc$18320$new_n1595 B=$abc$18320$new_n1593 Y=$abc$18320$new_n1596
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][2] Y=$abc$18320$new_n1597
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][2] Y=$abc$18320$new_n1598
.subckt NAND A=$abc$18320$new_n1598 B=$abc$18320$new_n1597 Y=$abc$18320$new_n1599
.subckt NAND A=$abc$18320$new_n1599 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1600
.subckt NAND A=$abc$18320$new_n1600 B=$abc$18320$new_n1596 Y=$abc$18320$new_n1601
.subckt NAND A=$abc$18320$new_n1601 B=$abc$18320$new_n1509 Y=$abc$18320$new_n1602
.subckt NAND A=$abc$18320$new_n1602 B=$abc$18320$new_n1592 Y=$abc$18320$new_n1603
.subckt NOR A=$abc$18320$new_n1603 B=$abc$18320$new_n1582 Y=$abc$18320$new_n1604
.subckt NOR A=$abc$18320$new_n1604 B=$abc$18320$new_n1514 Y=$iopadmap$p2[2]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n748 Y=$abc$18320$new_n1606
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n750 Y=$abc$18320$new_n1607
.subckt NOR A=$abc$18320$new_n1607 B=$abc$18320$new_n1606 Y=$abc$18320$new_n1608
.subckt NOR A=$abc$18320$new_n1608 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1609
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n754 Y=$abc$18320$new_n1610
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n756 Y=$abc$18320$new_n1611
.subckt NOR A=$abc$18320$new_n1611 B=$abc$18320$new_n1610 Y=$abc$18320$new_n1612
.subckt NOR A=$abc$18320$new_n1612 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1613
.subckt NOR A=$abc$18320$new_n1613 B=$abc$18320$new_n1609 Y=$abc$18320$new_n1614
.subckt NOR A=$abc$18320$new_n1614 B=$abc$18320$new_n1464 Y=$abc$18320$new_n1615
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n762 Y=$abc$18320$new_n1616
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n764 Y=$abc$18320$new_n1617
.subckt NOR A=$abc$18320$new_n1617 B=$abc$18320$new_n1616 Y=$abc$18320$new_n1618
.subckt NOR A=$abc$18320$new_n1618 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1619
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n768 Y=$abc$18320$new_n1620
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n770 Y=$abc$18320$new_n1621
.subckt NOR A=$abc$18320$new_n1621 B=$abc$18320$new_n1620 Y=$abc$18320$new_n1622
.subckt NOR A=$abc$18320$new_n1622 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1623
.subckt NOR A=$abc$18320$new_n1623 B=$abc$18320$new_n1619 Y=$abc$18320$new_n1624
.subckt NOR A=$abc$18320$new_n1624 B=$iopadmap$rs2[2] Y=$abc$18320$new_n1625
.subckt NOR A=$abc$18320$new_n1625 B=$abc$18320$new_n1615 Y=$abc$18320$new_n1626
.subckt NOR A=$abc$18320$new_n1626 B=$abc$18320$new_n1463 Y=$abc$18320$new_n1627
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n778 Y=$abc$18320$new_n1628
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][3] Y=$abc$18320$new_n1629
.subckt NOR A=$abc$18320$new_n1629 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1630
.subckt NAND A=$abc$18320$new_n1630 B=$abc$18320$new_n1628 Y=$abc$18320$new_n1631
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][3] Y=$abc$18320$new_n1632
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][3] Y=$abc$18320$new_n1633
.subckt NAND A=$abc$18320$new_n1633 B=$abc$18320$new_n1632 Y=$abc$18320$new_n1634
.subckt NAND A=$abc$18320$new_n1634 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1635
.subckt NAND A=$abc$18320$new_n1635 B=$abc$18320$new_n1631 Y=$abc$18320$new_n1636
.subckt NAND A=$abc$18320$new_n1636 B=$abc$18320$new_n1498 Y=$abc$18320$new_n1637
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n789 Y=$abc$18320$new_n1638
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][3] Y=$abc$18320$new_n1639
.subckt NOR A=$abc$18320$new_n1639 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1640
.subckt NAND A=$abc$18320$new_n1640 B=$abc$18320$new_n1638 Y=$abc$18320$new_n1641
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][3] Y=$abc$18320$new_n1642
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][3] Y=$abc$18320$new_n1643
.subckt NAND A=$abc$18320$new_n1643 B=$abc$18320$new_n1642 Y=$abc$18320$new_n1644
.subckt NAND A=$abc$18320$new_n1644 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1645
.subckt NAND A=$abc$18320$new_n1645 B=$abc$18320$new_n1641 Y=$abc$18320$new_n1646
.subckt NAND A=$abc$18320$new_n1646 B=$abc$18320$new_n1509 Y=$abc$18320$new_n1647
.subckt NAND A=$abc$18320$new_n1647 B=$abc$18320$new_n1637 Y=$abc$18320$new_n1648
.subckt NOR A=$abc$18320$new_n1648 B=$abc$18320$new_n1627 Y=$abc$18320$new_n1649
.subckt NOR A=$abc$18320$new_n1649 B=$abc$18320$new_n1514 Y=$iopadmap$p2[3]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n803 Y=$abc$18320$new_n1651
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n805 Y=$abc$18320$new_n1652
.subckt NOR A=$abc$18320$new_n1652 B=$abc$18320$new_n1651 Y=$abc$18320$new_n1653
.subckt NOR A=$abc$18320$new_n1653 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1654
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n809 Y=$abc$18320$new_n1655
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n811 Y=$abc$18320$new_n1656
.subckt NOR A=$abc$18320$new_n1656 B=$abc$18320$new_n1655 Y=$abc$18320$new_n1657
.subckt NOR A=$abc$18320$new_n1657 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1658
.subckt NOR A=$abc$18320$new_n1658 B=$abc$18320$new_n1654 Y=$abc$18320$new_n1659
.subckt NOR A=$abc$18320$new_n1659 B=$abc$18320$new_n1464 Y=$abc$18320$new_n1660
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n817 Y=$abc$18320$new_n1661
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n819 Y=$abc$18320$new_n1662
.subckt NOR A=$abc$18320$new_n1662 B=$abc$18320$new_n1661 Y=$abc$18320$new_n1663
.subckt NOR A=$abc$18320$new_n1663 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1664
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n823 Y=$abc$18320$new_n1665
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n825 Y=$abc$18320$new_n1666
.subckt NOR A=$abc$18320$new_n1666 B=$abc$18320$new_n1665 Y=$abc$18320$new_n1667
.subckt NOR A=$abc$18320$new_n1667 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1668
.subckt NOR A=$abc$18320$new_n1668 B=$abc$18320$new_n1664 Y=$abc$18320$new_n1669
.subckt NOR A=$abc$18320$new_n1669 B=$iopadmap$rs2[2] Y=$abc$18320$new_n1670
.subckt NOR A=$abc$18320$new_n1670 B=$abc$18320$new_n1660 Y=$abc$18320$new_n1671
.subckt NOR A=$abc$18320$new_n1671 B=$abc$18320$new_n1463 Y=$abc$18320$new_n1672
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n833 Y=$abc$18320$new_n1673
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][4] Y=$abc$18320$new_n1674
.subckt NOR A=$abc$18320$new_n1674 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1675
.subckt NAND A=$abc$18320$new_n1675 B=$abc$18320$new_n1673 Y=$abc$18320$new_n1676
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][4] Y=$abc$18320$new_n1677
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][4] Y=$abc$18320$new_n1678
.subckt NAND A=$abc$18320$new_n1678 B=$abc$18320$new_n1677 Y=$abc$18320$new_n1679
.subckt NAND A=$abc$18320$new_n1679 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1680
.subckt NAND A=$abc$18320$new_n1680 B=$abc$18320$new_n1676 Y=$abc$18320$new_n1681
.subckt NAND A=$abc$18320$new_n1681 B=$abc$18320$new_n1498 Y=$abc$18320$new_n1682
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n844 Y=$abc$18320$new_n1683
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][4] Y=$abc$18320$new_n1684
.subckt NOR A=$abc$18320$new_n1684 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1685
.subckt NAND A=$abc$18320$new_n1685 B=$abc$18320$new_n1683 Y=$abc$18320$new_n1686
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][4] Y=$abc$18320$new_n1687
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][4] Y=$abc$18320$new_n1688
.subckt NAND A=$abc$18320$new_n1688 B=$abc$18320$new_n1687 Y=$abc$18320$new_n1689
.subckt NAND A=$abc$18320$new_n1689 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1690
.subckt NAND A=$abc$18320$new_n1690 B=$abc$18320$new_n1686 Y=$abc$18320$new_n1691
.subckt NAND A=$abc$18320$new_n1691 B=$abc$18320$new_n1509 Y=$abc$18320$new_n1692
.subckt NAND A=$abc$18320$new_n1692 B=$abc$18320$new_n1682 Y=$abc$18320$new_n1693
.subckt NOR A=$abc$18320$new_n1693 B=$abc$18320$new_n1672 Y=$abc$18320$new_n1694
.subckt NOR A=$abc$18320$new_n1694 B=$abc$18320$new_n1514 Y=$iopadmap$p2[4]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n858 Y=$abc$18320$new_n1696
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n860 Y=$abc$18320$new_n1697
.subckt NOR A=$abc$18320$new_n1697 B=$abc$18320$new_n1696 Y=$abc$18320$new_n1698
.subckt NOR A=$abc$18320$new_n1698 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1699
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n864 Y=$abc$18320$new_n1700
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n866 Y=$abc$18320$new_n1701
.subckt NOR A=$abc$18320$new_n1701 B=$abc$18320$new_n1700 Y=$abc$18320$new_n1702
.subckt NOR A=$abc$18320$new_n1702 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1703
.subckt NOR A=$abc$18320$new_n1703 B=$abc$18320$new_n1699 Y=$abc$18320$new_n1704
.subckt NOR A=$abc$18320$new_n1704 B=$abc$18320$new_n1464 Y=$abc$18320$new_n1705
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n872 Y=$abc$18320$new_n1706
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n874 Y=$abc$18320$new_n1707
.subckt NOR A=$abc$18320$new_n1707 B=$abc$18320$new_n1706 Y=$abc$18320$new_n1708
.subckt NOR A=$abc$18320$new_n1708 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1709
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n878 Y=$abc$18320$new_n1710
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n880 Y=$abc$18320$new_n1711
.subckt NOR A=$abc$18320$new_n1711 B=$abc$18320$new_n1710 Y=$abc$18320$new_n1712
.subckt NOR A=$abc$18320$new_n1712 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1713
.subckt NOR A=$abc$18320$new_n1713 B=$abc$18320$new_n1709 Y=$abc$18320$new_n1714
.subckt NOR A=$abc$18320$new_n1714 B=$iopadmap$rs2[2] Y=$abc$18320$new_n1715
.subckt NOR A=$abc$18320$new_n1715 B=$abc$18320$new_n1705 Y=$abc$18320$new_n1716
.subckt NOR A=$abc$18320$new_n1716 B=$abc$18320$new_n1463 Y=$abc$18320$new_n1717
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n888 Y=$abc$18320$new_n1718
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][5] Y=$abc$18320$new_n1719
.subckt NOR A=$abc$18320$new_n1719 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1720
.subckt NAND A=$abc$18320$new_n1720 B=$abc$18320$new_n1718 Y=$abc$18320$new_n1721
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][5] Y=$abc$18320$new_n1722
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][5] Y=$abc$18320$new_n1723
.subckt NAND A=$abc$18320$new_n1723 B=$abc$18320$new_n1722 Y=$abc$18320$new_n1724
.subckt NAND A=$abc$18320$new_n1724 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1725
.subckt NAND A=$abc$18320$new_n1725 B=$abc$18320$new_n1721 Y=$abc$18320$new_n1726
.subckt NAND A=$abc$18320$new_n1726 B=$abc$18320$new_n1498 Y=$abc$18320$new_n1727
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n899 Y=$abc$18320$new_n1728
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][5] Y=$abc$18320$new_n1729
.subckt NOR A=$abc$18320$new_n1729 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1730
.subckt NAND A=$abc$18320$new_n1730 B=$abc$18320$new_n1728 Y=$abc$18320$new_n1731
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][5] Y=$abc$18320$new_n1732
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][5] Y=$abc$18320$new_n1733
.subckt NAND A=$abc$18320$new_n1733 B=$abc$18320$new_n1732 Y=$abc$18320$new_n1734
.subckt NAND A=$abc$18320$new_n1734 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1735
.subckt NAND A=$abc$18320$new_n1735 B=$abc$18320$new_n1731 Y=$abc$18320$new_n1736
.subckt NAND A=$abc$18320$new_n1736 B=$abc$18320$new_n1509 Y=$abc$18320$new_n1737
.subckt NAND A=$abc$18320$new_n1737 B=$abc$18320$new_n1727 Y=$abc$18320$new_n1738
.subckt NOR A=$abc$18320$new_n1738 B=$abc$18320$new_n1717 Y=$abc$18320$new_n1739
.subckt NOR A=$abc$18320$new_n1739 B=$abc$18320$new_n1514 Y=$iopadmap$p2[5]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n913 Y=$abc$18320$new_n1741
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n915 Y=$abc$18320$new_n1742
.subckt NOR A=$abc$18320$new_n1742 B=$abc$18320$new_n1741 Y=$abc$18320$new_n1743
.subckt NOR A=$abc$18320$new_n1743 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1744
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n919 Y=$abc$18320$new_n1745
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n921 Y=$abc$18320$new_n1746
.subckt NOR A=$abc$18320$new_n1746 B=$abc$18320$new_n1745 Y=$abc$18320$new_n1747
.subckt NOR A=$abc$18320$new_n1747 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1748
.subckt NOR A=$abc$18320$new_n1748 B=$abc$18320$new_n1744 Y=$abc$18320$new_n1749
.subckt NOR A=$abc$18320$new_n1749 B=$abc$18320$new_n1464 Y=$abc$18320$new_n1750
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n927 Y=$abc$18320$new_n1751
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n929 Y=$abc$18320$new_n1752
.subckt NOR A=$abc$18320$new_n1752 B=$abc$18320$new_n1751 Y=$abc$18320$new_n1753
.subckt NOR A=$abc$18320$new_n1753 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1754
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n933 Y=$abc$18320$new_n1755
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n935 Y=$abc$18320$new_n1756
.subckt NOR A=$abc$18320$new_n1756 B=$abc$18320$new_n1755 Y=$abc$18320$new_n1757
.subckt NOR A=$abc$18320$new_n1757 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1758
.subckt NOR A=$abc$18320$new_n1758 B=$abc$18320$new_n1754 Y=$abc$18320$new_n1759
.subckt NOR A=$abc$18320$new_n1759 B=$iopadmap$rs2[2] Y=$abc$18320$new_n1760
.subckt NOR A=$abc$18320$new_n1760 B=$abc$18320$new_n1750 Y=$abc$18320$new_n1761
.subckt NOR A=$abc$18320$new_n1761 B=$abc$18320$new_n1463 Y=$abc$18320$new_n1762
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n943 Y=$abc$18320$new_n1763
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][6] Y=$abc$18320$new_n1764
.subckt NOR A=$abc$18320$new_n1764 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1765
.subckt NAND A=$abc$18320$new_n1765 B=$abc$18320$new_n1763 Y=$abc$18320$new_n1766
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][6] Y=$abc$18320$new_n1767
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][6] Y=$abc$18320$new_n1768
.subckt NAND A=$abc$18320$new_n1768 B=$abc$18320$new_n1767 Y=$abc$18320$new_n1769
.subckt NAND A=$abc$18320$new_n1769 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1770
.subckt NAND A=$abc$18320$new_n1770 B=$abc$18320$new_n1766 Y=$abc$18320$new_n1771
.subckt NAND A=$abc$18320$new_n1771 B=$abc$18320$new_n1498 Y=$abc$18320$new_n1772
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n954 Y=$abc$18320$new_n1773
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][6] Y=$abc$18320$new_n1774
.subckt NOR A=$abc$18320$new_n1774 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1775
.subckt NAND A=$abc$18320$new_n1775 B=$abc$18320$new_n1773 Y=$abc$18320$new_n1776
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][6] Y=$abc$18320$new_n1777
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][6] Y=$abc$18320$new_n1778
.subckt NAND A=$abc$18320$new_n1778 B=$abc$18320$new_n1777 Y=$abc$18320$new_n1779
.subckt NAND A=$abc$18320$new_n1779 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1780
.subckt NAND A=$abc$18320$new_n1780 B=$abc$18320$new_n1776 Y=$abc$18320$new_n1781
.subckt NAND A=$abc$18320$new_n1781 B=$abc$18320$new_n1509 Y=$abc$18320$new_n1782
.subckt NAND A=$abc$18320$new_n1782 B=$abc$18320$new_n1772 Y=$abc$18320$new_n1783
.subckt NOR A=$abc$18320$new_n1783 B=$abc$18320$new_n1762 Y=$abc$18320$new_n1784
.subckt NOR A=$abc$18320$new_n1784 B=$abc$18320$new_n1514 Y=$iopadmap$p2[6]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n968 Y=$abc$18320$new_n1786
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n970 Y=$abc$18320$new_n1787
.subckt NOR A=$abc$18320$new_n1787 B=$abc$18320$new_n1786 Y=$abc$18320$new_n1788
.subckt NOR A=$abc$18320$new_n1788 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1789
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n974 Y=$abc$18320$new_n1790
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n976 Y=$abc$18320$new_n1791
.subckt NOR A=$abc$18320$new_n1791 B=$abc$18320$new_n1790 Y=$abc$18320$new_n1792
.subckt NOR A=$abc$18320$new_n1792 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1793
.subckt NOR A=$abc$18320$new_n1793 B=$abc$18320$new_n1789 Y=$abc$18320$new_n1794
.subckt NOR A=$abc$18320$new_n1794 B=$abc$18320$new_n1464 Y=$abc$18320$new_n1795
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n982 Y=$abc$18320$new_n1796
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n984 Y=$abc$18320$new_n1797
.subckt NOR A=$abc$18320$new_n1797 B=$abc$18320$new_n1796 Y=$abc$18320$new_n1798
.subckt NOR A=$abc$18320$new_n1798 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1799
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n988 Y=$abc$18320$new_n1800
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n990 Y=$abc$18320$new_n1801
.subckt NOR A=$abc$18320$new_n1801 B=$abc$18320$new_n1800 Y=$abc$18320$new_n1802
.subckt NOR A=$abc$18320$new_n1802 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1803
.subckt NOR A=$abc$18320$new_n1803 B=$abc$18320$new_n1799 Y=$abc$18320$new_n1804
.subckt NOR A=$abc$18320$new_n1804 B=$iopadmap$rs2[2] Y=$abc$18320$new_n1805
.subckt NOR A=$abc$18320$new_n1805 B=$abc$18320$new_n1795 Y=$abc$18320$new_n1806
.subckt NOR A=$abc$18320$new_n1806 B=$abc$18320$new_n1463 Y=$abc$18320$new_n1807
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n998 Y=$abc$18320$new_n1808
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][7] Y=$abc$18320$new_n1809
.subckt NOR A=$abc$18320$new_n1809 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1810
.subckt NAND A=$abc$18320$new_n1810 B=$abc$18320$new_n1808 Y=$abc$18320$new_n1811
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][7] Y=$abc$18320$new_n1812
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][7] Y=$abc$18320$new_n1813
.subckt NAND A=$abc$18320$new_n1813 B=$abc$18320$new_n1812 Y=$abc$18320$new_n1814
.subckt NAND A=$abc$18320$new_n1814 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1815
.subckt NAND A=$abc$18320$new_n1815 B=$abc$18320$new_n1811 Y=$abc$18320$new_n1816
.subckt NAND A=$abc$18320$new_n1816 B=$abc$18320$new_n1498 Y=$abc$18320$new_n1817
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1009 Y=$abc$18320$new_n1818
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][7] Y=$abc$18320$new_n1819
.subckt NOR A=$abc$18320$new_n1819 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1820
.subckt NAND A=$abc$18320$new_n1820 B=$abc$18320$new_n1818 Y=$abc$18320$new_n1821
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][7] Y=$abc$18320$new_n1822
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][7] Y=$abc$18320$new_n1823
.subckt NAND A=$abc$18320$new_n1823 B=$abc$18320$new_n1822 Y=$abc$18320$new_n1824
.subckt NAND A=$abc$18320$new_n1824 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1825
.subckt NAND A=$abc$18320$new_n1825 B=$abc$18320$new_n1821 Y=$abc$18320$new_n1826
.subckt NAND A=$abc$18320$new_n1826 B=$abc$18320$new_n1509 Y=$abc$18320$new_n1827
.subckt NAND A=$abc$18320$new_n1827 B=$abc$18320$new_n1817 Y=$abc$18320$new_n1828
.subckt NOR A=$abc$18320$new_n1828 B=$abc$18320$new_n1807 Y=$abc$18320$new_n1829
.subckt NOR A=$abc$18320$new_n1829 B=$abc$18320$new_n1514 Y=$iopadmap$p2[7]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1023 Y=$abc$18320$new_n1831
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1025 Y=$abc$18320$new_n1832
.subckt NOR A=$abc$18320$new_n1832 B=$abc$18320$new_n1831 Y=$abc$18320$new_n1833
.subckt NOR A=$abc$18320$new_n1833 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1834
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1029 Y=$abc$18320$new_n1835
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1031 Y=$abc$18320$new_n1836
.subckt NOR A=$abc$18320$new_n1836 B=$abc$18320$new_n1835 Y=$abc$18320$new_n1837
.subckt NOR A=$abc$18320$new_n1837 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1838
.subckt NOR A=$abc$18320$new_n1838 B=$abc$18320$new_n1834 Y=$abc$18320$new_n1839
.subckt NOR A=$abc$18320$new_n1839 B=$abc$18320$new_n1464 Y=$abc$18320$new_n1840
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1037 Y=$abc$18320$new_n1841
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1039 Y=$abc$18320$new_n1842
.subckt NOR A=$abc$18320$new_n1842 B=$abc$18320$new_n1841 Y=$abc$18320$new_n1843
.subckt NOR A=$abc$18320$new_n1843 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1844
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1043 Y=$abc$18320$new_n1845
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1045 Y=$abc$18320$new_n1846
.subckt NOR A=$abc$18320$new_n1846 B=$abc$18320$new_n1845 Y=$abc$18320$new_n1847
.subckt NOR A=$abc$18320$new_n1847 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1848
.subckt NOR A=$abc$18320$new_n1848 B=$abc$18320$new_n1844 Y=$abc$18320$new_n1849
.subckt NOR A=$abc$18320$new_n1849 B=$iopadmap$rs2[2] Y=$abc$18320$new_n1850
.subckt NOR A=$abc$18320$new_n1850 B=$abc$18320$new_n1840 Y=$abc$18320$new_n1851
.subckt NOR A=$abc$18320$new_n1851 B=$abc$18320$new_n1463 Y=$abc$18320$new_n1852
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1053 Y=$abc$18320$new_n1853
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][8] Y=$abc$18320$new_n1854
.subckt NOR A=$abc$18320$new_n1854 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1855
.subckt NAND A=$abc$18320$new_n1855 B=$abc$18320$new_n1853 Y=$abc$18320$new_n1856
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][8] Y=$abc$18320$new_n1857
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][8] Y=$abc$18320$new_n1858
.subckt NAND A=$abc$18320$new_n1858 B=$abc$18320$new_n1857 Y=$abc$18320$new_n1859
.subckt NAND A=$abc$18320$new_n1859 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1860
.subckt NAND A=$abc$18320$new_n1860 B=$abc$18320$new_n1856 Y=$abc$18320$new_n1861
.subckt NAND A=$abc$18320$new_n1861 B=$abc$18320$new_n1498 Y=$abc$18320$new_n1862
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1064 Y=$abc$18320$new_n1863
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][8] Y=$abc$18320$new_n1864
.subckt NOR A=$abc$18320$new_n1864 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1865
.subckt NAND A=$abc$18320$new_n1865 B=$abc$18320$new_n1863 Y=$abc$18320$new_n1866
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][8] Y=$abc$18320$new_n1867
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][8] Y=$abc$18320$new_n1868
.subckt NAND A=$abc$18320$new_n1868 B=$abc$18320$new_n1867 Y=$abc$18320$new_n1869
.subckt NAND A=$abc$18320$new_n1869 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1870
.subckt NAND A=$abc$18320$new_n1870 B=$abc$18320$new_n1866 Y=$abc$18320$new_n1871
.subckt NAND A=$abc$18320$new_n1871 B=$abc$18320$new_n1509 Y=$abc$18320$new_n1872
.subckt NAND A=$abc$18320$new_n1872 B=$abc$18320$new_n1862 Y=$abc$18320$new_n1873
.subckt NOR A=$abc$18320$new_n1873 B=$abc$18320$new_n1852 Y=$abc$18320$new_n1874
.subckt NOR A=$abc$18320$new_n1874 B=$abc$18320$new_n1514 Y=$iopadmap$p2[8]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1078 Y=$abc$18320$new_n1876
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1080 Y=$abc$18320$new_n1877
.subckt NOR A=$abc$18320$new_n1877 B=$abc$18320$new_n1876 Y=$abc$18320$new_n1878
.subckt NOR A=$abc$18320$new_n1878 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1879
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1084 Y=$abc$18320$new_n1880
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1086 Y=$abc$18320$new_n1881
.subckt NOR A=$abc$18320$new_n1881 B=$abc$18320$new_n1880 Y=$abc$18320$new_n1882
.subckt NOR A=$abc$18320$new_n1882 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1883
.subckt NOR A=$abc$18320$new_n1883 B=$abc$18320$new_n1879 Y=$abc$18320$new_n1884
.subckt NOR A=$abc$18320$new_n1884 B=$abc$18320$new_n1464 Y=$abc$18320$new_n1885
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1092 Y=$abc$18320$new_n1886
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1094 Y=$abc$18320$new_n1887
.subckt NOR A=$abc$18320$new_n1887 B=$abc$18320$new_n1886 Y=$abc$18320$new_n1888
.subckt NOR A=$abc$18320$new_n1888 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1889
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1098 Y=$abc$18320$new_n1890
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1100 Y=$abc$18320$new_n1891
.subckt NOR A=$abc$18320$new_n1891 B=$abc$18320$new_n1890 Y=$abc$18320$new_n1892
.subckt NOR A=$abc$18320$new_n1892 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1893
.subckt NOR A=$abc$18320$new_n1893 B=$abc$18320$new_n1889 Y=$abc$18320$new_n1894
.subckt NOR A=$abc$18320$new_n1894 B=$iopadmap$rs2[2] Y=$abc$18320$new_n1895
.subckt NOR A=$abc$18320$new_n1895 B=$abc$18320$new_n1885 Y=$abc$18320$new_n1896
.subckt NOR A=$abc$18320$new_n1896 B=$abc$18320$new_n1463 Y=$abc$18320$new_n1897
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1108 Y=$abc$18320$new_n1898
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][9] Y=$abc$18320$new_n1899
.subckt NOR A=$abc$18320$new_n1899 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1900
.subckt NAND A=$abc$18320$new_n1900 B=$abc$18320$new_n1898 Y=$abc$18320$new_n1901
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][9] Y=$abc$18320$new_n1902
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][9] Y=$abc$18320$new_n1903
.subckt NAND A=$abc$18320$new_n1903 B=$abc$18320$new_n1902 Y=$abc$18320$new_n1904
.subckt NAND A=$abc$18320$new_n1904 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1905
.subckt NAND A=$abc$18320$new_n1905 B=$abc$18320$new_n1901 Y=$abc$18320$new_n1906
.subckt NAND A=$abc$18320$new_n1906 B=$abc$18320$new_n1498 Y=$abc$18320$new_n1907
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1119 Y=$abc$18320$new_n1908
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][9] Y=$abc$18320$new_n1909
.subckt NOR A=$abc$18320$new_n1909 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1910
.subckt NAND A=$abc$18320$new_n1910 B=$abc$18320$new_n1908 Y=$abc$18320$new_n1911
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][9] Y=$abc$18320$new_n1912
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][9] Y=$abc$18320$new_n1913
.subckt NAND A=$abc$18320$new_n1913 B=$abc$18320$new_n1912 Y=$abc$18320$new_n1914
.subckt NAND A=$abc$18320$new_n1914 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1915
.subckt NAND A=$abc$18320$new_n1915 B=$abc$18320$new_n1911 Y=$abc$18320$new_n1916
.subckt NAND A=$abc$18320$new_n1916 B=$abc$18320$new_n1509 Y=$abc$18320$new_n1917
.subckt NAND A=$abc$18320$new_n1917 B=$abc$18320$new_n1907 Y=$abc$18320$new_n1918
.subckt NOR A=$abc$18320$new_n1918 B=$abc$18320$new_n1897 Y=$abc$18320$new_n1919
.subckt NOR A=$abc$18320$new_n1919 B=$abc$18320$new_n1514 Y=$iopadmap$p2[9]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1133 Y=$abc$18320$new_n1921
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1135 Y=$abc$18320$new_n1922
.subckt NOR A=$abc$18320$new_n1922 B=$abc$18320$new_n1921 Y=$abc$18320$new_n1923
.subckt NOR A=$abc$18320$new_n1923 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1924
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1139 Y=$abc$18320$new_n1925
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1141 Y=$abc$18320$new_n1926
.subckt NOR A=$abc$18320$new_n1926 B=$abc$18320$new_n1925 Y=$abc$18320$new_n1927
.subckt NOR A=$abc$18320$new_n1927 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1928
.subckt NOR A=$abc$18320$new_n1928 B=$abc$18320$new_n1924 Y=$abc$18320$new_n1929
.subckt NOR A=$abc$18320$new_n1929 B=$abc$18320$new_n1464 Y=$abc$18320$new_n1930
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1147 Y=$abc$18320$new_n1931
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1149 Y=$abc$18320$new_n1932
.subckt NOR A=$abc$18320$new_n1932 B=$abc$18320$new_n1931 Y=$abc$18320$new_n1933
.subckt NOR A=$abc$18320$new_n1933 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1934
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1153 Y=$abc$18320$new_n1935
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1155 Y=$abc$18320$new_n1936
.subckt NOR A=$abc$18320$new_n1936 B=$abc$18320$new_n1935 Y=$abc$18320$new_n1937
.subckt NOR A=$abc$18320$new_n1937 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1938
.subckt NOR A=$abc$18320$new_n1938 B=$abc$18320$new_n1934 Y=$abc$18320$new_n1939
.subckt NOR A=$abc$18320$new_n1939 B=$iopadmap$rs2[2] Y=$abc$18320$new_n1940
.subckt NOR A=$abc$18320$new_n1940 B=$abc$18320$new_n1930 Y=$abc$18320$new_n1941
.subckt NOR A=$abc$18320$new_n1941 B=$abc$18320$new_n1463 Y=$abc$18320$new_n1942
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1163 Y=$abc$18320$new_n1943
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][10] Y=$abc$18320$new_n1944
.subckt NOR A=$abc$18320$new_n1944 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1945
.subckt NAND A=$abc$18320$new_n1945 B=$abc$18320$new_n1943 Y=$abc$18320$new_n1946
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][10] Y=$abc$18320$new_n1947
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][10] Y=$abc$18320$new_n1948
.subckt NAND A=$abc$18320$new_n1948 B=$abc$18320$new_n1947 Y=$abc$18320$new_n1949
.subckt NAND A=$abc$18320$new_n1949 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1950
.subckt NAND A=$abc$18320$new_n1950 B=$abc$18320$new_n1946 Y=$abc$18320$new_n1951
.subckt NAND A=$abc$18320$new_n1951 B=$abc$18320$new_n1498 Y=$abc$18320$new_n1952
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1174 Y=$abc$18320$new_n1953
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][10] Y=$abc$18320$new_n1954
.subckt NOR A=$abc$18320$new_n1954 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1955
.subckt NAND A=$abc$18320$new_n1955 B=$abc$18320$new_n1953 Y=$abc$18320$new_n1956
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][10] Y=$abc$18320$new_n1957
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][10] Y=$abc$18320$new_n1958
.subckt NAND A=$abc$18320$new_n1958 B=$abc$18320$new_n1957 Y=$abc$18320$new_n1959
.subckt NAND A=$abc$18320$new_n1959 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1960
.subckt NAND A=$abc$18320$new_n1960 B=$abc$18320$new_n1956 Y=$abc$18320$new_n1961
.subckt NAND A=$abc$18320$new_n1961 B=$abc$18320$new_n1509 Y=$abc$18320$new_n1962
.subckt NAND A=$abc$18320$new_n1962 B=$abc$18320$new_n1952 Y=$abc$18320$new_n1963
.subckt NOR A=$abc$18320$new_n1963 B=$abc$18320$new_n1942 Y=$abc$18320$new_n1964
.subckt NOR A=$abc$18320$new_n1964 B=$abc$18320$new_n1514 Y=$iopadmap$p2[10]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1188 Y=$abc$18320$new_n1966
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1190 Y=$abc$18320$new_n1967
.subckt NOR A=$abc$18320$new_n1967 B=$abc$18320$new_n1966 Y=$abc$18320$new_n1968
.subckt NOR A=$abc$18320$new_n1968 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1969
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1194 Y=$abc$18320$new_n1970
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1196 Y=$abc$18320$new_n1971
.subckt NOR A=$abc$18320$new_n1971 B=$abc$18320$new_n1970 Y=$abc$18320$new_n1972
.subckt NOR A=$abc$18320$new_n1972 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1973
.subckt NOR A=$abc$18320$new_n1973 B=$abc$18320$new_n1969 Y=$abc$18320$new_n1974
.subckt NOR A=$abc$18320$new_n1974 B=$abc$18320$new_n1464 Y=$abc$18320$new_n1975
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1202 Y=$abc$18320$new_n1976
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1204 Y=$abc$18320$new_n1977
.subckt NOR A=$abc$18320$new_n1977 B=$abc$18320$new_n1976 Y=$abc$18320$new_n1978
.subckt NOR A=$abc$18320$new_n1978 B=$iopadmap$rs2[1] Y=$abc$18320$new_n1979
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1208 Y=$abc$18320$new_n1980
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1210 Y=$abc$18320$new_n1981
.subckt NOR A=$abc$18320$new_n1981 B=$abc$18320$new_n1980 Y=$abc$18320$new_n1982
.subckt NOR A=$abc$18320$new_n1982 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1983
.subckt NOR A=$abc$18320$new_n1983 B=$abc$18320$new_n1979 Y=$abc$18320$new_n1984
.subckt NOR A=$abc$18320$new_n1984 B=$iopadmap$rs2[2] Y=$abc$18320$new_n1985
.subckt NOR A=$abc$18320$new_n1985 B=$abc$18320$new_n1975 Y=$abc$18320$new_n1986
.subckt NOR A=$abc$18320$new_n1986 B=$abc$18320$new_n1463 Y=$abc$18320$new_n1987
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1218 Y=$abc$18320$new_n1988
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][11] Y=$abc$18320$new_n1989
.subckt NOR A=$abc$18320$new_n1989 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1990
.subckt NAND A=$abc$18320$new_n1990 B=$abc$18320$new_n1988 Y=$abc$18320$new_n1991
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][11] Y=$abc$18320$new_n1992
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][11] Y=$abc$18320$new_n1993
.subckt NAND A=$abc$18320$new_n1993 B=$abc$18320$new_n1992 Y=$abc$18320$new_n1994
.subckt NAND A=$abc$18320$new_n1994 B=$abc$18320$new_n1470 Y=$abc$18320$new_n1995
.subckt NAND A=$abc$18320$new_n1995 B=$abc$18320$new_n1991 Y=$abc$18320$new_n1996
.subckt NAND A=$abc$18320$new_n1996 B=$abc$18320$new_n1498 Y=$abc$18320$new_n1997
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1229 Y=$abc$18320$new_n1998
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][11] Y=$abc$18320$new_n1999
.subckt NOR A=$abc$18320$new_n1999 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2000
.subckt NAND A=$abc$18320$new_n2000 B=$abc$18320$new_n1998 Y=$abc$18320$new_n2001
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][11] Y=$abc$18320$new_n2002
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][11] Y=$abc$18320$new_n2003
.subckt NAND A=$abc$18320$new_n2003 B=$abc$18320$new_n2002 Y=$abc$18320$new_n2004
.subckt NAND A=$abc$18320$new_n2004 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2005
.subckt NAND A=$abc$18320$new_n2005 B=$abc$18320$new_n2001 Y=$abc$18320$new_n2006
.subckt NAND A=$abc$18320$new_n2006 B=$abc$18320$new_n1509 Y=$abc$18320$new_n2007
.subckt NAND A=$abc$18320$new_n2007 B=$abc$18320$new_n1997 Y=$abc$18320$new_n2008
.subckt NOR A=$abc$18320$new_n2008 B=$abc$18320$new_n1987 Y=$abc$18320$new_n2009
.subckt NOR A=$abc$18320$new_n2009 B=$abc$18320$new_n1514 Y=$iopadmap$p2[11]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1243 Y=$abc$18320$new_n2011
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1245 Y=$abc$18320$new_n2012
.subckt NOR A=$abc$18320$new_n2012 B=$abc$18320$new_n2011 Y=$abc$18320$new_n2013
.subckt NOR A=$abc$18320$new_n2013 B=$iopadmap$rs2[1] Y=$abc$18320$new_n2014
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1249 Y=$abc$18320$new_n2015
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1251 Y=$abc$18320$new_n2016
.subckt NOR A=$abc$18320$new_n2016 B=$abc$18320$new_n2015 Y=$abc$18320$new_n2017
.subckt NOR A=$abc$18320$new_n2017 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2018
.subckt NOR A=$abc$18320$new_n2018 B=$abc$18320$new_n2014 Y=$abc$18320$new_n2019
.subckt NOR A=$abc$18320$new_n2019 B=$abc$18320$new_n1464 Y=$abc$18320$new_n2020
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1257 Y=$abc$18320$new_n2021
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1259 Y=$abc$18320$new_n2022
.subckt NOR A=$abc$18320$new_n2022 B=$abc$18320$new_n2021 Y=$abc$18320$new_n2023
.subckt NOR A=$abc$18320$new_n2023 B=$iopadmap$rs2[1] Y=$abc$18320$new_n2024
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1263 Y=$abc$18320$new_n2025
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1265 Y=$abc$18320$new_n2026
.subckt NOR A=$abc$18320$new_n2026 B=$abc$18320$new_n2025 Y=$abc$18320$new_n2027
.subckt NOR A=$abc$18320$new_n2027 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2028
.subckt NOR A=$abc$18320$new_n2028 B=$abc$18320$new_n2024 Y=$abc$18320$new_n2029
.subckt NOR A=$abc$18320$new_n2029 B=$iopadmap$rs2[2] Y=$abc$18320$new_n2030
.subckt NOR A=$abc$18320$new_n2030 B=$abc$18320$new_n2020 Y=$abc$18320$new_n2031
.subckt NOR A=$abc$18320$new_n2031 B=$abc$18320$new_n1463 Y=$abc$18320$new_n2032
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1273 Y=$abc$18320$new_n2033
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][12] Y=$abc$18320$new_n2034
.subckt NOR A=$abc$18320$new_n2034 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2035
.subckt NAND A=$abc$18320$new_n2035 B=$abc$18320$new_n2033 Y=$abc$18320$new_n2036
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][12] Y=$abc$18320$new_n2037
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][12] Y=$abc$18320$new_n2038
.subckt NAND A=$abc$18320$new_n2038 B=$abc$18320$new_n2037 Y=$abc$18320$new_n2039
.subckt NAND A=$abc$18320$new_n2039 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2040
.subckt NAND A=$abc$18320$new_n2040 B=$abc$18320$new_n2036 Y=$abc$18320$new_n2041
.subckt NAND A=$abc$18320$new_n2041 B=$abc$18320$new_n1498 Y=$abc$18320$new_n2042
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1284 Y=$abc$18320$new_n2043
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][12] Y=$abc$18320$new_n2044
.subckt NOR A=$abc$18320$new_n2044 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2045
.subckt NAND A=$abc$18320$new_n2045 B=$abc$18320$new_n2043 Y=$abc$18320$new_n2046
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][12] Y=$abc$18320$new_n2047
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][12] Y=$abc$18320$new_n2048
.subckt NAND A=$abc$18320$new_n2048 B=$abc$18320$new_n2047 Y=$abc$18320$new_n2049
.subckt NAND A=$abc$18320$new_n2049 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2050
.subckt NAND A=$abc$18320$new_n2050 B=$abc$18320$new_n2046 Y=$abc$18320$new_n2051
.subckt NAND A=$abc$18320$new_n2051 B=$abc$18320$new_n1509 Y=$abc$18320$new_n2052
.subckt NAND A=$abc$18320$new_n2052 B=$abc$18320$new_n2042 Y=$abc$18320$new_n2053
.subckt NOR A=$abc$18320$new_n2053 B=$abc$18320$new_n2032 Y=$abc$18320$new_n2054
.subckt NOR A=$abc$18320$new_n2054 B=$abc$18320$new_n1514 Y=$iopadmap$p2[12]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1298 Y=$abc$18320$new_n2056
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1300 Y=$abc$18320$new_n2057
.subckt NOR A=$abc$18320$new_n2057 B=$abc$18320$new_n2056 Y=$abc$18320$new_n2058
.subckt NOR A=$abc$18320$new_n2058 B=$iopadmap$rs2[1] Y=$abc$18320$new_n2059
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1304 Y=$abc$18320$new_n2060
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1306 Y=$abc$18320$new_n2061
.subckt NOR A=$abc$18320$new_n2061 B=$abc$18320$new_n2060 Y=$abc$18320$new_n2062
.subckt NOR A=$abc$18320$new_n2062 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2063
.subckt NOR A=$abc$18320$new_n2063 B=$abc$18320$new_n2059 Y=$abc$18320$new_n2064
.subckt NOR A=$abc$18320$new_n2064 B=$abc$18320$new_n1464 Y=$abc$18320$new_n2065
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1312 Y=$abc$18320$new_n2066
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1314 Y=$abc$18320$new_n2067
.subckt NOR A=$abc$18320$new_n2067 B=$abc$18320$new_n2066 Y=$abc$18320$new_n2068
.subckt NOR A=$abc$18320$new_n2068 B=$iopadmap$rs2[1] Y=$abc$18320$new_n2069
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1318 Y=$abc$18320$new_n2070
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1320 Y=$abc$18320$new_n2071
.subckt NOR A=$abc$18320$new_n2071 B=$abc$18320$new_n2070 Y=$abc$18320$new_n2072
.subckt NOR A=$abc$18320$new_n2072 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2073
.subckt NOR A=$abc$18320$new_n2073 B=$abc$18320$new_n2069 Y=$abc$18320$new_n2074
.subckt NOR A=$abc$18320$new_n2074 B=$iopadmap$rs2[2] Y=$abc$18320$new_n2075
.subckt NOR A=$abc$18320$new_n2075 B=$abc$18320$new_n2065 Y=$abc$18320$new_n2076
.subckt NOR A=$abc$18320$new_n2076 B=$abc$18320$new_n1463 Y=$abc$18320$new_n2077
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1328 Y=$abc$18320$new_n2078
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][13] Y=$abc$18320$new_n2079
.subckt NOR A=$abc$18320$new_n2079 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2080
.subckt NAND A=$abc$18320$new_n2080 B=$abc$18320$new_n2078 Y=$abc$18320$new_n2081
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][13] Y=$abc$18320$new_n2082
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][13] Y=$abc$18320$new_n2083
.subckt NAND A=$abc$18320$new_n2083 B=$abc$18320$new_n2082 Y=$abc$18320$new_n2084
.subckt NAND A=$abc$18320$new_n2084 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2085
.subckt NAND A=$abc$18320$new_n2085 B=$abc$18320$new_n2081 Y=$abc$18320$new_n2086
.subckt NAND A=$abc$18320$new_n2086 B=$abc$18320$new_n1498 Y=$abc$18320$new_n2087
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1339 Y=$abc$18320$new_n2088
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][13] Y=$abc$18320$new_n2089
.subckt NOR A=$abc$18320$new_n2089 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2090
.subckt NAND A=$abc$18320$new_n2090 B=$abc$18320$new_n2088 Y=$abc$18320$new_n2091
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][13] Y=$abc$18320$new_n2092
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][13] Y=$abc$18320$new_n2093
.subckt NAND A=$abc$18320$new_n2093 B=$abc$18320$new_n2092 Y=$abc$18320$new_n2094
.subckt NAND A=$abc$18320$new_n2094 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2095
.subckt NAND A=$abc$18320$new_n2095 B=$abc$18320$new_n2091 Y=$abc$18320$new_n2096
.subckt NAND A=$abc$18320$new_n2096 B=$abc$18320$new_n1509 Y=$abc$18320$new_n2097
.subckt NAND A=$abc$18320$new_n2097 B=$abc$18320$new_n2087 Y=$abc$18320$new_n2098
.subckt NOR A=$abc$18320$new_n2098 B=$abc$18320$new_n2077 Y=$abc$18320$new_n2099
.subckt NOR A=$abc$18320$new_n2099 B=$abc$18320$new_n1514 Y=$iopadmap$p2[13]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1353 Y=$abc$18320$new_n2101
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1355 Y=$abc$18320$new_n2102
.subckt NOR A=$abc$18320$new_n2102 B=$abc$18320$new_n2101 Y=$abc$18320$new_n2103
.subckt NOR A=$abc$18320$new_n2103 B=$iopadmap$rs2[1] Y=$abc$18320$new_n2104
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1359 Y=$abc$18320$new_n2105
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1361 Y=$abc$18320$new_n2106
.subckt NOR A=$abc$18320$new_n2106 B=$abc$18320$new_n2105 Y=$abc$18320$new_n2107
.subckt NOR A=$abc$18320$new_n2107 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2108
.subckt NOR A=$abc$18320$new_n2108 B=$abc$18320$new_n2104 Y=$abc$18320$new_n2109
.subckt NOR A=$abc$18320$new_n2109 B=$abc$18320$new_n1464 Y=$abc$18320$new_n2110
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1367 Y=$abc$18320$new_n2111
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1369 Y=$abc$18320$new_n2112
.subckt NOR A=$abc$18320$new_n2112 B=$abc$18320$new_n2111 Y=$abc$18320$new_n2113
.subckt NOR A=$abc$18320$new_n2113 B=$iopadmap$rs2[1] Y=$abc$18320$new_n2114
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1373 Y=$abc$18320$new_n2115
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1375 Y=$abc$18320$new_n2116
.subckt NOR A=$abc$18320$new_n2116 B=$abc$18320$new_n2115 Y=$abc$18320$new_n2117
.subckt NOR A=$abc$18320$new_n2117 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2118
.subckt NOR A=$abc$18320$new_n2118 B=$abc$18320$new_n2114 Y=$abc$18320$new_n2119
.subckt NOR A=$abc$18320$new_n2119 B=$iopadmap$rs2[2] Y=$abc$18320$new_n2120
.subckt NOR A=$abc$18320$new_n2120 B=$abc$18320$new_n2110 Y=$abc$18320$new_n2121
.subckt NOR A=$abc$18320$new_n2121 B=$abc$18320$new_n1463 Y=$abc$18320$new_n2122
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1383 Y=$abc$18320$new_n2123
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][14] Y=$abc$18320$new_n2124
.subckt NOR A=$abc$18320$new_n2124 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2125
.subckt NAND A=$abc$18320$new_n2125 B=$abc$18320$new_n2123 Y=$abc$18320$new_n2126
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][14] Y=$abc$18320$new_n2127
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][14] Y=$abc$18320$new_n2128
.subckt NAND A=$abc$18320$new_n2128 B=$abc$18320$new_n2127 Y=$abc$18320$new_n2129
.subckt NAND A=$abc$18320$new_n2129 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2130
.subckt NAND A=$abc$18320$new_n2130 B=$abc$18320$new_n2126 Y=$abc$18320$new_n2131
.subckt NAND A=$abc$18320$new_n2131 B=$abc$18320$new_n1498 Y=$abc$18320$new_n2132
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1394 Y=$abc$18320$new_n2133
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][14] Y=$abc$18320$new_n2134
.subckt NOR A=$abc$18320$new_n2134 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2135
.subckt NAND A=$abc$18320$new_n2135 B=$abc$18320$new_n2133 Y=$abc$18320$new_n2136
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][14] Y=$abc$18320$new_n2137
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][14] Y=$abc$18320$new_n2138
.subckt NAND A=$abc$18320$new_n2138 B=$abc$18320$new_n2137 Y=$abc$18320$new_n2139
.subckt NAND A=$abc$18320$new_n2139 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2140
.subckt NAND A=$abc$18320$new_n2140 B=$abc$18320$new_n2136 Y=$abc$18320$new_n2141
.subckt NAND A=$abc$18320$new_n2141 B=$abc$18320$new_n1509 Y=$abc$18320$new_n2142
.subckt NAND A=$abc$18320$new_n2142 B=$abc$18320$new_n2132 Y=$abc$18320$new_n2143
.subckt NOR A=$abc$18320$new_n2143 B=$abc$18320$new_n2122 Y=$abc$18320$new_n2144
.subckt NOR A=$abc$18320$new_n2144 B=$abc$18320$new_n1514 Y=$iopadmap$p2[14]
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1408 Y=$abc$18320$new_n2146
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1410 Y=$abc$18320$new_n2147
.subckt NOR A=$abc$18320$new_n2147 B=$abc$18320$new_n2146 Y=$abc$18320$new_n2148
.subckt NOR A=$abc$18320$new_n2148 B=$iopadmap$rs2[1] Y=$abc$18320$new_n2149
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1414 Y=$abc$18320$new_n2150
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1416 Y=$abc$18320$new_n2151
.subckt NOR A=$abc$18320$new_n2151 B=$abc$18320$new_n2150 Y=$abc$18320$new_n2152
.subckt NOR A=$abc$18320$new_n2152 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2153
.subckt NOR A=$abc$18320$new_n2153 B=$abc$18320$new_n2149 Y=$abc$18320$new_n2154
.subckt NOR A=$abc$18320$new_n2154 B=$abc$18320$new_n1464 Y=$abc$18320$new_n2155
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1422 Y=$abc$18320$new_n2156
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1424 Y=$abc$18320$new_n2157
.subckt NOR A=$abc$18320$new_n2157 B=$abc$18320$new_n2156 Y=$abc$18320$new_n2158
.subckt NOR A=$abc$18320$new_n2158 B=$iopadmap$rs2[1] Y=$abc$18320$new_n2159
.subckt NOR A=$iopadmap$rs2[0] B=$abc$18320$new_n1428 Y=$abc$18320$new_n2160
.subckt NOR A=$abc$18320$new_n1466 B=$abc$18320$new_n1430 Y=$abc$18320$new_n2161
.subckt NOR A=$abc$18320$new_n2161 B=$abc$18320$new_n2160 Y=$abc$18320$new_n2162
.subckt NOR A=$abc$18320$new_n2162 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2163
.subckt NOR A=$abc$18320$new_n2163 B=$abc$18320$new_n2159 Y=$abc$18320$new_n2164
.subckt NOR A=$abc$18320$new_n2164 B=$iopadmap$rs2[2] Y=$abc$18320$new_n2165
.subckt NOR A=$abc$18320$new_n2165 B=$abc$18320$new_n2155 Y=$abc$18320$new_n2166
.subckt NOR A=$abc$18320$new_n2166 B=$abc$18320$new_n1463 Y=$abc$18320$new_n2167
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1438 Y=$abc$18320$new_n2168
.subckt NOR A=$iopadmap$rs2[0] B=register_file[2][15] Y=$abc$18320$new_n2169
.subckt NOR A=$abc$18320$new_n2169 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2170
.subckt NAND A=$abc$18320$new_n2170 B=$abc$18320$new_n2168 Y=$abc$18320$new_n2171
.subckt NAND A=$iopadmap$rs2[0] B=register_file[1][15] Y=$abc$18320$new_n2172
.subckt NAND A=$abc$18320$new_n1466 B=register_file[0][15] Y=$abc$18320$new_n2173
.subckt NAND A=$abc$18320$new_n2173 B=$abc$18320$new_n2172 Y=$abc$18320$new_n2174
.subckt NAND A=$abc$18320$new_n2174 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2175
.subckt NAND A=$abc$18320$new_n2175 B=$abc$18320$new_n2171 Y=$abc$18320$new_n2176
.subckt NAND A=$abc$18320$new_n2176 B=$abc$18320$new_n1498 Y=$abc$18320$new_n2177
.subckt NAND A=$iopadmap$rs2[0] B=$abc$18320$new_n1449 Y=$abc$18320$new_n2178
.subckt NOR A=$iopadmap$rs2[0] B=register_file[6][15] Y=$abc$18320$new_n2179
.subckt NOR A=$abc$18320$new_n2179 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2180
.subckt NAND A=$abc$18320$new_n2180 B=$abc$18320$new_n2178 Y=$abc$18320$new_n2181
.subckt NAND A=$iopadmap$rs2[0] B=register_file[5][15] Y=$abc$18320$new_n2182
.subckt NAND A=$abc$18320$new_n1466 B=register_file[4][15] Y=$abc$18320$new_n2183
.subckt NAND A=$abc$18320$new_n2183 B=$abc$18320$new_n2182 Y=$abc$18320$new_n2184
.subckt NAND A=$abc$18320$new_n2184 B=$abc$18320$new_n1470 Y=$abc$18320$new_n2185
.subckt NAND A=$abc$18320$new_n2185 B=$abc$18320$new_n2181 Y=$abc$18320$new_n2186
.subckt NAND A=$abc$18320$new_n2186 B=$abc$18320$new_n1509 Y=$abc$18320$new_n2187
.subckt NAND A=$abc$18320$new_n2187 B=$abc$18320$new_n2177 Y=$abc$18320$new_n2188
.subckt NOR A=$abc$18320$new_n2188 B=$abc$18320$new_n2167 Y=$abc$18320$new_n2189
.subckt NOR A=$abc$18320$new_n2189 B=$abc$18320$new_n1514 Y=$iopadmap$p2[15]
.subckt NOR A=$iopadmap$rd[3] B=$iopadmap$rd[2] Y=$abc$18320$new_n2191
.subckt NOT A=$abc$18320$new_n2191 Y=$abc$18320$new_n2192
.subckt NOR A=$iopadmap$rd[0] B=$iopadmap$rd[1] Y=$abc$18320$new_n2193
.subckt NAND A=$abc$18320$new_n2193 B=$abc$18320$new_n2191 Y=$abc$18320$new_n2194
.subckt NAND A=$abc$18320$new_n2194 B=$iopadmap$writeRegFile Y=$abc$18320$new_n2195
.subckt NOR A=$abc$18320$new_n2195 B=$iopadmap$rst Y=$abc$18320$new_n2196
.subckt NOT A=$iopadmap$rd[1] Y=$abc$18320$new_n2197
.subckt NOR A=$iopadmap$rd[0] B=$abc$18320$new_n2197 Y=$abc$18320$new_n2198
.subckt NAND A=$abc$18320$new_n2198 B=$abc$18320$new_n2196 Y=$abc$18320$new_n2199
.subckt NOR A=$abc$18320$new_n2199 B=$abc$18320$new_n2192 Y=$abc$18320$new_n2200
.subckt NOR A=$abc$18320$new_n2200 B=$iopadmap$rst Y=$abc$18320$new_n2201
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][0] Y=$abc$18320$new_n2202
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2203
.subckt NAND A=$abc$18320$new_n2203 B=$abc$18320$new_n2202 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14674
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][1] Y=$abc$18320$new_n2205
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2206
.subckt NAND A=$abc$18320$new_n2206 B=$abc$18320$new_n2205 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14678
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][2] Y=$abc$18320$new_n2208
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2209
.subckt NAND A=$abc$18320$new_n2209 B=$abc$18320$new_n2208 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14682
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][3] Y=$abc$18320$new_n2211
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2212
.subckt NAND A=$abc$18320$new_n2212 B=$abc$18320$new_n2211 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14686
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][4] Y=$abc$18320$new_n2214
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2215
.subckt NAND A=$abc$18320$new_n2215 B=$abc$18320$new_n2214 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14690
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][5] Y=$abc$18320$new_n2217
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2218
.subckt NAND A=$abc$18320$new_n2218 B=$abc$18320$new_n2217 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14694
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][6] Y=$abc$18320$new_n2220
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2221
.subckt NAND A=$abc$18320$new_n2221 B=$abc$18320$new_n2220 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14698
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][7] Y=$abc$18320$new_n2223
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2224
.subckt NAND A=$abc$18320$new_n2224 B=$abc$18320$new_n2223 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14702
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][8] Y=$abc$18320$new_n2226
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2227
.subckt NAND A=$abc$18320$new_n2227 B=$abc$18320$new_n2226 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14706
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][9] Y=$abc$18320$new_n2229
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2230
.subckt NAND A=$abc$18320$new_n2230 B=$abc$18320$new_n2229 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14710
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][10] Y=$abc$18320$new_n2232
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2233
.subckt NAND A=$abc$18320$new_n2233 B=$abc$18320$new_n2232 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14714
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][11] Y=$abc$18320$new_n2235
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2236
.subckt NAND A=$abc$18320$new_n2236 B=$abc$18320$new_n2235 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14718
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][12] Y=$abc$18320$new_n2238
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2239
.subckt NAND A=$abc$18320$new_n2239 B=$abc$18320$new_n2238 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14722
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][13] Y=$abc$18320$new_n2241
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2242
.subckt NAND A=$abc$18320$new_n2242 B=$abc$18320$new_n2241 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14726
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][14] Y=$abc$18320$new_n2244
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2245
.subckt NAND A=$abc$18320$new_n2245 B=$abc$18320$new_n2244 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14730
.subckt NAND A=$abc$18320$new_n2201 B=register_file[2][15] Y=$abc$18320$new_n2247
.subckt NAND A=$abc$18320$new_n2200 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2248
.subckt NAND A=$abc$18320$new_n2248 B=$abc$18320$new_n2247 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14734
.subckt NOT A=$iopadmap$rd[0] Y=$abc$18320$new_n2250
.subckt NOR A=$abc$18320$new_n2250 B=$abc$18320$new_n2197 Y=$abc$18320$new_n2251
.subckt NAND A=$abc$18320$new_n2251 B=$abc$18320$new_n2196 Y=$abc$18320$new_n2252
.subckt NOR A=$abc$18320$new_n2252 B=$abc$18320$new_n2192 Y=$abc$18320$new_n2253
.subckt NOR A=$abc$18320$new_n2253 B=$iopadmap$rst Y=$abc$18320$new_n2254
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][0] Y=$abc$18320$new_n2255
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2256
.subckt NAND A=$abc$18320$new_n2256 B=$abc$18320$new_n2255 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14738
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][1] Y=$abc$18320$new_n2258
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2259
.subckt NAND A=$abc$18320$new_n2259 B=$abc$18320$new_n2258 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14742
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][2] Y=$abc$18320$new_n2261
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2262
.subckt NAND A=$abc$18320$new_n2262 B=$abc$18320$new_n2261 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14746
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][3] Y=$abc$18320$new_n2264
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2265
.subckt NAND A=$abc$18320$new_n2265 B=$abc$18320$new_n2264 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14750
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][4] Y=$abc$18320$new_n2267
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2268
.subckt NAND A=$abc$18320$new_n2268 B=$abc$18320$new_n2267 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14754
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][5] Y=$abc$18320$new_n2270
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2271
.subckt NAND A=$abc$18320$new_n2271 B=$abc$18320$new_n2270 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14758
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][6] Y=$abc$18320$new_n2273
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2274
.subckt NAND A=$abc$18320$new_n2274 B=$abc$18320$new_n2273 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14762
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][7] Y=$abc$18320$new_n2276
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2277
.subckt NAND A=$abc$18320$new_n2277 B=$abc$18320$new_n2276 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14766
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][8] Y=$abc$18320$new_n2279
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2280
.subckt NAND A=$abc$18320$new_n2280 B=$abc$18320$new_n2279 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14770
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][9] Y=$abc$18320$new_n2282
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2283
.subckt NAND A=$abc$18320$new_n2283 B=$abc$18320$new_n2282 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14774
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][10] Y=$abc$18320$new_n2285
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2286
.subckt NAND A=$abc$18320$new_n2286 B=$abc$18320$new_n2285 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14778
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][11] Y=$abc$18320$new_n2288
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2289
.subckt NAND A=$abc$18320$new_n2289 B=$abc$18320$new_n2288 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14782
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][12] Y=$abc$18320$new_n2291
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2292
.subckt NAND A=$abc$18320$new_n2292 B=$abc$18320$new_n2291 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14786
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][13] Y=$abc$18320$new_n2294
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2295
.subckt NAND A=$abc$18320$new_n2295 B=$abc$18320$new_n2294 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14790
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][14] Y=$abc$18320$new_n2297
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2298
.subckt NAND A=$abc$18320$new_n2298 B=$abc$18320$new_n2297 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14794
.subckt NAND A=$abc$18320$new_n2254 B=register_file[3][15] Y=$abc$18320$new_n2300
.subckt NAND A=$abc$18320$new_n2253 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2301
.subckt NAND A=$abc$18320$new_n2301 B=$abc$18320$new_n2300 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14798
.subckt NOT A=$iopadmap$rd[3] Y=$abc$18320$new_n2303
.subckt NAND A=$abc$18320$new_n2303 B=$iopadmap$rd[2] Y=$abc$18320$new_n2304
.subckt NAND A=$abc$18320$new_n2196 B=$abc$18320$new_n2193 Y=$abc$18320$new_n2305
.subckt NOR A=$abc$18320$new_n2305 B=$abc$18320$new_n2304 Y=$abc$18320$new_n2306
.subckt NOR A=$abc$18320$new_n2306 B=$iopadmap$rst Y=$abc$18320$new_n2307
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][0] Y=$abc$18320$new_n2308
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2309
.subckt NAND A=$abc$18320$new_n2309 B=$abc$18320$new_n2308 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14802
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][1] Y=$abc$18320$new_n2311
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2312
.subckt NAND A=$abc$18320$new_n2312 B=$abc$18320$new_n2311 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14806
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][2] Y=$abc$18320$new_n2314
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2315
.subckt NAND A=$abc$18320$new_n2315 B=$abc$18320$new_n2314 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14810
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][3] Y=$abc$18320$new_n2317
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2318
.subckt NAND A=$abc$18320$new_n2318 B=$abc$18320$new_n2317 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14814
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][4] Y=$abc$18320$new_n2320
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2321
.subckt NAND A=$abc$18320$new_n2321 B=$abc$18320$new_n2320 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14818
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][5] Y=$abc$18320$new_n2323
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2324
.subckt NAND A=$abc$18320$new_n2324 B=$abc$18320$new_n2323 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14822
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][6] Y=$abc$18320$new_n2326
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2327
.subckt NAND A=$abc$18320$new_n2327 B=$abc$18320$new_n2326 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14826
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][7] Y=$abc$18320$new_n2329
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2330
.subckt NAND A=$abc$18320$new_n2330 B=$abc$18320$new_n2329 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14830
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][8] Y=$abc$18320$new_n2332
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2333
.subckt NAND A=$abc$18320$new_n2333 B=$abc$18320$new_n2332 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14834
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][9] Y=$abc$18320$new_n2335
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2336
.subckt NAND A=$abc$18320$new_n2336 B=$abc$18320$new_n2335 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14838
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][10] Y=$abc$18320$new_n2338
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2339
.subckt NAND A=$abc$18320$new_n2339 B=$abc$18320$new_n2338 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14842
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][11] Y=$abc$18320$new_n2341
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2342
.subckt NAND A=$abc$18320$new_n2342 B=$abc$18320$new_n2341 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14846
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][12] Y=$abc$18320$new_n2344
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2345
.subckt NAND A=$abc$18320$new_n2345 B=$abc$18320$new_n2344 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14850
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][13] Y=$abc$18320$new_n2347
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2348
.subckt NAND A=$abc$18320$new_n2348 B=$abc$18320$new_n2347 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14854
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][14] Y=$abc$18320$new_n2350
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2351
.subckt NAND A=$abc$18320$new_n2351 B=$abc$18320$new_n2350 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14858
.subckt NAND A=$abc$18320$new_n2307 B=register_file[4][15] Y=$abc$18320$new_n2353
.subckt NAND A=$abc$18320$new_n2306 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2354
.subckt NAND A=$abc$18320$new_n2354 B=$abc$18320$new_n2353 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14862
.subckt NAND A=$iopadmap$rd[3] B=$iopadmap$rd[2] Y=$abc$18320$new_n2356
.subckt NOR A=$abc$18320$new_n2356 B=$abc$18320$new_n2199 Y=$abc$18320$new_n2357
.subckt NOR A=$abc$18320$new_n2357 B=$iopadmap$rst Y=$abc$18320$new_n2358
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][0] Y=$abc$18320$new_n2359
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2360
.subckt NAND A=$abc$18320$new_n2360 B=$abc$18320$new_n2359 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14866
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][1] Y=$abc$18320$new_n2362
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2363
.subckt NAND A=$abc$18320$new_n2363 B=$abc$18320$new_n2362 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14870
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][2] Y=$abc$18320$new_n2365
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2366
.subckt NAND A=$abc$18320$new_n2366 B=$abc$18320$new_n2365 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14874
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][3] Y=$abc$18320$new_n2368
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2369
.subckt NAND A=$abc$18320$new_n2369 B=$abc$18320$new_n2368 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14878
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][4] Y=$abc$18320$new_n2371
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2372
.subckt NAND A=$abc$18320$new_n2372 B=$abc$18320$new_n2371 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14882
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][5] Y=$abc$18320$new_n2374
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2375
.subckt NAND A=$abc$18320$new_n2375 B=$abc$18320$new_n2374 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14886
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][6] Y=$abc$18320$new_n2377
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2378
.subckt NAND A=$abc$18320$new_n2378 B=$abc$18320$new_n2377 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14890
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][7] Y=$abc$18320$new_n2380
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2381
.subckt NAND A=$abc$18320$new_n2381 B=$abc$18320$new_n2380 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14894
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][8] Y=$abc$18320$new_n2383
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2384
.subckt NAND A=$abc$18320$new_n2384 B=$abc$18320$new_n2383 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14898
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][9] Y=$abc$18320$new_n2386
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2387
.subckt NAND A=$abc$18320$new_n2387 B=$abc$18320$new_n2386 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14902
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][10] Y=$abc$18320$new_n2389
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2390
.subckt NAND A=$abc$18320$new_n2390 B=$abc$18320$new_n2389 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14906
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][11] Y=$abc$18320$new_n2392
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2393
.subckt NAND A=$abc$18320$new_n2393 B=$abc$18320$new_n2392 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14910
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][12] Y=$abc$18320$new_n2395
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2396
.subckt NAND A=$abc$18320$new_n2396 B=$abc$18320$new_n2395 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14914
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][13] Y=$abc$18320$new_n2398
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2399
.subckt NAND A=$abc$18320$new_n2399 B=$abc$18320$new_n2398 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14918
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][14] Y=$abc$18320$new_n2401
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2402
.subckt NAND A=$abc$18320$new_n2402 B=$abc$18320$new_n2401 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14922
.subckt NAND A=$abc$18320$new_n2358 B=register_file[14][15] Y=$abc$18320$new_n2404
.subckt NAND A=$abc$18320$new_n2357 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2405
.subckt NAND A=$abc$18320$new_n2405 B=$abc$18320$new_n2404 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14926
.subckt NOR A=$abc$18320$new_n2304 B=$abc$18320$new_n2199 Y=$abc$18320$new_n2407
.subckt NOR A=$abc$18320$new_n2407 B=$iopadmap$rst Y=$abc$18320$new_n2408
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][0] Y=$abc$18320$new_n2409
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2410
.subckt NAND A=$abc$18320$new_n2410 B=$abc$18320$new_n2409 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14930
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][1] Y=$abc$18320$new_n2412
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2413
.subckt NAND A=$abc$18320$new_n2413 B=$abc$18320$new_n2412 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14934
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][2] Y=$abc$18320$new_n2415
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2416
.subckt NAND A=$abc$18320$new_n2416 B=$abc$18320$new_n2415 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14938
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][3] Y=$abc$18320$new_n2418
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2419
.subckt NAND A=$abc$18320$new_n2419 B=$abc$18320$new_n2418 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14942
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][4] Y=$abc$18320$new_n2421
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2422
.subckt NAND A=$abc$18320$new_n2422 B=$abc$18320$new_n2421 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14946
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][5] Y=$abc$18320$new_n2424
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2425
.subckt NAND A=$abc$18320$new_n2425 B=$abc$18320$new_n2424 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14950
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][6] Y=$abc$18320$new_n2427
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2428
.subckt NAND A=$abc$18320$new_n2428 B=$abc$18320$new_n2427 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14954
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][7] Y=$abc$18320$new_n2430
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2431
.subckt NAND A=$abc$18320$new_n2431 B=$abc$18320$new_n2430 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14958
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][8] Y=$abc$18320$new_n2433
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2434
.subckt NAND A=$abc$18320$new_n2434 B=$abc$18320$new_n2433 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14962
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][9] Y=$abc$18320$new_n2436
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2437
.subckt NAND A=$abc$18320$new_n2437 B=$abc$18320$new_n2436 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14966
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][10] Y=$abc$18320$new_n2439
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2440
.subckt NAND A=$abc$18320$new_n2440 B=$abc$18320$new_n2439 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14970
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][11] Y=$abc$18320$new_n2442
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2443
.subckt NAND A=$abc$18320$new_n2443 B=$abc$18320$new_n2442 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14974
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][12] Y=$abc$18320$new_n2445
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2446
.subckt NAND A=$abc$18320$new_n2446 B=$abc$18320$new_n2445 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14978
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][13] Y=$abc$18320$new_n2448
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2449
.subckt NAND A=$abc$18320$new_n2449 B=$abc$18320$new_n2448 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14982
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][14] Y=$abc$18320$new_n2451
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2452
.subckt NAND A=$abc$18320$new_n2452 B=$abc$18320$new_n2451 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14986
.subckt NAND A=$abc$18320$new_n2408 B=register_file[6][15] Y=$abc$18320$new_n2454
.subckt NAND A=$abc$18320$new_n2407 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2455
.subckt NAND A=$abc$18320$new_n2455 B=$abc$18320$new_n2454 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14990
.subckt NOT A=register_file[0][0] Y=$abc$18320$new_n2457
.subckt NOR A=$abc$18320$new_n2457 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14994
.subckt NOT A=register_file[0][1] Y=$abc$18320$new_n2459
.subckt NOR A=$abc$18320$new_n2459 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$14998
.subckt NOT A=register_file[0][2] Y=$abc$18320$new_n2461
.subckt NOR A=$abc$18320$new_n2461 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15002
.subckt NOT A=register_file[0][3] Y=$abc$18320$new_n2463
.subckt NOR A=$abc$18320$new_n2463 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15006
.subckt NOT A=register_file[0][4] Y=$abc$18320$new_n2465
.subckt NOR A=$abc$18320$new_n2465 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15010
.subckt NOT A=register_file[0][5] Y=$abc$18320$new_n2467
.subckt NOR A=$abc$18320$new_n2467 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15014
.subckt NOT A=register_file[0][6] Y=$abc$18320$new_n2469
.subckt NOR A=$abc$18320$new_n2469 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15018
.subckt NOT A=register_file[0][7] Y=$abc$18320$new_n2471
.subckt NOR A=$abc$18320$new_n2471 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15022
.subckt NOT A=register_file[0][8] Y=$abc$18320$new_n2473
.subckt NOR A=$abc$18320$new_n2473 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15026
.subckt NOT A=register_file[0][9] Y=$abc$18320$new_n2475
.subckt NOR A=$abc$18320$new_n2475 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15030
.subckt NOT A=register_file[0][10] Y=$abc$18320$new_n2477
.subckt NOR A=$abc$18320$new_n2477 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15034
.subckt NOT A=register_file[0][11] Y=$abc$18320$new_n2479
.subckt NOR A=$abc$18320$new_n2479 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15038
.subckt NOT A=register_file[0][12] Y=$abc$18320$new_n2481
.subckt NOR A=$abc$18320$new_n2481 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15042
.subckt NOT A=register_file[0][13] Y=$abc$18320$new_n2483
.subckt NOR A=$abc$18320$new_n2483 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15046
.subckt NOT A=register_file[0][14] Y=$abc$18320$new_n2485
.subckt NOR A=$abc$18320$new_n2485 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15050
.subckt NOT A=register_file[0][15] Y=$abc$18320$new_n2487
.subckt NOR A=$abc$18320$new_n2487 B=$iopadmap$rst Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15054
.subckt NOT A=$iopadmap$rd[2] Y=$abc$18320$new_n2489
.subckt NAND A=$iopadmap$rd[3] B=$abc$18320$new_n2489 Y=$abc$18320$new_n2490
.subckt NOR A=$abc$18320$new_n2490 B=$abc$18320$new_n2252 Y=$abc$18320$new_n2491
.subckt NOR A=$abc$18320$new_n2491 B=$iopadmap$rst Y=$abc$18320$new_n2492
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][0] Y=$abc$18320$new_n2493
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2494
.subckt NAND A=$abc$18320$new_n2494 B=$abc$18320$new_n2493 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15058
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][1] Y=$abc$18320$new_n2496
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2497
.subckt NAND A=$abc$18320$new_n2497 B=$abc$18320$new_n2496 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15062
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][2] Y=$abc$18320$new_n2499
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2500
.subckt NAND A=$abc$18320$new_n2500 B=$abc$18320$new_n2499 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15066
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][3] Y=$abc$18320$new_n2502
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2503
.subckt NAND A=$abc$18320$new_n2503 B=$abc$18320$new_n2502 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15070
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][4] Y=$abc$18320$new_n2505
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2506
.subckt NAND A=$abc$18320$new_n2506 B=$abc$18320$new_n2505 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15074
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][5] Y=$abc$18320$new_n2508
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2509
.subckt NAND A=$abc$18320$new_n2509 B=$abc$18320$new_n2508 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15078
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][6] Y=$abc$18320$new_n2511
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2512
.subckt NAND A=$abc$18320$new_n2512 B=$abc$18320$new_n2511 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15082
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][7] Y=$abc$18320$new_n2514
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2515
.subckt NAND A=$abc$18320$new_n2515 B=$abc$18320$new_n2514 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15086
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][8] Y=$abc$18320$new_n2517
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2518
.subckt NAND A=$abc$18320$new_n2518 B=$abc$18320$new_n2517 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15090
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][9] Y=$abc$18320$new_n2520
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2521
.subckt NAND A=$abc$18320$new_n2521 B=$abc$18320$new_n2520 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15094
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][10] Y=$abc$18320$new_n2523
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2524
.subckt NAND A=$abc$18320$new_n2524 B=$abc$18320$new_n2523 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15098
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][11] Y=$abc$18320$new_n2526
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2527
.subckt NAND A=$abc$18320$new_n2527 B=$abc$18320$new_n2526 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15102
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][12] Y=$abc$18320$new_n2529
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2530
.subckt NAND A=$abc$18320$new_n2530 B=$abc$18320$new_n2529 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15106
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][13] Y=$abc$18320$new_n2532
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2533
.subckt NAND A=$abc$18320$new_n2533 B=$abc$18320$new_n2532 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15110
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][14] Y=$abc$18320$new_n2535
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2536
.subckt NAND A=$abc$18320$new_n2536 B=$abc$18320$new_n2535 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15114
.subckt NAND A=$abc$18320$new_n2492 B=register_file[11][15] Y=$abc$18320$new_n2538
.subckt NAND A=$abc$18320$new_n2491 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2539
.subckt NAND A=$abc$18320$new_n2539 B=$abc$18320$new_n2538 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15118
.subckt NOR A=$abc$18320$new_n2250 B=$iopadmap$rd[1] Y=$abc$18320$new_n2541
.subckt NAND A=$abc$18320$new_n2541 B=$abc$18320$new_n2196 Y=$abc$18320$new_n2542
.subckt NOR A=$abc$18320$new_n2542 B=$abc$18320$new_n2490 Y=$abc$18320$new_n2543
.subckt NOR A=$abc$18320$new_n2543 B=$iopadmap$rst Y=$abc$18320$new_n2544
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][0] Y=$abc$18320$new_n2545
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2546
.subckt NAND A=$abc$18320$new_n2546 B=$abc$18320$new_n2545 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15122
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][1] Y=$abc$18320$new_n2548
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2549
.subckt NAND A=$abc$18320$new_n2549 B=$abc$18320$new_n2548 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15126
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][2] Y=$abc$18320$new_n2551
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2552
.subckt NAND A=$abc$18320$new_n2552 B=$abc$18320$new_n2551 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15130
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][3] Y=$abc$18320$new_n2554
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2555
.subckt NAND A=$abc$18320$new_n2555 B=$abc$18320$new_n2554 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15134
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][4] Y=$abc$18320$new_n2557
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2558
.subckt NAND A=$abc$18320$new_n2558 B=$abc$18320$new_n2557 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15138
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][5] Y=$abc$18320$new_n2560
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2561
.subckt NAND A=$abc$18320$new_n2561 B=$abc$18320$new_n2560 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15142
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][6] Y=$abc$18320$new_n2563
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2564
.subckt NAND A=$abc$18320$new_n2564 B=$abc$18320$new_n2563 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15146
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][7] Y=$abc$18320$new_n2566
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2567
.subckt NAND A=$abc$18320$new_n2567 B=$abc$18320$new_n2566 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15150
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][8] Y=$abc$18320$new_n2569
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2570
.subckt NAND A=$abc$18320$new_n2570 B=$abc$18320$new_n2569 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15154
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][9] Y=$abc$18320$new_n2572
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2573
.subckt NAND A=$abc$18320$new_n2573 B=$abc$18320$new_n2572 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15158
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][10] Y=$abc$18320$new_n2575
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2576
.subckt NAND A=$abc$18320$new_n2576 B=$abc$18320$new_n2575 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15162
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][11] Y=$abc$18320$new_n2578
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2579
.subckt NAND A=$abc$18320$new_n2579 B=$abc$18320$new_n2578 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15166
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][12] Y=$abc$18320$new_n2581
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2582
.subckt NAND A=$abc$18320$new_n2582 B=$abc$18320$new_n2581 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15170
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][13] Y=$abc$18320$new_n2584
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2585
.subckt NAND A=$abc$18320$new_n2585 B=$abc$18320$new_n2584 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15174
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][14] Y=$abc$18320$new_n2587
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2588
.subckt NAND A=$abc$18320$new_n2588 B=$abc$18320$new_n2587 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15178
.subckt NAND A=$abc$18320$new_n2544 B=register_file[9][15] Y=$abc$18320$new_n2590
.subckt NAND A=$abc$18320$new_n2543 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2591
.subckt NAND A=$abc$18320$new_n2591 B=$abc$18320$new_n2590 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15182
.subckt NOR A=$abc$18320$new_n2542 B=$abc$18320$new_n2304 Y=$abc$18320$new_n2593
.subckt NOR A=$abc$18320$new_n2593 B=$iopadmap$rst Y=$abc$18320$new_n2594
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][0] Y=$abc$18320$new_n2595
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2596
.subckt NAND A=$abc$18320$new_n2596 B=$abc$18320$new_n2595 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15186
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][1] Y=$abc$18320$new_n2598
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2599
.subckt NAND A=$abc$18320$new_n2599 B=$abc$18320$new_n2598 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15190
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][2] Y=$abc$18320$new_n2601
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2602
.subckt NAND A=$abc$18320$new_n2602 B=$abc$18320$new_n2601 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15194
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][3] Y=$abc$18320$new_n2604
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2605
.subckt NAND A=$abc$18320$new_n2605 B=$abc$18320$new_n2604 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15198
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][4] Y=$abc$18320$new_n2607
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2608
.subckt NAND A=$abc$18320$new_n2608 B=$abc$18320$new_n2607 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15202
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][5] Y=$abc$18320$new_n2610
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2611
.subckt NAND A=$abc$18320$new_n2611 B=$abc$18320$new_n2610 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15206
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][6] Y=$abc$18320$new_n2613
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2614
.subckt NAND A=$abc$18320$new_n2614 B=$abc$18320$new_n2613 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15210
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][7] Y=$abc$18320$new_n2616
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2617
.subckt NAND A=$abc$18320$new_n2617 B=$abc$18320$new_n2616 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15214
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][8] Y=$abc$18320$new_n2619
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2620
.subckt NAND A=$abc$18320$new_n2620 B=$abc$18320$new_n2619 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15218
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][9] Y=$abc$18320$new_n2622
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2623
.subckt NAND A=$abc$18320$new_n2623 B=$abc$18320$new_n2622 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15222
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][10] Y=$abc$18320$new_n2625
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2626
.subckt NAND A=$abc$18320$new_n2626 B=$abc$18320$new_n2625 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15226
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][11] Y=$abc$18320$new_n2628
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2629
.subckt NAND A=$abc$18320$new_n2629 B=$abc$18320$new_n2628 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15230
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][12] Y=$abc$18320$new_n2631
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2632
.subckt NAND A=$abc$18320$new_n2632 B=$abc$18320$new_n2631 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15234
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][13] Y=$abc$18320$new_n2634
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2635
.subckt NAND A=$abc$18320$new_n2635 B=$abc$18320$new_n2634 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15238
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][14] Y=$abc$18320$new_n2637
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2638
.subckt NAND A=$abc$18320$new_n2638 B=$abc$18320$new_n2637 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15242
.subckt NAND A=$abc$18320$new_n2594 B=register_file[5][15] Y=$abc$18320$new_n2640
.subckt NAND A=$abc$18320$new_n2593 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2641
.subckt NAND A=$abc$18320$new_n2641 B=$abc$18320$new_n2640 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15246
.subckt NOR A=$abc$18320$new_n2356 B=$abc$18320$new_n2305 Y=$abc$18320$new_n2643
.subckt NOR A=$abc$18320$new_n2643 B=$iopadmap$rst Y=$abc$18320$new_n2644
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][0] Y=$abc$18320$new_n2645
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2646
.subckt NAND A=$abc$18320$new_n2646 B=$abc$18320$new_n2645 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15250
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][1] Y=$abc$18320$new_n2648
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2649
.subckt NAND A=$abc$18320$new_n2649 B=$abc$18320$new_n2648 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15254
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][2] Y=$abc$18320$new_n2651
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2652
.subckt NAND A=$abc$18320$new_n2652 B=$abc$18320$new_n2651 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15258
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][3] Y=$abc$18320$new_n2654
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2655
.subckt NAND A=$abc$18320$new_n2655 B=$abc$18320$new_n2654 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15262
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][4] Y=$abc$18320$new_n2657
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2658
.subckt NAND A=$abc$18320$new_n2658 B=$abc$18320$new_n2657 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15266
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][5] Y=$abc$18320$new_n2660
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2661
.subckt NAND A=$abc$18320$new_n2661 B=$abc$18320$new_n2660 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15270
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][6] Y=$abc$18320$new_n2663
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2664
.subckt NAND A=$abc$18320$new_n2664 B=$abc$18320$new_n2663 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15274
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][7] Y=$abc$18320$new_n2666
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2667
.subckt NAND A=$abc$18320$new_n2667 B=$abc$18320$new_n2666 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15278
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][8] Y=$abc$18320$new_n2669
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2670
.subckt NAND A=$abc$18320$new_n2670 B=$abc$18320$new_n2669 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15282
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][9] Y=$abc$18320$new_n2672
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2673
.subckt NAND A=$abc$18320$new_n2673 B=$abc$18320$new_n2672 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15286
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][10] Y=$abc$18320$new_n2675
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2676
.subckt NAND A=$abc$18320$new_n2676 B=$abc$18320$new_n2675 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15290
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][11] Y=$abc$18320$new_n2678
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2679
.subckt NAND A=$abc$18320$new_n2679 B=$abc$18320$new_n2678 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15294
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][12] Y=$abc$18320$new_n2681
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2682
.subckt NAND A=$abc$18320$new_n2682 B=$abc$18320$new_n2681 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15298
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][13] Y=$abc$18320$new_n2684
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2685
.subckt NAND A=$abc$18320$new_n2685 B=$abc$18320$new_n2684 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15302
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][14] Y=$abc$18320$new_n2687
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2688
.subckt NAND A=$abc$18320$new_n2688 B=$abc$18320$new_n2687 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15306
.subckt NAND A=$abc$18320$new_n2644 B=register_file[12][15] Y=$abc$18320$new_n2690
.subckt NAND A=$abc$18320$new_n2643 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2691
.subckt NAND A=$abc$18320$new_n2691 B=$abc$18320$new_n2690 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15310
.subckt NOR A=$abc$18320$new_n2490 B=$abc$18320$new_n2305 Y=$abc$18320$new_n2693
.subckt NOR A=$abc$18320$new_n2693 B=$iopadmap$rst Y=$abc$18320$new_n2694
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][0] Y=$abc$18320$new_n2695
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2696
.subckt NAND A=$abc$18320$new_n2696 B=$abc$18320$new_n2695 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15314
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][1] Y=$abc$18320$new_n2698
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2699
.subckt NAND A=$abc$18320$new_n2699 B=$abc$18320$new_n2698 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15318
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][2] Y=$abc$18320$new_n2701
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2702
.subckt NAND A=$abc$18320$new_n2702 B=$abc$18320$new_n2701 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15322
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][3] Y=$abc$18320$new_n2704
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2705
.subckt NAND A=$abc$18320$new_n2705 B=$abc$18320$new_n2704 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15326
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][4] Y=$abc$18320$new_n2707
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2708
.subckt NAND A=$abc$18320$new_n2708 B=$abc$18320$new_n2707 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15330
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][5] Y=$abc$18320$new_n2710
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2711
.subckt NAND A=$abc$18320$new_n2711 B=$abc$18320$new_n2710 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15334
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][6] Y=$abc$18320$new_n2713
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2714
.subckt NAND A=$abc$18320$new_n2714 B=$abc$18320$new_n2713 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15338
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][7] Y=$abc$18320$new_n2716
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2717
.subckt NAND A=$abc$18320$new_n2717 B=$abc$18320$new_n2716 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15342
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][8] Y=$abc$18320$new_n2719
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2720
.subckt NAND A=$abc$18320$new_n2720 B=$abc$18320$new_n2719 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15346
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][9] Y=$abc$18320$new_n2722
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2723
.subckt NAND A=$abc$18320$new_n2723 B=$abc$18320$new_n2722 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15350
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][10] Y=$abc$18320$new_n2725
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2726
.subckt NAND A=$abc$18320$new_n2726 B=$abc$18320$new_n2725 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15354
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][11] Y=$abc$18320$new_n2728
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2729
.subckt NAND A=$abc$18320$new_n2729 B=$abc$18320$new_n2728 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15358
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][12] Y=$abc$18320$new_n2731
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2732
.subckt NAND A=$abc$18320$new_n2732 B=$abc$18320$new_n2731 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15362
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][13] Y=$abc$18320$new_n2734
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2735
.subckt NAND A=$abc$18320$new_n2735 B=$abc$18320$new_n2734 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15366
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][14] Y=$abc$18320$new_n2737
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2738
.subckt NAND A=$abc$18320$new_n2738 B=$abc$18320$new_n2737 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15370
.subckt NAND A=$abc$18320$new_n2694 B=register_file[8][15] Y=$abc$18320$new_n2740
.subckt NAND A=$abc$18320$new_n2693 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2741
.subckt NAND A=$abc$18320$new_n2741 B=$abc$18320$new_n2740 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15374
.subckt NOR A=$abc$18320$new_n2356 B=$abc$18320$new_n2252 Y=$abc$18320$new_n2743
.subckt NOR A=$abc$18320$new_n2743 B=$iopadmap$rst Y=$abc$18320$new_n2744
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][0] Y=$abc$18320$new_n2745
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2746
.subckt NAND A=$abc$18320$new_n2746 B=$abc$18320$new_n2745 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15378
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][1] Y=$abc$18320$new_n2748
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2749
.subckt NAND A=$abc$18320$new_n2749 B=$abc$18320$new_n2748 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15382
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][2] Y=$abc$18320$new_n2751
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2752
.subckt NAND A=$abc$18320$new_n2752 B=$abc$18320$new_n2751 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15386
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][3] Y=$abc$18320$new_n2754
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2755
.subckt NAND A=$abc$18320$new_n2755 B=$abc$18320$new_n2754 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15390
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][4] Y=$abc$18320$new_n2757
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2758
.subckt NAND A=$abc$18320$new_n2758 B=$abc$18320$new_n2757 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15394
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][5] Y=$abc$18320$new_n2760
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2761
.subckt NAND A=$abc$18320$new_n2761 B=$abc$18320$new_n2760 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15398
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][6] Y=$abc$18320$new_n2763
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2764
.subckt NAND A=$abc$18320$new_n2764 B=$abc$18320$new_n2763 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15402
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][7] Y=$abc$18320$new_n2766
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2767
.subckt NAND A=$abc$18320$new_n2767 B=$abc$18320$new_n2766 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15406
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][8] Y=$abc$18320$new_n2769
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2770
.subckt NAND A=$abc$18320$new_n2770 B=$abc$18320$new_n2769 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15410
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][9] Y=$abc$18320$new_n2772
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2773
.subckt NAND A=$abc$18320$new_n2773 B=$abc$18320$new_n2772 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15414
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][10] Y=$abc$18320$new_n2775
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2776
.subckt NAND A=$abc$18320$new_n2776 B=$abc$18320$new_n2775 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15418
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][11] Y=$abc$18320$new_n2778
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2779
.subckt NAND A=$abc$18320$new_n2779 B=$abc$18320$new_n2778 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15422
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][12] Y=$abc$18320$new_n2781
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2782
.subckt NAND A=$abc$18320$new_n2782 B=$abc$18320$new_n2781 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15426
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][13] Y=$abc$18320$new_n2784
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2785
.subckt NAND A=$abc$18320$new_n2785 B=$abc$18320$new_n2784 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15430
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][14] Y=$abc$18320$new_n2787
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2788
.subckt NAND A=$abc$18320$new_n2788 B=$abc$18320$new_n2787 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15434
.subckt NAND A=$abc$18320$new_n2744 B=register_file[15][15] Y=$abc$18320$new_n2790
.subckt NAND A=$abc$18320$new_n2743 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2791
.subckt NAND A=$abc$18320$new_n2791 B=$abc$18320$new_n2790 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15438
.subckt NOR A=$abc$18320$new_n2542 B=$abc$18320$new_n2356 Y=$abc$18320$new_n2793
.subckt NOR A=$abc$18320$new_n2793 B=$iopadmap$rst Y=$abc$18320$new_n2794
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][0] Y=$abc$18320$new_n2795
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2796
.subckt NAND A=$abc$18320$new_n2796 B=$abc$18320$new_n2795 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15442
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][1] Y=$abc$18320$new_n2798
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2799
.subckt NAND A=$abc$18320$new_n2799 B=$abc$18320$new_n2798 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15446
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][2] Y=$abc$18320$new_n2801
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2802
.subckt NAND A=$abc$18320$new_n2802 B=$abc$18320$new_n2801 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15450
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][3] Y=$abc$18320$new_n2804
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2805
.subckt NAND A=$abc$18320$new_n2805 B=$abc$18320$new_n2804 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15454
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][4] Y=$abc$18320$new_n2807
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2808
.subckt NAND A=$abc$18320$new_n2808 B=$abc$18320$new_n2807 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15458
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][5] Y=$abc$18320$new_n2810
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2811
.subckt NAND A=$abc$18320$new_n2811 B=$abc$18320$new_n2810 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15462
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][6] Y=$abc$18320$new_n2813
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2814
.subckt NAND A=$abc$18320$new_n2814 B=$abc$18320$new_n2813 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15466
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][7] Y=$abc$18320$new_n2816
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2817
.subckt NAND A=$abc$18320$new_n2817 B=$abc$18320$new_n2816 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15470
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][8] Y=$abc$18320$new_n2819
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2820
.subckt NAND A=$abc$18320$new_n2820 B=$abc$18320$new_n2819 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15474
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][9] Y=$abc$18320$new_n2822
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2823
.subckt NAND A=$abc$18320$new_n2823 B=$abc$18320$new_n2822 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15478
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][10] Y=$abc$18320$new_n2825
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2826
.subckt NAND A=$abc$18320$new_n2826 B=$abc$18320$new_n2825 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15482
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][11] Y=$abc$18320$new_n2828
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2829
.subckt NAND A=$abc$18320$new_n2829 B=$abc$18320$new_n2828 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15486
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][12] Y=$abc$18320$new_n2831
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2832
.subckt NAND A=$abc$18320$new_n2832 B=$abc$18320$new_n2831 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15490
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][13] Y=$abc$18320$new_n2834
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2835
.subckt NAND A=$abc$18320$new_n2835 B=$abc$18320$new_n2834 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15494
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][14] Y=$abc$18320$new_n2837
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2838
.subckt NAND A=$abc$18320$new_n2838 B=$abc$18320$new_n2837 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15498
.subckt NAND A=$abc$18320$new_n2794 B=register_file[13][15] Y=$abc$18320$new_n2840
.subckt NAND A=$abc$18320$new_n2793 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2841
.subckt NAND A=$abc$18320$new_n2841 B=$abc$18320$new_n2840 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15502
.subckt NOR A=$abc$18320$new_n2490 B=$abc$18320$new_n2199 Y=$abc$18320$new_n2843
.subckt NOR A=$abc$18320$new_n2843 B=$iopadmap$rst Y=$abc$18320$new_n2844
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][0] Y=$abc$18320$new_n2845
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2846
.subckt NAND A=$abc$18320$new_n2846 B=$abc$18320$new_n2845 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15506
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][1] Y=$abc$18320$new_n2848
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2849
.subckt NAND A=$abc$18320$new_n2849 B=$abc$18320$new_n2848 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15510
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][2] Y=$abc$18320$new_n2851
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2852
.subckt NAND A=$abc$18320$new_n2852 B=$abc$18320$new_n2851 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15514
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][3] Y=$abc$18320$new_n2854
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2855
.subckt NAND A=$abc$18320$new_n2855 B=$abc$18320$new_n2854 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15518
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][4] Y=$abc$18320$new_n2857
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2858
.subckt NAND A=$abc$18320$new_n2858 B=$abc$18320$new_n2857 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15522
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][5] Y=$abc$18320$new_n2860
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2861
.subckt NAND A=$abc$18320$new_n2861 B=$abc$18320$new_n2860 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15526
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][6] Y=$abc$18320$new_n2863
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2864
.subckt NAND A=$abc$18320$new_n2864 B=$abc$18320$new_n2863 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15530
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][7] Y=$abc$18320$new_n2866
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2867
.subckt NAND A=$abc$18320$new_n2867 B=$abc$18320$new_n2866 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15534
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][8] Y=$abc$18320$new_n2869
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2870
.subckt NAND A=$abc$18320$new_n2870 B=$abc$18320$new_n2869 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15538
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][9] Y=$abc$18320$new_n2872
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2873
.subckt NAND A=$abc$18320$new_n2873 B=$abc$18320$new_n2872 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15542
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][10] Y=$abc$18320$new_n2875
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2876
.subckt NAND A=$abc$18320$new_n2876 B=$abc$18320$new_n2875 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15546
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][11] Y=$abc$18320$new_n2878
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2879
.subckt NAND A=$abc$18320$new_n2879 B=$abc$18320$new_n2878 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15550
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][12] Y=$abc$18320$new_n2881
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2882
.subckt NAND A=$abc$18320$new_n2882 B=$abc$18320$new_n2881 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15554
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][13] Y=$abc$18320$new_n2884
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2885
.subckt NAND A=$abc$18320$new_n2885 B=$abc$18320$new_n2884 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15558
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][14] Y=$abc$18320$new_n2887
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2888
.subckt NAND A=$abc$18320$new_n2888 B=$abc$18320$new_n2887 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15562
.subckt NAND A=$abc$18320$new_n2844 B=register_file[10][15] Y=$abc$18320$new_n2890
.subckt NAND A=$abc$18320$new_n2843 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2891
.subckt NAND A=$abc$18320$new_n2891 B=$abc$18320$new_n2890 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15566
.subckt NOR A=$abc$18320$new_n2304 B=$abc$18320$new_n2252 Y=$abc$18320$new_n2893
.subckt NOR A=$abc$18320$new_n2893 B=$iopadmap$rst Y=$abc$18320$new_n2894
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][0] Y=$abc$18320$new_n2895
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2896
.subckt NAND A=$abc$18320$new_n2896 B=$abc$18320$new_n2895 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15570
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][1] Y=$abc$18320$new_n2898
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2899
.subckt NAND A=$abc$18320$new_n2899 B=$abc$18320$new_n2898 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15574
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][2] Y=$abc$18320$new_n2901
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2902
.subckt NAND A=$abc$18320$new_n2902 B=$abc$18320$new_n2901 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15578
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][3] Y=$abc$18320$new_n2904
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2905
.subckt NAND A=$abc$18320$new_n2905 B=$abc$18320$new_n2904 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15582
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][4] Y=$abc$18320$new_n2907
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2908
.subckt NAND A=$abc$18320$new_n2908 B=$abc$18320$new_n2907 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15586
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][5] Y=$abc$18320$new_n2910
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2911
.subckt NAND A=$abc$18320$new_n2911 B=$abc$18320$new_n2910 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15590
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][6] Y=$abc$18320$new_n2913
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2914
.subckt NAND A=$abc$18320$new_n2914 B=$abc$18320$new_n2913 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15594
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][7] Y=$abc$18320$new_n2916
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2917
.subckt NAND A=$abc$18320$new_n2917 B=$abc$18320$new_n2916 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15598
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][8] Y=$abc$18320$new_n2919
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2920
.subckt NAND A=$abc$18320$new_n2920 B=$abc$18320$new_n2919 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15602
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][9] Y=$abc$18320$new_n2922
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2923
.subckt NAND A=$abc$18320$new_n2923 B=$abc$18320$new_n2922 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15606
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][10] Y=$abc$18320$new_n2925
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2926
.subckt NAND A=$abc$18320$new_n2926 B=$abc$18320$new_n2925 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15610
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][11] Y=$abc$18320$new_n2928
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2929
.subckt NAND A=$abc$18320$new_n2929 B=$abc$18320$new_n2928 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15614
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][12] Y=$abc$18320$new_n2931
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2932
.subckt NAND A=$abc$18320$new_n2932 B=$abc$18320$new_n2931 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15618
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][13] Y=$abc$18320$new_n2934
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2935
.subckt NAND A=$abc$18320$new_n2935 B=$abc$18320$new_n2934 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15622
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][14] Y=$abc$18320$new_n2937
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2938
.subckt NAND A=$abc$18320$new_n2938 B=$abc$18320$new_n2937 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15626
.subckt NAND A=$abc$18320$new_n2894 B=register_file[7][15] Y=$abc$18320$new_n2940
.subckt NAND A=$abc$18320$new_n2893 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2941
.subckt NAND A=$abc$18320$new_n2941 B=$abc$18320$new_n2940 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15630
.subckt NOR A=$abc$18320$new_n2542 B=$abc$18320$new_n2192 Y=$abc$18320$new_n2943
.subckt NOR A=$abc$18320$new_n2943 B=$iopadmap$rst Y=$abc$18320$new_n2944
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][0] Y=$abc$18320$new_n2945
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[0] Y=$abc$18320$new_n2946
.subckt NAND A=$abc$18320$new_n2946 B=$abc$18320$new_n2945 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15634
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][1] Y=$abc$18320$new_n2948
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[1] Y=$abc$18320$new_n2949
.subckt NAND A=$abc$18320$new_n2949 B=$abc$18320$new_n2948 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15638
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][2] Y=$abc$18320$new_n2951
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[2] Y=$abc$18320$new_n2952
.subckt NAND A=$abc$18320$new_n2952 B=$abc$18320$new_n2951 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15642
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][3] Y=$abc$18320$new_n2954
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[3] Y=$abc$18320$new_n2955
.subckt NAND A=$abc$18320$new_n2955 B=$abc$18320$new_n2954 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15646
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][4] Y=$abc$18320$new_n2957
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[4] Y=$abc$18320$new_n2958
.subckt NAND A=$abc$18320$new_n2958 B=$abc$18320$new_n2957 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15650
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][5] Y=$abc$18320$new_n2960
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[5] Y=$abc$18320$new_n2961
.subckt NAND A=$abc$18320$new_n2961 B=$abc$18320$new_n2960 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15654
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][6] Y=$abc$18320$new_n2963
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[6] Y=$abc$18320$new_n2964
.subckt NAND A=$abc$18320$new_n2964 B=$abc$18320$new_n2963 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15658
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][7] Y=$abc$18320$new_n2966
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[7] Y=$abc$18320$new_n2967
.subckt NAND A=$abc$18320$new_n2967 B=$abc$18320$new_n2966 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15662
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][8] Y=$abc$18320$new_n2969
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[8] Y=$abc$18320$new_n2970
.subckt NAND A=$abc$18320$new_n2970 B=$abc$18320$new_n2969 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15666
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][9] Y=$abc$18320$new_n2972
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[9] Y=$abc$18320$new_n2973
.subckt NAND A=$abc$18320$new_n2973 B=$abc$18320$new_n2972 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15670
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][10] Y=$abc$18320$new_n2975
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[10] Y=$abc$18320$new_n2976
.subckt NAND A=$abc$18320$new_n2976 B=$abc$18320$new_n2975 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15674
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][11] Y=$abc$18320$new_n2978
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[11] Y=$abc$18320$new_n2979
.subckt NAND A=$abc$18320$new_n2979 B=$abc$18320$new_n2978 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15678
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][12] Y=$abc$18320$new_n2981
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[12] Y=$abc$18320$new_n2982
.subckt NAND A=$abc$18320$new_n2982 B=$abc$18320$new_n2981 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15682
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][13] Y=$abc$18320$new_n2984
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[13] Y=$abc$18320$new_n2985
.subckt NAND A=$abc$18320$new_n2985 B=$abc$18320$new_n2984 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15686
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][14] Y=$abc$18320$new_n2987
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[14] Y=$abc$18320$new_n2988
.subckt NAND A=$abc$18320$new_n2988 B=$abc$18320$new_n2987 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15690
.subckt NAND A=$abc$18320$new_n2944 B=register_file[1][15] Y=$abc$18320$new_n2990
.subckt NAND A=$abc$18320$new_n2943 B=$iopadmap$write_data[15] Y=$abc$18320$new_n2991
.subckt NAND A=$abc$18320$new_n2991 B=$abc$18320$new_n2990 Y=$abc$18320$auto$rtlil.cc:2669:MuxGate$15694
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14674 Q=register_file[2][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14678 Q=register_file[2][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14682 Q=register_file[2][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14686 Q=register_file[2][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14690 Q=register_file[2][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14694 Q=register_file[2][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14698 Q=register_file[2][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14702 Q=register_file[2][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14706 Q=register_file[2][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14710 Q=register_file[2][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14714 Q=register_file[2][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14718 Q=register_file[2][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14722 Q=register_file[2][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14726 Q=register_file[2][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14730 Q=register_file[2][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14734 Q=register_file[2][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14738 Q=register_file[3][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14742 Q=register_file[3][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14746 Q=register_file[3][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14750 Q=register_file[3][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14754 Q=register_file[3][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14758 Q=register_file[3][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14762 Q=register_file[3][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14766 Q=register_file[3][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14770 Q=register_file[3][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14774 Q=register_file[3][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14778 Q=register_file[3][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14782 Q=register_file[3][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14786 Q=register_file[3][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14790 Q=register_file[3][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14794 Q=register_file[3][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14798 Q=register_file[3][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14802 Q=register_file[4][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14806 Q=register_file[4][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14810 Q=register_file[4][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14814 Q=register_file[4][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14818 Q=register_file[4][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14822 Q=register_file[4][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14826 Q=register_file[4][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14830 Q=register_file[4][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14834 Q=register_file[4][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14838 Q=register_file[4][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14842 Q=register_file[4][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14846 Q=register_file[4][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14850 Q=register_file[4][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14854 Q=register_file[4][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14858 Q=register_file[4][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14862 Q=register_file[4][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14866 Q=register_file[14][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14870 Q=register_file[14][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14874 Q=register_file[14][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14878 Q=register_file[14][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14882 Q=register_file[14][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14886 Q=register_file[14][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14890 Q=register_file[14][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14894 Q=register_file[14][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14898 Q=register_file[14][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14902 Q=register_file[14][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14906 Q=register_file[14][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14910 Q=register_file[14][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14914 Q=register_file[14][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14918 Q=register_file[14][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14922 Q=register_file[14][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14926 Q=register_file[14][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14930 Q=register_file[6][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14934 Q=register_file[6][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14938 Q=register_file[6][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14942 Q=register_file[6][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14946 Q=register_file[6][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14950 Q=register_file[6][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14954 Q=register_file[6][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14958 Q=register_file[6][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14962 Q=register_file[6][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14966 Q=register_file[6][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14970 Q=register_file[6][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14974 Q=register_file[6][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14978 Q=register_file[6][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14982 Q=register_file[6][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14986 Q=register_file[6][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14990 Q=register_file[6][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14994 Q=register_file[0][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$14998 Q=register_file[0][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15002 Q=register_file[0][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15006 Q=register_file[0][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15010 Q=register_file[0][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15014 Q=register_file[0][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15018 Q=register_file[0][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15022 Q=register_file[0][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15026 Q=register_file[0][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15030 Q=register_file[0][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15034 Q=register_file[0][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15038 Q=register_file[0][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15042 Q=register_file[0][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15046 Q=register_file[0][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15050 Q=register_file[0][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15054 Q=register_file[0][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15058 Q=register_file[11][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15062 Q=register_file[11][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15066 Q=register_file[11][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15070 Q=register_file[11][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15074 Q=register_file[11][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15078 Q=register_file[11][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15082 Q=register_file[11][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15086 Q=register_file[11][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15090 Q=register_file[11][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15094 Q=register_file[11][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15098 Q=register_file[11][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15102 Q=register_file[11][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15106 Q=register_file[11][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15110 Q=register_file[11][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15114 Q=register_file[11][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15118 Q=register_file[11][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15122 Q=register_file[9][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15126 Q=register_file[9][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15130 Q=register_file[9][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15134 Q=register_file[9][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15138 Q=register_file[9][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15142 Q=register_file[9][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15146 Q=register_file[9][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15150 Q=register_file[9][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15154 Q=register_file[9][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15158 Q=register_file[9][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15162 Q=register_file[9][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15166 Q=register_file[9][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15170 Q=register_file[9][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15174 Q=register_file[9][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15178 Q=register_file[9][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15182 Q=register_file[9][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15186 Q=register_file[5][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15190 Q=register_file[5][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15194 Q=register_file[5][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15198 Q=register_file[5][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15202 Q=register_file[5][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15206 Q=register_file[5][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15210 Q=register_file[5][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15214 Q=register_file[5][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15218 Q=register_file[5][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15222 Q=register_file[5][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15226 Q=register_file[5][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15230 Q=register_file[5][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15234 Q=register_file[5][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15238 Q=register_file[5][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15242 Q=register_file[5][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15246 Q=register_file[5][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15250 Q=register_file[12][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15254 Q=register_file[12][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15258 Q=register_file[12][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15262 Q=register_file[12][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15266 Q=register_file[12][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15270 Q=register_file[12][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15274 Q=register_file[12][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15278 Q=register_file[12][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15282 Q=register_file[12][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15286 Q=register_file[12][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15290 Q=register_file[12][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15294 Q=register_file[12][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15298 Q=register_file[12][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15302 Q=register_file[12][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15306 Q=register_file[12][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15310 Q=register_file[12][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15314 Q=register_file[8][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15318 Q=register_file[8][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15322 Q=register_file[8][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15326 Q=register_file[8][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15330 Q=register_file[8][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15334 Q=register_file[8][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15338 Q=register_file[8][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15342 Q=register_file[8][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15346 Q=register_file[8][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15350 Q=register_file[8][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15354 Q=register_file[8][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15358 Q=register_file[8][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15362 Q=register_file[8][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15366 Q=register_file[8][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15370 Q=register_file[8][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15374 Q=register_file[8][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15378 Q=register_file[15][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15382 Q=register_file[15][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15386 Q=register_file[15][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15390 Q=register_file[15][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15394 Q=register_file[15][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15398 Q=register_file[15][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15402 Q=register_file[15][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15406 Q=register_file[15][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15410 Q=register_file[15][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15414 Q=register_file[15][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15418 Q=register_file[15][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15422 Q=register_file[15][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15426 Q=register_file[15][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15430 Q=register_file[15][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15434 Q=register_file[15][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15438 Q=register_file[15][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15442 Q=register_file[13][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15446 Q=register_file[13][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15450 Q=register_file[13][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15454 Q=register_file[13][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15458 Q=register_file[13][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15462 Q=register_file[13][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15466 Q=register_file[13][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15470 Q=register_file[13][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15474 Q=register_file[13][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15478 Q=register_file[13][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15482 Q=register_file[13][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15486 Q=register_file[13][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15490 Q=register_file[13][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15494 Q=register_file[13][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15498 Q=register_file[13][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15502 Q=register_file[13][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15506 Q=register_file[10][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15510 Q=register_file[10][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15514 Q=register_file[10][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15518 Q=register_file[10][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15522 Q=register_file[10][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15526 Q=register_file[10][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15530 Q=register_file[10][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15534 Q=register_file[10][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15538 Q=register_file[10][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15542 Q=register_file[10][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15546 Q=register_file[10][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15550 Q=register_file[10][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15554 Q=register_file[10][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15558 Q=register_file[10][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15562 Q=register_file[10][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15566 Q=register_file[10][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15570 Q=register_file[7][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15574 Q=register_file[7][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15578 Q=register_file[7][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15582 Q=register_file[7][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15586 Q=register_file[7][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15590 Q=register_file[7][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15594 Q=register_file[7][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15598 Q=register_file[7][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15602 Q=register_file[7][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15606 Q=register_file[7][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15610 Q=register_file[7][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15614 Q=register_file[7][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15618 Q=register_file[7][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15622 Q=register_file[7][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15626 Q=register_file[7][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15630 Q=register_file[7][15]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15634 Q=register_file[1][0]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15638 Q=register_file[1][1]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15642 Q=register_file[1][2]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15646 Q=register_file[1][3]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15650 Q=register_file[1][4]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15654 Q=register_file[1][5]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15658 Q=register_file[1][6]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15662 Q=register_file[1][7]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15666 Q=register_file[1][8]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15670 Q=register_file[1][9]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15674 Q=register_file[1][10]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15678 Q=register_file[1][11]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15682 Q=register_file[1][12]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15686 Q=register_file[1][13]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15690 Q=register_file[1][14]
.subckt DFF C=$iopadmap$clk D=$abc$18320$auto$rtlil.cc:2669:MuxGate$15694 Q=register_file[1][15]
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=enFlag Z=$iopadmap$enFlag
.subckt BUF_X1 A=inFlag[0] Z=$iopadmap$inFlag[0]
.subckt BUF_X1 A=inFlag[1] Z=$iopadmap$inFlag[1]
.subckt BUF_X1 A=inFlag[2] Z=$iopadmap$inFlag[2]
.subckt BUF_X1 A=inFlag[3] Z=$iopadmap$inFlag[3]
.subckt BUF_X1 A=inFlag[4] Z=$iopadmap$inFlag[4]
.subckt BUF_X1 A=inFlag[5] Z=$iopadmap$inFlag[5]
.subckt BUF_X1 A=inFlag[6] Z=$iopadmap$inFlag[6]
.subckt BUF_X1 A=inFlag[7] Z=$iopadmap$inFlag[7]
.subckt BUF_X1 A=$iopadmap$outFlag[0] Z=outFlag[0]
.subckt BUF_X1 A=$iopadmap$outFlag[1] Z=outFlag[1]
.subckt BUF_X1 A=$iopadmap$outFlag[2] Z=outFlag[2]
.subckt BUF_X1 A=$iopadmap$outFlag[3] Z=outFlag[3]
.subckt BUF_X1 A=$iopadmap$outFlag[4] Z=outFlag[4]
.subckt BUF_X1 A=$iopadmap$outFlag[5] Z=outFlag[5]
.subckt BUF_X1 A=$iopadmap$outFlag[6] Z=outFlag[6]
.subckt BUF_X1 A=$iopadmap$outFlag[7] Z=outFlag[7]
.subckt BUF_X1 A=$iopadmap$p1[0] Z=p1[0]
.subckt BUF_X1 A=$iopadmap$p1[1] Z=p1[1]
.subckt BUF_X1 A=$iopadmap$p1[10] Z=p1[10]
.subckt BUF_X1 A=$iopadmap$p1[11] Z=p1[11]
.subckt BUF_X1 A=$iopadmap$p1[12] Z=p1[12]
.subckt BUF_X1 A=$iopadmap$p1[13] Z=p1[13]
.subckt BUF_X1 A=$iopadmap$p1[14] Z=p1[14]
.subckt BUF_X1 A=$iopadmap$p1[15] Z=p1[15]
.subckt BUF_X1 A=$iopadmap$p1[2] Z=p1[2]
.subckt BUF_X1 A=$iopadmap$p1[3] Z=p1[3]
.subckt BUF_X1 A=$iopadmap$p1[4] Z=p1[4]
.subckt BUF_X1 A=$iopadmap$p1[5] Z=p1[5]
.subckt BUF_X1 A=$iopadmap$p1[6] Z=p1[6]
.subckt BUF_X1 A=$iopadmap$p1[7] Z=p1[7]
.subckt BUF_X1 A=$iopadmap$p1[8] Z=p1[8]
.subckt BUF_X1 A=$iopadmap$p1[9] Z=p1[9]
.subckt BUF_X1 A=$iopadmap$p2[0] Z=p2[0]
.subckt BUF_X1 A=$iopadmap$p2[1] Z=p2[1]
.subckt BUF_X1 A=$iopadmap$p2[10] Z=p2[10]
.subckt BUF_X1 A=$iopadmap$p2[11] Z=p2[11]
.subckt BUF_X1 A=$iopadmap$p2[12] Z=p2[12]
.subckt BUF_X1 A=$iopadmap$p2[13] Z=p2[13]
.subckt BUF_X1 A=$iopadmap$p2[14] Z=p2[14]
.subckt BUF_X1 A=$iopadmap$p2[15] Z=p2[15]
.subckt BUF_X1 A=$iopadmap$p2[2] Z=p2[2]
.subckt BUF_X1 A=$iopadmap$p2[3] Z=p2[3]
.subckt BUF_X1 A=$iopadmap$p2[4] Z=p2[4]
.subckt BUF_X1 A=$iopadmap$p2[5] Z=p2[5]
.subckt BUF_X1 A=$iopadmap$p2[6] Z=p2[6]
.subckt BUF_X1 A=$iopadmap$p2[7] Z=p2[7]
.subckt BUF_X1 A=$iopadmap$p2[8] Z=p2[8]
.subckt BUF_X1 A=$iopadmap$p2[9] Z=p2[9]
.subckt BUF_X1 A=rd[0] Z=$iopadmap$rd[0]
.subckt BUF_X1 A=rd[1] Z=$iopadmap$rd[1]
.subckt BUF_X1 A=rd[2] Z=$iopadmap$rd[2]
.subckt BUF_X1 A=rd[3] Z=$iopadmap$rd[3]
.subckt BUF_X1 A=rs1[0] Z=$iopadmap$rs1[0]
.subckt BUF_X1 A=rs1[1] Z=$iopadmap$rs1[1]
.subckt BUF_X1 A=rs1[2] Z=$iopadmap$rs1[2]
.subckt BUF_X1 A=rs1[3] Z=$iopadmap$rs1[3]
.subckt BUF_X1 A=rs2[0] Z=$iopadmap$rs2[0]
.subckt BUF_X1 A=rs2[1] Z=$iopadmap$rs2[1]
.subckt BUF_X1 A=rs2[2] Z=$iopadmap$rs2[2]
.subckt BUF_X1 A=rs2[3] Z=$iopadmap$rs2[3]
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.subckt BUF_X1 A=writeRegFile Z=$iopadmap$writeRegFile
.subckt BUF_X1 A=write_data[0] Z=$iopadmap$write_data[0]
.subckt BUF_X1 A=write_data[1] Z=$iopadmap$write_data[1]
.subckt BUF_X1 A=write_data[10] Z=$iopadmap$write_data[10]
.subckt BUF_X1 A=write_data[11] Z=$iopadmap$write_data[11]
.subckt BUF_X1 A=write_data[12] Z=$iopadmap$write_data[12]
.subckt BUF_X1 A=write_data[13] Z=$iopadmap$write_data[13]
.subckt BUF_X1 A=write_data[14] Z=$iopadmap$write_data[14]
.subckt BUF_X1 A=write_data[15] Z=$iopadmap$write_data[15]
.subckt BUF_X1 A=write_data[2] Z=$iopadmap$write_data[2]
.subckt BUF_X1 A=write_data[3] Z=$iopadmap$write_data[3]
.subckt BUF_X1 A=write_data[4] Z=$iopadmap$write_data[4]
.subckt BUF_X1 A=write_data[5] Z=$iopadmap$write_data[5]
.subckt BUF_X1 A=write_data[6] Z=$iopadmap$write_data[6]
.subckt BUF_X1 A=write_data[7] Z=$iopadmap$write_data[7]
.subckt BUF_X1 A=write_data[8] Z=$iopadmap$write_data[8]
.subckt BUF_X1 A=write_data[9] Z=$iopadmap$write_data[9]
.subckt DFF_E clk=$iopadmap$clk en=$iopadmap$enFlag in=$iopadmap$inFlag[0] out=$iopadmap$outFlag[0] rst=$iopadmap$rst
.subckt DFF_E clk=$iopadmap$clk en=$iopadmap$enFlag in=$iopadmap$inFlag[1] out=$iopadmap$outFlag[1] rst=$iopadmap$rst
.subckt DFF_E clk=$iopadmap$clk en=$iopadmap$enFlag in=$iopadmap$inFlag[2] out=$iopadmap$outFlag[2] rst=$iopadmap$rst
.subckt DFF_E clk=$iopadmap$clk en=$iopadmap$enFlag in=$iopadmap$inFlag[3] out=$iopadmap$outFlag[3] rst=$iopadmap$rst
.subckt DFF_E clk=$iopadmap$clk en=$iopadmap$enFlag in=$iopadmap$inFlag[4] out=$iopadmap$outFlag[4] rst=$iopadmap$rst
.subckt DFF_E clk=$iopadmap$clk en=$iopadmap$enFlag in=$iopadmap$inFlag[5] out=$iopadmap$outFlag[5] rst=$iopadmap$rst
.subckt DFF_E clk=$iopadmap$clk en=$iopadmap$enFlag in=$iopadmap$inFlag[6] out=$iopadmap$outFlag[6] rst=$iopadmap$rst
.subckt DFF_E clk=$iopadmap$clk en=$iopadmap$enFlag in=$iopadmap$inFlag[7] out=$iopadmap$outFlag[7] rst=$iopadmap$rst
.end

.model divider
.inputs Devidend[0] Devidend[1] Devidend[2] Devidend[3] Devidend[4] Devidend[5] Devidend[6] Devidend[7] Devidend[8] Devidend[9] Devidend[10] Devidend[11] Devidend[12] Devidend[13] Devidend[14] Devidend[15] Devidend[16] Divisor[0] Divisor[1] Divisor[2] Divisor[3] Divisor[4] Divisor[5] Divisor[6] Divisor[7] Divisor[8] Divisor[9] Divisor[10] Divisor[11] Divisor[12] Divisor[13] Divisor[14] Divisor[15] Divisor[16] start clk rst
.outputs Quotient[0] Quotient[1] Quotient[2] Quotient[3] Quotient[4] Quotient[5] Quotient[6] Quotient[7] Quotient[8] Quotient[9] Quotient[10] Quotient[11] Quotient[12] Quotient[13] Quotient[14] Quotient[15] Quotient[16] Remainder[0] Remainder[1] Remainder[2] Remainder[3] Remainder[4] Remainder[5] Remainder[6] Remainder[7] Remainder[8] Remainder[9] Remainder[10] Remainder[11] Remainder[12] Remainder[13] Remainder[14] Remainder[15] Remainder[16] ready done
.names $false
.names $true
1
.names $undef
.subckt BUF_X1 A=Devidend[0] Z=$iopadmap$Devidend[0]
.subckt BUF_X1 A=Devidend[1] Z=$iopadmap$Devidend[1]
.subckt BUF_X1 A=Devidend[10] Z=$iopadmap$Devidend[10]
.subckt BUF_X1 A=Devidend[11] Z=$iopadmap$Devidend[11]
.subckt BUF_X1 A=Devidend[12] Z=$iopadmap$Devidend[12]
.subckt BUF_X1 A=Devidend[13] Z=$iopadmap$Devidend[13]
.subckt BUF_X1 A=Devidend[14] Z=$iopadmap$Devidend[14]
.subckt BUF_X1 A=Devidend[15] Z=$iopadmap$Devidend[15]
.subckt BUF_X1 A=Devidend[16] Z=$iopadmap$Devidend[16]
.subckt BUF_X1 A=Devidend[2] Z=$iopadmap$Devidend[2]
.subckt BUF_X1 A=Devidend[3] Z=$iopadmap$Devidend[3]
.subckt BUF_X1 A=Devidend[4] Z=$iopadmap$Devidend[4]
.subckt BUF_X1 A=Devidend[5] Z=$iopadmap$Devidend[5]
.subckt BUF_X1 A=Devidend[6] Z=$iopadmap$Devidend[6]
.subckt BUF_X1 A=Devidend[7] Z=$iopadmap$Devidend[7]
.subckt BUF_X1 A=Devidend[8] Z=$iopadmap$Devidend[8]
.subckt BUF_X1 A=Devidend[9] Z=$iopadmap$Devidend[9]
.subckt BUF_X1 A=Divisor[0] Z=$iopadmap$Divisor[0]
.subckt BUF_X1 A=Divisor[1] Z=$iopadmap$Divisor[1]
.subckt BUF_X1 A=Divisor[10] Z=$iopadmap$Divisor[10]
.subckt BUF_X1 A=Divisor[11] Z=$iopadmap$Divisor[11]
.subckt BUF_X1 A=Divisor[12] Z=$iopadmap$Divisor[12]
.subckt BUF_X1 A=Divisor[13] Z=$iopadmap$Divisor[13]
.subckt BUF_X1 A=Divisor[14] Z=$iopadmap$Divisor[14]
.subckt BUF_X1 A=Divisor[15] Z=$iopadmap$Divisor[15]
.subckt BUF_X1 A=Divisor[16] Z=$iopadmap$Divisor[16]
.subckt BUF_X1 A=Divisor[2] Z=$iopadmap$Divisor[2]
.subckt BUF_X1 A=Divisor[3] Z=$iopadmap$Divisor[3]
.subckt BUF_X1 A=Divisor[4] Z=$iopadmap$Divisor[4]
.subckt BUF_X1 A=Divisor[5] Z=$iopadmap$Divisor[5]
.subckt BUF_X1 A=Divisor[6] Z=$iopadmap$Divisor[6]
.subckt BUF_X1 A=Divisor[7] Z=$iopadmap$Divisor[7]
.subckt BUF_X1 A=Divisor[8] Z=$iopadmap$Divisor[8]
.subckt BUF_X1 A=Divisor[9] Z=$iopadmap$Divisor[9]
.subckt BUF_X1 A=$iopadmap$Quotient[0] Z=Quotient[0]
.subckt BUF_X1 A=$iopadmap$Quotient[1] Z=Quotient[1]
.subckt BUF_X1 A=$iopadmap$Quotient[10] Z=Quotient[10]
.subckt BUF_X1 A=$iopadmap$Quotient[11] Z=Quotient[11]
.subckt BUF_X1 A=$iopadmap$Quotient[12] Z=Quotient[12]
.subckt BUF_X1 A=$iopadmap$Quotient[13] Z=Quotient[13]
.subckt BUF_X1 A=$iopadmap$Quotient[14] Z=Quotient[14]
.subckt BUF_X1 A=$iopadmap$Quotient[15] Z=Quotient[15]
.subckt BUF_X1 A=$iopadmap$Quotient[16] Z=Quotient[16]
.subckt BUF_X1 A=$iopadmap$Quotient[2] Z=Quotient[2]
.subckt BUF_X1 A=$iopadmap$Quotient[3] Z=Quotient[3]
.subckt BUF_X1 A=$iopadmap$Quotient[4] Z=Quotient[4]
.subckt BUF_X1 A=$iopadmap$Quotient[5] Z=Quotient[5]
.subckt BUF_X1 A=$iopadmap$Quotient[6] Z=Quotient[6]
.subckt BUF_X1 A=$iopadmap$Quotient[7] Z=Quotient[7]
.subckt BUF_X1 A=$iopadmap$Quotient[8] Z=Quotient[8]
.subckt BUF_X1 A=$iopadmap$Quotient[9] Z=Quotient[9]
.subckt BUF_X1 A=$iopadmap$Remainder[0] Z=Remainder[0]
.subckt BUF_X1 A=$iopadmap$Remainder[1] Z=Remainder[1]
.subckt BUF_X1 A=$iopadmap$Remainder[10] Z=Remainder[10]
.subckt BUF_X1 A=$iopadmap$Remainder[11] Z=Remainder[11]
.subckt BUF_X1 A=$iopadmap$Remainder[12] Z=Remainder[12]
.subckt BUF_X1 A=$iopadmap$Remainder[13] Z=Remainder[13]
.subckt BUF_X1 A=$iopadmap$Remainder[14] Z=Remainder[14]
.subckt BUF_X1 A=$iopadmap$Remainder[15] Z=Remainder[15]
.subckt BUF_X1 A=$iopadmap$Remainder[16] Z=Remainder[16]
.subckt BUF_X1 A=$iopadmap$Remainder[2] Z=Remainder[2]
.subckt BUF_X1 A=$iopadmap$Remainder[3] Z=Remainder[3]
.subckt BUF_X1 A=$iopadmap$Remainder[4] Z=Remainder[4]
.subckt BUF_X1 A=$iopadmap$Remainder[5] Z=Remainder[5]
.subckt BUF_X1 A=$iopadmap$Remainder[6] Z=Remainder[6]
.subckt BUF_X1 A=$iopadmap$Remainder[7] Z=Remainder[7]
.subckt BUF_X1 A=$iopadmap$Remainder[8] Z=Remainder[8]
.subckt BUF_X1 A=$iopadmap$Remainder[9] Z=Remainder[9]
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=$iopadmap$done Z=done
.subckt BUF_X1 A=$iopadmap$ready Z=ready
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.subckt BUF_X1 A=start Z=$iopadmap$start
.subckt divider_CU Q0=Q0 clk=$iopadmap$clk clr_R=clr_R done=$iopadmap$done load_M=load_M load_Q=load_Q load_R=load_R ready=$iopadmap$ready rst=$iopadmap$rst setQ0=setQ0 setR=setR shift_Q=shift_Q shift_R=shift_R sign=sign start=$iopadmap$start
.subckt divider_DP Devident[0]=$iopadmap$Devidend[0] Devident[1]=$iopadmap$Devidend[1] Devident[2]=$iopadmap$Devidend[2] Devident[3]=$iopadmap$Devidend[3] Devident[4]=$iopadmap$Devidend[4] Devident[5]=$iopadmap$Devidend[5] Devident[6]=$iopadmap$Devidend[6] Devident[7]=$iopadmap$Devidend[7] Devident[8]=$iopadmap$Devidend[8] Devident[9]=$iopadmap$Devidend[9] Devident[10]=$iopadmap$Devidend[10] Devident[11]=$iopadmap$Devidend[11] Devident[12]=$iopadmap$Devidend[12] Devident[13]=$iopadmap$Devidend[13] Devident[14]=$iopadmap$Devidend[14] Devident[15]=$iopadmap$Devidend[15] Devident[16]=$iopadmap$Devidend[16] Divisor[0]=$iopadmap$Divisor[0] Divisor[1]=$iopadmap$Divisor[1] Divisor[2]=$iopadmap$Divisor[2] Divisor[3]=$iopadmap$Divisor[3] Divisor[4]=$iopadmap$Divisor[4] Divisor[5]=$iopadmap$Divisor[5] Divisor[6]=$iopadmap$Divisor[6] Divisor[7]=$iopadmap$Divisor[7] Divisor[8]=$iopadmap$Divisor[8] Divisor[9]=$iopadmap$Divisor[9] Divisor[10]=$iopadmap$Divisor[10] Divisor[11]=$iopadmap$Divisor[11] Divisor[12]=$iopadmap$Divisor[12] Divisor[13]=$iopadmap$Divisor[13] Divisor[14]=$iopadmap$Divisor[14] Divisor[15]=$iopadmap$Divisor[15] Divisor[16]=$iopadmap$Divisor[16] Q0=Q0 Quotient[0]=$iopadmap$Quotient[0] Quotient[1]=$iopadmap$Quotient[1] Quotient[2]=$iopadmap$Quotient[2] Quotient[3]=$iopadmap$Quotient[3] Quotient[4]=$iopadmap$Quotient[4] Quotient[5]=$iopadmap$Quotient[5] Quotient[6]=$iopadmap$Quotient[6] Quotient[7]=$iopadmap$Quotient[7] Quotient[8]=$iopadmap$Quotient[8] Quotient[9]=$iopadmap$Quotient[9] Quotient[10]=$iopadmap$Quotient[10] Quotient[11]=$iopadmap$Quotient[11] Quotient[12]=$iopadmap$Quotient[12] Quotient[13]=$iopadmap$Quotient[13] Quotient[14]=$iopadmap$Quotient[14] Quotient[15]=$iopadmap$Quotient[15] Quotient[16]=$iopadmap$Quotient[16] Remainder[0]=$iopadmap$Remainder[0] Remainder[1]=$iopadmap$Remainder[1] Remainder[2]=$iopadmap$Remainder[2] Remainder[3]=$iopadmap$Remainder[3] Remainder[4]=$iopadmap$Remainder[4] Remainder[5]=$iopadmap$Remainder[5] Remainder[6]=$iopadmap$Remainder[6] Remainder[7]=$iopadmap$Remainder[7] Remainder[8]=$iopadmap$Remainder[8] Remainder[9]=$iopadmap$Remainder[9] Remainder[10]=$iopadmap$Remainder[10] Remainder[11]=$iopadmap$Remainder[11] Remainder[12]=$iopadmap$Remainder[12] Remainder[13]=$iopadmap$Remainder[13] Remainder[14]=$iopadmap$Remainder[14] Remainder[15]=$iopadmap$Remainder[15] Remainder[16]=$iopadmap$Remainder[16] clk=$iopadmap$clk clr_R=clr_R load_M=load_M load_Q=load_Q load_R=load_R rst=$iopadmap$rst setQ0=setQ0 setR=setR shift_Q=shift_Q shift_R=shift_R sign=sign
.end

.model divider_CU
.inputs start sign clk rst
.outputs load_R shift_R shift_Q load_Q load_M setQ0 setR Q0 clr_R ready done
.names $false
.names $true
1
.names $undef
.subckt NOT A=ps[2] Y=$abc$20740$new_n18
.subckt NAND A=ps[0] B=$abc$20740$new_n18 Y=$abc$20740$new_n19
.subckt NOR A=$abc$20740$new_n19 B=ps[1] Y=$iopadmap$clr_R
.subckt NOT A=ps[1] Y=$abc$20740$new_n21
.subckt NOR A=$abc$20740$new_n19 B=$abc$20740$new_n21 Y=$iopadmap$load_R
.subckt NOT A=$abc$20740$new_n19 Y=$iopadmap$load_Q
.subckt NAND A=ps[1] B=$abc$20740$new_n18 Y=$abc$20740$new_n24
.subckt NOR A=$abc$20740$new_n24 B=ps[0] Y=$iopadmap$shift_Q
.subckt NOT A=ps[0] Y=$abc$20740$new_n26
.subckt NAND A=$abc$20740$new_n26 B=$abc$20740$new_n21 Y=$abc$20740$new_n27
.subckt NOR A=$abc$20740$new_n27 B=$abc$20740$new_n18 Y=$iopadmap$done
.subckt NOR A=ps[0] B=ps[1] Y=$abc$20740$new_n29
.subckt NAND A=$abc$20740$new_n29 B=$abc$20740$new_n18 Y=$abc$20740$new_n30
.subckt NOT A=$abc$20740$new_n30 Y=$iopadmap$ready
.subckt NOT A=$iopadmap$shift_Q Y=$abc$20740$new_n32
.subckt NAND A=$abc$20740$new_n27 B=ps[2] Y=$abc$20740$new_n33
.subckt NAND A=$abc$20740$new_n33 B=$abc$20740$new_n30 Y=$abc$20740$new_n34
.subckt NAND A=$abc$20740$new_n34 B=$iopadmap$start Y=$abc$20740$new_n35
.subckt NAND A=$abc$20740$new_n35 B=$abc$20740$new_n32 Y=$procmux$3930.Y[0]
.subckt NOR A=$iopadmap$shift_Q B=$iopadmap$clr_R Y=$abc$20740$new_n37
.subckt NOT A=co Y=$abc$20740$new_n38
.subckt NAND A=$iopadmap$load_R B=$abc$20740$new_n38 Y=$abc$20740$new_n39
.subckt NAND A=$abc$20740$new_n39 B=$abc$20740$new_n37 Y=$procmux$3930.Y[1]
.subckt NOT A=$iopadmap$load_R Y=$abc$20740$new_n41
.subckt NOR A=$abc$20740$new_n41 B=$abc$20740$new_n38 Y=$procmux$3930.Y[2]
.subckt NOR A=$abc$20740$new_n41 B=$iopadmap$sign Y=$iopadmap$Q0
.subckt NOT A=$abc$20740$new_n33 Y=$abc$14109$auto$rtlil.cc:2465:ReduceOr$4280
.latch $procmux$3930.Y[0] ns[0] al $abc$14109$auto$rtlil.cc:2465:ReduceOr$4280 2
.latch $procmux$3930.Y[1] ns[1] al $abc$14109$auto$rtlil.cc:2465:ReduceOr$4280 2
.latch $procmux$3930.Y[2] ns[2] al $abc$14109$auto$rtlil.cc:2465:ReduceOr$4280 2
.subckt DFF_PP0 C=$iopadmap$clk D=ns[0] Q=ps[0] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=ns[1] Q=ps[1] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=ns[2] Q=ps[2] R=$iopadmap$rst
.subckt BUF_X1 A=$iopadmap$Q0 Z=Q0
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=$iopadmap$clr_R Z=clr_R
.subckt BUF_X1 A=$iopadmap$done Z=done
.subckt BUF_X1 A=$iopadmap$load_M Z=load_M
.subckt BUF_X1 A=$iopadmap$load_Q Z=load_Q
.subckt BUF_X1 A=$iopadmap$load_R Z=load_R
.subckt BUF_X1 A=$iopadmap$ready Z=ready
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.subckt BUF_X1 A=$iopadmap$setQ0 Z=setQ0
.subckt BUF_X1 A=$iopadmap$setR Z=setR
.subckt BUF_X1 A=$iopadmap$shift_Q Z=shift_Q
.subckt BUF_X1 A=$iopadmap$shift_R Z=shift_R
.subckt BUF_X1 A=sign Z=$iopadmap$sign
.subckt BUF_X1 A=start Z=$iopadmap$start
.subckt $paramod\Counter\N?s32'00000000000000000000000000000101 clk=$iopadmap$clk co=co dataOut[0]=cnt[0] dataOut[1]=cnt[1] dataOut[2]=cnt[2] dataOut[3]=cnt[3] dataOut[4]=cnt[4] incCnt=$iopadmap$load_R iniCnt=$iopadmap$clr_R initValue[0]=$true initValue[1]=$true initValue[2]=$true initValue[3]=$true initValue[4]=$false rst=$iopadmap$rst
.names $iopadmap$clr_R $iopadmap$load_M
1 1
.names $iopadmap$load_R $iopadmap$setQ0
1 1
.names $iopadmap$Q0 $iopadmap$setR
1 1
.names $iopadmap$shift_Q $iopadmap$shift_R
1 1
.end

.model divider_DP
.inputs Divisor[0] Divisor[1] Divisor[2] Divisor[3] Divisor[4] Divisor[5] Divisor[6] Divisor[7] Divisor[8] Divisor[9] Divisor[10] Divisor[11] Divisor[12] Divisor[13] Divisor[14] Divisor[15] Divisor[16] Devident[0] Devident[1] Devident[2] Devident[3] Devident[4] Devident[5] Devident[6] Devident[7] Devident[8] Devident[9] Devident[10] Devident[11] Devident[12] Devident[13] Devident[14] Devident[15] Devident[16] load_R shift_R shift_Q load_Q load_M setQ0 setR Q0 clr_R clk rst
.outputs Remainder[0] Remainder[1] Remainder[2] Remainder[3] Remainder[4] Remainder[5] Remainder[6] Remainder[7] Remainder[8] Remainder[9] Remainder[10] Remainder[11] Remainder[12] Remainder[13] Remainder[14] Remainder[15] Remainder[16] Quotient[0] Quotient[1] Quotient[2] Quotient[3] Quotient[4] Quotient[5] Quotient[6] Quotient[7] Quotient[8] Quotient[9] Quotient[10] Quotient[11] Quotient[12] Quotient[13] Quotient[14] Quotient[15] Quotient[16] sign
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$Remainder[0] Y=$abc$20768$new_n56
.subckt NAND A=M[0] B=$abc$20768$new_n56 Y=$abc$20768$new_n57
.subckt NOT A=M[0] Y=$abc$20768$new_n58
.subckt NAND A=$abc$20768$new_n58 B=$iopadmap$Remainder[0] Y=$abc$20768$new_n59
.subckt NAND A=$abc$20768$new_n59 B=$abc$20768$new_n57 Y=sub[0]
.subckt NOT A=$iopadmap$setR Y=mux1Sel2
.subckt NOT A=$iopadmap$setQ0 Y=mux2Sel2
.subckt NOR A=$abc$20768$new_n58 B=$iopadmap$Remainder[0] Y=$abc$20768$new_n63
.subckt NOT A=M[1] Y=$abc$20768$new_n64
.subckt NAND A=$abc$20768$new_n64 B=$iopadmap$Remainder[1] Y=$abc$20768$new_n65
.subckt NOT A=$iopadmap$Remainder[1] Y=$abc$20768$new_n66
.subckt NAND A=M[1] B=$abc$20768$new_n66 Y=$abc$20768$new_n67
.subckt NAND A=$abc$20768$new_n67 B=$abc$20768$new_n65 Y=$abc$20768$new_n68
.subckt NOR A=$abc$20768$new_n68 B=$abc$20768$new_n63 Y=$abc$20768$new_n69
.subckt NOR A=M[1] B=$abc$20768$new_n66 Y=$abc$20768$new_n70
.subckt NOR A=$abc$20768$new_n64 B=$iopadmap$Remainder[1] Y=$abc$20768$new_n71
.subckt NOR A=$abc$20768$new_n71 B=$abc$20768$new_n70 Y=$abc$20768$new_n72
.subckt NOR A=$abc$20768$new_n72 B=$abc$20768$new_n57 Y=$abc$20768$new_n73
.subckt NOR A=$abc$20768$new_n73 B=$abc$20768$new_n69 Y=sub[1]
.subckt NOR A=$abc$20768$new_n69 B=$abc$20768$new_n70 Y=$abc$20768$new_n75
.subckt NOT A=$iopadmap$Remainder[2] Y=$abc$20768$new_n76
.subckt NAND A=M[2] B=$abc$20768$new_n76 Y=$abc$20768$new_n77
.subckt NOT A=M[2] Y=$abc$20768$new_n78
.subckt NAND A=$abc$20768$new_n78 B=$iopadmap$Remainder[2] Y=$abc$20768$new_n79
.subckt NAND A=$abc$20768$new_n79 B=$abc$20768$new_n77 Y=$abc$20768$new_n80
.subckt NOR A=$abc$20768$new_n80 B=$abc$20768$new_n75 Y=$abc$20768$new_n81
.subckt NAND A=$abc$20768$new_n72 B=$abc$20768$new_n57 Y=$abc$20768$new_n82
.subckt NAND A=$abc$20768$new_n82 B=$abc$20768$new_n65 Y=$abc$20768$new_n83
.subckt NOR A=$abc$20768$new_n78 B=$iopadmap$Remainder[2] Y=$abc$20768$new_n84
.subckt NOR A=M[2] B=$abc$20768$new_n76 Y=$abc$20768$new_n85
.subckt NOR A=$abc$20768$new_n85 B=$abc$20768$new_n84 Y=$abc$20768$new_n86
.subckt NOR A=$abc$20768$new_n86 B=$abc$20768$new_n83 Y=$abc$20768$new_n87
.subckt NOR A=$abc$20768$new_n87 B=$abc$20768$new_n81 Y=sub[2]
.subckt NOR A=$abc$20768$new_n81 B=$abc$20768$new_n85 Y=$abc$20768$new_n89
.subckt NOT A=$abc$20768$new_n89 Y=$abc$20768$new_n90
.subckt NOT A=M[3] Y=$abc$20768$new_n91
.subckt NOR A=$abc$20768$new_n91 B=$iopadmap$Remainder[3] Y=$abc$20768$new_n92
.subckt NOT A=$iopadmap$Remainder[3] Y=$abc$20768$new_n93
.subckt NOR A=M[3] B=$abc$20768$new_n93 Y=$abc$20768$new_n94
.subckt NOR A=$abc$20768$new_n94 B=$abc$20768$new_n92 Y=$abc$20768$new_n95
.subckt NOR A=$abc$20768$new_n95 B=$abc$20768$new_n90 Y=$abc$20768$new_n96
.subckt NAND A=M[3] B=$abc$20768$new_n93 Y=$abc$20768$new_n97
.subckt NAND A=$abc$20768$new_n91 B=$iopadmap$Remainder[3] Y=$abc$20768$new_n98
.subckt NAND A=$abc$20768$new_n98 B=$abc$20768$new_n97 Y=$abc$20768$new_n99
.subckt NOR A=$abc$20768$new_n99 B=$abc$20768$new_n89 Y=$abc$20768$new_n100
.subckt NOR A=$abc$20768$new_n100 B=$abc$20768$new_n96 Y=sub[3]
.subckt NAND A=$abc$20768$new_n95 B=$abc$20768$new_n86 Y=$abc$20768$new_n102
.subckt NOR A=$abc$20768$new_n102 B=$abc$20768$new_n75 Y=$abc$20768$new_n103
.subckt NOR A=$abc$20768$new_n92 B=$abc$20768$new_n79 Y=$abc$20768$new_n104
.subckt NOR A=$abc$20768$new_n104 B=$abc$20768$new_n94 Y=$abc$20768$new_n105
.subckt NOT A=$abc$20768$new_n105 Y=$abc$20768$new_n106
.subckt NOR A=$abc$20768$new_n106 B=$abc$20768$new_n103 Y=$abc$20768$new_n107
.subckt NOT A=M[4] Y=$abc$20768$new_n108
.subckt NOR A=$abc$20768$new_n108 B=$iopadmap$Remainder[4] Y=$abc$20768$new_n109
.subckt NOT A=$abc$20768$new_n109 Y=$abc$20768$new_n110
.subckt NAND A=$abc$20768$new_n108 B=$iopadmap$Remainder[4] Y=$abc$20768$new_n111
.subckt NAND A=$abc$20768$new_n111 B=$abc$20768$new_n110 Y=$abc$20768$new_n112
.subckt NOR A=$abc$20768$new_n112 B=$abc$20768$new_n107 Y=$abc$20768$new_n113
.subckt NOR A=$abc$20768$new_n99 B=$abc$20768$new_n80 Y=$abc$20768$new_n114
.subckt NAND A=$abc$20768$new_n114 B=$abc$20768$new_n83 Y=$abc$20768$new_n115
.subckt NAND A=$abc$20768$new_n105 B=$abc$20768$new_n115 Y=$abc$20768$new_n116
.subckt NOT A=$abc$20768$new_n111 Y=$abc$20768$new_n117
.subckt NOR A=$abc$20768$new_n117 B=$abc$20768$new_n109 Y=$abc$20768$new_n118
.subckt NOR A=$abc$20768$new_n118 B=$abc$20768$new_n116 Y=$abc$20768$new_n119
.subckt NOR A=$abc$20768$new_n119 B=$abc$20768$new_n113 Y=sub[4]
.subckt NOR A=$abc$20768$new_n113 B=$abc$20768$new_n117 Y=$abc$20768$new_n121
.subckt NOT A=$abc$20768$new_n121 Y=$abc$20768$new_n122
.subckt NOT A=M[5] Y=$abc$20768$new_n123
.subckt NOR A=$abc$20768$new_n123 B=$iopadmap$Remainder[5] Y=$abc$20768$new_n124
.subckt NAND A=$abc$20768$new_n123 B=$iopadmap$Remainder[5] Y=$abc$20768$new_n125
.subckt NOT A=$abc$20768$new_n125 Y=$abc$20768$new_n126
.subckt NOR A=$abc$20768$new_n126 B=$abc$20768$new_n124 Y=$abc$20768$new_n127
.subckt NOR A=$abc$20768$new_n127 B=$abc$20768$new_n122 Y=$abc$20768$new_n128
.subckt NOT A=$abc$20768$new_n124 Y=$abc$20768$new_n129
.subckt NAND A=$abc$20768$new_n125 B=$abc$20768$new_n129 Y=$abc$20768$new_n130
.subckt NOR A=$abc$20768$new_n130 B=$abc$20768$new_n121 Y=$abc$20768$new_n131
.subckt NOR A=$abc$20768$new_n131 B=$abc$20768$new_n128 Y=sub[5]
.subckt NOR A=$abc$20768$new_n124 B=$abc$20768$new_n111 Y=$abc$20768$new_n133
.subckt NOR A=$abc$20768$new_n133 B=$abc$20768$new_n126 Y=$abc$20768$new_n134
.subckt NOT A=$abc$20768$new_n134 Y=$abc$20768$new_n135
.subckt NAND A=$abc$20768$new_n127 B=$abc$20768$new_n118 Y=$abc$20768$new_n136
.subckt NOR A=$abc$20768$new_n136 B=$abc$20768$new_n107 Y=$abc$20768$new_n137
.subckt NOR A=$abc$20768$new_n137 B=$abc$20768$new_n135 Y=$abc$20768$new_n138
.subckt NOT A=M[6] Y=$abc$20768$new_n139
.subckt NOR A=$abc$20768$new_n139 B=$iopadmap$Remainder[6] Y=$abc$20768$new_n140
.subckt NOT A=$abc$20768$new_n140 Y=$abc$20768$new_n141
.subckt NAND A=$abc$20768$new_n139 B=$iopadmap$Remainder[6] Y=$abc$20768$new_n142
.subckt NAND A=$abc$20768$new_n142 B=$abc$20768$new_n141 Y=$abc$20768$new_n143
.subckt NOR A=$abc$20768$new_n143 B=$abc$20768$new_n138 Y=$abc$20768$new_n144
.subckt NOT A=$abc$20768$new_n138 Y=$abc$20768$new_n145
.subckt NOT A=$abc$20768$new_n142 Y=$abc$20768$new_n146
.subckt NOR A=$abc$20768$new_n146 B=$abc$20768$new_n140 Y=$abc$20768$new_n147
.subckt NOR A=$abc$20768$new_n147 B=$abc$20768$new_n145 Y=$abc$20768$new_n148
.subckt NOR A=$abc$20768$new_n148 B=$abc$20768$new_n144 Y=sub[6]
.subckt NOR A=$abc$20768$new_n144 B=$abc$20768$new_n146 Y=$abc$20768$new_n150
.subckt NOT A=M[7] Y=$abc$20768$new_n151
.subckt NOR A=$abc$20768$new_n151 B=$iopadmap$Remainder[7] Y=$abc$20768$new_n152
.subckt NOT A=$abc$20768$new_n152 Y=$abc$20768$new_n153
.subckt NAND A=$abc$20768$new_n151 B=$iopadmap$Remainder[7] Y=$abc$20768$new_n154
.subckt NAND A=$abc$20768$new_n154 B=$abc$20768$new_n153 Y=$abc$20768$new_n155
.subckt NOR A=$abc$20768$new_n155 B=$abc$20768$new_n150 Y=$abc$20768$new_n156
.subckt NOT A=$abc$20768$new_n150 Y=$abc$20768$new_n157
.subckt NOT A=$abc$20768$new_n154 Y=$abc$20768$new_n158
.subckt NOR A=$abc$20768$new_n158 B=$abc$20768$new_n152 Y=$abc$20768$new_n159
.subckt NOR A=$abc$20768$new_n159 B=$abc$20768$new_n157 Y=$abc$20768$new_n160
.subckt NOR A=$abc$20768$new_n160 B=$abc$20768$new_n156 Y=sub[7]
.subckt NOR A=$abc$20768$new_n130 B=$abc$20768$new_n112 Y=$abc$20768$new_n162
.subckt NOR A=$abc$20768$new_n155 B=$abc$20768$new_n143 Y=$abc$20768$new_n163
.subckt NAND A=$abc$20768$new_n163 B=$abc$20768$new_n162 Y=$abc$20768$new_n164
.subckt NOR A=$abc$20768$new_n164 B=$abc$20768$new_n107 Y=$abc$20768$new_n165
.subckt NAND A=$abc$20768$new_n163 B=$abc$20768$new_n135 Y=$abc$20768$new_n166
.subckt NOR A=$abc$20768$new_n152 B=$abc$20768$new_n142 Y=$abc$20768$new_n167
.subckt NOR A=$abc$20768$new_n167 B=$abc$20768$new_n158 Y=$abc$20768$new_n168
.subckt NAND A=$abc$20768$new_n168 B=$abc$20768$new_n166 Y=$abc$20768$new_n169
.subckt NOR A=$abc$20768$new_n169 B=$abc$20768$new_n165 Y=$abc$20768$new_n170
.subckt NOT A=M[8] Y=$abc$20768$new_n171
.subckt NOR A=$abc$20768$new_n171 B=$iopadmap$Remainder[8] Y=$abc$20768$new_n172
.subckt NAND A=$abc$20768$new_n171 B=$iopadmap$Remainder[8] Y=$abc$20768$new_n173
.subckt NOT A=$abc$20768$new_n173 Y=$abc$20768$new_n174
.subckt NOR A=$abc$20768$new_n174 B=$abc$20768$new_n172 Y=$abc$20768$new_n175
.subckt NOT A=$abc$20768$new_n175 Y=$abc$20768$new_n176
.subckt NOR A=$abc$20768$new_n176 B=$abc$20768$new_n170 Y=$abc$20768$new_n177
.subckt NAND A=$abc$20768$new_n159 B=$abc$20768$new_n147 Y=$abc$20768$new_n178
.subckt NOR A=$abc$20768$new_n178 B=$abc$20768$new_n136 Y=$abc$20768$new_n179
.subckt NAND A=$abc$20768$new_n179 B=$abc$20768$new_n116 Y=$abc$20768$new_n180
.subckt NOR A=$abc$20768$new_n178 B=$abc$20768$new_n134 Y=$abc$20768$new_n181
.subckt NOT A=$abc$20768$new_n168 Y=$abc$20768$new_n182
.subckt NOR A=$abc$20768$new_n182 B=$abc$20768$new_n181 Y=$abc$20768$new_n183
.subckt NAND A=$abc$20768$new_n183 B=$abc$20768$new_n180 Y=$abc$20768$new_n184
.subckt NOR A=$abc$20768$new_n175 B=$abc$20768$new_n184 Y=$abc$20768$new_n185
.subckt NOR A=$abc$20768$new_n185 B=$abc$20768$new_n177 Y=sub[8]
.subckt NOR A=$abc$20768$new_n177 B=$abc$20768$new_n174 Y=$abc$20768$new_n187
.subckt NOT A=$abc$20768$new_n187 Y=$abc$20768$new_n188
.subckt NOT A=M[9] Y=$abc$20768$new_n189
.subckt NOR A=$abc$20768$new_n189 B=$iopadmap$Remainder[9] Y=$abc$20768$new_n190
.subckt NAND A=$abc$20768$new_n189 B=$iopadmap$Remainder[9] Y=$abc$20768$new_n191
.subckt NOT A=$abc$20768$new_n191 Y=$abc$20768$new_n192
.subckt NOR A=$abc$20768$new_n192 B=$abc$20768$new_n190 Y=$abc$20768$new_n193
.subckt NOR A=$abc$20768$new_n193 B=$abc$20768$new_n188 Y=$abc$20768$new_n194
.subckt NOT A=$abc$20768$new_n193 Y=$abc$20768$new_n195
.subckt NOR A=$abc$20768$new_n195 B=$abc$20768$new_n187 Y=$abc$20768$new_n196
.subckt NOR A=$abc$20768$new_n196 B=$abc$20768$new_n194 Y=sub[9]
.subckt NOR A=$abc$20768$new_n190 B=$abc$20768$new_n173 Y=$abc$20768$new_n198
.subckt NOR A=$abc$20768$new_n198 B=$abc$20768$new_n192 Y=$abc$20768$new_n199
.subckt NOT A=$abc$20768$new_n199 Y=$abc$20768$new_n200
.subckt NOR A=$abc$20768$new_n195 B=$abc$20768$new_n176 Y=$abc$20768$new_n201
.subckt NOT A=$abc$20768$new_n201 Y=$abc$20768$new_n202
.subckt NOR A=$abc$20768$new_n202 B=$abc$20768$new_n170 Y=$abc$20768$new_n203
.subckt NOR A=$abc$20768$new_n203 B=$abc$20768$new_n200 Y=$abc$20768$new_n204
.subckt NOT A=M[10] Y=$abc$20768$new_n205
.subckt NOR A=$abc$20768$new_n205 B=$iopadmap$Remainder[10] Y=$abc$20768$new_n206
.subckt NAND A=$abc$20768$new_n205 B=$iopadmap$Remainder[10] Y=$abc$20768$new_n207
.subckt NOT A=$abc$20768$new_n207 Y=$abc$20768$new_n208
.subckt NOR A=$abc$20768$new_n208 B=$abc$20768$new_n206 Y=$abc$20768$new_n209
.subckt NOT A=$abc$20768$new_n209 Y=$abc$20768$new_n210
.subckt NOR A=$abc$20768$new_n210 B=$abc$20768$new_n204 Y=$abc$20768$new_n211
.subckt NOT A=$abc$20768$new_n204 Y=$abc$20768$new_n212
.subckt NOR A=$abc$20768$new_n209 B=$abc$20768$new_n212 Y=$abc$20768$new_n213
.subckt NOR A=$abc$20768$new_n213 B=$abc$20768$new_n211 Y=sub[10]
.subckt NOR A=$abc$20768$new_n211 B=$abc$20768$new_n208 Y=$abc$20768$new_n215
.subckt NOT A=M[11] Y=$abc$20768$new_n216
.subckt NOR A=$abc$20768$new_n216 B=$iopadmap$Remainder[11] Y=$abc$20768$new_n217
.subckt NAND A=$abc$20768$new_n216 B=$iopadmap$Remainder[11] Y=$abc$20768$new_n218
.subckt NOT A=$abc$20768$new_n218 Y=$abc$20768$new_n219
.subckt NOR A=$abc$20768$new_n219 B=$abc$20768$new_n217 Y=$abc$20768$new_n220
.subckt NOT A=$abc$20768$new_n220 Y=$abc$20768$new_n221
.subckt NOR A=$abc$20768$new_n221 B=$abc$20768$new_n215 Y=$abc$20768$new_n222
.subckt NOT A=$abc$20768$new_n215 Y=$abc$20768$new_n223
.subckt NOR A=$abc$20768$new_n220 B=$abc$20768$new_n223 Y=$abc$20768$new_n224
.subckt NOR A=$abc$20768$new_n224 B=$abc$20768$new_n222 Y=sub[11]
.subckt NOR A=$abc$20768$new_n221 B=$abc$20768$new_n210 Y=$abc$20768$new_n226
.subckt NAND A=$abc$20768$new_n226 B=$abc$20768$new_n201 Y=$abc$20768$new_n227
.subckt NOR A=$abc$20768$new_n227 B=$abc$20768$new_n170 Y=$abc$20768$new_n228
.subckt NAND A=$abc$20768$new_n226 B=$abc$20768$new_n200 Y=$abc$20768$new_n229
.subckt NOR A=$abc$20768$new_n217 B=$abc$20768$new_n207 Y=$abc$20768$new_n230
.subckt NOR A=$abc$20768$new_n230 B=$abc$20768$new_n219 Y=$abc$20768$new_n231
.subckt NAND A=$abc$20768$new_n231 B=$abc$20768$new_n229 Y=$abc$20768$new_n232
.subckt NOR A=$abc$20768$new_n232 B=$abc$20768$new_n228 Y=$abc$20768$new_n233
.subckt NOT A=M[12] Y=$abc$20768$new_n234
.subckt NOR A=$abc$20768$new_n234 B=$iopadmap$Remainder[12] Y=$abc$20768$new_n235
.subckt NAND A=$abc$20768$new_n234 B=$iopadmap$Remainder[12] Y=$abc$20768$new_n236
.subckt NOT A=$abc$20768$new_n236 Y=$abc$20768$new_n237
.subckt NOR A=$abc$20768$new_n237 B=$abc$20768$new_n235 Y=$abc$20768$new_n238
.subckt NOT A=$abc$20768$new_n238 Y=$abc$20768$new_n239
.subckt NOR A=$abc$20768$new_n239 B=$abc$20768$new_n233 Y=$abc$20768$new_n240
.subckt NOT A=$abc$20768$new_n227 Y=$abc$20768$new_n241
.subckt NAND A=$abc$20768$new_n241 B=$abc$20768$new_n184 Y=$abc$20768$new_n242
.subckt NOT A=$abc$20768$new_n232 Y=$abc$20768$new_n243
.subckt NAND A=$abc$20768$new_n243 B=$abc$20768$new_n242 Y=$abc$20768$new_n244
.subckt NOR A=$abc$20768$new_n238 B=$abc$20768$new_n244 Y=$abc$20768$new_n245
.subckt NOR A=$abc$20768$new_n245 B=$abc$20768$new_n240 Y=sub[12]
.subckt NOR A=$abc$20768$new_n240 B=$abc$20768$new_n237 Y=$abc$20768$new_n247
.subckt NOT A=$abc$20768$new_n247 Y=$abc$20768$new_n248
.subckt NOT A=M[13] Y=$abc$20768$new_n249
.subckt NOR A=$abc$20768$new_n249 B=$iopadmap$Remainder[13] Y=$abc$20768$new_n250
.subckt NAND A=$abc$20768$new_n249 B=$iopadmap$Remainder[13] Y=$abc$20768$new_n251
.subckt NOT A=$abc$20768$new_n251 Y=$abc$20768$new_n252
.subckt NOR A=$abc$20768$new_n252 B=$abc$20768$new_n250 Y=$abc$20768$new_n253
.subckt NOR A=$abc$20768$new_n253 B=$abc$20768$new_n248 Y=$abc$20768$new_n254
.subckt NOT A=$abc$20768$new_n253 Y=$abc$20768$new_n255
.subckt NOR A=$abc$20768$new_n255 B=$abc$20768$new_n247 Y=$abc$20768$new_n256
.subckt NOR A=$abc$20768$new_n256 B=$abc$20768$new_n254 Y=sub[13]
.subckt NOR A=$abc$20768$new_n255 B=$abc$20768$new_n239 Y=$abc$20768$new_n258
.subckt NOT A=$abc$20768$new_n258 Y=$abc$20768$new_n259
.subckt NOR A=$abc$20768$new_n259 B=$abc$20768$new_n233 Y=$abc$20768$new_n260
.subckt NOR A=$abc$20768$new_n250 B=$abc$20768$new_n236 Y=$abc$20768$new_n261
.subckt NOR A=$abc$20768$new_n261 B=$abc$20768$new_n252 Y=$abc$20768$new_n262
.subckt NOT A=$abc$20768$new_n262 Y=$abc$20768$new_n263
.subckt NOR A=$abc$20768$new_n263 B=$abc$20768$new_n260 Y=$abc$20768$new_n264
.subckt NOT A=M[14] Y=$abc$20768$new_n265
.subckt NOR A=$abc$20768$new_n265 B=$iopadmap$Remainder[14] Y=$abc$20768$new_n266
.subckt NAND A=$abc$20768$new_n265 B=$iopadmap$Remainder[14] Y=$abc$20768$new_n267
.subckt NOT A=$abc$20768$new_n267 Y=$abc$20768$new_n268
.subckt NOR A=$abc$20768$new_n268 B=$abc$20768$new_n266 Y=$abc$20768$new_n269
.subckt NOT A=$abc$20768$new_n269 Y=$abc$20768$new_n270
.subckt NOR A=$abc$20768$new_n270 B=$abc$20768$new_n264 Y=$abc$20768$new_n271
.subckt NAND A=$abc$20768$new_n258 B=$abc$20768$new_n244 Y=$abc$20768$new_n272
.subckt NAND A=$abc$20768$new_n262 B=$abc$20768$new_n272 Y=$abc$20768$new_n273
.subckt NOR A=$abc$20768$new_n269 B=$abc$20768$new_n273 Y=$abc$20768$new_n274
.subckt NOR A=$abc$20768$new_n274 B=$abc$20768$new_n271 Y=sub[14]
.subckt NAND A=$abc$20768$new_n269 B=$abc$20768$new_n273 Y=$abc$20768$new_n276
.subckt NAND A=$abc$20768$new_n276 B=$abc$20768$new_n267 Y=$abc$20768$new_n277
.subckt NOT A=M[15] Y=$abc$20768$new_n278
.subckt NOR A=$abc$20768$new_n278 B=$iopadmap$Remainder[15] Y=$abc$20768$new_n279
.subckt NAND A=$abc$20768$new_n278 B=$iopadmap$Remainder[15] Y=$abc$20768$new_n280
.subckt NOT A=$abc$20768$new_n280 Y=$abc$20768$new_n281
.subckt NOR A=$abc$20768$new_n281 B=$abc$20768$new_n279 Y=$abc$20768$new_n282
.subckt NOR A=$abc$20768$new_n282 B=$abc$20768$new_n277 Y=$abc$20768$new_n283
.subckt NOR A=$abc$20768$new_n271 B=$abc$20768$new_n268 Y=$abc$20768$new_n284
.subckt NOT A=$abc$20768$new_n282 Y=$abc$20768$new_n285
.subckt NOR A=$abc$20768$new_n285 B=$abc$20768$new_n284 Y=$abc$20768$new_n286
.subckt NOR A=$abc$20768$new_n286 B=$abc$20768$new_n283 Y=sub[15]
.subckt NOR A=$abc$20768$new_n279 B=$abc$20768$new_n267 Y=$abc$20768$new_n288
.subckt NOR A=$abc$20768$new_n288 B=$abc$20768$new_n281 Y=$abc$20768$new_n289
.subckt NOR A=$abc$20768$new_n285 B=$abc$20768$new_n270 Y=$abc$20768$new_n290
.subckt NAND A=$abc$20768$new_n290 B=$abc$20768$new_n273 Y=$abc$20768$new_n291
.subckt NAND A=$abc$20768$new_n291 B=$abc$20768$new_n289 Y=$abc$20768$new_n292
.subckt NOR A=M[16] B=$iopadmap$Remainder[16] Y=$abc$20768$new_n293
.subckt NAND A=M[16] B=$iopadmap$Remainder[16] Y=$abc$20768$new_n294
.subckt NOT A=$abc$20768$new_n294 Y=$abc$20768$new_n295
.subckt NOR A=$abc$20768$new_n295 B=$abc$20768$new_n293 Y=$abc$20768$new_n296
.subckt NOT A=$abc$20768$new_n296 Y=$abc$20768$new_n297
.subckt NOR A=$abc$20768$new_n297 B=$abc$20768$new_n292 Y=$abc$20768$new_n298
.subckt NOT A=$abc$20768$new_n289 Y=$abc$20768$new_n299
.subckt NOT A=$abc$20768$new_n290 Y=$abc$20768$new_n300
.subckt NOR A=$abc$20768$new_n300 B=$abc$20768$new_n264 Y=$abc$20768$new_n301
.subckt NOR A=$abc$20768$new_n301 B=$abc$20768$new_n299 Y=$abc$20768$new_n302
.subckt NOR A=$abc$20768$new_n296 B=$abc$20768$new_n302 Y=$abc$20768$new_n303
.subckt NOR A=$abc$20768$new_n303 B=$abc$20768$new_n298 Y=$iopadmap$sign
.subckt BUF_X1 A=Devident[0] Z=$iopadmap$Devident[0]
.subckt BUF_X1 A=Devident[1] Z=$iopadmap$Devident[1]
.subckt BUF_X1 A=Devident[10] Z=$iopadmap$Devident[10]
.subckt BUF_X1 A=Devident[11] Z=$iopadmap$Devident[11]
.subckt BUF_X1 A=Devident[12] Z=$iopadmap$Devident[12]
.subckt BUF_X1 A=Devident[13] Z=$iopadmap$Devident[13]
.subckt BUF_X1 A=Devident[14] Z=$iopadmap$Devident[14]
.subckt BUF_X1 A=Devident[15] Z=$iopadmap$Devident[15]
.subckt BUF_X1 A=Devident[16] Z=$iopadmap$Devident[16]
.subckt BUF_X1 A=Devident[2] Z=$iopadmap$Devident[2]
.subckt BUF_X1 A=Devident[3] Z=$iopadmap$Devident[3]
.subckt BUF_X1 A=Devident[4] Z=$iopadmap$Devident[4]
.subckt BUF_X1 A=Devident[5] Z=$iopadmap$Devident[5]
.subckt BUF_X1 A=Devident[6] Z=$iopadmap$Devident[6]
.subckt BUF_X1 A=Devident[7] Z=$iopadmap$Devident[7]
.subckt BUF_X1 A=Devident[8] Z=$iopadmap$Devident[8]
.subckt BUF_X1 A=Devident[9] Z=$iopadmap$Devident[9]
.subckt BUF_X1 A=Divisor[0] Z=$iopadmap$Divisor[0]
.subckt BUF_X1 A=Divisor[1] Z=$iopadmap$Divisor[1]
.subckt BUF_X1 A=Divisor[10] Z=$iopadmap$Divisor[10]
.subckt BUF_X1 A=Divisor[11] Z=$iopadmap$Divisor[11]
.subckt BUF_X1 A=Divisor[12] Z=$iopadmap$Divisor[12]
.subckt BUF_X1 A=Divisor[13] Z=$iopadmap$Divisor[13]
.subckt BUF_X1 A=Divisor[14] Z=$iopadmap$Divisor[14]
.subckt BUF_X1 A=Divisor[15] Z=$iopadmap$Divisor[15]
.subckt BUF_X1 A=Divisor[16] Z=$iopadmap$Divisor[16]
.subckt BUF_X1 A=Divisor[2] Z=$iopadmap$Divisor[2]
.subckt BUF_X1 A=Divisor[3] Z=$iopadmap$Divisor[3]
.subckt BUF_X1 A=Divisor[4] Z=$iopadmap$Divisor[4]
.subckt BUF_X1 A=Divisor[5] Z=$iopadmap$Divisor[5]
.subckt BUF_X1 A=Divisor[6] Z=$iopadmap$Divisor[6]
.subckt BUF_X1 A=Divisor[7] Z=$iopadmap$Divisor[7]
.subckt BUF_X1 A=Divisor[8] Z=$iopadmap$Divisor[8]
.subckt BUF_X1 A=Divisor[9] Z=$iopadmap$Divisor[9]
.subckt BUF_X1 A=Q0 Z=$iopadmap$Q0
.subckt BUF_X1 A=$iopadmap$Quotient[0] Z=Quotient[0]
.subckt BUF_X1 A=$iopadmap$Quotient[1] Z=Quotient[1]
.subckt BUF_X1 A=$iopadmap$Quotient[10] Z=Quotient[10]
.subckt BUF_X1 A=$iopadmap$Quotient[11] Z=Quotient[11]
.subckt BUF_X1 A=$iopadmap$Quotient[12] Z=Quotient[12]
.subckt BUF_X1 A=$iopadmap$Quotient[13] Z=Quotient[13]
.subckt BUF_X1 A=$iopadmap$Quotient[14] Z=Quotient[14]
.subckt BUF_X1 A=$iopadmap$Quotient[15] Z=Quotient[15]
.subckt BUF_X1 A=$iopadmap$Quotient[16] Z=Quotient[16]
.subckt BUF_X1 A=$iopadmap$Quotient[2] Z=Quotient[2]
.subckt BUF_X1 A=$iopadmap$Quotient[3] Z=Quotient[3]
.subckt BUF_X1 A=$iopadmap$Quotient[4] Z=Quotient[4]
.subckt BUF_X1 A=$iopadmap$Quotient[5] Z=Quotient[5]
.subckt BUF_X1 A=$iopadmap$Quotient[6] Z=Quotient[6]
.subckt BUF_X1 A=$iopadmap$Quotient[7] Z=Quotient[7]
.subckt BUF_X1 A=$iopadmap$Quotient[8] Z=Quotient[8]
.subckt BUF_X1 A=$iopadmap$Quotient[9] Z=Quotient[9]
.subckt BUF_X1 A=$iopadmap$Remainder[0] Z=Remainder[0]
.subckt BUF_X1 A=$iopadmap$Remainder[1] Z=Remainder[1]
.subckt BUF_X1 A=$iopadmap$Remainder[10] Z=Remainder[10]
.subckt BUF_X1 A=$iopadmap$Remainder[11] Z=Remainder[11]
.subckt BUF_X1 A=$iopadmap$Remainder[12] Z=Remainder[12]
.subckt BUF_X1 A=$iopadmap$Remainder[13] Z=Remainder[13]
.subckt BUF_X1 A=$iopadmap$Remainder[14] Z=Remainder[14]
.subckt BUF_X1 A=$iopadmap$Remainder[15] Z=Remainder[15]
.subckt BUF_X1 A=$iopadmap$Remainder[16] Z=Remainder[16]
.subckt BUF_X1 A=$iopadmap$Remainder[2] Z=Remainder[2]
.subckt BUF_X1 A=$iopadmap$Remainder[3] Z=Remainder[3]
.subckt BUF_X1 A=$iopadmap$Remainder[4] Z=Remainder[4]
.subckt BUF_X1 A=$iopadmap$Remainder[5] Z=Remainder[5]
.subckt BUF_X1 A=$iopadmap$Remainder[6] Z=Remainder[6]
.subckt BUF_X1 A=$iopadmap$Remainder[7] Z=Remainder[7]
.subckt BUF_X1 A=$iopadmap$Remainder[8] Z=Remainder[8]
.subckt BUF_X1 A=$iopadmap$Remainder[9] Z=Remainder[9]
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=clr_R Z=$iopadmap$clr_R
.subckt BUF_X1 A=load_M Z=$iopadmap$load_M
.subckt BUF_X1 A=load_Q Z=$iopadmap$load_Q
.subckt BUF_X1 A=load_R Z=$iopadmap$load_R
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.subckt BUF_X1 A=setQ0 Z=$iopadmap$setQ0
.subckt BUF_X1 A=setR Z=$iopadmap$setR
.subckt BUF_X1 A=shift_Q Z=$iopadmap$shift_Q
.subckt BUF_X1 A=shift_R Z=$iopadmap$shift_R
.subckt BUF_X1 A=$iopadmap$sign Z=sign
.subckt $paramod\mux2to1\N?s32'00000000000000000000000000010001 in1[0]=$iopadmap$Remainder[0] in1[1]=$iopadmap$Remainder[1] in1[2]=$iopadmap$Remainder[2] in1[3]=$iopadmap$Remainder[3] in1[4]=$iopadmap$Remainder[4] in1[5]=$iopadmap$Remainder[5] in1[6]=$iopadmap$Remainder[6] in1[7]=$iopadmap$Remainder[7] in1[8]=$iopadmap$Remainder[8] in1[9]=$iopadmap$Remainder[9] in1[10]=$iopadmap$Remainder[10] in1[11]=$iopadmap$Remainder[11] in1[12]=$iopadmap$Remainder[12] in1[13]=$iopadmap$Remainder[13] in1[14]=$iopadmap$Remainder[14] in1[15]=$iopadmap$Remainder[15] in1[16]=$iopadmap$Remainder[16] in2[0]=sub[0] in2[1]=sub[1] in2[2]=sub[2] in2[3]=sub[3] in2[4]=sub[4] in2[5]=sub[5] in2[6]=sub[6] in2[7]=sub[7] in2[8]=sub[8] in2[9]=sub[9] in2[10]=sub[10] in2[11]=sub[11] in2[12]=sub[12] in2[13]=sub[13] in2[14]=sub[14] in2[15]=sub[15] in2[16]=$iopadmap$sign outMUX[0]=mux1Out[0] outMUX[1]=mux1Out[1] outMUX[2]=mux1Out[2] outMUX[3]=mux1Out[3] outMUX[4]=mux1Out[4] outMUX[5]=mux1Out[5] outMUX[6]=mux1Out[6] outMUX[7]=mux1Out[7] outMUX[8]=mux1Out[8] outMUX[9]=mux1Out[9] outMUX[10]=mux1Out[10] outMUX[11]=mux1Out[11] outMUX[12]=mux1Out[12] outMUX[13]=mux1Out[13] outMUX[14]=mux1Out[14] outMUX[15]=mux1Out[15] outMUX[16]=mux1Out[16] sel1=mux1Sel2 sel2=$iopadmap$setR
.subckt $paramod\mux2to1\N?s32'00000000000000000000000000010001 in1[0]=$iopadmap$Devident[0] in1[1]=$iopadmap$Devident[1] in1[2]=$iopadmap$Devident[2] in1[3]=$iopadmap$Devident[3] in1[4]=$iopadmap$Devident[4] in1[5]=$iopadmap$Devident[5] in1[6]=$iopadmap$Devident[6] in1[7]=$iopadmap$Devident[7] in1[8]=$iopadmap$Devident[8] in1[9]=$iopadmap$Devident[9] in1[10]=$iopadmap$Devident[10] in1[11]=$iopadmap$Devident[11] in1[12]=$iopadmap$Devident[12] in1[13]=$iopadmap$Devident[13] in1[14]=$iopadmap$Devident[14] in1[15]=$iopadmap$Devident[15] in1[16]=$iopadmap$Devident[16] in2[0]=$iopadmap$Q0 in2[1]=$iopadmap$Quotient[1] in2[2]=$iopadmap$Quotient[2] in2[3]=$iopadmap$Quotient[3] in2[4]=$iopadmap$Quotient[4] in2[5]=$iopadmap$Quotient[5] in2[6]=$iopadmap$Quotient[6] in2[7]=$iopadmap$Quotient[7] in2[8]=$iopadmap$Quotient[8] in2[9]=$iopadmap$Quotient[9] in2[10]=$iopadmap$Quotient[10] in2[11]=$iopadmap$Quotient[11] in2[12]=$iopadmap$Quotient[12] in2[13]=$iopadmap$Quotient[13] in2[14]=$iopadmap$Quotient[14] in2[15]=$iopadmap$Quotient[15] in2[16]=$iopadmap$Quotient[16] outMUX[0]=mux2Out[0] outMUX[1]=mux2Out[1] outMUX[2]=mux2Out[2] outMUX[3]=mux2Out[3] outMUX[4]=mux2Out[4] outMUX[5]=mux2Out[5] outMUX[6]=mux2Out[6] outMUX[7]=mux2Out[7] outMUX[8]=mux2Out[8] outMUX[9]=mux2Out[9] outMUX[10]=mux2Out[10] outMUX[11]=mux2Out[11] outMUX[12]=mux2Out[12] outMUX[13]=mux2Out[13] outMUX[14]=mux2Out[14] outMUX[15]=mux2Out[15] outMUX[16]=mux2Out[16] sel1=mux2Sel2 sel2=$iopadmap$setQ0
.subckt $paramod\REG\N?s32'00000000000000000000000000010001 clk=$iopadmap$clk inREG[0]=$iopadmap$Divisor[0] inREG[1]=$iopadmap$Divisor[1] inREG[2]=$iopadmap$Divisor[2] inREG[3]=$iopadmap$Divisor[3] inREG[4]=$iopadmap$Divisor[4] inREG[5]=$iopadmap$Divisor[5] inREG[6]=$iopadmap$Divisor[6] inREG[7]=$iopadmap$Divisor[7] inREG[8]=$iopadmap$Divisor[8] inREG[9]=$iopadmap$Divisor[9] inREG[10]=$iopadmap$Divisor[10] inREG[11]=$iopadmap$Divisor[11] inREG[12]=$iopadmap$Divisor[12] inREG[13]=$iopadmap$Divisor[13] inREG[14]=$iopadmap$Divisor[14] inREG[15]=$iopadmap$Divisor[15] inREG[16]=$iopadmap$Divisor[16] ld=$iopadmap$load_M outREG[0]=M[0] outREG[1]=M[1] outREG[2]=M[2] outREG[3]=M[3] outREG[4]=M[4] outREG[5]=M[5] outREG[6]=M[6] outREG[7]=M[7] outREG[8]=M[8] outREG[9]=M[9] outREG[10]=M[10] outREG[11]=M[11] outREG[12]=M[12] outREG[13]=M[13] outREG[14]=M[14] outREG[15]=M[15] outREG[16]=M[16] rst=$iopadmap$rst
.subckt shiftReg_17b Ld=$iopadmap$load_Q clk=$iopadmap$clk dataIn[0]=mux2Out[0] dataIn[1]=mux2Out[1] dataIn[2]=mux2Out[2] dataIn[3]=mux2Out[3] dataIn[4]=mux2Out[4] dataIn[5]=mux2Out[5] dataIn[6]=mux2Out[6] dataIn[7]=mux2Out[7] dataIn[8]=mux2Out[8] dataIn[9]=mux2Out[9] dataIn[10]=mux2Out[10] dataIn[11]=mux2Out[11] dataIn[12]=mux2Out[12] dataIn[13]=mux2Out[13] dataIn[14]=mux2Out[14] dataIn[15]=mux2Out[15] dataIn[16]=mux2Out[16] dataOut[0]=$iopadmap$Quotient[0] dataOut[1]=$iopadmap$Quotient[1] dataOut[2]=$iopadmap$Quotient[2] dataOut[3]=$iopadmap$Quotient[3] dataOut[4]=$iopadmap$Quotient[4] dataOut[5]=$iopadmap$Quotient[5] dataOut[6]=$iopadmap$Quotient[6] dataOut[7]=$iopadmap$Quotient[7] dataOut[8]=$iopadmap$Quotient[8] dataOut[9]=$iopadmap$Quotient[9] dataOut[10]=$iopadmap$Quotient[10] dataOut[11]=$iopadmap$Quotient[11] dataOut[12]=$iopadmap$Quotient[12] dataOut[13]=$iopadmap$Quotient[13] dataOut[14]=$iopadmap$Quotient[14] dataOut[15]=$iopadmap$Quotient[15] dataOut[16]=$iopadmap$Quotient[16] init=$false rst=$iopadmap$rst serIn=$false serOut=serOutQ sh_L_en=$iopadmap$shift_Q
.subckt shiftReg_17b Ld=$iopadmap$load_R clk=$iopadmap$clk dataIn[0]=mux1Out[0] dataIn[1]=mux1Out[1] dataIn[2]=mux1Out[2] dataIn[3]=mux1Out[3] dataIn[4]=mux1Out[4] dataIn[5]=mux1Out[5] dataIn[6]=mux1Out[6] dataIn[7]=mux1Out[7] dataIn[8]=mux1Out[8] dataIn[9]=mux1Out[9] dataIn[10]=mux1Out[10] dataIn[11]=mux1Out[11] dataIn[12]=mux1Out[12] dataIn[13]=mux1Out[13] dataIn[14]=mux1Out[14] dataIn[15]=mux1Out[15] dataIn[16]=mux1Out[16] dataOut[0]=$iopadmap$Remainder[0] dataOut[1]=$iopadmap$Remainder[1] dataOut[2]=$iopadmap$Remainder[2] dataOut[3]=$iopadmap$Remainder[3] dataOut[4]=$iopadmap$Remainder[4] dataOut[5]=$iopadmap$Remainder[5] dataOut[6]=$iopadmap$Remainder[6] dataOut[7]=$iopadmap$Remainder[7] dataOut[8]=$iopadmap$Remainder[8] dataOut[9]=$iopadmap$Remainder[9] dataOut[10]=$iopadmap$Remainder[10] dataOut[11]=$iopadmap$Remainder[11] dataOut[12]=$iopadmap$Remainder[12] dataOut[13]=$iopadmap$Remainder[13] dataOut[14]=$iopadmap$Remainder[14] dataOut[15]=$iopadmap$Remainder[15] dataOut[16]=$iopadmap$Remainder[16] init=$iopadmap$clr_R rst=$iopadmap$rst serIn=serOutQ serOut=serOutR sh_L_en=$iopadmap$shift_R
.end

.model mux8to1
.inputs d1[0] d1[1] d1[2] d1[3] d1[4] d1[5] d1[6] d1[7] d1[8] d1[9] d1[10] d1[11] d1[12] d1[13] d1[14] d1[15] d2[0] d2[1] d2[2] d2[3] d2[4] d2[5] d2[6] d2[7] d2[8] d2[9] d2[10] d2[11] d2[12] d2[13] d2[14] d2[15] d3[0] d3[1] d3[2] d3[3] d3[4] d3[5] d3[6] d3[7] d3[8] d3[9] d3[10] d3[11] d3[12] d3[13] d3[14] d3[15] d4[0] d4[1] d4[2] d4[3] d4[4] d4[5] d4[6] d4[7] d4[8] d4[9] d4[10] d4[11] d4[12] d4[13] d4[14] d4[15] d5[0] d5[1] d5[2] d5[3] d5[4] d5[5] d5[6] d5[7] d5[8] d5[9] d5[10] d5[11] d5[12] d5[13] d5[14] d5[15] d6[0] d6[1] d6[2] d6[3] d6[4] d6[5] d6[6] d6[7] d6[8] d6[9] d6[10] d6[11] d6[12] d6[13] d6[14] d6[15] d7[0] d7[1] d7[2] d7[3] d7[4] d7[5] d7[6] d7[7] d7[8] d7[9] d7[10] d7[11] d7[12] d7[13] d7[14] d7[15] d8[0] d8[1] d8[2] d8[3] d8[4] d8[5] d8[6] d8[7] d8[8] d8[9] d8[10] d8[11] d8[12] d8[13] d8[14] d8[15] sel[0] sel[1] sel[2] sel[3] sel[4] sel[5] sel[6] sel[7]
.outputs dout[0] dout[1] dout[2] dout[3] dout[4] dout[5] dout[6] dout[7] dout[8] dout[9] dout[10] dout[11] dout[12] dout[13] dout[14] dout[15]
.names $false
.names $true
1
.names $undef
.subckt NOR A=$iopadmap$sel[0] B=$iopadmap$sel[1] Y=$abc$21018$new_n153
.subckt NOR A=$iopadmap$sel[2] B=$iopadmap$sel[3] Y=$abc$21018$new_n154
.subckt NAND A=$abc$21018$new_n154 B=$abc$21018$new_n153 Y=$abc$21018$new_n155
.subckt NOR A=$iopadmap$sel[6] B=$iopadmap$sel[7] Y=$abc$21018$new_n156
.subckt NOT A=$iopadmap$sel[5] Y=$abc$21018$new_n157
.subckt NOR A=$iopadmap$sel[4] B=$abc$21018$new_n157 Y=$abc$21018$new_n158
.subckt NAND A=$abc$21018$new_n158 B=$abc$21018$new_n156 Y=$abc$21018$new_n159
.subckt NOR A=$abc$21018$new_n159 B=$abc$21018$new_n155 Y=$abc$21018$new_n160
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[0] Y=$abc$21018$new_n161
.subckt NOT A=$iopadmap$sel[4] Y=$abc$21018$new_n162
.subckt NOR A=$abc$21018$new_n162 B=$iopadmap$sel[5] Y=$abc$21018$new_n163
.subckt NAND A=$abc$21018$new_n163 B=$abc$21018$new_n156 Y=$abc$21018$new_n164
.subckt NOR A=$abc$21018$new_n164 B=$abc$21018$new_n155 Y=$abc$21018$new_n165
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[0] Y=$abc$21018$new_n166
.subckt NAND A=$abc$21018$new_n166 B=$abc$21018$new_n161 Y=$abc$21018$new_n167
.subckt NOR A=$iopadmap$sel[4] B=$iopadmap$sel[5] Y=$abc$21018$new_n168
.subckt NAND A=$abc$21018$new_n168 B=$abc$21018$new_n156 Y=$abc$21018$new_n169
.subckt NOT A=$iopadmap$sel[3] Y=$abc$21018$new_n170
.subckt NOR A=$iopadmap$sel[2] B=$abc$21018$new_n170 Y=$abc$21018$new_n171
.subckt NAND A=$abc$21018$new_n171 B=$abc$21018$new_n153 Y=$abc$21018$new_n172
.subckt NOR A=$abc$21018$new_n172 B=$abc$21018$new_n169 Y=$abc$21018$new_n173
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[0] Y=$abc$21018$new_n174
.subckt NOT A=$iopadmap$sel[2] Y=$abc$21018$new_n175
.subckt NOR A=$abc$21018$new_n175 B=$iopadmap$sel[3] Y=$abc$21018$new_n176
.subckt NAND A=$abc$21018$new_n176 B=$abc$21018$new_n153 Y=$abc$21018$new_n177
.subckt NOR A=$abc$21018$new_n177 B=$abc$21018$new_n169 Y=$abc$21018$new_n178
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[0] Y=$abc$21018$new_n179
.subckt NAND A=$abc$21018$new_n179 B=$abc$21018$new_n174 Y=$abc$21018$new_n180
.subckt NOR A=$abc$21018$new_n180 B=$abc$21018$new_n167 Y=$abc$21018$new_n181
.subckt NOT A=$iopadmap$sel[1] Y=$abc$21018$new_n182
.subckt NOR A=$iopadmap$sel[0] B=$abc$21018$new_n182 Y=$abc$21018$new_n183
.subckt NAND A=$abc$21018$new_n183 B=$abc$21018$new_n154 Y=$abc$21018$new_n184
.subckt NOR A=$abc$21018$new_n184 B=$abc$21018$new_n169 Y=$abc$21018$new_n185
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[0] Y=$abc$21018$new_n186
.subckt NOT A=$iopadmap$sel[0] Y=$abc$21018$new_n187
.subckt NOR A=$abc$21018$new_n187 B=$iopadmap$sel[1] Y=$abc$21018$new_n188
.subckt NAND A=$abc$21018$new_n188 B=$abc$21018$new_n154 Y=$abc$21018$new_n189
.subckt NOR A=$abc$21018$new_n189 B=$abc$21018$new_n169 Y=$abc$21018$new_n190
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[0] Y=$abc$21018$new_n191
.subckt NAND A=$abc$21018$new_n191 B=$abc$21018$new_n186 Y=$abc$21018$new_n192
.subckt NOT A=$iopadmap$sel[7] Y=$abc$21018$new_n193
.subckt NOR A=$iopadmap$sel[6] B=$abc$21018$new_n193 Y=$abc$21018$new_n194
.subckt NAND A=$abc$21018$new_n194 B=$abc$21018$new_n168 Y=$abc$21018$new_n195
.subckt NOR A=$abc$21018$new_n195 B=$abc$21018$new_n155 Y=$abc$21018$new_n196
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[0] Y=$abc$21018$new_n197
.subckt NOT A=$iopadmap$sel[6] Y=$abc$21018$new_n198
.subckt NOR A=$abc$21018$new_n198 B=$iopadmap$sel[7] Y=$abc$21018$new_n199
.subckt NAND A=$abc$21018$new_n199 B=$abc$21018$new_n168 Y=$abc$21018$new_n200
.subckt NOR A=$abc$21018$new_n200 B=$abc$21018$new_n155 Y=$abc$21018$new_n201
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[0] Y=$abc$21018$new_n202
.subckt NAND A=$abc$21018$new_n202 B=$abc$21018$new_n197 Y=$abc$21018$new_n203
.subckt NOR A=$abc$21018$new_n203 B=$abc$21018$new_n192 Y=$abc$21018$new_n204
.subckt NAND A=$abc$21018$new_n204 B=$abc$21018$new_n181 Y=$iopadmap$dout[0]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[1] Y=$abc$21018$new_n206
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[1] Y=$abc$21018$new_n207
.subckt NAND A=$abc$21018$new_n207 B=$abc$21018$new_n206 Y=$abc$21018$new_n208
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[1] Y=$abc$21018$new_n209
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[1] Y=$abc$21018$new_n210
.subckt NAND A=$abc$21018$new_n210 B=$abc$21018$new_n209 Y=$abc$21018$new_n211
.subckt NOR A=$abc$21018$new_n211 B=$abc$21018$new_n208 Y=$abc$21018$new_n212
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[1] Y=$abc$21018$new_n213
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[1] Y=$abc$21018$new_n214
.subckt NAND A=$abc$21018$new_n214 B=$abc$21018$new_n213 Y=$abc$21018$new_n215
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[1] Y=$abc$21018$new_n216
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[1] Y=$abc$21018$new_n217
.subckt NAND A=$abc$21018$new_n217 B=$abc$21018$new_n216 Y=$abc$21018$new_n218
.subckt NOR A=$abc$21018$new_n218 B=$abc$21018$new_n215 Y=$abc$21018$new_n219
.subckt NAND A=$abc$21018$new_n219 B=$abc$21018$new_n212 Y=$iopadmap$dout[1]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[2] Y=$abc$21018$new_n221
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[2] Y=$abc$21018$new_n222
.subckt NAND A=$abc$21018$new_n222 B=$abc$21018$new_n221 Y=$abc$21018$new_n223
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[2] Y=$abc$21018$new_n224
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[2] Y=$abc$21018$new_n225
.subckt NAND A=$abc$21018$new_n225 B=$abc$21018$new_n224 Y=$abc$21018$new_n226
.subckt NOR A=$abc$21018$new_n226 B=$abc$21018$new_n223 Y=$abc$21018$new_n227
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[2] Y=$abc$21018$new_n228
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[2] Y=$abc$21018$new_n229
.subckt NAND A=$abc$21018$new_n229 B=$abc$21018$new_n228 Y=$abc$21018$new_n230
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[2] Y=$abc$21018$new_n231
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[2] Y=$abc$21018$new_n232
.subckt NAND A=$abc$21018$new_n232 B=$abc$21018$new_n231 Y=$abc$21018$new_n233
.subckt NOR A=$abc$21018$new_n233 B=$abc$21018$new_n230 Y=$abc$21018$new_n234
.subckt NAND A=$abc$21018$new_n234 B=$abc$21018$new_n227 Y=$iopadmap$dout[2]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[3] Y=$abc$21018$new_n236
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[3] Y=$abc$21018$new_n237
.subckt NAND A=$abc$21018$new_n237 B=$abc$21018$new_n236 Y=$abc$21018$new_n238
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[3] Y=$abc$21018$new_n239
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[3] Y=$abc$21018$new_n240
.subckt NAND A=$abc$21018$new_n240 B=$abc$21018$new_n239 Y=$abc$21018$new_n241
.subckt NOR A=$abc$21018$new_n241 B=$abc$21018$new_n238 Y=$abc$21018$new_n242
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[3] Y=$abc$21018$new_n243
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[3] Y=$abc$21018$new_n244
.subckt NAND A=$abc$21018$new_n244 B=$abc$21018$new_n243 Y=$abc$21018$new_n245
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[3] Y=$abc$21018$new_n246
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[3] Y=$abc$21018$new_n247
.subckt NAND A=$abc$21018$new_n247 B=$abc$21018$new_n246 Y=$abc$21018$new_n248
.subckt NOR A=$abc$21018$new_n248 B=$abc$21018$new_n245 Y=$abc$21018$new_n249
.subckt NAND A=$abc$21018$new_n249 B=$abc$21018$new_n242 Y=$iopadmap$dout[3]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[4] Y=$abc$21018$new_n251
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[4] Y=$abc$21018$new_n252
.subckt NAND A=$abc$21018$new_n252 B=$abc$21018$new_n251 Y=$abc$21018$new_n253
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[4] Y=$abc$21018$new_n254
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[4] Y=$abc$21018$new_n255
.subckt NAND A=$abc$21018$new_n255 B=$abc$21018$new_n254 Y=$abc$21018$new_n256
.subckt NOR A=$abc$21018$new_n256 B=$abc$21018$new_n253 Y=$abc$21018$new_n257
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[4] Y=$abc$21018$new_n258
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[4] Y=$abc$21018$new_n259
.subckt NAND A=$abc$21018$new_n259 B=$abc$21018$new_n258 Y=$abc$21018$new_n260
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[4] Y=$abc$21018$new_n261
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[4] Y=$abc$21018$new_n262
.subckt NAND A=$abc$21018$new_n262 B=$abc$21018$new_n261 Y=$abc$21018$new_n263
.subckt NOR A=$abc$21018$new_n263 B=$abc$21018$new_n260 Y=$abc$21018$new_n264
.subckt NAND A=$abc$21018$new_n264 B=$abc$21018$new_n257 Y=$iopadmap$dout[4]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[5] Y=$abc$21018$new_n266
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[5] Y=$abc$21018$new_n267
.subckt NAND A=$abc$21018$new_n267 B=$abc$21018$new_n266 Y=$abc$21018$new_n268
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[5] Y=$abc$21018$new_n269
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[5] Y=$abc$21018$new_n270
.subckt NAND A=$abc$21018$new_n270 B=$abc$21018$new_n269 Y=$abc$21018$new_n271
.subckt NOR A=$abc$21018$new_n271 B=$abc$21018$new_n268 Y=$abc$21018$new_n272
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[5] Y=$abc$21018$new_n273
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[5] Y=$abc$21018$new_n274
.subckt NAND A=$abc$21018$new_n274 B=$abc$21018$new_n273 Y=$abc$21018$new_n275
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[5] Y=$abc$21018$new_n276
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[5] Y=$abc$21018$new_n277
.subckt NAND A=$abc$21018$new_n277 B=$abc$21018$new_n276 Y=$abc$21018$new_n278
.subckt NOR A=$abc$21018$new_n278 B=$abc$21018$new_n275 Y=$abc$21018$new_n279
.subckt NAND A=$abc$21018$new_n279 B=$abc$21018$new_n272 Y=$iopadmap$dout[5]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[6] Y=$abc$21018$new_n281
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[6] Y=$abc$21018$new_n282
.subckt NAND A=$abc$21018$new_n282 B=$abc$21018$new_n281 Y=$abc$21018$new_n283
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[6] Y=$abc$21018$new_n284
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[6] Y=$abc$21018$new_n285
.subckt NAND A=$abc$21018$new_n285 B=$abc$21018$new_n284 Y=$abc$21018$new_n286
.subckt NOR A=$abc$21018$new_n286 B=$abc$21018$new_n283 Y=$abc$21018$new_n287
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[6] Y=$abc$21018$new_n288
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[6] Y=$abc$21018$new_n289
.subckt NAND A=$abc$21018$new_n289 B=$abc$21018$new_n288 Y=$abc$21018$new_n290
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[6] Y=$abc$21018$new_n291
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[6] Y=$abc$21018$new_n292
.subckt NAND A=$abc$21018$new_n292 B=$abc$21018$new_n291 Y=$abc$21018$new_n293
.subckt NOR A=$abc$21018$new_n293 B=$abc$21018$new_n290 Y=$abc$21018$new_n294
.subckt NAND A=$abc$21018$new_n294 B=$abc$21018$new_n287 Y=$iopadmap$dout[6]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[7] Y=$abc$21018$new_n296
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[7] Y=$abc$21018$new_n297
.subckt NAND A=$abc$21018$new_n297 B=$abc$21018$new_n296 Y=$abc$21018$new_n298
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[7] Y=$abc$21018$new_n299
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[7] Y=$abc$21018$new_n300
.subckt NAND A=$abc$21018$new_n300 B=$abc$21018$new_n299 Y=$abc$21018$new_n301
.subckt NOR A=$abc$21018$new_n301 B=$abc$21018$new_n298 Y=$abc$21018$new_n302
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[7] Y=$abc$21018$new_n303
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[7] Y=$abc$21018$new_n304
.subckt NAND A=$abc$21018$new_n304 B=$abc$21018$new_n303 Y=$abc$21018$new_n305
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[7] Y=$abc$21018$new_n306
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[7] Y=$abc$21018$new_n307
.subckt NAND A=$abc$21018$new_n307 B=$abc$21018$new_n306 Y=$abc$21018$new_n308
.subckt NOR A=$abc$21018$new_n308 B=$abc$21018$new_n305 Y=$abc$21018$new_n309
.subckt NAND A=$abc$21018$new_n309 B=$abc$21018$new_n302 Y=$iopadmap$dout[7]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[8] Y=$abc$21018$new_n311
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[8] Y=$abc$21018$new_n312
.subckt NAND A=$abc$21018$new_n312 B=$abc$21018$new_n311 Y=$abc$21018$new_n313
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[8] Y=$abc$21018$new_n314
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[8] Y=$abc$21018$new_n315
.subckt NAND A=$abc$21018$new_n315 B=$abc$21018$new_n314 Y=$abc$21018$new_n316
.subckt NOR A=$abc$21018$new_n316 B=$abc$21018$new_n313 Y=$abc$21018$new_n317
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[8] Y=$abc$21018$new_n318
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[8] Y=$abc$21018$new_n319
.subckt NAND A=$abc$21018$new_n319 B=$abc$21018$new_n318 Y=$abc$21018$new_n320
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[8] Y=$abc$21018$new_n321
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[8] Y=$abc$21018$new_n322
.subckt NAND A=$abc$21018$new_n322 B=$abc$21018$new_n321 Y=$abc$21018$new_n323
.subckt NOR A=$abc$21018$new_n323 B=$abc$21018$new_n320 Y=$abc$21018$new_n324
.subckt NAND A=$abc$21018$new_n324 B=$abc$21018$new_n317 Y=$iopadmap$dout[8]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[9] Y=$abc$21018$new_n326
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[9] Y=$abc$21018$new_n327
.subckt NAND A=$abc$21018$new_n327 B=$abc$21018$new_n326 Y=$abc$21018$new_n328
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[9] Y=$abc$21018$new_n329
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[9] Y=$abc$21018$new_n330
.subckt NAND A=$abc$21018$new_n330 B=$abc$21018$new_n329 Y=$abc$21018$new_n331
.subckt NOR A=$abc$21018$new_n331 B=$abc$21018$new_n328 Y=$abc$21018$new_n332
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[9] Y=$abc$21018$new_n333
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[9] Y=$abc$21018$new_n334
.subckt NAND A=$abc$21018$new_n334 B=$abc$21018$new_n333 Y=$abc$21018$new_n335
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[9] Y=$abc$21018$new_n336
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[9] Y=$abc$21018$new_n337
.subckt NAND A=$abc$21018$new_n337 B=$abc$21018$new_n336 Y=$abc$21018$new_n338
.subckt NOR A=$abc$21018$new_n338 B=$abc$21018$new_n335 Y=$abc$21018$new_n339
.subckt NAND A=$abc$21018$new_n339 B=$abc$21018$new_n332 Y=$iopadmap$dout[9]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[10] Y=$abc$21018$new_n341
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[10] Y=$abc$21018$new_n342
.subckt NAND A=$abc$21018$new_n342 B=$abc$21018$new_n341 Y=$abc$21018$new_n343
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[10] Y=$abc$21018$new_n344
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[10] Y=$abc$21018$new_n345
.subckt NAND A=$abc$21018$new_n345 B=$abc$21018$new_n344 Y=$abc$21018$new_n346
.subckt NOR A=$abc$21018$new_n346 B=$abc$21018$new_n343 Y=$abc$21018$new_n347
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[10] Y=$abc$21018$new_n348
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[10] Y=$abc$21018$new_n349
.subckt NAND A=$abc$21018$new_n349 B=$abc$21018$new_n348 Y=$abc$21018$new_n350
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[10] Y=$abc$21018$new_n351
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[10] Y=$abc$21018$new_n352
.subckt NAND A=$abc$21018$new_n352 B=$abc$21018$new_n351 Y=$abc$21018$new_n353
.subckt NOR A=$abc$21018$new_n353 B=$abc$21018$new_n350 Y=$abc$21018$new_n354
.subckt NAND A=$abc$21018$new_n354 B=$abc$21018$new_n347 Y=$iopadmap$dout[10]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[11] Y=$abc$21018$new_n356
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[11] Y=$abc$21018$new_n357
.subckt NAND A=$abc$21018$new_n357 B=$abc$21018$new_n356 Y=$abc$21018$new_n358
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[11] Y=$abc$21018$new_n359
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[11] Y=$abc$21018$new_n360
.subckt NAND A=$abc$21018$new_n360 B=$abc$21018$new_n359 Y=$abc$21018$new_n361
.subckt NOR A=$abc$21018$new_n361 B=$abc$21018$new_n358 Y=$abc$21018$new_n362
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[11] Y=$abc$21018$new_n363
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[11] Y=$abc$21018$new_n364
.subckt NAND A=$abc$21018$new_n364 B=$abc$21018$new_n363 Y=$abc$21018$new_n365
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[11] Y=$abc$21018$new_n366
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[11] Y=$abc$21018$new_n367
.subckt NAND A=$abc$21018$new_n367 B=$abc$21018$new_n366 Y=$abc$21018$new_n368
.subckt NOR A=$abc$21018$new_n368 B=$abc$21018$new_n365 Y=$abc$21018$new_n369
.subckt NAND A=$abc$21018$new_n369 B=$abc$21018$new_n362 Y=$iopadmap$dout[11]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[12] Y=$abc$21018$new_n371
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[12] Y=$abc$21018$new_n372
.subckt NAND A=$abc$21018$new_n372 B=$abc$21018$new_n371 Y=$abc$21018$new_n373
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[12] Y=$abc$21018$new_n374
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[12] Y=$abc$21018$new_n375
.subckt NAND A=$abc$21018$new_n375 B=$abc$21018$new_n374 Y=$abc$21018$new_n376
.subckt NOR A=$abc$21018$new_n376 B=$abc$21018$new_n373 Y=$abc$21018$new_n377
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[12] Y=$abc$21018$new_n378
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[12] Y=$abc$21018$new_n379
.subckt NAND A=$abc$21018$new_n379 B=$abc$21018$new_n378 Y=$abc$21018$new_n380
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[12] Y=$abc$21018$new_n381
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[12] Y=$abc$21018$new_n382
.subckt NAND A=$abc$21018$new_n382 B=$abc$21018$new_n381 Y=$abc$21018$new_n383
.subckt NOR A=$abc$21018$new_n383 B=$abc$21018$new_n380 Y=$abc$21018$new_n384
.subckt NAND A=$abc$21018$new_n384 B=$abc$21018$new_n377 Y=$iopadmap$dout[12]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[13] Y=$abc$21018$new_n386
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[13] Y=$abc$21018$new_n387
.subckt NAND A=$abc$21018$new_n387 B=$abc$21018$new_n386 Y=$abc$21018$new_n388
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[13] Y=$abc$21018$new_n389
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[13] Y=$abc$21018$new_n390
.subckt NAND A=$abc$21018$new_n390 B=$abc$21018$new_n389 Y=$abc$21018$new_n391
.subckt NOR A=$abc$21018$new_n391 B=$abc$21018$new_n388 Y=$abc$21018$new_n392
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[13] Y=$abc$21018$new_n393
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[13] Y=$abc$21018$new_n394
.subckt NAND A=$abc$21018$new_n394 B=$abc$21018$new_n393 Y=$abc$21018$new_n395
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[13] Y=$abc$21018$new_n396
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[13] Y=$abc$21018$new_n397
.subckt NAND A=$abc$21018$new_n397 B=$abc$21018$new_n396 Y=$abc$21018$new_n398
.subckt NOR A=$abc$21018$new_n398 B=$abc$21018$new_n395 Y=$abc$21018$new_n399
.subckt NAND A=$abc$21018$new_n399 B=$abc$21018$new_n392 Y=$iopadmap$dout[13]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[14] Y=$abc$21018$new_n401
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[14] Y=$abc$21018$new_n402
.subckt NAND A=$abc$21018$new_n402 B=$abc$21018$new_n401 Y=$abc$21018$new_n403
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[14] Y=$abc$21018$new_n404
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[14] Y=$abc$21018$new_n405
.subckt NAND A=$abc$21018$new_n405 B=$abc$21018$new_n404 Y=$abc$21018$new_n406
.subckt NOR A=$abc$21018$new_n406 B=$abc$21018$new_n403 Y=$abc$21018$new_n407
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[14] Y=$abc$21018$new_n408
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[14] Y=$abc$21018$new_n409
.subckt NAND A=$abc$21018$new_n409 B=$abc$21018$new_n408 Y=$abc$21018$new_n410
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[14] Y=$abc$21018$new_n411
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[14] Y=$abc$21018$new_n412
.subckt NAND A=$abc$21018$new_n412 B=$abc$21018$new_n411 Y=$abc$21018$new_n413
.subckt NOR A=$abc$21018$new_n413 B=$abc$21018$new_n410 Y=$abc$21018$new_n414
.subckt NAND A=$abc$21018$new_n414 B=$abc$21018$new_n407 Y=$iopadmap$dout[14]
.subckt NAND A=$abc$21018$new_n173 B=$iopadmap$d5[15] Y=$abc$21018$new_n416
.subckt NAND A=$abc$21018$new_n178 B=$iopadmap$d6[15] Y=$abc$21018$new_n417
.subckt NAND A=$abc$21018$new_n417 B=$abc$21018$new_n416 Y=$abc$21018$new_n418
.subckt NAND A=$abc$21018$new_n196 B=$iopadmap$d1[15] Y=$abc$21018$new_n419
.subckt NAND A=$abc$21018$new_n201 B=$iopadmap$d2[15] Y=$abc$21018$new_n420
.subckt NAND A=$abc$21018$new_n420 B=$abc$21018$new_n419 Y=$abc$21018$new_n421
.subckt NOR A=$abc$21018$new_n421 B=$abc$21018$new_n418 Y=$abc$21018$new_n422
.subckt NAND A=$abc$21018$new_n160 B=$iopadmap$d3[15] Y=$abc$21018$new_n423
.subckt NAND A=$abc$21018$new_n165 B=$iopadmap$d4[15] Y=$abc$21018$new_n424
.subckt NAND A=$abc$21018$new_n424 B=$abc$21018$new_n423 Y=$abc$21018$new_n425
.subckt NAND A=$abc$21018$new_n190 B=$iopadmap$d8[15] Y=$abc$21018$new_n426
.subckt NAND A=$abc$21018$new_n185 B=$iopadmap$d7[15] Y=$abc$21018$new_n427
.subckt NAND A=$abc$21018$new_n427 B=$abc$21018$new_n426 Y=$abc$21018$new_n428
.subckt NOR A=$abc$21018$new_n428 B=$abc$21018$new_n425 Y=$abc$21018$new_n429
.subckt NAND A=$abc$21018$new_n429 B=$abc$21018$new_n422 Y=$iopadmap$dout[15]
.subckt BUF_X1 A=d1[0] Z=$iopadmap$d1[0]
.subckt BUF_X1 A=d1[1] Z=$iopadmap$d1[1]
.subckt BUF_X1 A=d1[10] Z=$iopadmap$d1[10]
.subckt BUF_X1 A=d1[11] Z=$iopadmap$d1[11]
.subckt BUF_X1 A=d1[12] Z=$iopadmap$d1[12]
.subckt BUF_X1 A=d1[13] Z=$iopadmap$d1[13]
.subckt BUF_X1 A=d1[14] Z=$iopadmap$d1[14]
.subckt BUF_X1 A=d1[15] Z=$iopadmap$d1[15]
.subckt BUF_X1 A=d1[2] Z=$iopadmap$d1[2]
.subckt BUF_X1 A=d1[3] Z=$iopadmap$d1[3]
.subckt BUF_X1 A=d1[4] Z=$iopadmap$d1[4]
.subckt BUF_X1 A=d1[5] Z=$iopadmap$d1[5]
.subckt BUF_X1 A=d1[6] Z=$iopadmap$d1[6]
.subckt BUF_X1 A=d1[7] Z=$iopadmap$d1[7]
.subckt BUF_X1 A=d1[8] Z=$iopadmap$d1[8]
.subckt BUF_X1 A=d1[9] Z=$iopadmap$d1[9]
.subckt BUF_X1 A=d2[0] Z=$iopadmap$d2[0]
.subckt BUF_X1 A=d2[1] Z=$iopadmap$d2[1]
.subckt BUF_X1 A=d2[10] Z=$iopadmap$d2[10]
.subckt BUF_X1 A=d2[11] Z=$iopadmap$d2[11]
.subckt BUF_X1 A=d2[12] Z=$iopadmap$d2[12]
.subckt BUF_X1 A=d2[13] Z=$iopadmap$d2[13]
.subckt BUF_X1 A=d2[14] Z=$iopadmap$d2[14]
.subckt BUF_X1 A=d2[15] Z=$iopadmap$d2[15]
.subckt BUF_X1 A=d2[2] Z=$iopadmap$d2[2]
.subckt BUF_X1 A=d2[3] Z=$iopadmap$d2[3]
.subckt BUF_X1 A=d2[4] Z=$iopadmap$d2[4]
.subckt BUF_X1 A=d2[5] Z=$iopadmap$d2[5]
.subckt BUF_X1 A=d2[6] Z=$iopadmap$d2[6]
.subckt BUF_X1 A=d2[7] Z=$iopadmap$d2[7]
.subckt BUF_X1 A=d2[8] Z=$iopadmap$d2[8]
.subckt BUF_X1 A=d2[9] Z=$iopadmap$d2[9]
.subckt BUF_X1 A=d3[0] Z=$iopadmap$d3[0]
.subckt BUF_X1 A=d3[1] Z=$iopadmap$d3[1]
.subckt BUF_X1 A=d3[10] Z=$iopadmap$d3[10]
.subckt BUF_X1 A=d3[11] Z=$iopadmap$d3[11]
.subckt BUF_X1 A=d3[12] Z=$iopadmap$d3[12]
.subckt BUF_X1 A=d3[13] Z=$iopadmap$d3[13]
.subckt BUF_X1 A=d3[14] Z=$iopadmap$d3[14]
.subckt BUF_X1 A=d3[15] Z=$iopadmap$d3[15]
.subckt BUF_X1 A=d3[2] Z=$iopadmap$d3[2]
.subckt BUF_X1 A=d3[3] Z=$iopadmap$d3[3]
.subckt BUF_X1 A=d3[4] Z=$iopadmap$d3[4]
.subckt BUF_X1 A=d3[5] Z=$iopadmap$d3[5]
.subckt BUF_X1 A=d3[6] Z=$iopadmap$d3[6]
.subckt BUF_X1 A=d3[7] Z=$iopadmap$d3[7]
.subckt BUF_X1 A=d3[8] Z=$iopadmap$d3[8]
.subckt BUF_X1 A=d3[9] Z=$iopadmap$d3[9]
.subckt BUF_X1 A=d4[0] Z=$iopadmap$d4[0]
.subckt BUF_X1 A=d4[1] Z=$iopadmap$d4[1]
.subckt BUF_X1 A=d4[10] Z=$iopadmap$d4[10]
.subckt BUF_X1 A=d4[11] Z=$iopadmap$d4[11]
.subckt BUF_X1 A=d4[12] Z=$iopadmap$d4[12]
.subckt BUF_X1 A=d4[13] Z=$iopadmap$d4[13]
.subckt BUF_X1 A=d4[14] Z=$iopadmap$d4[14]
.subckt BUF_X1 A=d4[15] Z=$iopadmap$d4[15]
.subckt BUF_X1 A=d4[2] Z=$iopadmap$d4[2]
.subckt BUF_X1 A=d4[3] Z=$iopadmap$d4[3]
.subckt BUF_X1 A=d4[4] Z=$iopadmap$d4[4]
.subckt BUF_X1 A=d4[5] Z=$iopadmap$d4[5]
.subckt BUF_X1 A=d4[6] Z=$iopadmap$d4[6]
.subckt BUF_X1 A=d4[7] Z=$iopadmap$d4[7]
.subckt BUF_X1 A=d4[8] Z=$iopadmap$d4[8]
.subckt BUF_X1 A=d4[9] Z=$iopadmap$d4[9]
.subckt BUF_X1 A=d5[0] Z=$iopadmap$d5[0]
.subckt BUF_X1 A=d5[1] Z=$iopadmap$d5[1]
.subckt BUF_X1 A=d5[10] Z=$iopadmap$d5[10]
.subckt BUF_X1 A=d5[11] Z=$iopadmap$d5[11]
.subckt BUF_X1 A=d5[12] Z=$iopadmap$d5[12]
.subckt BUF_X1 A=d5[13] Z=$iopadmap$d5[13]
.subckt BUF_X1 A=d5[14] Z=$iopadmap$d5[14]
.subckt BUF_X1 A=d5[15] Z=$iopadmap$d5[15]
.subckt BUF_X1 A=d5[2] Z=$iopadmap$d5[2]
.subckt BUF_X1 A=d5[3] Z=$iopadmap$d5[3]
.subckt BUF_X1 A=d5[4] Z=$iopadmap$d5[4]
.subckt BUF_X1 A=d5[5] Z=$iopadmap$d5[5]
.subckt BUF_X1 A=d5[6] Z=$iopadmap$d5[6]
.subckt BUF_X1 A=d5[7] Z=$iopadmap$d5[7]
.subckt BUF_X1 A=d5[8] Z=$iopadmap$d5[8]
.subckt BUF_X1 A=d5[9] Z=$iopadmap$d5[9]
.subckt BUF_X1 A=d6[0] Z=$iopadmap$d6[0]
.subckt BUF_X1 A=d6[1] Z=$iopadmap$d6[1]
.subckt BUF_X1 A=d6[10] Z=$iopadmap$d6[10]
.subckt BUF_X1 A=d6[11] Z=$iopadmap$d6[11]
.subckt BUF_X1 A=d6[12] Z=$iopadmap$d6[12]
.subckt BUF_X1 A=d6[13] Z=$iopadmap$d6[13]
.subckt BUF_X1 A=d6[14] Z=$iopadmap$d6[14]
.subckt BUF_X1 A=d6[15] Z=$iopadmap$d6[15]
.subckt BUF_X1 A=d6[2] Z=$iopadmap$d6[2]
.subckt BUF_X1 A=d6[3] Z=$iopadmap$d6[3]
.subckt BUF_X1 A=d6[4] Z=$iopadmap$d6[4]
.subckt BUF_X1 A=d6[5] Z=$iopadmap$d6[5]
.subckt BUF_X1 A=d6[6] Z=$iopadmap$d6[6]
.subckt BUF_X1 A=d6[7] Z=$iopadmap$d6[7]
.subckt BUF_X1 A=d6[8] Z=$iopadmap$d6[8]
.subckt BUF_X1 A=d6[9] Z=$iopadmap$d6[9]
.subckt BUF_X1 A=d7[0] Z=$iopadmap$d7[0]
.subckt BUF_X1 A=d7[1] Z=$iopadmap$d7[1]
.subckt BUF_X1 A=d7[10] Z=$iopadmap$d7[10]
.subckt BUF_X1 A=d7[11] Z=$iopadmap$d7[11]
.subckt BUF_X1 A=d7[12] Z=$iopadmap$d7[12]
.subckt BUF_X1 A=d7[13] Z=$iopadmap$d7[13]
.subckt BUF_X1 A=d7[14] Z=$iopadmap$d7[14]
.subckt BUF_X1 A=d7[15] Z=$iopadmap$d7[15]
.subckt BUF_X1 A=d7[2] Z=$iopadmap$d7[2]
.subckt BUF_X1 A=d7[3] Z=$iopadmap$d7[3]
.subckt BUF_X1 A=d7[4] Z=$iopadmap$d7[4]
.subckt BUF_X1 A=d7[5] Z=$iopadmap$d7[5]
.subckt BUF_X1 A=d7[6] Z=$iopadmap$d7[6]
.subckt BUF_X1 A=d7[7] Z=$iopadmap$d7[7]
.subckt BUF_X1 A=d7[8] Z=$iopadmap$d7[8]
.subckt BUF_X1 A=d7[9] Z=$iopadmap$d7[9]
.subckt BUF_X1 A=d8[0] Z=$iopadmap$d8[0]
.subckt BUF_X1 A=d8[1] Z=$iopadmap$d8[1]
.subckt BUF_X1 A=d8[10] Z=$iopadmap$d8[10]
.subckt BUF_X1 A=d8[11] Z=$iopadmap$d8[11]
.subckt BUF_X1 A=d8[12] Z=$iopadmap$d8[12]
.subckt BUF_X1 A=d8[13] Z=$iopadmap$d8[13]
.subckt BUF_X1 A=d8[14] Z=$iopadmap$d8[14]
.subckt BUF_X1 A=d8[15] Z=$iopadmap$d8[15]
.subckt BUF_X1 A=d8[2] Z=$iopadmap$d8[2]
.subckt BUF_X1 A=d8[3] Z=$iopadmap$d8[3]
.subckt BUF_X1 A=d8[4] Z=$iopadmap$d8[4]
.subckt BUF_X1 A=d8[5] Z=$iopadmap$d8[5]
.subckt BUF_X1 A=d8[6] Z=$iopadmap$d8[6]
.subckt BUF_X1 A=d8[7] Z=$iopadmap$d8[7]
.subckt BUF_X1 A=d8[8] Z=$iopadmap$d8[8]
.subckt BUF_X1 A=d8[9] Z=$iopadmap$d8[9]
.subckt BUF_X1 A=$iopadmap$dout[0] Z=dout[0]
.subckt BUF_X1 A=$iopadmap$dout[1] Z=dout[1]
.subckt BUF_X1 A=$iopadmap$dout[10] Z=dout[10]
.subckt BUF_X1 A=$iopadmap$dout[11] Z=dout[11]
.subckt BUF_X1 A=$iopadmap$dout[12] Z=dout[12]
.subckt BUF_X1 A=$iopadmap$dout[13] Z=dout[13]
.subckt BUF_X1 A=$iopadmap$dout[14] Z=dout[14]
.subckt BUF_X1 A=$iopadmap$dout[15] Z=dout[15]
.subckt BUF_X1 A=$iopadmap$dout[2] Z=dout[2]
.subckt BUF_X1 A=$iopadmap$dout[3] Z=dout[3]
.subckt BUF_X1 A=$iopadmap$dout[4] Z=dout[4]
.subckt BUF_X1 A=$iopadmap$dout[5] Z=dout[5]
.subckt BUF_X1 A=$iopadmap$dout[6] Z=dout[6]
.subckt BUF_X1 A=$iopadmap$dout[7] Z=dout[7]
.subckt BUF_X1 A=$iopadmap$dout[8] Z=dout[8]
.subckt BUF_X1 A=$iopadmap$dout[9] Z=dout[9]
.subckt BUF_X1 A=sel[0] Z=$iopadmap$sel[0]
.subckt BUF_X1 A=sel[1] Z=$iopadmap$sel[1]
.subckt BUF_X1 A=sel[2] Z=$iopadmap$sel[2]
.subckt BUF_X1 A=sel[3] Z=$iopadmap$sel[3]
.subckt BUF_X1 A=sel[4] Z=$iopadmap$sel[4]
.subckt BUF_X1 A=sel[5] Z=$iopadmap$sel[5]
.subckt BUF_X1 A=sel[6] Z=$iopadmap$sel[6]
.subckt BUF_X1 A=sel[7] Z=$iopadmap$sel[7]
.end

.model shiftReg_17b
.inputs serIn sh_L_en dataIn[0] dataIn[1] dataIn[2] dataIn[3] dataIn[4] dataIn[5] dataIn[6] dataIn[7] dataIn[8] dataIn[9] dataIn[10] dataIn[11] dataIn[12] dataIn[13] dataIn[14] dataIn[15] dataIn[16] Ld clk rst init
.outputs dataOut[0] dataOut[1] dataOut[2] dataOut[3] dataOut[4] dataOut[5] dataOut[6] dataOut[7] dataOut[8] dataOut[9] dataOut[10] dataOut[11] dataOut[12] dataOut[13] dataOut[14] dataOut[15] dataOut[16] serOut
.names $false
.names $true
1
.names $undef
.subckt NOT A=$iopadmap$sh_L_en Y=$abc$21297$new_n56
.subckt NOT A=$iopadmap$Ld Y=$abc$21297$new_n57
.subckt NAND A=$abc$21297$new_n57 B=$abc$21297$new_n56 Y=$abc$21297$new_n58
.subckt NOR A=$abc$21297$new_n58 B=$iopadmap$init Y=$abc$21297$new_n59
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[0] Y=$abc$21297$new_n60
.subckt NAND A=$iopadmap$serIn B=$abc$21297$new_n57 Y=$abc$21297$new_n61
.subckt NAND A=$iopadmap$dataIn[0] B=$iopadmap$Ld Y=$abc$21297$new_n62
.subckt NAND A=$abc$21297$new_n62 B=$abc$21297$new_n61 Y=$abc$21297$new_n63
.subckt NOR A=$iopadmap$Ld B=$iopadmap$sh_L_en Y=$abc$21297$new_n64
.subckt NOR A=$abc$21297$new_n64 B=$iopadmap$init Y=$abc$21297$new_n65
.subckt NAND A=$abc$21297$new_n65 B=$abc$21297$new_n63 Y=$abc$21297$new_n66
.subckt NAND A=$abc$21297$new_n66 B=$abc$21297$new_n60 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15696
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[1] Y=$abc$21297$new_n68
.subckt NAND A=$iopadmap$dataOut[0] B=$abc$21297$new_n57 Y=$abc$21297$new_n69
.subckt NAND A=$iopadmap$dataIn[1] B=$iopadmap$Ld Y=$abc$21297$new_n70
.subckt NAND A=$abc$21297$new_n70 B=$abc$21297$new_n69 Y=$abc$21297$new_n71
.subckt NAND A=$abc$21297$new_n71 B=$abc$21297$new_n65 Y=$abc$21297$new_n72
.subckt NAND A=$abc$21297$new_n72 B=$abc$21297$new_n68 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15698
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[2] Y=$abc$21297$new_n74
.subckt NAND A=$iopadmap$dataOut[1] B=$abc$21297$new_n57 Y=$abc$21297$new_n75
.subckt NAND A=$iopadmap$dataIn[2] B=$iopadmap$Ld Y=$abc$21297$new_n76
.subckt NAND A=$abc$21297$new_n76 B=$abc$21297$new_n75 Y=$abc$21297$new_n77
.subckt NAND A=$abc$21297$new_n77 B=$abc$21297$new_n65 Y=$abc$21297$new_n78
.subckt NAND A=$abc$21297$new_n78 B=$abc$21297$new_n74 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15700
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[3] Y=$abc$21297$new_n80
.subckt NAND A=$iopadmap$dataOut[2] B=$abc$21297$new_n57 Y=$abc$21297$new_n81
.subckt NAND A=$iopadmap$dataIn[3] B=$iopadmap$Ld Y=$abc$21297$new_n82
.subckt NAND A=$abc$21297$new_n82 B=$abc$21297$new_n81 Y=$abc$21297$new_n83
.subckt NAND A=$abc$21297$new_n83 B=$abc$21297$new_n65 Y=$abc$21297$new_n84
.subckt NAND A=$abc$21297$new_n84 B=$abc$21297$new_n80 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15702
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[4] Y=$abc$21297$new_n86
.subckt NAND A=$iopadmap$dataOut[3] B=$abc$21297$new_n57 Y=$abc$21297$new_n87
.subckt NAND A=$iopadmap$dataIn[4] B=$iopadmap$Ld Y=$abc$21297$new_n88
.subckt NAND A=$abc$21297$new_n88 B=$abc$21297$new_n87 Y=$abc$21297$new_n89
.subckt NAND A=$abc$21297$new_n89 B=$abc$21297$new_n65 Y=$abc$21297$new_n90
.subckt NAND A=$abc$21297$new_n90 B=$abc$21297$new_n86 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15704
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[5] Y=$abc$21297$new_n92
.subckt NAND A=$iopadmap$dataOut[4] B=$abc$21297$new_n57 Y=$abc$21297$new_n93
.subckt NAND A=$iopadmap$dataIn[5] B=$iopadmap$Ld Y=$abc$21297$new_n94
.subckt NAND A=$abc$21297$new_n94 B=$abc$21297$new_n93 Y=$abc$21297$new_n95
.subckt NAND A=$abc$21297$new_n95 B=$abc$21297$new_n65 Y=$abc$21297$new_n96
.subckt NAND A=$abc$21297$new_n96 B=$abc$21297$new_n92 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15706
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[6] Y=$abc$21297$new_n98
.subckt NAND A=$iopadmap$dataOut[5] B=$abc$21297$new_n57 Y=$abc$21297$new_n99
.subckt NAND A=$iopadmap$dataIn[6] B=$iopadmap$Ld Y=$abc$21297$new_n100
.subckt NAND A=$abc$21297$new_n100 B=$abc$21297$new_n99 Y=$abc$21297$new_n101
.subckt NAND A=$abc$21297$new_n101 B=$abc$21297$new_n65 Y=$abc$21297$new_n102
.subckt NAND A=$abc$21297$new_n102 B=$abc$21297$new_n98 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15708
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[7] Y=$abc$21297$new_n104
.subckt NAND A=$iopadmap$dataOut[6] B=$abc$21297$new_n57 Y=$abc$21297$new_n105
.subckt NAND A=$iopadmap$dataIn[7] B=$iopadmap$Ld Y=$abc$21297$new_n106
.subckt NAND A=$abc$21297$new_n106 B=$abc$21297$new_n105 Y=$abc$21297$new_n107
.subckt NAND A=$abc$21297$new_n107 B=$abc$21297$new_n65 Y=$abc$21297$new_n108
.subckt NAND A=$abc$21297$new_n108 B=$abc$21297$new_n104 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15710
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[8] Y=$abc$21297$new_n110
.subckt NAND A=$iopadmap$dataOut[7] B=$abc$21297$new_n57 Y=$abc$21297$new_n111
.subckt NAND A=$iopadmap$dataIn[8] B=$iopadmap$Ld Y=$abc$21297$new_n112
.subckt NAND A=$abc$21297$new_n112 B=$abc$21297$new_n111 Y=$abc$21297$new_n113
.subckt NAND A=$abc$21297$new_n113 B=$abc$21297$new_n65 Y=$abc$21297$new_n114
.subckt NAND A=$abc$21297$new_n114 B=$abc$21297$new_n110 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15712
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[9] Y=$abc$21297$new_n116
.subckt NAND A=$iopadmap$dataOut[8] B=$abc$21297$new_n57 Y=$abc$21297$new_n117
.subckt NAND A=$iopadmap$dataIn[9] B=$iopadmap$Ld Y=$abc$21297$new_n118
.subckt NAND A=$abc$21297$new_n118 B=$abc$21297$new_n117 Y=$abc$21297$new_n119
.subckt NAND A=$abc$21297$new_n119 B=$abc$21297$new_n65 Y=$abc$21297$new_n120
.subckt NAND A=$abc$21297$new_n120 B=$abc$21297$new_n116 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15714
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[10] Y=$abc$21297$new_n122
.subckt NAND A=$iopadmap$dataOut[9] B=$abc$21297$new_n57 Y=$abc$21297$new_n123
.subckt NAND A=$iopadmap$dataIn[10] B=$iopadmap$Ld Y=$abc$21297$new_n124
.subckt NAND A=$abc$21297$new_n124 B=$abc$21297$new_n123 Y=$abc$21297$new_n125
.subckt NAND A=$abc$21297$new_n125 B=$abc$21297$new_n65 Y=$abc$21297$new_n126
.subckt NAND A=$abc$21297$new_n126 B=$abc$21297$new_n122 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15716
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[11] Y=$abc$21297$new_n128
.subckt NAND A=$iopadmap$dataOut[10] B=$abc$21297$new_n57 Y=$abc$21297$new_n129
.subckt NAND A=$iopadmap$dataIn[11] B=$iopadmap$Ld Y=$abc$21297$new_n130
.subckt NAND A=$abc$21297$new_n130 B=$abc$21297$new_n129 Y=$abc$21297$new_n131
.subckt NAND A=$abc$21297$new_n131 B=$abc$21297$new_n65 Y=$abc$21297$new_n132
.subckt NAND A=$abc$21297$new_n132 B=$abc$21297$new_n128 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15718
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[12] Y=$abc$21297$new_n134
.subckt NAND A=$iopadmap$dataOut[11] B=$abc$21297$new_n57 Y=$abc$21297$new_n135
.subckt NAND A=$iopadmap$dataIn[12] B=$iopadmap$Ld Y=$abc$21297$new_n136
.subckt NAND A=$abc$21297$new_n136 B=$abc$21297$new_n135 Y=$abc$21297$new_n137
.subckt NAND A=$abc$21297$new_n137 B=$abc$21297$new_n65 Y=$abc$21297$new_n138
.subckt NAND A=$abc$21297$new_n138 B=$abc$21297$new_n134 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15720
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[13] Y=$abc$21297$new_n140
.subckt NAND A=$iopadmap$dataOut[12] B=$abc$21297$new_n57 Y=$abc$21297$new_n141
.subckt NAND A=$iopadmap$dataIn[13] B=$iopadmap$Ld Y=$abc$21297$new_n142
.subckt NAND A=$abc$21297$new_n142 B=$abc$21297$new_n141 Y=$abc$21297$new_n143
.subckt NAND A=$abc$21297$new_n143 B=$abc$21297$new_n65 Y=$abc$21297$new_n144
.subckt NAND A=$abc$21297$new_n144 B=$abc$21297$new_n140 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15722
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[14] Y=$abc$21297$new_n146
.subckt NAND A=$iopadmap$dataOut[13] B=$abc$21297$new_n57 Y=$abc$21297$new_n147
.subckt NAND A=$iopadmap$dataIn[14] B=$iopadmap$Ld Y=$abc$21297$new_n148
.subckt NAND A=$abc$21297$new_n148 B=$abc$21297$new_n147 Y=$abc$21297$new_n149
.subckt NAND A=$abc$21297$new_n149 B=$abc$21297$new_n65 Y=$abc$21297$new_n150
.subckt NAND A=$abc$21297$new_n150 B=$abc$21297$new_n146 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15724
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$dataOut[15] Y=$abc$21297$new_n152
.subckt NAND A=$iopadmap$dataOut[14] B=$abc$21297$new_n57 Y=$abc$21297$new_n153
.subckt NAND A=$iopadmap$dataIn[15] B=$iopadmap$Ld Y=$abc$21297$new_n154
.subckt NAND A=$abc$21297$new_n154 B=$abc$21297$new_n153 Y=$abc$21297$new_n155
.subckt NAND A=$abc$21297$new_n155 B=$abc$21297$new_n65 Y=$abc$21297$new_n156
.subckt NAND A=$abc$21297$new_n156 B=$abc$21297$new_n152 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15726
.subckt NAND A=$abc$21297$new_n59 B=$iopadmap$serOut Y=$abc$21297$new_n158
.subckt NAND A=$iopadmap$dataOut[15] B=$abc$21297$new_n57 Y=$abc$21297$new_n159
.subckt NAND A=$iopadmap$dataIn[16] B=$iopadmap$Ld Y=$abc$21297$new_n160
.subckt NAND A=$abc$21297$new_n160 B=$abc$21297$new_n159 Y=$abc$21297$new_n161
.subckt NAND A=$abc$21297$new_n161 B=$abc$21297$new_n65 Y=$abc$21297$new_n162
.subckt NAND A=$abc$21297$new_n162 B=$abc$21297$new_n158 Y=$abc$21297$auto$rtlil.cc:2669:MuxGate$15728
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15696 Q=$iopadmap$dataOut[0] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15698 Q=$iopadmap$dataOut[1] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15700 Q=$iopadmap$dataOut[2] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15702 Q=$iopadmap$dataOut[3] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15704 Q=$iopadmap$dataOut[4] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15706 Q=$iopadmap$dataOut[5] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15708 Q=$iopadmap$dataOut[6] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15710 Q=$iopadmap$dataOut[7] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15712 Q=$iopadmap$dataOut[8] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15714 Q=$iopadmap$dataOut[9] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15716 Q=$iopadmap$dataOut[10] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15718 Q=$iopadmap$dataOut[11] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15720 Q=$iopadmap$dataOut[12] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15722 Q=$iopadmap$dataOut[13] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15724 Q=$iopadmap$dataOut[14] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15726 Q=$iopadmap$dataOut[15] R=$iopadmap$rst
.subckt DFF_PP0 C=$iopadmap$clk D=$abc$21297$auto$rtlil.cc:2669:MuxGate$15728 Q=$iopadmap$serOut R=$iopadmap$rst
.subckt BUF_X1 A=Ld Z=$iopadmap$Ld
.subckt BUF_X1 A=clk Z=$iopadmap$clk
.subckt BUF_X1 A=dataIn[0] Z=$iopadmap$dataIn[0]
.subckt BUF_X1 A=dataIn[1] Z=$iopadmap$dataIn[1]
.subckt BUF_X1 A=dataIn[10] Z=$iopadmap$dataIn[10]
.subckt BUF_X1 A=dataIn[11] Z=$iopadmap$dataIn[11]
.subckt BUF_X1 A=dataIn[12] Z=$iopadmap$dataIn[12]
.subckt BUF_X1 A=dataIn[13] Z=$iopadmap$dataIn[13]
.subckt BUF_X1 A=dataIn[14] Z=$iopadmap$dataIn[14]
.subckt BUF_X1 A=dataIn[15] Z=$iopadmap$dataIn[15]
.subckt BUF_X1 A=dataIn[16] Z=$iopadmap$dataIn[16]
.subckt BUF_X1 A=dataIn[2] Z=$iopadmap$dataIn[2]
.subckt BUF_X1 A=dataIn[3] Z=$iopadmap$dataIn[3]
.subckt BUF_X1 A=dataIn[4] Z=$iopadmap$dataIn[4]
.subckt BUF_X1 A=dataIn[5] Z=$iopadmap$dataIn[5]
.subckt BUF_X1 A=dataIn[6] Z=$iopadmap$dataIn[6]
.subckt BUF_X1 A=dataIn[7] Z=$iopadmap$dataIn[7]
.subckt BUF_X1 A=dataIn[8] Z=$iopadmap$dataIn[8]
.subckt BUF_X1 A=dataIn[9] Z=$iopadmap$dataIn[9]
.subckt BUF_X1 A=$iopadmap$dataOut[0] Z=dataOut[0]
.subckt BUF_X1 A=$iopadmap$dataOut[1] Z=dataOut[1]
.subckt BUF_X1 A=$iopadmap$dataOut[10] Z=dataOut[10]
.subckt BUF_X1 A=$iopadmap$dataOut[11] Z=dataOut[11]
.subckt BUF_X1 A=$iopadmap$dataOut[12] Z=dataOut[12]
.subckt BUF_X1 A=$iopadmap$dataOut[13] Z=dataOut[13]
.subckt BUF_X1 A=$iopadmap$dataOut[14] Z=dataOut[14]
.subckt BUF_X1 A=$iopadmap$dataOut[15] Z=dataOut[15]
.subckt BUF_X1 A=$iopadmap$dataOut[16] Z=dataOut[16]
.subckt BUF_X1 A=$iopadmap$dataOut[2] Z=dataOut[2]
.subckt BUF_X1 A=$iopadmap$dataOut[3] Z=dataOut[3]
.subckt BUF_X1 A=$iopadmap$dataOut[4] Z=dataOut[4]
.subckt BUF_X1 A=$iopadmap$dataOut[5] Z=dataOut[5]
.subckt BUF_X1 A=$iopadmap$dataOut[6] Z=dataOut[6]
.subckt BUF_X1 A=$iopadmap$dataOut[7] Z=dataOut[7]
.subckt BUF_X1 A=$iopadmap$dataOut[8] Z=dataOut[8]
.subckt BUF_X1 A=$iopadmap$dataOut[9] Z=dataOut[9]
.subckt BUF_X1 A=init Z=$iopadmap$init
.subckt BUF_X1 A=rst Z=$iopadmap$rst
.subckt BUF_X1 A=serIn Z=$iopadmap$serIn
.subckt BUF_X1 A=$iopadmap$serOut Z=serOut
.subckt BUF_X1 A=sh_L_en Z=$iopadmap$sh_L_en
.names $iopadmap$serOut $iopadmap$dataOut[16]
1 1
.end
