// Seed: 2027079583
module module_0;
  always id_1 = id_1;
  always_latch id_1 <= id_1;
  assign id_1 = id_1;
  supply1 id_2;
  assign id_2 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input tri id_2,
    output supply1 id_3,
    input tri id_4
);
  tri id_6, id_7, id_8;
  uwire id_9;
  assign id_9 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  genvar id_10;
  assign id_6 = id_9;
  wire id_11;
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
