{
    "CompileStrategy": "fullobj",
    "Misc": {
        "daidir_abs": "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/simv.daidir",
        "cwd": "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5",
        "csrc": "csrc",
        "csrc_abs": "/afs/ece.cmu.edu/usr/svnathan/Private/18240/Lab5/18240hw5/csrc",
        "archive_dir": "archive.34",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc"
    },
    "MlibObjs": {},
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "bytes": 29004,
                "archive": "archive.34/_prev_archive_1.a",
                "mod": "std",
                "mode": 4,
                "out": "reYIK_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7336,
                "archive": "archive.34/_151008_archive_1.a",
                "mod": "...MASTER...",
                "out": "amcQw_d.o",
                "mode": 4
            }
        },
        "testChecks": {
            "sa4Qd_d": {
                "bytes": 19443,
                "archive": "archive.34/_151008_archive_1.a",
                "mod": "testChecks",
                "out": "sa4Qd_d.o",
                "mode": 4
            }
        }
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "testChecks": [
            "testChecks",
            "sa4Qd",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 63375
    },
    "CurCompileModules": [
        "...MASTER...",
        "testChecks"
    ],
    "PEModules": [],
    "stat": {
        "nMops": 1084
    },
    "CompileProcesses": [
        "cgproc.151008.json"
    ],
    "CompileStatus": "Successful"
}