# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../source/Output_Ports.vhd" \
"../../../../source/memory.vhd" \
"../../../../source/rom_128x8_sync.vhd" \
"../../../../source/rw_96x8_sync.vhd" \
"../../../../source/tb_memory.vhd" \

# Do not sort compile order
nosort
