<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1555852839">
  <File Type="PA-TCL" Name="main.tcl"/>
  <File Type="BITSTR-MSK" Name="main.msk"/>
  <File Type="RDI-RDI" Name="main.vdi"/>
  <File Type="BITSTR-NKY" Name="main.nky"/>
  <File Type="BG-BIT" Name="main.bit"/>
  <File Type="BG-DRC" Name="main.drc"/>
  <File Type="BG-BGN" Name="main.bgn"/>
  <File Type="BG-BIN" Name="main.bin"/>
  <File Type="BITSTR-RBT" Name="main.rbt"/>
  <File Type="BITSTR-BMM" Name="main_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="main.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="main.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-HWDEF" Name="main.hwdef"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="main_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DCP" Name="main_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="main_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="main_routed_bb.dcp"/>
  <File Type="ROUTE-TIMING-PB" Name="main_timing_summary_routed.pb"/>
  <File Type="OPT-DCP" Name="main_opt.dcp"/>
  <File Type="PLACE-DCP" Name="main_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="main_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="main_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="main_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="main_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="main_postroute_physopt_bb.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/LowPassFilter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Weitere_Daten/USB_backup/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/LowPassFilter.vhd"/>
        <Attr Name="ImportTime" Val="1555852836"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Frequenzteiler.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Weitere_Daten/USB_backup/Studienarbeit_FPGA/FPGA_Programm/PLL_standneu_1/PLL_standneu_1.srcs/sources_1/new/Frequenzteiler.vhd"/>
        <Attr Name="ImportTime" Val="1555703709"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/UART.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Weitere_Daten/USB_backup/Studienarbeit_FPGA/FPGA_Programm/PLL_FREQUENZTEST_SPEICHER/PLL_FREQUENZTEST_SPEICHER.srcs/sources_1/new/UART.vhd"/>
        <Attr Name="ImportTime" Val="1555749659"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Frequenzmessung.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Weitere_Daten/USB_backup/Studienarbeit_FPGA/FPGA_Programm/PLL_FREQUENZTEST_SPEICHER/PLL_FREQUENZTEST_SPEICHER.srcs/sources_1/new/Frequenzmessung.vhd"/>
        <Attr Name="ImportTime" Val="1555749534"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/StandardNCO.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Weitere_Daten/USB_backup/Studienarbeit_FPGA/FPGA_Programm/PLL_standneu_1/PLL_standneu_1.srcs/sources_1/new/StandardNCO.vhd"/>
        <Attr Name="ImportTime" Val="1555703521"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Detektor.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Weitere_Daten/USB_backup/Studienarbeit_FPGA/FPGA_Programm/PLL_standneu_1/PLL_standneu_1.srcs/sources_1/new/Detektor.vhd"/>
        <Attr Name="ImportTime" Val="1555703513"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Hochrunter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Weitere_Daten/USB_backup/Studienarbeit_FPGA/FPGA_Programm/PLL_standneu_1/PLL_standneu_1.srcs/sources_1/new/Hochrunter.vhd"/>
        <Attr Name="ImportTime" Val="1555703505"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/main.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Weitere_Daten/USB_backup/Studienarbeit_FPGA/FPGA_Programm/PLL_standneu_1/PLL_standneu_1.srcs/sources_1/new/main.vhd"/>
        <Attr Name="ImportTime" Val="1555704047"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Inverter.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Weitere_Daten/USB_backup/Studienarbeit_FPGA/FPGA_Programm/PLL_standneu_1/PLL_standneu_1.srcs/sources_1/new/Inverter.vhd"/>
        <Attr Name="ImportTime" Val="1555703630"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Uhrring.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Weitere_Daten/USB_backup/Studienarbeit_FPGA/FPGA_Programm/PLL_standneu_1/PLL_standneu_1.srcs/sources_1/new/Uhrring.vhd"/>
        <Attr Name="ImportTime" Val="1555703493"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="main"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/cons.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Weitere_Daten/USB_backup/Studienarbeit_FPGA/FPGA_Programm/PLL_standneu_1/PLL_standneu_1.srcs/constrs_1/new/cons.xdc"/>
        <Attr Name="ImportTime" Val="1555703371"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
</GenRun>
