###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Oct 15 03:49:37 2022
#  Design:            SYS_TOP
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_0_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_0_/D    (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__4_/Q (v) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                 17.092
= Slack Time                    2.282
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |           |       |   0.000 |    2.282 | 
     | mux2X1_UO/U1/A                            |  ^   | REF_CLK                           | CLKMX2X4M | 0.000 |   0.000 |    2.282 | 
     | mux2X1_UO/U1/Y                            |  ^   | CLK1_fun_scan                     | CLKMX2X4M | 0.000 |   0.000 |    2.282 | 
     | RegFile_I0/MEM_reg_1__4_/CK               |  ^   | CLK1_fun_scan                     | SDFFRQX2M | 0.000 |   0.000 |    2.282 | 
     | RegFile_I0/MEM_reg_1__4_/Q                |  v   | REG1[4]                           | SDFFRQX2M | 0.547 |   0.547 |    2.829 | 
     | ALU_I0/FE_DBTC3_REG1_4_/A                 |  v   | REG1[4]                           | INVX2M    | 0.001 |   0.548 |    2.830 | 
     | ALU_I0/FE_DBTC3_REG1_4_/Y                 |  ^   | ALU_I0/FE_DBTN3_REG1_4_           | INVX2M    | 0.438 |   0.986 |    3.268 | 
     | ALU_I0/div_68/U67/B                       |  ^   | ALU_I0/FE_DBTN3_REG1_4_           | AND3X1M   | 0.002 |   0.988 |    3.271 | 
     | ALU_I0/div_68/U67/Y                       |  ^   | ALU_I0/div_68/n20                 | AND3X1M   | 0.275 |   1.263 |    3.546 | 
     | ALU_I0/div_68/U65/A                       |  ^   | ALU_I0/div_68/n20                 | AND2X1M   | 0.000 |   1.263 |    3.546 | 
     | ALU_I0/div_68/U65/Y                       |  ^   | ALU_I0/div_68/n19                 | AND2X1M   | 0.211 |   1.475 |    3.757 | 
     | ALU_I0/div_68/U62/B                       |  ^   | ALU_I0/div_68/n19                 | AND4X1M   | 0.000 |   1.475 |    3.757 | 
     | ALU_I0/div_68/U62/Y                       |  ^   | ALU_I0/N132                       | AND4X1M   | 0.293 |   1.768 |    4.050 | 
     | ALU_I0/div_68/U40/S0                      |  ^   | ALU_I0/N132                       | CLKMX2X2M | 0.000 |   1.768 |    4.050 | 
     | ALU_I0/div_68/U40/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_7__1_ | CLKMX2X2M | 0.280 |   2.048 |    4.330 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_7__1_ | ADDFX2M   | 0.000 |   2.048 |    4.330 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_6__2_  | ADDFX2M   | 0.452 |   2.500 |    4.782 | 
     | ALU_I0/div_68/U63/C                       |  v   | ALU_I0/div_68/u_div_CryTmp_6__2_  | AND3X1M   | 0.000 |   2.500 |    4.782 | 
     | ALU_I0/div_68/U63/Y                       |  v   | ALU_I0/N131                       | AND3X1M   | 0.334 |   2.834 |    5.117 | 
     | ALU_I0/div_68/U46/S0                      |  v   | ALU_I0/N131                       | CLKMX2X2M | 0.000 |   2.834 |    5.117 | 
     | ALU_I0/div_68/U46/Y                       |  ^   | ALU_I0/div_68/u_div_PartRem_6__1_ | CLKMX2X2M | 0.274 |   3.109 |    5.391 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/A  |  ^   | ALU_I0/div_68/u_div_PartRem_6__1_ | ADDFX2M   | 0.000 |   3.109 |    5.391 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/CO |  ^   | ALU_I0/div_68/u_div_CryTmp_5__2_  | ADDFX2M   | 0.511 |   3.619 |    5.902 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CI |  ^   | ALU_I0/div_68/u_div_CryTmp_5__2_  | ADDFX2M   | 0.000 |   3.619 |    5.902 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CO |  ^   | ALU_I0/div_68/u_div_CryTmp_5__3_  | ADDFX2M   | 0.246 |   3.865 |    6.148 | 
     | ALU_I0/div_68/U64/A                       |  ^   | ALU_I0/div_68/u_div_CryTmp_5__3_  | AND2X1M   | 0.000 |   3.865 |    6.148 | 
     | ALU_I0/div_68/U64/Y                       |  ^   | ALU_I0/N130                       | AND2X1M   | 0.296 |   4.162 |    6.444 | 
     | ALU_I0/div_68/U51/S0                      |  ^   | ALU_I0/N130                       | CLKMX2X2M | 0.000 |   4.162 |    6.444 | 
     | ALU_I0/div_68/U51/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_5__1_ | CLKMX2X2M | 0.309 |   4.471 |    6.753 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_5__1_ | ADDFX2M   | 0.000 |   4.471 |    6.753 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__2_  | ADDFX2M   | 0.474 |   4.945 |    7.228 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_4__2_  | ADDFX2M   | 0.000 |   4.945 |    7.228 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__3_  | ADDFX2M   | 0.349 |   5.294 |    7.576 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_4__3_  | ADDFX2M   | 0.000 |   5.294 |    7.576 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__4_  | ADDFX2M   | 0.327 |   5.621 |    7.903 | 
     | ALU_I0/div_68/U66/A                       |  v   | ALU_I0/div_68/u_div_CryTmp_4__4_  | AND2X1M   | 0.000 |   5.621 |    7.903 | 
     | ALU_I0/div_68/U66/Y                       |  v   | ALU_I0/N129                       | AND2X1M   | 0.330 |   5.950 |    8.233 | 
     | ALU_I0/div_68/U55/S0                      |  v   | ALU_I0/N129                       | CLKMX2X2M | 0.000 |   5.951 |    8.233 | 
     | ALU_I0/div_68/U55/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_4__1_ | CLKMX2X2M | 0.265 |   6.216 |    8.498 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_4__1_ | ADDFX2M   | 0.000 |   6.216 |    8.498 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__2_  | ADDFX2M   | 0.466 |   6.681 |    8.964 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_3__2_  | ADDFX2M   | 0.000 |   6.681 |    8.964 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__3_  | ADDFX2M   | 0.346 |   7.028 |    9.310 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_3__3_  | ADDFX2M   | 0.000 |   7.028 |    9.310 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__4_  | ADDFX2M   | 0.341 |   7.368 |    9.651 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_4/CI |  v   | ALU_I0/div_68/u_div_CryTmp_3__4_  | ADDFX2M   | 0.000 |   7.368 |    9.651 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_4/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__5_  | ADDFX2M   | 0.321 |   7.689 |    9.972 | 
     | ALU_I0/div_68/U68/C                       |  v   | ALU_I0/div_68/u_div_CryTmp_3__5_  | AND3X1M   | 0.000 |   7.689 |    9.972 | 
     | ALU_I0/div_68/U68/Y                       |  v   | ALU_I0/N128                       | AND3X1M   | 0.448 |   8.137 |   10.420 | 
     | ALU_I0/div_68/U58/S0                      |  v   | ALU_I0/N128                       | CLKMX2X2M | 0.000 |   8.137 |   10.420 | 
     | ALU_I0/div_68/U58/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_3__1_ | CLKMX2X2M | 0.285 |   8.422 |   10.704 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_3__1_ | ADDFX2M   | 0.000 |   8.422 |   10.704 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__2_  | ADDFX2M   | 0.474 |   8.896 |   11.178 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_2__2_  | ADDFX2M   | 0.000 |   8.896 |   11.178 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__3_  | ADDFX2M   | 0.341 |   9.236 |   11.519 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_2__3_  | ADDFX2M   | 0.000 |   9.236 |   11.519 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__4_  | ADDFX2M   | 0.340 |   9.576 |   11.859 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_4/CI |  v   | ALU_I0/div_68/u_div_CryTmp_2__4_  | ADDFX2M   | 0.000 |   9.576 |   11.859 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_4/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__5_  | ADDFX2M   | 0.344 |   9.921 |   12.203 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_5/CI |  v   | ALU_I0/div_68/u_div_CryTmp_2__5_  | ADDFX2M   | 0.000 |   9.921 |   12.203 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_5/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__6_  | ADDFX2M   | 0.316 |  10.237 |   12.519 | 
     | ALU_I0/div_68/U69/A                       |  v   | ALU_I0/div_68/u_div_CryTmp_2__6_  | AND2X1M   | 0.000 |  10.237 |   12.519 | 
     | ALU_I0/div_68/U69/Y                       |  v   | ALU_I0/N127                       | AND2X1M   | 0.374 |  10.611 |   12.894 | 
     | ALU_I0/div_68/U60/S0                      |  v   | ALU_I0/N127                       | CLKMX2X2M | 0.000 |  10.612 |   12.894 | 
     | ALU_I0/div_68/U60/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_2__1_ | CLKMX2X2M | 0.294 |  10.906 |   13.188 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_2__1_ | ADDFX2M   | 0.000 |  10.906 |   13.188 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_1__2_  | ADDFX2M   | 0.481 |  11.387 |   13.669 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_1__2_  | ADDFX2M   | 0.000 |  11.387 |   13.669 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_1__3_  | ADDFX2M   | 0.342 |  11.729 |   14.012 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_1__3_  | ADDFX2M   | 0.000 |  11.729 |   14.012 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_1__4_  | ADDFX2M   | 0.340 |  12.069 |   14.351 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_4/CI |  v   | ALU_I0/div_68/u_div_CryTmp_1__4_  | ADDFX2M   | 0.000 |  12.069 |   14.351 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_4/CO |  v   | ALU_I0/div_68/u_div_CryTmp_1__5_  | ADDFX2M   | 0.345 |  12.414 |   14.696 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_5/CI |  v   | ALU_I0/div_68/u_div_CryTmp_1__5_  | ADDFX2M   | 0.000 |  12.414 |   14.696 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_5/CO |  v   | ALU_I0/div_68/u_div_CryTmp_1__6_  | ADDFX2M   | 0.339 |  12.753 |   15.036 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_6/CI |  v   | ALU_I0/div_68/u_div_CryTmp_1__6_  | ADDFX2M   | 0.000 |  12.753 |   15.036 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_6/CO |  v   | ALU_I0/div_68/u_div_CryTmp_1__7_  | ADDFX2M   | 0.320 |  13.073 |   15.356 | 
     | ALU_I0/div_68/U71/A                       |  v   | ALU_I0/div_68/u_div_CryTmp_1__7_  | AND2X1M   | 0.000 |  13.073 |   15.356 | 
     | ALU_I0/div_68/U71/Y                       |  v   | ALU_I0/N126                       | AND2X1M   | 0.417 |  13.490 |   15.772 | 
     | ALU_I0/div_68/U61/S0                      |  v   | ALU_I0/N126                       | CLKMX2X2M | 0.000 |  13.490 |   15.772 | 
     | ALU_I0/div_68/U61/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_1__1_ | CLKMX2X2M | 0.275 |  13.765 |   16.047 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_1__1_ | ADDFX2M   | 0.000 |  13.765 |   16.047 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_0__2_  | ADDFX2M   | 0.462 |  14.227 |   16.509 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_0__2_  | ADDFX2M   | 0.000 |  14.227 |   16.509 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_0__3_  | ADDFX2M   | 0.342 |  14.569 |   16.852 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_0__3_  | ADDFX2M   | 0.000 |  14.569 |   16.852 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_0__4_  | ADDFX2M   | 0.347 |  14.916 |   17.199 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_4/CI |  v   | ALU_I0/div_68/u_div_CryTmp_0__4_  | ADDFX2M   | 0.000 |  14.916 |   17.199 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_4/CO |  v   | ALU_I0/div_68/u_div_CryTmp_0__5_  | ADDFX2M   | 0.345 |  15.262 |   17.544 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_5/CI |  v   | ALU_I0/div_68/u_div_CryTmp_0__5_  | ADDFX2M   | 0.000 |  15.262 |   17.544 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_5/CO |  v   | ALU_I0/div_68/u_div_CryTmp_0__6_  | ADDFX2M   | 0.345 |  15.607 |   17.889 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_6/CI |  v   | ALU_I0/div_68/u_div_CryTmp_0__6_  | ADDFX2M   | 0.000 |  15.607 |   17.890 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_6/CO |  v   | ALU_I0/div_68/u_div_CryTmp_0__7_  | ADDFX2M   | 0.341 |  15.948 |   18.230 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_7/CI |  v   | ALU_I0/div_68/u_div_CryTmp_0__7_  | ADDFX2M   | 0.000 |  15.948 |   18.230 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_0_7/CO |  v   | ALU_I0/N125                       | ADDFX2M   | 0.344 |  16.292 |   18.574 | 
     | ALU_I0/U34/C0                             |  v   | ALU_I0/N125                       | AOI222X1M | 0.000 |  16.292 |   18.574 | 
     | ALU_I0/U34/Y                              |  ^   | ALU_I0/n110                       | AOI222X1M | 0.605 |  16.897 |   19.179 | 
     | ALU_I0/U31/A1                             |  ^   | ALU_I0/n110                       | AOI31X2M  | 0.000 |  16.897 |   19.179 | 
     | ALU_I0/U31/Y                              |  v   | ALU_I0/ALU_Value[0]               | AOI31X2M  | 0.195 |  17.092 |   19.374 | 
     | ALU_I0/ALU_OUT_reg_0_/D                   |  v   | ALU_I0/ALU_Value[0]               | SDFFRQX2M | 0.000 |  17.092 |   19.374 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -2.282 | 
     | ALU_I0/ALU_OUT_reg_0_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -2.282 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_1_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_1_/D    (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__4_/Q (v) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                 14.092
= Slack Time                    5.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |           |       |   0.000 |    5.281 | 
     | mux2X1_UO/U1/A                            |  ^   | REF_CLK                           | CLKMX2X4M | 0.000 |   0.000 |    5.281 | 
     | mux2X1_UO/U1/Y                            |  ^   | CLK1_fun_scan                     | CLKMX2X4M | 0.000 |   0.000 |    5.281 | 
     | RegFile_I0/MEM_reg_1__4_/CK               |  ^   | CLK1_fun_scan                     | SDFFRQX2M | 0.000 |   0.000 |    5.281 | 
     | RegFile_I0/MEM_reg_1__4_/Q                |  v   | REG1[4]                           | SDFFRQX2M | 0.547 |   0.547 |    5.828 | 
     | ALU_I0/FE_DBTC3_REG1_4_/A                 |  v   | REG1[4]                           | INVX2M    | 0.001 |   0.548 |    5.829 | 
     | ALU_I0/FE_DBTC3_REG1_4_/Y                 |  ^   | ALU_I0/FE_DBTN3_REG1_4_           | INVX2M    | 0.438 |   0.986 |    6.267 | 
     | ALU_I0/div_68/U67/B                       |  ^   | ALU_I0/FE_DBTN3_REG1_4_           | AND3X1M   | 0.002 |   0.988 |    6.270 | 
     | ALU_I0/div_68/U67/Y                       |  ^   | ALU_I0/div_68/n20                 | AND3X1M   | 0.275 |   1.263 |    6.545 | 
     | ALU_I0/div_68/U65/A                       |  ^   | ALU_I0/div_68/n20                 | AND2X1M   | 0.000 |   1.263 |    6.545 | 
     | ALU_I0/div_68/U65/Y                       |  ^   | ALU_I0/div_68/n19                 | AND2X1M   | 0.211 |   1.475 |    6.756 | 
     | ALU_I0/div_68/U62/B                       |  ^   | ALU_I0/div_68/n19                 | AND4X1M   | 0.000 |   1.475 |    6.756 | 
     | ALU_I0/div_68/U62/Y                       |  ^   | ALU_I0/N132                       | AND4X1M   | 0.293 |   1.768 |    7.049 | 
     | ALU_I0/div_68/U40/S0                      |  ^   | ALU_I0/N132                       | CLKMX2X2M | 0.000 |   1.768 |    7.049 | 
     | ALU_I0/div_68/U40/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_7__1_ | CLKMX2X2M | 0.280 |   2.048 |    7.329 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_7__1_ | ADDFX2M   | 0.000 |   2.048 |    7.329 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_6__2_  | ADDFX2M   | 0.452 |   2.500 |    7.781 | 
     | ALU_I0/div_68/U63/C                       |  v   | ALU_I0/div_68/u_div_CryTmp_6__2_  | AND3X1M   | 0.000 |   2.500 |    7.781 | 
     | ALU_I0/div_68/U63/Y                       |  v   | ALU_I0/N131                       | AND3X1M   | 0.334 |   2.834 |    8.116 | 
     | ALU_I0/div_68/U46/S0                      |  v   | ALU_I0/N131                       | CLKMX2X2M | 0.000 |   2.834 |    8.116 | 
     | ALU_I0/div_68/U46/Y                       |  ^   | ALU_I0/div_68/u_div_PartRem_6__1_ | CLKMX2X2M | 0.274 |   3.109 |    8.390 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/A  |  ^   | ALU_I0/div_68/u_div_PartRem_6__1_ | ADDFX2M   | 0.000 |   3.109 |    8.390 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/CO |  ^   | ALU_I0/div_68/u_div_CryTmp_5__2_  | ADDFX2M   | 0.511 |   3.619 |    8.901 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CI |  ^   | ALU_I0/div_68/u_div_CryTmp_5__2_  | ADDFX2M   | 0.000 |   3.619 |    8.901 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CO |  ^   | ALU_I0/div_68/u_div_CryTmp_5__3_  | ADDFX2M   | 0.246 |   3.865 |    9.147 | 
     | ALU_I0/div_68/U64/A                       |  ^   | ALU_I0/div_68/u_div_CryTmp_5__3_  | AND2X1M   | 0.000 |   3.865 |    9.147 | 
     | ALU_I0/div_68/U64/Y                       |  ^   | ALU_I0/N130                       | AND2X1M   | 0.296 |   4.162 |    9.443 | 
     | ALU_I0/div_68/U51/S0                      |  ^   | ALU_I0/N130                       | CLKMX2X2M | 0.000 |   4.162 |    9.443 | 
     | ALU_I0/div_68/U51/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_5__1_ | CLKMX2X2M | 0.309 |   4.471 |    9.752 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_5__1_ | ADDFX2M   | 0.000 |   4.471 |    9.752 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__2_  | ADDFX2M   | 0.474 |   4.945 |   10.227 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_4__2_  | ADDFX2M   | 0.000 |   4.945 |   10.227 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__3_  | ADDFX2M   | 0.349 |   5.294 |   10.575 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_4__3_  | ADDFX2M   | 0.000 |   5.294 |   10.575 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__4_  | ADDFX2M   | 0.327 |   5.621 |   10.902 | 
     | ALU_I0/div_68/U66/A                       |  v   | ALU_I0/div_68/u_div_CryTmp_4__4_  | AND2X1M   | 0.000 |   5.621 |   10.902 | 
     | ALU_I0/div_68/U66/Y                       |  v   | ALU_I0/N129                       | AND2X1M   | 0.330 |   5.950 |   11.232 | 
     | ALU_I0/div_68/U55/S0                      |  v   | ALU_I0/N129                       | CLKMX2X2M | 0.000 |   5.951 |   11.232 | 
     | ALU_I0/div_68/U55/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_4__1_ | CLKMX2X2M | 0.265 |   6.216 |   11.497 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_4__1_ | ADDFX2M   | 0.000 |   6.216 |   11.497 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__2_  | ADDFX2M   | 0.466 |   6.681 |   11.963 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_3__2_  | ADDFX2M   | 0.000 |   6.681 |   11.963 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__3_  | ADDFX2M   | 0.346 |   7.028 |   12.309 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_3__3_  | ADDFX2M   | 0.000 |   7.028 |   12.309 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__4_  | ADDFX2M   | 0.341 |   7.368 |   12.650 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_4/CI |  v   | ALU_I0/div_68/u_div_CryTmp_3__4_  | ADDFX2M   | 0.000 |   7.368 |   12.650 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_4/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__5_  | ADDFX2M   | 0.321 |   7.689 |   12.971 | 
     | ALU_I0/div_68/U68/C                       |  v   | ALU_I0/div_68/u_div_CryTmp_3__5_  | AND3X1M   | 0.000 |   7.689 |   12.971 | 
     | ALU_I0/div_68/U68/Y                       |  v   | ALU_I0/N128                       | AND3X1M   | 0.448 |   8.137 |   13.419 | 
     | ALU_I0/div_68/U58/S0                      |  v   | ALU_I0/N128                       | CLKMX2X2M | 0.000 |   8.137 |   13.419 | 
     | ALU_I0/div_68/U58/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_3__1_ | CLKMX2X2M | 0.285 |   8.422 |   13.703 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_3__1_ | ADDFX2M   | 0.000 |   8.422 |   13.703 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__2_  | ADDFX2M   | 0.474 |   8.896 |   14.177 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_2__2_  | ADDFX2M   | 0.000 |   8.896 |   14.177 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__3_  | ADDFX2M   | 0.341 |   9.236 |   14.518 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_2__3_  | ADDFX2M   | 0.000 |   9.236 |   14.518 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__4_  | ADDFX2M   | 0.340 |   9.576 |   14.858 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_4/CI |  v   | ALU_I0/div_68/u_div_CryTmp_2__4_  | ADDFX2M   | 0.000 |   9.576 |   14.858 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_4/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__5_  | ADDFX2M   | 0.344 |   9.921 |   15.202 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_5/CI |  v   | ALU_I0/div_68/u_div_CryTmp_2__5_  | ADDFX2M   | 0.000 |   9.921 |   15.202 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_5/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__6_  | ADDFX2M   | 0.316 |  10.237 |   15.518 | 
     | ALU_I0/div_68/U69/A                       |  v   | ALU_I0/div_68/u_div_CryTmp_2__6_  | AND2X1M   | 0.000 |  10.237 |   15.518 | 
     | ALU_I0/div_68/U69/Y                       |  v   | ALU_I0/N127                       | AND2X1M   | 0.374 |  10.611 |   15.893 | 
     | ALU_I0/div_68/U60/S0                      |  v   | ALU_I0/N127                       | CLKMX2X2M | 0.000 |  10.612 |   15.893 | 
     | ALU_I0/div_68/U60/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_2__1_ | CLKMX2X2M | 0.294 |  10.906 |   16.187 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_2__1_ | ADDFX2M   | 0.000 |  10.906 |   16.187 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_1__2_  | ADDFX2M   | 0.481 |  11.387 |   16.668 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_1__2_  | ADDFX2M   | 0.000 |  11.387 |   16.668 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_1__3_  | ADDFX2M   | 0.342 |  11.729 |   17.011 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_1__3_  | ADDFX2M   | 0.000 |  11.729 |   17.011 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_1__4_  | ADDFX2M   | 0.340 |  12.069 |   17.350 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_4/CI |  v   | ALU_I0/div_68/u_div_CryTmp_1__4_  | ADDFX2M   | 0.000 |  12.069 |   17.350 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_4/CO |  v   | ALU_I0/div_68/u_div_CryTmp_1__5_  | ADDFX2M   | 0.345 |  12.414 |   17.695 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_5/CI |  v   | ALU_I0/div_68/u_div_CryTmp_1__5_  | ADDFX2M   | 0.000 |  12.414 |   17.695 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_5/CO |  v   | ALU_I0/div_68/u_div_CryTmp_1__6_  | ADDFX2M   | 0.339 |  12.753 |   18.035 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_6/CI |  v   | ALU_I0/div_68/u_div_CryTmp_1__6_  | ADDFX2M   | 0.000 |  12.753 |   18.035 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_1_6/CO |  v   | ALU_I0/div_68/u_div_CryTmp_1__7_  | ADDFX2M   | 0.320 |  13.073 |   18.355 | 
     | ALU_I0/div_68/U71/A                       |  v   | ALU_I0/div_68/u_div_CryTmp_1__7_  | AND2X1M   | 0.000 |  13.073 |   18.355 | 
     | ALU_I0/div_68/U71/Y                       |  v   | ALU_I0/N126                       | AND2X1M   | 0.417 |  13.490 |   18.771 | 
     | ALU_I0/U38/A0                             |  v   | ALU_I0/N126                       | AOI222X1M | 0.000 |  13.490 |   18.771 | 
     | ALU_I0/U38/Y                              |  ^   | ALU_I0/n98                        | AOI222X1M | 0.411 |  13.901 |   19.183 | 
     | ALU_I0/U35/A1                             |  ^   | ALU_I0/n98                        | AOI31X2M  | 0.000 |  13.901 |   19.183 | 
     | ALU_I0/U35/Y                              |  v   | ALU_I0/ALU_Value[1]               | AOI31X2M  | 0.191 |  14.092 |   19.374 | 
     | ALU_I0/ALU_OUT_reg_1_/D                   |  v   | ALU_I0/ALU_Value[1]               | SDFFRQX2M | 0.000 |  14.092 |   19.374 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -5.281 | 
     | ALU_I0/ALU_OUT_reg_1_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -5.281 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_2_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_2_/D    (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__4_/Q (v) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.369
- Arrival Time                 11.412
= Slack Time                    7.957
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |           |       |   0.000 |    7.957 | 
     | mux2X1_UO/U1/A                            |  ^   | REF_CLK                           | CLKMX2X4M | 0.000 |   0.000 |    7.957 | 
     | mux2X1_UO/U1/Y                            |  ^   | CLK1_fun_scan                     | CLKMX2X4M | 0.000 |   0.000 |    7.957 | 
     | RegFile_I0/MEM_reg_1__4_/CK               |  ^   | CLK1_fun_scan                     | SDFFRQX2M | 0.000 |   0.000 |    7.957 | 
     | RegFile_I0/MEM_reg_1__4_/Q                |  v   | REG1[4]                           | SDFFRQX2M | 0.547 |   0.547 |    8.503 | 
     | ALU_I0/FE_DBTC3_REG1_4_/A                 |  v   | REG1[4]                           | INVX2M    | 0.001 |   0.548 |    8.504 | 
     | ALU_I0/FE_DBTC3_REG1_4_/Y                 |  ^   | ALU_I0/FE_DBTN3_REG1_4_           | INVX2M    | 0.438 |   0.986 |    8.942 | 
     | ALU_I0/div_68/U67/B                       |  ^   | ALU_I0/FE_DBTN3_REG1_4_           | AND3X1M   | 0.002 |   0.988 |    8.945 | 
     | ALU_I0/div_68/U67/Y                       |  ^   | ALU_I0/div_68/n20                 | AND3X1M   | 0.275 |   1.263 |    9.220 | 
     | ALU_I0/div_68/U65/A                       |  ^   | ALU_I0/div_68/n20                 | AND2X1M   | 0.000 |   1.263 |    9.220 | 
     | ALU_I0/div_68/U65/Y                       |  ^   | ALU_I0/div_68/n19                 | AND2X1M   | 0.211 |   1.475 |    9.431 | 
     | ALU_I0/div_68/U62/B                       |  ^   | ALU_I0/div_68/n19                 | AND4X1M   | 0.000 |   1.475 |    9.431 | 
     | ALU_I0/div_68/U62/Y                       |  ^   | ALU_I0/N132                       | AND4X1M   | 0.293 |   1.768 |    9.724 | 
     | ALU_I0/div_68/U40/S0                      |  ^   | ALU_I0/N132                       | CLKMX2X2M | 0.000 |   1.768 |    9.724 | 
     | ALU_I0/div_68/U40/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_7__1_ | CLKMX2X2M | 0.280 |   2.048 |   10.004 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_7__1_ | ADDFX2M   | 0.000 |   2.048 |   10.004 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_6__2_  | ADDFX2M   | 0.452 |   2.500 |   10.456 | 
     | ALU_I0/div_68/U63/C                       |  v   | ALU_I0/div_68/u_div_CryTmp_6__2_  | AND3X1M   | 0.000 |   2.500 |   10.456 | 
     | ALU_I0/div_68/U63/Y                       |  v   | ALU_I0/N131                       | AND3X1M   | 0.334 |   2.834 |   10.791 | 
     | ALU_I0/div_68/U46/S0                      |  v   | ALU_I0/N131                       | CLKMX2X2M | 0.000 |   2.834 |   10.791 | 
     | ALU_I0/div_68/U46/Y                       |  ^   | ALU_I0/div_68/u_div_PartRem_6__1_ | CLKMX2X2M | 0.274 |   3.109 |   11.065 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/A  |  ^   | ALU_I0/div_68/u_div_PartRem_6__1_ | ADDFX2M   | 0.000 |   3.109 |   11.065 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/CO |  ^   | ALU_I0/div_68/u_div_CryTmp_5__2_  | ADDFX2M   | 0.511 |   3.619 |   11.576 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CI |  ^   | ALU_I0/div_68/u_div_CryTmp_5__2_  | ADDFX2M   | 0.000 |   3.619 |   11.576 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CO |  ^   | ALU_I0/div_68/u_div_CryTmp_5__3_  | ADDFX2M   | 0.246 |   3.865 |   11.822 | 
     | ALU_I0/div_68/U64/A                       |  ^   | ALU_I0/div_68/u_div_CryTmp_5__3_  | AND2X1M   | 0.000 |   3.865 |   11.822 | 
     | ALU_I0/div_68/U64/Y                       |  ^   | ALU_I0/N130                       | AND2X1M   | 0.296 |   4.162 |   12.118 | 
     | ALU_I0/div_68/U51/S0                      |  ^   | ALU_I0/N130                       | CLKMX2X2M | 0.000 |   4.162 |   12.118 | 
     | ALU_I0/div_68/U51/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_5__1_ | CLKMX2X2M | 0.309 |   4.471 |   12.427 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_5__1_ | ADDFX2M   | 0.000 |   4.471 |   12.427 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__2_  | ADDFX2M   | 0.474 |   4.945 |   12.902 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_4__2_  | ADDFX2M   | 0.000 |   4.945 |   12.902 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__3_  | ADDFX2M   | 0.349 |   5.294 |   13.250 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_4__3_  | ADDFX2M   | 0.000 |   5.294 |   13.250 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__4_  | ADDFX2M   | 0.327 |   5.621 |   13.577 | 
     | ALU_I0/div_68/U66/A                       |  v   | ALU_I0/div_68/u_div_CryTmp_4__4_  | AND2X1M   | 0.000 |   5.621 |   13.577 | 
     | ALU_I0/div_68/U66/Y                       |  v   | ALU_I0/N129                       | AND2X1M   | 0.330 |   5.950 |   13.907 | 
     | ALU_I0/div_68/U55/S0                      |  v   | ALU_I0/N129                       | CLKMX2X2M | 0.000 |   5.951 |   13.907 | 
     | ALU_I0/div_68/U55/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_4__1_ | CLKMX2X2M | 0.265 |   6.216 |   14.172 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_4__1_ | ADDFX2M   | 0.000 |   6.216 |   14.172 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__2_  | ADDFX2M   | 0.466 |   6.681 |   14.638 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_3__2_  | ADDFX2M   | 0.000 |   6.681 |   14.638 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__3_  | ADDFX2M   | 0.346 |   7.028 |   14.984 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_3__3_  | ADDFX2M   | 0.000 |   7.028 |   14.984 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__4_  | ADDFX2M   | 0.341 |   7.368 |   15.325 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_4/CI |  v   | ALU_I0/div_68/u_div_CryTmp_3__4_  | ADDFX2M   | 0.000 |   7.368 |   15.325 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_4/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__5_  | ADDFX2M   | 0.321 |   7.689 |   15.646 | 
     | ALU_I0/div_68/U68/C                       |  v   | ALU_I0/div_68/u_div_CryTmp_3__5_  | AND3X1M   | 0.000 |   7.689 |   15.646 | 
     | ALU_I0/div_68/U68/Y                       |  v   | ALU_I0/N128                       | AND3X1M   | 0.448 |   8.137 |   16.094 | 
     | ALU_I0/div_68/U58/S0                      |  v   | ALU_I0/N128                       | CLKMX2X2M | 0.000 |   8.137 |   16.094 | 
     | ALU_I0/div_68/U58/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_3__1_ | CLKMX2X2M | 0.285 |   8.422 |   16.378 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_3__1_ | ADDFX2M   | 0.000 |   8.422 |   16.379 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__2_  | ADDFX2M   | 0.474 |   8.896 |   16.852 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_2__2_  | ADDFX2M   | 0.000 |   8.896 |   16.852 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__3_  | ADDFX2M   | 0.341 |   9.236 |   17.193 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_2__3_  | ADDFX2M   | 0.000 |   9.236 |   17.193 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__4_  | ADDFX2M   | 0.340 |   9.576 |   17.533 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_4/CI |  v   | ALU_I0/div_68/u_div_CryTmp_2__4_  | ADDFX2M   | 0.000 |   9.576 |   17.533 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_4/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__5_  | ADDFX2M   | 0.344 |   9.921 |   17.877 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_5/CI |  v   | ALU_I0/div_68/u_div_CryTmp_2__5_  | ADDFX2M   | 0.000 |   9.921 |   17.877 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_2_5/CO |  v   | ALU_I0/div_68/u_div_CryTmp_2__6_  | ADDFX2M   | 0.316 |  10.237 |   18.193 | 
     | ALU_I0/div_68/U69/A                       |  v   | ALU_I0/div_68/u_div_CryTmp_2__6_  | AND2X1M   | 0.000 |  10.237 |   18.193 | 
     | ALU_I0/div_68/U69/Y                       |  v   | ALU_I0/N127                       | AND2X1M   | 0.374 |  10.611 |   18.568 | 
     | ALU_I0/U42/C0                             |  v   | ALU_I0/N127                       | AOI222X1M | 0.000 |  10.612 |   18.568 | 
     | ALU_I0/U42/Y                              |  ^   | ALU_I0/n92                        | AOI222X1M | 0.570 |  11.181 |   19.138 | 
     | ALU_I0/U39/A1                             |  ^   | ALU_I0/n92                        | AOI31X2M  | 0.000 |  11.181 |   19.138 | 
     | ALU_I0/U39/Y                              |  v   | ALU_I0/ALU_Value[2]               | AOI31X2M  | 0.230 |  11.412 |   19.368 | 
     | ALU_I0/ALU_OUT_reg_2_/D                   |  v   | ALU_I0/ALU_Value[2]               | SDFFRQX2M | 0.000 |  11.412 |   19.369 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |   -7.957 | 
     | ALU_I0/ALU_OUT_reg_2_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |   -7.957 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_3_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_3_/D    (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__4_/Q (v) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.369
- Arrival Time                  8.936
= Slack Time                   10.434
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |           |       |   0.000 |   10.434 | 
     | mux2X1_UO/U1/A                            |  ^   | REF_CLK                           | CLKMX2X4M | 0.000 |   0.000 |   10.434 | 
     | mux2X1_UO/U1/Y                            |  ^   | CLK1_fun_scan                     | CLKMX2X4M | 0.000 |   0.000 |   10.434 | 
     | RegFile_I0/MEM_reg_1__4_/CK               |  ^   | CLK1_fun_scan                     | SDFFRQX2M | 0.000 |   0.000 |   10.434 | 
     | RegFile_I0/MEM_reg_1__4_/Q                |  v   | REG1[4]                           | SDFFRQX2M | 0.547 |   0.547 |   10.981 | 
     | ALU_I0/FE_DBTC3_REG1_4_/A                 |  v   | REG1[4]                           | INVX2M    | 0.001 |   0.548 |   10.981 | 
     | ALU_I0/FE_DBTC3_REG1_4_/Y                 |  ^   | ALU_I0/FE_DBTN3_REG1_4_           | INVX2M    | 0.438 |   0.986 |   11.420 | 
     | ALU_I0/div_68/U67/B                       |  ^   | ALU_I0/FE_DBTN3_REG1_4_           | AND3X1M   | 0.002 |   0.988 |   11.422 | 
     | ALU_I0/div_68/U67/Y                       |  ^   | ALU_I0/div_68/n20                 | AND3X1M   | 0.275 |   1.263 |   11.697 | 
     | ALU_I0/div_68/U65/A                       |  ^   | ALU_I0/div_68/n20                 | AND2X1M   | 0.000 |   1.263 |   11.697 | 
     | ALU_I0/div_68/U65/Y                       |  ^   | ALU_I0/div_68/n19                 | AND2X1M   | 0.211 |   1.475 |   11.908 | 
     | ALU_I0/div_68/U62/B                       |  ^   | ALU_I0/div_68/n19                 | AND4X1M   | 0.000 |   1.475 |   11.908 | 
     | ALU_I0/div_68/U62/Y                       |  ^   | ALU_I0/N132                       | AND4X1M   | 0.293 |   1.768 |   12.202 | 
     | ALU_I0/div_68/U40/S0                      |  ^   | ALU_I0/N132                       | CLKMX2X2M | 0.000 |   1.768 |   12.202 | 
     | ALU_I0/div_68/U40/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_7__1_ | CLKMX2X2M | 0.280 |   2.048 |   12.481 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_7__1_ | ADDFX2M   | 0.000 |   2.048 |   12.481 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_6__2_  | ADDFX2M   | 0.452 |   2.500 |   12.934 | 
     | ALU_I0/div_68/U63/C                       |  v   | ALU_I0/div_68/u_div_CryTmp_6__2_  | AND3X1M   | 0.000 |   2.500 |   12.934 | 
     | ALU_I0/div_68/U63/Y                       |  v   | ALU_I0/N131                       | AND3X1M   | 0.334 |   2.834 |   13.268 | 
     | ALU_I0/div_68/U46/S0                      |  v   | ALU_I0/N131                       | CLKMX2X2M | 0.000 |   2.834 |   13.268 | 
     | ALU_I0/div_68/U46/Y                       |  ^   | ALU_I0/div_68/u_div_PartRem_6__1_ | CLKMX2X2M | 0.274 |   3.109 |   13.542 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/A  |  ^   | ALU_I0/div_68/u_div_PartRem_6__1_ | ADDFX2M   | 0.000 |   3.109 |   13.542 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/CO |  ^   | ALU_I0/div_68/u_div_CryTmp_5__2_  | ADDFX2M   | 0.511 |   3.619 |   14.053 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CI |  ^   | ALU_I0/div_68/u_div_CryTmp_5__2_  | ADDFX2M   | 0.000 |   3.619 |   14.053 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CO |  ^   | ALU_I0/div_68/u_div_CryTmp_5__3_  | ADDFX2M   | 0.246 |   3.865 |   14.299 | 
     | ALU_I0/div_68/U64/A                       |  ^   | ALU_I0/div_68/u_div_CryTmp_5__3_  | AND2X1M   | 0.000 |   3.865 |   14.299 | 
     | ALU_I0/div_68/U64/Y                       |  ^   | ALU_I0/N130                       | AND2X1M   | 0.296 |   4.162 |   14.596 | 
     | ALU_I0/div_68/U51/S0                      |  ^   | ALU_I0/N130                       | CLKMX2X2M | 0.000 |   4.162 |   14.596 | 
     | ALU_I0/div_68/U51/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_5__1_ | CLKMX2X2M | 0.309 |   4.471 |   14.905 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_5__1_ | ADDFX2M   | 0.000 |   4.471 |   14.905 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__2_  | ADDFX2M   | 0.474 |   4.945 |   15.379 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_4__2_  | ADDFX2M   | 0.000 |   4.945 |   15.379 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__3_  | ADDFX2M   | 0.349 |   5.294 |   15.728 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_4__3_  | ADDFX2M   | 0.000 |   5.294 |   15.728 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__4_  | ADDFX2M   | 0.327 |   5.621 |   16.054 | 
     | ALU_I0/div_68/U66/A                       |  v   | ALU_I0/div_68/u_div_CryTmp_4__4_  | AND2X1M   | 0.000 |   5.621 |   16.054 | 
     | ALU_I0/div_68/U66/Y                       |  v   | ALU_I0/N129                       | AND2X1M   | 0.330 |   5.950 |   16.384 | 
     | ALU_I0/div_68/U55/S0                      |  v   | ALU_I0/N129                       | CLKMX2X2M | 0.000 |   5.951 |   16.384 | 
     | ALU_I0/div_68/U55/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_4__1_ | CLKMX2X2M | 0.265 |   6.216 |   16.649 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_4__1_ | ADDFX2M   | 0.000 |   6.216 |   16.649 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__2_  | ADDFX2M   | 0.466 |   6.681 |   17.115 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_3__2_  | ADDFX2M   | 0.000 |   6.681 |   17.115 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__3_  | ADDFX2M   | 0.346 |   7.028 |   17.461 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_3__3_  | ADDFX2M   | 0.000 |   7.028 |   17.461 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__4_  | ADDFX2M   | 0.341 |   7.368 |   17.802 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_4/CI |  v   | ALU_I0/div_68/u_div_CryTmp_3__4_  | ADDFX2M   | 0.000 |   7.368 |   17.802 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_3_4/CO |  v   | ALU_I0/div_68/u_div_CryTmp_3__5_  | ADDFX2M   | 0.321 |   7.689 |   18.123 | 
     | ALU_I0/div_68/U68/C                       |  v   | ALU_I0/div_68/u_div_CryTmp_3__5_  | AND3X1M   | 0.000 |   7.689 |   18.123 | 
     | ALU_I0/div_68/U68/Y                       |  v   | ALU_I0/N128                       | AND3X1M   | 0.448 |   8.137 |   18.571 | 
     | ALU_I0/U46/C0                             |  v   | ALU_I0/N128                       | AOI222X1M | 0.000 |   8.137 |   18.571 | 
     | ALU_I0/U46/Y                              |  ^   | ALU_I0/n86                        | AOI222X1M | 0.571 |   8.708 |   19.142 | 
     | ALU_I0/U43/A1                             |  ^   | ALU_I0/n86                        | AOI31X2M  | 0.000 |   8.709 |   19.142 | 
     | ALU_I0/U43/Y                              |  v   | ALU_I0/ALU_Value[3]               | AOI31X2M  | 0.227 |   8.935 |   19.369 | 
     | ALU_I0/ALU_OUT_reg_3_/D                   |  v   | ALU_I0/ALU_Value[3]               | SDFFRQX2M | 0.000 |   8.936 |   19.369 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |  -10.434 | 
     | ALU_I0/ALU_OUT_reg_3_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |  -10.434 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_15_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_15_/D   (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__0_/Q (^) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.400
- Arrival Time                  7.336
= Slack Time                   12.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                             |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK                     |            |       |   0.000 |   12.063 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK                     | CLKMX2X4M  | 0.000 |   0.000 |   12.063 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan               | CLKMX2X4M  | 0.000 |   0.000 |   12.063 | 
     | RegFile_I0/MEM_reg_1__0_/CK |  ^   | CLK1_fun_scan               | SDFFRQX2M  | 0.000 |   0.000 |   12.063 | 
     | RegFile_I0/MEM_reg_1__0_/Q  |  ^   | REG1[0]                     | SDFFRQX2M  | 0.757 |   0.757 |   12.821 | 
     | ALU_I0/FE_DBTC0_REG1_0_/A   |  ^   | REG1[0]                     | INVX2M     | 0.003 |   0.760 |   12.823 | 
     | ALU_I0/FE_DBTC0_REG1_0_/Y   |  v   | ALU_I0/FE_DBTN0_REG1_0_     | INVX2M     | 0.424 |   1.185 |   13.248 | 
     | ALU_I0/mult_65/U109/A       |  v   | ALU_I0/FE_DBTN0_REG1_0_     | NOR2X1M    | 0.001 |   1.185 |   13.249 | 
     | ALU_I0/mult_65/U109/Y       |  ^   | ALU_I0/mult_65/ab_1__0_     | NOR2X1M    | 0.282 |   1.467 |   13.530 | 
     | ALU_I0/mult_65/U6/B         |  ^   | ALU_I0/mult_65/ab_1__0_     | AND2X2M    | 0.000 |   1.467 |   13.530 | 
     | ALU_I0/mult_65/U6/Y         |  ^   | ALU_I0/mult_65/n7           | AND2X2M    | 0.195 |   1.662 |   13.725 | 
     | ALU_I0/mult_65/S1_2_0/B     |  ^   | ALU_I0/mult_65/n7           | ADDFX2M    | 0.000 |   1.662 |   13.725 | 
     | ALU_I0/mult_65/S1_2_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.561 |   2.223 |   14.286 | 
     | ALU_I0/mult_65/S1_3_0/B     |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.000 |   2.223 |   14.286 | 
     | ALU_I0/mult_65/S1_3_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.562 |   2.785 |   14.848 | 
     | ALU_I0/mult_65/S1_4_0/B     |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.000 |   2.785 |   14.848 | 
     | ALU_I0/mult_65/S1_4_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.558 |   3.343 |   15.406 | 
     | ALU_I0/mult_65/S1_5_0/B     |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.000 |   3.343 |   15.406 | 
     | ALU_I0/mult_65/S1_5_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.561 |   3.904 |   15.967 | 
     | ALU_I0/mult_65/S1_6_0/B     |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.000 |   3.904 |   15.967 | 
     | ALU_I0/mult_65/S1_6_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.563 |   4.467 |   16.530 | 
     | ALU_I0/mult_65/S4_0/B       |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.000 |   4.467 |   16.530 | 
     | ALU_I0/mult_65/S4_0/CO      |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | ADDFX2M    | 0.575 |   5.042 |   17.105 | 
     | ALU_I0/mult_65/U17/A        |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | AND2X2M    | 0.000 |   5.042 |   17.105 | 
     | ALU_I0/mult_65/U17/Y        |  ^   | ALU_I0/mult_65/n12          | AND2X2M    | 0.174 |   5.216 |   17.279 | 
     | ALU_I0/mult_65/FS_1/U3/B    |  ^   | ALU_I0/mult_65/n12          | NAND2X2M   | 0.000 |   5.216 |   17.279 | 
     | ALU_I0/mult_65/FS_1/U3/Y    |  v   | ALU_I0/mult_65/FS_1/n15     | NAND2X2M   | 0.083 |   5.299 |   17.363 | 
     | ALU_I0/mult_65/FS_1/U31/A0  |  v   | ALU_I0/mult_65/FS_1/n15     | OA21X1M    | 0.000 |   5.299 |   17.363 | 
     | ALU_I0/mult_65/FS_1/U31/Y   |  v   | ALU_I0/mult_65/FS_1/n10     | OA21X1M    | 0.392 |   5.691 |   17.755 | 
     | ALU_I0/mult_65/FS_1/U28/A0N |  v   | ALU_I0/mult_65/FS_1/n10     | AOI2BB1X1M | 0.000 |   5.691 |   17.755 | 
     | ALU_I0/mult_65/FS_1/U28/Y   |  v   | ALU_I0/mult_65/FS_1/n25     | AOI2BB1X1M | 0.277 |   5.968 |   18.032 | 
     | ALU_I0/mult_65/FS_1/U26/A1  |  v   | ALU_I0/mult_65/FS_1/n25     | OA21X1M    | 0.000 |   5.968 |   18.032 | 
     | ALU_I0/mult_65/FS_1/U26/Y   |  v   | ALU_I0/mult_65/FS_1/n21     | OA21X1M    | 0.415 |   6.383 |   18.447 | 
     | ALU_I0/mult_65/FS_1/U21/A1  |  v   | ALU_I0/mult_65/FS_1/n21     | OAI21BX1M  | 0.000 |   6.383 |   18.447 | 
     | ALU_I0/mult_65/FS_1/U21/Y   |  ^   | ALU_I0/mult_65/FS_1/n18     | OAI21BX1M  | 0.276 |   6.659 |   18.723 | 
     | ALU_I0/mult_65/FS_1/U19/A1  |  ^   | ALU_I0/mult_65/FS_1/n18     | OAI21X1M   | 0.000 |   6.659 |   18.723 | 
     | ALU_I0/mult_65/FS_1/U19/Y   |  v   | ALU_I0/mult_65/FS_1/n19     | OAI21X1M   | 0.146 |   6.805 |   18.868 | 
     | ALU_I0/mult_65/FS_1/U2/B0N  |  v   | ALU_I0/mult_65/FS_1/n19     | AOI21BX2M  | 0.000 |   6.805 |   18.868 | 
     | ALU_I0/mult_65/FS_1/U2/Y    |  v   | ALU_I0/mult_65/FS_1/n1      | AOI21BX2M  | 0.183 |   6.988 |   19.051 | 
     | ALU_I0/mult_65/FS_1/U4/B    |  v   | ALU_I0/mult_65/FS_1/n1      | XNOR2X2M   | 0.000 |   6.988 |   19.051 | 
     | ALU_I0/mult_65/FS_1/U4/Y    |  v   | ALU_I0/N124                 | XNOR2X2M   | 0.167 |   7.155 |   19.218 | 
     | ALU_I0/U25/A0N              |  v   | ALU_I0/N124                 | OAI2BB1X2M | 0.000 |   7.155 |   19.218 | 
     | ALU_I0/U25/Y                |  v   | ALU_I0/ALU_Value[15]        | OAI2BB1X2M | 0.182 |   7.336 |   19.400 | 
     | ALU_I0/ALU_OUT_reg_15_/D    |  v   | ALU_I0/ALU_Value[15]        | SDFFRQX2M  | 0.000 |   7.336 |   19.400 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |  -12.063 | 
     | ALU_I0/ALU_OUT_reg_15_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |  -12.063 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_14_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_14_/D   (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__0_/Q (^) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.398
- Arrival Time                  7.118
= Slack Time                   12.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                             |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK                     |            |       |   0.000 |   12.280 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK                     | CLKMX2X4M  | 0.000 |   0.000 |   12.280 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan               | CLKMX2X4M  | 0.000 |   0.000 |   12.280 | 
     | RegFile_I0/MEM_reg_1__0_/CK |  ^   | CLK1_fun_scan               | SDFFRQX2M  | 0.000 |   0.000 |   12.280 | 
     | RegFile_I0/MEM_reg_1__0_/Q  |  ^   | REG1[0]                     | SDFFRQX2M  | 0.757 |   0.757 |   13.038 | 
     | ALU_I0/FE_DBTC0_REG1_0_/A   |  ^   | REG1[0]                     | INVX2M     | 0.003 |   0.760 |   13.040 | 
     | ALU_I0/FE_DBTC0_REG1_0_/Y   |  v   | ALU_I0/FE_DBTN0_REG1_0_     | INVX2M     | 0.424 |   1.184 |   13.465 | 
     | ALU_I0/mult_65/U109/A       |  v   | ALU_I0/FE_DBTN0_REG1_0_     | NOR2X1M    | 0.001 |   1.185 |   13.466 | 
     | ALU_I0/mult_65/U109/Y       |  ^   | ALU_I0/mult_65/ab_1__0_     | NOR2X1M    | 0.282 |   1.467 |   13.747 | 
     | ALU_I0/mult_65/U6/B         |  ^   | ALU_I0/mult_65/ab_1__0_     | AND2X2M    | 0.000 |   1.467 |   13.747 | 
     | ALU_I0/mult_65/U6/Y         |  ^   | ALU_I0/mult_65/n7           | AND2X2M    | 0.195 |   1.662 |   13.942 | 
     | ALU_I0/mult_65/S1_2_0/B     |  ^   | ALU_I0/mult_65/n7           | ADDFX2M    | 0.000 |   1.662 |   13.942 | 
     | ALU_I0/mult_65/S1_2_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.561 |   2.223 |   14.503 | 
     | ALU_I0/mult_65/S1_3_0/B     |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.000 |   2.223 |   14.503 | 
     | ALU_I0/mult_65/S1_3_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.562 |   2.785 |   15.065 | 
     | ALU_I0/mult_65/S1_4_0/B     |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.000 |   2.785 |   15.065 | 
     | ALU_I0/mult_65/S1_4_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.558 |   3.343 |   15.623 | 
     | ALU_I0/mult_65/S1_5_0/B     |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.000 |   3.343 |   15.623 | 
     | ALU_I0/mult_65/S1_5_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.561 |   3.903 |   16.184 | 
     | ALU_I0/mult_65/S1_6_0/B     |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.000 |   3.903 |   16.184 | 
     | ALU_I0/mult_65/S1_6_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.563 |   4.467 |   16.747 | 
     | ALU_I0/mult_65/S4_0/B       |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.000 |   4.467 |   16.747 | 
     | ALU_I0/mult_65/S4_0/CO      |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | ADDFX2M    | 0.575 |   5.042 |   17.322 | 
     | ALU_I0/mult_65/U17/A        |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | AND2X2M    | 0.000 |   5.042 |   17.322 | 
     | ALU_I0/mult_65/U17/Y        |  ^   | ALU_I0/mult_65/n12          | AND2X2M    | 0.174 |   5.216 |   17.496 | 
     | ALU_I0/mult_65/FS_1/U3/B    |  ^   | ALU_I0/mult_65/n12          | NAND2X2M   | 0.000 |   5.216 |   17.496 | 
     | ALU_I0/mult_65/FS_1/U3/Y    |  v   | ALU_I0/mult_65/FS_1/n15     | NAND2X2M   | 0.083 |   5.299 |   17.580 | 
     | ALU_I0/mult_65/FS_1/U31/A0  |  v   | ALU_I0/mult_65/FS_1/n15     | OA21X1M    | 0.000 |   5.299 |   17.580 | 
     | ALU_I0/mult_65/FS_1/U31/Y   |  v   | ALU_I0/mult_65/FS_1/n10     | OA21X1M    | 0.392 |   5.691 |   17.972 | 
     | ALU_I0/mult_65/FS_1/U28/A0N |  v   | ALU_I0/mult_65/FS_1/n10     | AOI2BB1X1M | 0.000 |   5.691 |   17.972 | 
     | ALU_I0/mult_65/FS_1/U28/Y   |  v   | ALU_I0/mult_65/FS_1/n25     | AOI2BB1X1M | 0.277 |   5.968 |   18.249 | 
     | ALU_I0/mult_65/FS_1/U26/A1  |  v   | ALU_I0/mult_65/FS_1/n25     | OA21X1M    | 0.000 |   5.968 |   18.249 | 
     | ALU_I0/mult_65/FS_1/U26/Y   |  v   | ALU_I0/mult_65/FS_1/n21     | OA21X1M    | 0.415 |   6.383 |   18.664 | 
     | ALU_I0/mult_65/FS_1/U21/A1  |  v   | ALU_I0/mult_65/FS_1/n21     | OAI21BX1M  | 0.000 |   6.383 |   18.664 | 
     | ALU_I0/mult_65/FS_1/U21/Y   |  ^   | ALU_I0/mult_65/FS_1/n18     | OAI21BX1M  | 0.276 |   6.659 |   18.940 | 
     | ALU_I0/mult_65/FS_1/U20/C   |  ^   | ALU_I0/mult_65/FS_1/n18     | XOR3XLM    | 0.000 |   6.659 |   18.940 | 
     | ALU_I0/mult_65/FS_1/U20/Y   |  v   | ALU_I0/N123                 | XOR3XLM    | 0.257 |   6.916 |   19.196 | 
     | ALU_I0/U24/A0N              |  v   | ALU_I0/N123                 | OAI2BB1X2M | 0.000 |   6.916 |   19.196 | 
     | ALU_I0/U24/Y                |  v   | ALU_I0/ALU_Value[14]        | OAI2BB1X2M | 0.201 |   7.118 |   19.398 | 
     | ALU_I0/ALU_OUT_reg_14_/D    |  v   | ALU_I0/ALU_Value[14]        | SDFFRQX2M  | 0.000 |   7.118 |   19.398 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |  -12.280 | 
     | ALU_I0/ALU_OUT_reg_14_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |  -12.280 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_4_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_4_/D    (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__4_/Q (v) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.372
- Arrival Time                  6.743
= Slack Time                   12.629
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |           |       |   0.000 |   12.629 | 
     | mux2X1_UO/U1/A                            |  ^   | REF_CLK                           | CLKMX2X4M | 0.000 |   0.000 |   12.629 | 
     | mux2X1_UO/U1/Y                            |  ^   | CLK1_fun_scan                     | CLKMX2X4M | 0.000 |   0.000 |   12.629 | 
     | RegFile_I0/MEM_reg_1__4_/CK               |  ^   | CLK1_fun_scan                     | SDFFRQX2M | 0.000 |   0.000 |   12.629 | 
     | RegFile_I0/MEM_reg_1__4_/Q                |  v   | REG1[4]                           | SDFFRQX2M | 0.547 |   0.547 |   13.176 | 
     | ALU_I0/FE_DBTC3_REG1_4_/A                 |  v   | REG1[4]                           | INVX2M    | 0.001 |   0.548 |   13.176 | 
     | ALU_I0/FE_DBTC3_REG1_4_/Y                 |  ^   | ALU_I0/FE_DBTN3_REG1_4_           | INVX2M    | 0.438 |   0.986 |   13.615 | 
     | ALU_I0/div_68/U67/B                       |  ^   | ALU_I0/FE_DBTN3_REG1_4_           | AND3X1M   | 0.002 |   0.988 |   13.617 | 
     | ALU_I0/div_68/U67/Y                       |  ^   | ALU_I0/div_68/n20                 | AND3X1M   | 0.275 |   1.263 |   13.892 | 
     | ALU_I0/div_68/U65/A                       |  ^   | ALU_I0/div_68/n20                 | AND2X1M   | 0.000 |   1.263 |   13.892 | 
     | ALU_I0/div_68/U65/Y                       |  ^   | ALU_I0/div_68/n19                 | AND2X1M   | 0.211 |   1.475 |   14.103 | 
     | ALU_I0/div_68/U62/B                       |  ^   | ALU_I0/div_68/n19                 | AND4X1M   | 0.000 |   1.475 |   14.103 | 
     | ALU_I0/div_68/U62/Y                       |  ^   | ALU_I0/N132                       | AND4X1M   | 0.293 |   1.768 |   14.397 | 
     | ALU_I0/div_68/U40/S0                      |  ^   | ALU_I0/N132                       | CLKMX2X2M | 0.000 |   1.768 |   14.397 | 
     | ALU_I0/div_68/U40/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_7__1_ | CLKMX2X2M | 0.280 |   2.048 |   14.676 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_7__1_ | ADDFX2M   | 0.000 |   2.048 |   14.676 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_6__2_  | ADDFX2M   | 0.452 |   2.500 |   15.129 | 
     | ALU_I0/div_68/U63/C                       |  v   | ALU_I0/div_68/u_div_CryTmp_6__2_  | AND3X1M   | 0.000 |   2.500 |   15.129 | 
     | ALU_I0/div_68/U63/Y                       |  v   | ALU_I0/N131                       | AND3X1M   | 0.334 |   2.834 |   15.463 | 
     | ALU_I0/div_68/U46/S0                      |  v   | ALU_I0/N131                       | CLKMX2X2M | 0.000 |   2.834 |   15.463 | 
     | ALU_I0/div_68/U46/Y                       |  ^   | ALU_I0/div_68/u_div_PartRem_6__1_ | CLKMX2X2M | 0.274 |   3.109 |   15.737 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/A  |  ^   | ALU_I0/div_68/u_div_PartRem_6__1_ | ADDFX2M   | 0.000 |   3.109 |   15.737 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/CO |  ^   | ALU_I0/div_68/u_div_CryTmp_5__2_  | ADDFX2M   | 0.511 |   3.619 |   16.248 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CI |  ^   | ALU_I0/div_68/u_div_CryTmp_5__2_  | ADDFX2M   | 0.000 |   3.619 |   16.248 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CO |  ^   | ALU_I0/div_68/u_div_CryTmp_5__3_  | ADDFX2M   | 0.246 |   3.865 |   16.494 | 
     | ALU_I0/div_68/U64/A                       |  ^   | ALU_I0/div_68/u_div_CryTmp_5__3_  | AND2X1M   | 0.000 |   3.865 |   16.494 | 
     | ALU_I0/div_68/U64/Y                       |  ^   | ALU_I0/N130                       | AND2X1M   | 0.296 |   4.162 |   16.791 | 
     | ALU_I0/div_68/U51/S0                      |  ^   | ALU_I0/N130                       | CLKMX2X2M | 0.000 |   4.162 |   16.791 | 
     | ALU_I0/div_68/U51/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_5__1_ | CLKMX2X2M | 0.309 |   4.471 |   17.100 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_5__1_ | ADDFX2M   | 0.000 |   4.471 |   17.100 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__2_  | ADDFX2M   | 0.474 |   4.945 |   17.574 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_4__2_  | ADDFX2M   | 0.000 |   4.945 |   17.574 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__3_  | ADDFX2M   | 0.349 |   5.294 |   17.923 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CI |  v   | ALU_I0/div_68/u_div_CryTmp_4__3_  | ADDFX2M   | 0.000 |   5.294 |   17.923 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_4_3/CO |  v   | ALU_I0/div_68/u_div_CryTmp_4__4_  | ADDFX2M   | 0.327 |   5.621 |   18.249 | 
     | ALU_I0/div_68/U66/A                       |  v   | ALU_I0/div_68/u_div_CryTmp_4__4_  | AND2X1M   | 0.000 |   5.621 |   18.249 | 
     | ALU_I0/div_68/U66/Y                       |  v   | ALU_I0/N129                       | AND2X1M   | 0.330 |   5.950 |   18.579 | 
     | ALU_I0/U50/C0                             |  v   | ALU_I0/N129                       | AOI222X1M | 0.000 |   5.951 |   18.579 | 
     | ALU_I0/U50/Y                              |  ^   | ALU_I0/n80                        | AOI222X1M | 0.578 |   6.529 |   19.158 | 
     | ALU_I0/U47/A1                             |  ^   | ALU_I0/n80                        | AOI31X2M  | 0.000 |   6.529 |   19.158 | 
     | ALU_I0/U47/Y                              |  v   | ALU_I0/ALU_Value[4]               | AOI31X2M  | 0.214 |   6.743 |   19.371 | 
     | ALU_I0/ALU_OUT_reg_4_/D                   |  v   | ALU_I0/ALU_Value[4]               | SDFFRQX2M | 0.000 |   6.743 |   19.372 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |  -12.629 | 
     | ALU_I0/ALU_OUT_reg_4_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |  -12.629 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_13_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_13_/D   (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__0_/Q (^) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.399
- Arrival Time                  6.717
= Slack Time                   12.682
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                             |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK                     |            |       |   0.000 |   12.682 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK                     | CLKMX2X4M  | 0.000 |   0.000 |   12.682 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan               | CLKMX2X4M  | 0.000 |   0.000 |   12.682 | 
     | RegFile_I0/MEM_reg_1__0_/CK |  ^   | CLK1_fun_scan               | SDFFRQX2M  | 0.000 |   0.000 |   12.682 | 
     | RegFile_I0/MEM_reg_1__0_/Q  |  ^   | REG1[0]                     | SDFFRQX2M  | 0.757 |   0.757 |   13.439 | 
     | ALU_I0/FE_DBTC0_REG1_0_/A   |  ^   | REG1[0]                     | INVX2M     | 0.003 |   0.760 |   13.442 | 
     | ALU_I0/FE_DBTC0_REG1_0_/Y   |  v   | ALU_I0/FE_DBTN0_REG1_0_     | INVX2M     | 0.424 |   1.184 |   13.866 | 
     | ALU_I0/mult_65/U109/A       |  v   | ALU_I0/FE_DBTN0_REG1_0_     | NOR2X1M    | 0.001 |   1.185 |   13.867 | 
     | ALU_I0/mult_65/U109/Y       |  ^   | ALU_I0/mult_65/ab_1__0_     | NOR2X1M    | 0.282 |   1.467 |   14.149 | 
     | ALU_I0/mult_65/U6/B         |  ^   | ALU_I0/mult_65/ab_1__0_     | AND2X2M    | 0.000 |   1.467 |   14.149 | 
     | ALU_I0/mult_65/U6/Y         |  ^   | ALU_I0/mult_65/n7           | AND2X2M    | 0.195 |   1.662 |   14.344 | 
     | ALU_I0/mult_65/S1_2_0/B     |  ^   | ALU_I0/mult_65/n7           | ADDFX2M    | 0.000 |   1.662 |   14.344 | 
     | ALU_I0/mult_65/S1_2_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.561 |   2.223 |   14.905 | 
     | ALU_I0/mult_65/S1_3_0/B     |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.000 |   2.223 |   14.905 | 
     | ALU_I0/mult_65/S1_3_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.562 |   2.785 |   15.467 | 
     | ALU_I0/mult_65/S1_4_0/B     |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.000 |   2.785 |   15.467 | 
     | ALU_I0/mult_65/S1_4_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.558 |   3.343 |   16.025 | 
     | ALU_I0/mult_65/S1_5_0/B     |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.000 |   3.343 |   16.025 | 
     | ALU_I0/mult_65/S1_5_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.561 |   3.903 |   16.585 | 
     | ALU_I0/mult_65/S1_6_0/B     |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.000 |   3.903 |   16.585 | 
     | ALU_I0/mult_65/S1_6_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.563 |   4.467 |   17.149 | 
     | ALU_I0/mult_65/S4_0/B       |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.000 |   4.467 |   17.149 | 
     | ALU_I0/mult_65/S4_0/CO      |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | ADDFX2M    | 0.575 |   5.042 |   17.724 | 
     | ALU_I0/mult_65/U17/A        |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | AND2X2M    | 0.000 |   5.042 |   17.724 | 
     | ALU_I0/mult_65/U17/Y        |  ^   | ALU_I0/mult_65/n12          | AND2X2M    | 0.174 |   5.216 |   17.898 | 
     | ALU_I0/mult_65/FS_1/U3/B    |  ^   | ALU_I0/mult_65/n12          | NAND2X2M   | 0.000 |   5.216 |   17.898 | 
     | ALU_I0/mult_65/FS_1/U3/Y    |  v   | ALU_I0/mult_65/FS_1/n15     | NAND2X2M   | 0.083 |   5.299 |   17.981 | 
     | ALU_I0/mult_65/FS_1/U31/A0  |  v   | ALU_I0/mult_65/FS_1/n15     | OA21X1M    | 0.000 |   5.299 |   17.981 | 
     | ALU_I0/mult_65/FS_1/U31/Y   |  v   | ALU_I0/mult_65/FS_1/n10     | OA21X1M    | 0.392 |   5.691 |   18.373 | 
     | ALU_I0/mult_65/FS_1/U28/A0N |  v   | ALU_I0/mult_65/FS_1/n10     | AOI2BB1X1M | 0.000 |   5.691 |   18.373 | 
     | ALU_I0/mult_65/FS_1/U28/Y   |  v   | ALU_I0/mult_65/FS_1/n25     | AOI2BB1X1M | 0.277 |   5.968 |   18.650 | 
     | ALU_I0/mult_65/FS_1/U26/A1  |  v   | ALU_I0/mult_65/FS_1/n25     | OA21X1M    | 0.000 |   5.968 |   18.650 | 
     | ALU_I0/mult_65/FS_1/U26/Y   |  v   | ALU_I0/mult_65/FS_1/n21     | OA21X1M    | 0.415 |   6.383 |   19.065 | 
     | ALU_I0/mult_65/FS_1/U22/A   |  v   | ALU_I0/mult_65/FS_1/n21     | XNOR2X1M   | 0.000 |   6.383 |   19.065 | 
     | ALU_I0/mult_65/FS_1/U22/Y   |  v   | ALU_I0/N122                 | XNOR2X1M   | 0.153 |   6.536 |   19.218 | 
     | ALU_I0/U28/A0N              |  v   | ALU_I0/N122                 | OAI2BB1X2M | 0.000 |   6.536 |   19.218 | 
     | ALU_I0/U28/Y                |  v   | ALU_I0/ALU_Value[13]        | OAI2BB1X2M | 0.182 |   6.717 |   19.399 | 
     | ALU_I0/ALU_OUT_reg_13_/D    |  v   | ALU_I0/ALU_Value[13]        | SDFFRQX2M  | 0.000 |   6.717 |   19.399 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |  -12.682 | 
     | ALU_I0/ALU_OUT_reg_13_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |  -12.682 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_12_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_12_/D   (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__0_/Q (^) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.398
- Arrival Time                  6.377
= Slack Time                   13.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                             |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK                     |            |       |   0.000 |   13.020 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK                     | CLKMX2X4M  | 0.000 |   0.000 |   13.020 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan               | CLKMX2X4M  | 0.000 |   0.000 |   13.020 | 
     | RegFile_I0/MEM_reg_1__0_/CK |  ^   | CLK1_fun_scan               | SDFFRQX2M  | 0.000 |   0.000 |   13.020 | 
     | RegFile_I0/MEM_reg_1__0_/Q  |  ^   | REG1[0]                     | SDFFRQX2M  | 0.757 |   0.757 |   13.778 | 
     | ALU_I0/FE_DBTC0_REG1_0_/A   |  ^   | REG1[0]                     | INVX2M     | 0.003 |   0.760 |   13.780 | 
     | ALU_I0/FE_DBTC0_REG1_0_/Y   |  v   | ALU_I0/FE_DBTN0_REG1_0_     | INVX2M     | 0.424 |   1.184 |   14.205 | 
     | ALU_I0/mult_65/U109/A       |  v   | ALU_I0/FE_DBTN0_REG1_0_     | NOR2X1M    | 0.001 |   1.185 |   14.206 | 
     | ALU_I0/mult_65/U109/Y       |  ^   | ALU_I0/mult_65/ab_1__0_     | NOR2X1M    | 0.282 |   1.467 |   14.487 | 
     | ALU_I0/mult_65/U6/B         |  ^   | ALU_I0/mult_65/ab_1__0_     | AND2X2M    | 0.000 |   1.467 |   14.487 | 
     | ALU_I0/mult_65/U6/Y         |  ^   | ALU_I0/mult_65/n7           | AND2X2M    | 0.195 |   1.662 |   14.682 | 
     | ALU_I0/mult_65/S1_2_0/B     |  ^   | ALU_I0/mult_65/n7           | ADDFX2M    | 0.000 |   1.662 |   14.682 | 
     | ALU_I0/mult_65/S1_2_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.561 |   2.223 |   15.243 | 
     | ALU_I0/mult_65/S1_3_0/B     |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.000 |   2.223 |   15.243 | 
     | ALU_I0/mult_65/S1_3_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.562 |   2.785 |   15.806 | 
     | ALU_I0/mult_65/S1_4_0/B     |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.000 |   2.785 |   15.806 | 
     | ALU_I0/mult_65/S1_4_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.558 |   3.343 |   16.363 | 
     | ALU_I0/mult_65/S1_5_0/B     |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.000 |   3.343 |   16.363 | 
     | ALU_I0/mult_65/S1_5_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.561 |   3.903 |   16.924 | 
     | ALU_I0/mult_65/S1_6_0/B     |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.000 |   3.903 |   16.924 | 
     | ALU_I0/mult_65/S1_6_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.563 |   4.467 |   17.487 | 
     | ALU_I0/mult_65/S4_0/B       |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.000 |   4.467 |   17.487 | 
     | ALU_I0/mult_65/S4_0/CO      |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | ADDFX2M    | 0.575 |   5.042 |   18.063 | 
     | ALU_I0/mult_65/U17/A        |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | AND2X2M    | 0.000 |   5.042 |   18.063 | 
     | ALU_I0/mult_65/U17/Y        |  ^   | ALU_I0/mult_65/n12          | AND2X2M    | 0.174 |   5.216 |   18.236 | 
     | ALU_I0/mult_65/FS_1/U3/B    |  ^   | ALU_I0/mult_65/n12          | NAND2X2M   | 0.000 |   5.216 |   18.236 | 
     | ALU_I0/mult_65/FS_1/U3/Y    |  v   | ALU_I0/mult_65/FS_1/n15     | NAND2X2M   | 0.083 |   5.299 |   18.320 | 
     | ALU_I0/mult_65/FS_1/U31/A0  |  v   | ALU_I0/mult_65/FS_1/n15     | OA21X1M    | 0.000 |   5.299 |   18.320 | 
     | ALU_I0/mult_65/FS_1/U31/Y   |  v   | ALU_I0/mult_65/FS_1/n10     | OA21X1M    | 0.392 |   5.691 |   18.712 | 
     | ALU_I0/mult_65/FS_1/U28/A0N |  v   | ALU_I0/mult_65/FS_1/n10     | AOI2BB1X1M | 0.000 |   5.691 |   18.712 | 
     | ALU_I0/mult_65/FS_1/U28/Y   |  v   | ALU_I0/mult_65/FS_1/n25     | AOI2BB1X1M | 0.277 |   5.968 |   18.989 | 
     | ALU_I0/mult_65/FS_1/U27/B   |  v   | ALU_I0/mult_65/FS_1/n25     | CLKXOR2X2M | 0.000 |   5.968 |   18.989 | 
     | ALU_I0/mult_65/FS_1/U27/Y   |  v   | ALU_I0/N121                 | CLKXOR2X2M | 0.227 |   6.195 |   19.216 | 
     | ALU_I0/U26/A0N              |  v   | ALU_I0/N121                 | OAI2BB1X2M | 0.000 |   6.195 |   19.216 | 
     | ALU_I0/U26/Y                |  v   | ALU_I0/ALU_Value[12]        | OAI2BB1X2M | 0.182 |   6.377 |   19.398 | 
     | ALU_I0/ALU_OUT_reg_12_/D    |  v   | ALU_I0/ALU_Value[12]        | SDFFRQX2M  | 0.000 |   6.377 |   19.398 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |  -13.020 | 
     | ALU_I0/ALU_OUT_reg_12_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |  -13.020 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_11_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_11_/D   (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__0_/Q (^) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.398
- Arrival Time                  6.029
= Slack Time                   13.369
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                             |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK                     |            |       |   0.000 |   13.369 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK                     | CLKMX2X4M  | 0.000 |   0.000 |   13.369 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan               | CLKMX2X4M  | 0.000 |   0.000 |   13.369 | 
     | RegFile_I0/MEM_reg_1__0_/CK |  ^   | CLK1_fun_scan               | SDFFRQX2M  | 0.000 |   0.000 |   13.369 | 
     | RegFile_I0/MEM_reg_1__0_/Q  |  ^   | REG1[0]                     | SDFFRQX2M  | 0.757 |   0.757 |   14.127 | 
     | ALU_I0/FE_DBTC0_REG1_0_/A   |  ^   | REG1[0]                     | INVX2M     | 0.003 |   0.760 |   14.129 | 
     | ALU_I0/FE_DBTC0_REG1_0_/Y   |  v   | ALU_I0/FE_DBTN0_REG1_0_     | INVX2M     | 0.424 |   1.184 |   14.554 | 
     | ALU_I0/mult_65/U109/A       |  v   | ALU_I0/FE_DBTN0_REG1_0_     | NOR2X1M    | 0.001 |   1.185 |   14.555 | 
     | ALU_I0/mult_65/U109/Y       |  ^   | ALU_I0/mult_65/ab_1__0_     | NOR2X1M    | 0.282 |   1.467 |   14.836 | 
     | ALU_I0/mult_65/U6/B         |  ^   | ALU_I0/mult_65/ab_1__0_     | AND2X2M    | 0.000 |   1.467 |   14.836 | 
     | ALU_I0/mult_65/U6/Y         |  ^   | ALU_I0/mult_65/n7           | AND2X2M    | 0.195 |   1.662 |   15.031 | 
     | ALU_I0/mult_65/S1_2_0/B     |  ^   | ALU_I0/mult_65/n7           | ADDFX2M    | 0.000 |   1.662 |   15.031 | 
     | ALU_I0/mult_65/S1_2_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.561 |   2.223 |   15.592 | 
     | ALU_I0/mult_65/S1_3_0/B     |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.000 |   2.223 |   15.592 | 
     | ALU_I0/mult_65/S1_3_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.562 |   2.785 |   16.154 | 
     | ALU_I0/mult_65/S1_4_0/B     |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.000 |   2.785 |   16.154 | 
     | ALU_I0/mult_65/S1_4_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.558 |   3.343 |   16.712 | 
     | ALU_I0/mult_65/S1_5_0/B     |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.000 |   3.343 |   16.712 | 
     | ALU_I0/mult_65/S1_5_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.561 |   3.903 |   17.273 | 
     | ALU_I0/mult_65/S1_6_0/B     |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.000 |   3.903 |   17.273 | 
     | ALU_I0/mult_65/S1_6_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.563 |   4.467 |   17.836 | 
     | ALU_I0/mult_65/S4_0/B       |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.000 |   4.467 |   17.836 | 
     | ALU_I0/mult_65/S4_0/CO      |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | ADDFX2M    | 0.575 |   5.042 |   18.411 | 
     | ALU_I0/mult_65/U17/A        |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | AND2X2M    | 0.000 |   5.042 |   18.411 | 
     | ALU_I0/mult_65/U17/Y        |  ^   | ALU_I0/mult_65/n12          | AND2X2M    | 0.174 |   5.216 |   18.585 | 
     | ALU_I0/mult_65/FS_1/U3/B    |  ^   | ALU_I0/mult_65/n12          | NAND2X2M   | 0.000 |   5.216 |   18.585 | 
     | ALU_I0/mult_65/FS_1/U3/Y    |  v   | ALU_I0/mult_65/FS_1/n15     | NAND2X2M   | 0.083 |   5.299 |   18.669 | 
     | ALU_I0/mult_65/FS_1/U31/A0  |  v   | ALU_I0/mult_65/FS_1/n15     | OA21X1M    | 0.000 |   5.299 |   18.669 | 
     | ALU_I0/mult_65/FS_1/U31/Y   |  v   | ALU_I0/mult_65/FS_1/n10     | OA21X1M    | 0.392 |   5.691 |   19.061 | 
     | ALU_I0/mult_65/FS_1/U15/A   |  v   | ALU_I0/mult_65/FS_1/n10     | XNOR2X1M   | 0.000 |   5.691 |   19.061 | 
     | ALU_I0/mult_65/FS_1/U15/Y   |  v   | ALU_I0/N120                 | XNOR2X1M   | 0.151 |   5.843 |   19.212 | 
     | ALU_I0/U27/A0N              |  v   | ALU_I0/N120                 | OAI2BB1X2M | 0.000 |   5.843 |   19.212 | 
     | ALU_I0/U27/Y                |  v   | ALU_I0/ALU_Value[11]        | OAI2BB1X2M | 0.186 |   6.029 |   19.398 | 
     | ALU_I0/ALU_OUT_reg_11_/D    |  v   | ALU_I0/ALU_Value[11]        | SDFFRQX2M  | 0.000 |   6.029 |   19.398 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |  -13.369 | 
     | ALU_I0/ALU_OUT_reg_11_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |  -13.369 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_10_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_10_/D   (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_0__1_/Q (^) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.398
- Arrival Time                  5.745
= Slack Time                   13.653
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                             |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK                     |            |       |   0.000 |   13.653 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK                     | CLKMX2X4M  | 0.000 |   0.000 |   13.653 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan               | CLKMX2X4M  | 0.000 |   0.000 |   13.653 | 
     | RegFile_I0/MEM_reg_0__1_/CK |  ^   | CLK1_fun_scan               | SDFFRQX2M  | 0.000 |   0.000 |   13.653 | 
     | RegFile_I0/MEM_reg_0__1_/Q  |  ^   | REG0[1]                     | SDFFRQX2M  | 0.622 |   0.622 |   14.274 | 
     | ALU_I0/FE_DBTC8_REG0_1_/A   |  ^   | REG0[1]                     | INVX2M     | 0.001 |   0.623 |   14.275 | 
     | ALU_I0/FE_DBTC8_REG0_1_/Y   |  v   | ALU_I0/FE_DBTN8_REG0_1_     | INVX2M     | 0.340 |   0.962 |   14.615 | 
     | ALU_I0/mult_65/U106/B       |  v   | ALU_I0/FE_DBTN8_REG0_1_     | NOR2X1M    | 0.002 |   0.964 |   14.617 | 
     | ALU_I0/mult_65/U106/Y       |  ^   | ALU_I0/mult_65/ab_1__3_     | NOR2X1M    | 0.238 |   1.202 |   14.854 | 
     | ALU_I0/mult_65/U4/B         |  ^   | ALU_I0/mult_65/ab_1__3_     | AND2X2M    | 0.000 |   1.202 |   14.854 | 
     | ALU_I0/mult_65/U4/Y         |  ^   | ALU_I0/mult_65/n5           | AND2X2M    | 0.172 |   1.374 |   15.026 | 
     | ALU_I0/mult_65/S2_2_3/B     |  ^   | ALU_I0/mult_65/n5           | ADDFX2M    | 0.000 |   1.374 |   15.026 | 
     | ALU_I0/mult_65/S2_2_3/CO    |  ^   | ALU_I0/mult_65/CARRYB_2__3_ | ADDFX2M    | 0.547 |   1.921 |   15.573 | 
     | ALU_I0/mult_65/S2_3_3/B     |  ^   | ALU_I0/mult_65/CARRYB_2__3_ | ADDFX2M    | 0.000 |   1.921 |   15.573 | 
     | ALU_I0/mult_65/S2_3_3/CO    |  ^   | ALU_I0/mult_65/CARRYB_3__3_ | ADDFX2M    | 0.560 |   2.481 |   16.134 | 
     | ALU_I0/mult_65/S2_4_3/B     |  ^   | ALU_I0/mult_65/CARRYB_3__3_ | ADDFX2M    | 0.000 |   2.481 |   16.134 | 
     | ALU_I0/mult_65/S2_4_3/CO    |  ^   | ALU_I0/mult_65/CARRYB_4__3_ | ADDFX2M    | 0.562 |   3.043 |   16.696 | 
     | ALU_I0/mult_65/S2_5_3/B     |  ^   | ALU_I0/mult_65/CARRYB_4__3_ | ADDFX2M    | 0.000 |   3.043 |   16.696 | 
     | ALU_I0/mult_65/S2_5_3/CO    |  ^   | ALU_I0/mult_65/CARRYB_5__3_ | ADDFX2M    | 0.562 |   3.605 |   17.258 | 
     | ALU_I0/mult_65/S2_6_3/B     |  ^   | ALU_I0/mult_65/CARRYB_5__3_ | ADDFX2M    | 0.000 |   3.605 |   17.258 | 
     | ALU_I0/mult_65/S2_6_3/CO    |  ^   | ALU_I0/mult_65/CARRYB_6__3_ | ADDFX2M    | 0.562 |   4.167 |   17.820 | 
     | ALU_I0/mult_65/S4_3/B       |  ^   | ALU_I0/mult_65/CARRYB_6__3_ | ADDFX2M    | 0.000 |   4.167 |   17.820 | 
     | ALU_I0/mult_65/S4_3/S       |  v   | ALU_I0/mult_65/SUMB_7__3_   | ADDFX2M    | 0.589 |   4.757 |   18.409 | 
     | ALU_I0/mult_65/U11/B        |  v   | ALU_I0/mult_65/SUMB_7__3_   | CLKXOR2X2M | 0.000 |   4.757 |   18.409 | 
     | ALU_I0/mult_65/U11/Y        |  v   | ALU_I0/mult_65/A1_8_        | CLKXOR2X2M | 0.270 |   5.027 |   18.680 | 
     | ALU_I0/mult_65/FS_1/U33/B   |  v   | ALU_I0/mult_65/A1_8_        | NOR2X1M    | 0.000 |   5.027 |   18.680 | 
     | ALU_I0/mult_65/FS_1/U33/Y   |  ^   | ALU_I0/mult_65/FS_1/n16     | NOR2X1M    | 0.148 |   5.176 |   18.828 | 
     | ALU_I0/mult_65/FS_1/U18/AN  |  ^   | ALU_I0/mult_65/FS_1/n16     | NAND2BX1M  | 0.000 |   5.176 |   18.828 | 
     | ALU_I0/mult_65/FS_1/U18/Y   |  ^   | ALU_I0/mult_65/FS_1/n14     | NAND2BX1M  | 0.161 |   5.337 |   18.989 | 
     | ALU_I0/mult_65/FS_1/U17/A   |  ^   | ALU_I0/mult_65/FS_1/n14     | CLKXOR2X2M | 0.000 |   5.337 |   18.989 | 
     | ALU_I0/mult_65/FS_1/U17/Y   |  v   | ALU_I0/N119                 | CLKXOR2X2M | 0.224 |   5.561 |   19.213 | 
     | ALU_I0/U30/A0N              |  v   | ALU_I0/N119                 | OAI2BB1X2M | 0.000 |   5.561 |   19.213 | 
     | ALU_I0/U30/Y                |  v   | ALU_I0/ALU_Value[10]        | OAI2BB1X2M | 0.185 |   5.745 |   19.398 | 
     | ALU_I0/ALU_OUT_reg_10_/D    |  v   | ALU_I0/ALU_Value[10]        | SDFFRQX2M  | 0.000 |   5.745 |   19.398 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                           |      |               |            |       |  Time   |   Time   | 
     |---------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK                |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |  -13.653 | 
     | ALU_I0/ALU_OUT_reg_10_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |  -13.653 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_9_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_9_/D    (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__0_/Q (^) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.400
- Arrival Time                  5.606
= Slack Time                   13.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                             |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK                     |            |       |   0.000 |   13.795 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK                     | CLKMX2X4M  | 0.000 |   0.000 |   13.795 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan               | CLKMX2X4M  | 0.000 |   0.000 |   13.795 | 
     | RegFile_I0/MEM_reg_1__0_/CK |  ^   | CLK1_fun_scan               | SDFFRQX2M  | 0.000 |   0.000 |   13.795 | 
     | RegFile_I0/MEM_reg_1__0_/Q  |  ^   | REG1[0]                     | SDFFRQX2M  | 0.757 |   0.757 |   14.552 | 
     | ALU_I0/FE_DBTC0_REG1_0_/A   |  ^   | REG1[0]                     | INVX2M     | 0.003 |   0.760 |   14.555 | 
     | ALU_I0/FE_DBTC0_REG1_0_/Y   |  v   | ALU_I0/FE_DBTN0_REG1_0_     | INVX2M     | 0.424 |   1.184 |   14.979 | 
     | ALU_I0/mult_65/U109/A       |  v   | ALU_I0/FE_DBTN0_REG1_0_     | NOR2X1M    | 0.001 |   1.185 |   14.980 | 
     | ALU_I0/mult_65/U109/Y       |  ^   | ALU_I0/mult_65/ab_1__0_     | NOR2X1M    | 0.282 |   1.467 |   15.261 | 
     | ALU_I0/mult_65/U6/B         |  ^   | ALU_I0/mult_65/ab_1__0_     | AND2X2M    | 0.000 |   1.467 |   15.261 | 
     | ALU_I0/mult_65/U6/Y         |  ^   | ALU_I0/mult_65/n7           | AND2X2M    | 0.195 |   1.662 |   15.456 | 
     | ALU_I0/mult_65/S1_2_0/B     |  ^   | ALU_I0/mult_65/n7           | ADDFX2M    | 0.000 |   1.662 |   15.456 | 
     | ALU_I0/mult_65/S1_2_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.561 |   2.223 |   16.017 | 
     | ALU_I0/mult_65/S1_3_0/B     |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.000 |   2.223 |   16.017 | 
     | ALU_I0/mult_65/S1_3_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.562 |   2.785 |   16.580 | 
     | ALU_I0/mult_65/S1_4_0/B     |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.000 |   2.785 |   16.580 | 
     | ALU_I0/mult_65/S1_4_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.558 |   3.343 |   17.138 | 
     | ALU_I0/mult_65/S1_5_0/B     |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.000 |   3.343 |   17.138 | 
     | ALU_I0/mult_65/S1_5_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.561 |   3.904 |   17.698 | 
     | ALU_I0/mult_65/S1_6_0/B     |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.000 |   3.904 |   17.698 | 
     | ALU_I0/mult_65/S1_6_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.563 |   4.467 |   18.262 | 
     | ALU_I0/mult_65/S4_0/B       |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.000 |   4.467 |   18.262 | 
     | ALU_I0/mult_65/S4_0/CO      |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | ADDFX2M    | 0.575 |   5.042 |   18.837 | 
     | ALU_I0/mult_65/U17/A        |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | AND2X2M    | 0.000 |   5.042 |   18.837 | 
     | ALU_I0/mult_65/U17/Y        |  ^   | ALU_I0/mult_65/n12          | AND2X2M    | 0.174 |   5.216 |   19.011 | 
     | ALU_I0/mult_65/FS_1/U7/A    |  ^   | ALU_I0/mult_65/n12          | INVX2M     | 0.000 |   5.216 |   19.011 | 
     | ALU_I0/mult_65/FS_1/U7/Y    |  v   | ALU_I0/mult_65/FS_1/n8      | INVX2M     | 0.053 |   5.269 |   19.064 | 
     | ALU_I0/mult_65/FS_1/U6/B    |  v   | ALU_I0/mult_65/FS_1/n8      | XNOR2X2M   | 0.000 |   5.269 |   19.064 | 
     | ALU_I0/mult_65/FS_1/U6/Y    |  v   | ALU_I0/N118                 | XNOR2X2M   | 0.158 |   5.427 |   19.222 | 
     | ALU_I0/U29/A0N              |  v   | ALU_I0/N118                 | OAI2BB1X2M | 0.000 |   5.427 |   19.222 | 
     | ALU_I0/U29/Y                |  v   | ALU_I0/ALU_Value[9]         | OAI2BB1X2M | 0.178 |   5.606 |   19.400 | 
     | ALU_I0/ALU_OUT_reg_9_/D     |  v   | ALU_I0/ALU_Value[9]         | SDFFRQX2M  | 0.000 |   5.606 |   19.400 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |  -13.795 | 
     | ALU_I0/ALU_OUT_reg_9_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |  -13.795 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_7_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_7_/D    (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__0_/Q (^) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.377
- Arrival Time                  5.538
= Slack Time                   13.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                             |      |                             |           |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK                     |           |       |   0.000 |   13.840 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK                     | CLKMX2X4M | 0.000 |   0.000 |   13.840 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan               | CLKMX2X4M | 0.000 |   0.000 |   13.840 | 
     | RegFile_I0/MEM_reg_1__0_/CK |  ^   | CLK1_fun_scan               | SDFFRQX2M | 0.000 |   0.000 |   13.840 | 
     | RegFile_I0/MEM_reg_1__0_/Q  |  ^   | REG1[0]                     | SDFFRQX2M | 0.757 |   0.757 |   14.597 | 
     | ALU_I0/FE_DBTC0_REG1_0_/A   |  ^   | REG1[0]                     | INVX2M    | 0.003 |   0.760 |   14.600 | 
     | ALU_I0/FE_DBTC0_REG1_0_/Y   |  v   | ALU_I0/FE_DBTN0_REG1_0_     | INVX2M    | 0.424 |   1.184 |   15.024 | 
     | ALU_I0/mult_65/U109/A       |  v   | ALU_I0/FE_DBTN0_REG1_0_     | NOR2X1M   | 0.001 |   1.185 |   15.025 | 
     | ALU_I0/mult_65/U109/Y       |  ^   | ALU_I0/mult_65/ab_1__0_     | NOR2X1M   | 0.282 |   1.467 |   15.307 | 
     | ALU_I0/mult_65/U6/B         |  ^   | ALU_I0/mult_65/ab_1__0_     | AND2X2M   | 0.000 |   1.467 |   15.307 | 
     | ALU_I0/mult_65/U6/Y         |  ^   | ALU_I0/mult_65/n7           | AND2X2M   | 0.195 |   1.662 |   15.501 | 
     | ALU_I0/mult_65/S1_2_0/B     |  ^   | ALU_I0/mult_65/n7           | ADDFX2M   | 0.000 |   1.662 |   15.502 | 
     | ALU_I0/mult_65/S1_2_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M   | 0.561 |   2.223 |   16.062 | 
     | ALU_I0/mult_65/S1_3_0/B     |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M   | 0.000 |   2.223 |   16.062 | 
     | ALU_I0/mult_65/S1_3_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M   | 0.562 |   2.785 |   16.625 | 
     | ALU_I0/mult_65/S1_4_0/B     |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M   | 0.000 |   2.785 |   16.625 | 
     | ALU_I0/mult_65/S1_4_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M   | 0.558 |   3.343 |   17.183 | 
     | ALU_I0/mult_65/S1_5_0/B     |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M   | 0.000 |   3.343 |   17.183 | 
     | ALU_I0/mult_65/S1_5_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M   | 0.561 |   3.903 |   17.743 | 
     | ALU_I0/mult_65/S1_6_0/B     |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M   | 0.000 |   3.903 |   17.743 | 
     | ALU_I0/mult_65/S1_6_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M   | 0.563 |   4.467 |   18.307 | 
     | ALU_I0/mult_65/S4_0/B       |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M   | 0.000 |   4.467 |   18.307 | 
     | ALU_I0/mult_65/S4_0/S       |  v   | ALU_I0/N116                 | ADDFX2M   | 0.586 |   5.053 |   18.892 | 
     | ALU_I0/U62/B0               |  v   | ALU_I0/N116                 | AOI22X1M  | 0.000 |   5.053 |   18.892 | 
     | ALU_I0/U62/Y                |  ^   | ALU_I0/n55                  | AOI22X1M  | 0.312 |   5.365 |   19.205 | 
     | ALU_I0/U59/A1               |  ^   | ALU_I0/n55                  | AOI31X2M  | 0.000 |   5.365 |   19.205 | 
     | ALU_I0/U59/Y                |  v   | ALU_I0/ALU_Value[7]         | AOI31X2M  | 0.173 |   5.538 |   19.377 | 
     | ALU_I0/ALU_OUT_reg_7_/D     |  v   | ALU_I0/ALU_Value[7]         | SDFFRQX2M | 0.000 |   5.538 |   19.377 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |  -13.840 | 
     | ALU_I0/ALU_OUT_reg_7_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |  -13.840 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_8_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_8_/D    (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__0_/Q (^) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.389
- Arrival Time                  5.464
= Slack Time                   13.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                             |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK                     |            |       |   0.000 |   13.925 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK                     | CLKMX2X4M  | 0.000 |   0.000 |   13.925 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan               | CLKMX2X4M  | 0.000 |   0.000 |   13.925 | 
     | RegFile_I0/MEM_reg_1__0_/CK |  ^   | CLK1_fun_scan               | SDFFRQX2M  | 0.000 |   0.000 |   13.925 | 
     | RegFile_I0/MEM_reg_1__0_/Q  |  ^   | REG1[0]                     | SDFFRQX2M  | 0.757 |   0.757 |   14.683 | 
     | ALU_I0/FE_DBTC0_REG1_0_/A   |  ^   | REG1[0]                     | INVX2M     | 0.003 |   0.760 |   14.685 | 
     | ALU_I0/FE_DBTC0_REG1_0_/Y   |  v   | ALU_I0/FE_DBTN0_REG1_0_     | INVX2M     | 0.424 |   1.184 |   15.110 | 
     | ALU_I0/mult_65/U109/A       |  v   | ALU_I0/FE_DBTN0_REG1_0_     | NOR2X1M    | 0.001 |   1.185 |   15.111 | 
     | ALU_I0/mult_65/U109/Y       |  ^   | ALU_I0/mult_65/ab_1__0_     | NOR2X1M    | 0.282 |   1.467 |   15.392 | 
     | ALU_I0/mult_65/U6/B         |  ^   | ALU_I0/mult_65/ab_1__0_     | AND2X2M    | 0.000 |   1.467 |   15.392 | 
     | ALU_I0/mult_65/U6/Y         |  ^   | ALU_I0/mult_65/n7           | AND2X2M    | 0.195 |   1.662 |   15.587 | 
     | ALU_I0/mult_65/S1_2_0/B     |  ^   | ALU_I0/mult_65/n7           | ADDFX2M    | 0.000 |   1.662 |   15.587 | 
     | ALU_I0/mult_65/S1_2_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.561 |   2.223 |   16.148 | 
     | ALU_I0/mult_65/S1_3_0/B     |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M    | 0.000 |   2.223 |   16.148 | 
     | ALU_I0/mult_65/S1_3_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.562 |   2.785 |   16.710 | 
     | ALU_I0/mult_65/S1_4_0/B     |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M    | 0.000 |   2.785 |   16.710 | 
     | ALU_I0/mult_65/S1_4_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.558 |   3.343 |   17.268 | 
     | ALU_I0/mult_65/S1_5_0/B     |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M    | 0.000 |   3.343 |   17.268 | 
     | ALU_I0/mult_65/S1_5_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.561 |   3.903 |   17.829 | 
     | ALU_I0/mult_65/S1_6_0/B     |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M    | 0.000 |   3.903 |   17.829 | 
     | ALU_I0/mult_65/S1_6_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.563 |   4.467 |   18.392 | 
     | ALU_I0/mult_65/S4_0/B       |  ^   | ALU_I0/mult_65/CARRYB_6__0_ | ADDFX2M    | 0.000 |   4.467 |   18.392 | 
     | ALU_I0/mult_65/S4_0/CO      |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | ADDFX2M    | 0.575 |   5.042 |   18.967 | 
     | ALU_I0/mult_65/U26/A        |  ^   | ALU_I0/mult_65/CARRYB_7__0_ | XNOR2X2M   | 0.000 |   5.042 |   18.967 | 
     | ALU_I0/mult_65/U26/Y        |  v   | ALU_I0/N117                 | XNOR2X2M   | 0.073 |   5.116 |   19.041 | 
     | ALU_I0/U65/B0               |  v   | ALU_I0/N117                 | AOI2BB2XLM | 0.000 |   5.116 |   19.041 | 
     | ALU_I0/U65/Y                |  ^   | ALU_I0/n50                  | AOI2BB2XLM | 0.237 |   5.352 |   19.277 | 
     | ALU_I0/U63/A1               |  ^   | ALU_I0/n50                  | AOI21X2M   | 0.000 |   5.352 |   19.277 | 
     | ALU_I0/U63/Y                |  v   | ALU_I0/ALU_Value[8]         | AOI21X2M   | 0.111 |   5.464 |   19.389 | 
     | ALU_I0/ALU_OUT_reg_8_/D     |  v   | ALU_I0/ALU_Value[8]         | SDFFRQX2M  | 0.000 |   5.464 |   19.389 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |  -13.925 | 
     | ALU_I0/ALU_OUT_reg_8_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |  -13.925 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_6_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_6_/D    (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__0_/Q (^) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.376
- Arrival Time                  5.081
= Slack Time                   14.295
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                             |      |                             |           |       |  Time   |   Time   | 
     |-----------------------------+------+-----------------------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK                     |           |       |   0.000 |   14.295 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK                     | CLKMX2X4M | 0.000 |   0.000 |   14.295 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan               | CLKMX2X4M | 0.000 |   0.000 |   14.295 | 
     | RegFile_I0/MEM_reg_1__0_/CK |  ^   | CLK1_fun_scan               | SDFFRQX2M | 0.000 |   0.000 |   14.295 | 
     | RegFile_I0/MEM_reg_1__0_/Q  |  ^   | REG1[0]                     | SDFFRQX2M | 0.757 |   0.757 |   15.052 | 
     | ALU_I0/FE_DBTC0_REG1_0_/A   |  ^   | REG1[0]                     | INVX2M    | 0.003 |   0.760 |   15.055 | 
     | ALU_I0/FE_DBTC0_REG1_0_/Y   |  v   | ALU_I0/FE_DBTN0_REG1_0_     | INVX2M    | 0.424 |   1.185 |   15.480 | 
     | ALU_I0/mult_65/U109/A       |  v   | ALU_I0/FE_DBTN0_REG1_0_     | NOR2X1M   | 0.001 |   1.185 |   15.480 | 
     | ALU_I0/mult_65/U109/Y       |  ^   | ALU_I0/mult_65/ab_1__0_     | NOR2X1M   | 0.282 |   1.467 |   15.762 | 
     | ALU_I0/mult_65/U6/B         |  ^   | ALU_I0/mult_65/ab_1__0_     | AND2X2M   | 0.000 |   1.467 |   15.762 | 
     | ALU_I0/mult_65/U6/Y         |  ^   | ALU_I0/mult_65/n7           | AND2X2M   | 0.195 |   1.662 |   15.957 | 
     | ALU_I0/mult_65/S1_2_0/B     |  ^   | ALU_I0/mult_65/n7           | ADDFX2M   | 0.000 |   1.662 |   15.957 | 
     | ALU_I0/mult_65/S1_2_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M   | 0.561 |   2.223 |   16.518 | 
     | ALU_I0/mult_65/S1_3_0/B     |  ^   | ALU_I0/mult_65/CARRYB_2__0_ | ADDFX2M   | 0.000 |   2.223 |   16.518 | 
     | ALU_I0/mult_65/S1_3_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M   | 0.562 |   2.785 |   17.080 | 
     | ALU_I0/mult_65/S1_4_0/B     |  ^   | ALU_I0/mult_65/CARRYB_3__0_ | ADDFX2M   | 0.000 |   2.785 |   17.080 | 
     | ALU_I0/mult_65/S1_4_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M   | 0.558 |   3.343 |   17.638 | 
     | ALU_I0/mult_65/S1_5_0/B     |  ^   | ALU_I0/mult_65/CARRYB_4__0_ | ADDFX2M   | 0.000 |   3.343 |   17.638 | 
     | ALU_I0/mult_65/S1_5_0/CO    |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M   | 0.561 |   3.903 |   18.199 | 
     | ALU_I0/mult_65/S1_6_0/B     |  ^   | ALU_I0/mult_65/CARRYB_5__0_ | ADDFX2M   | 0.000 |   3.903 |   18.199 | 
     | ALU_I0/mult_65/S1_6_0/S     |  v   | ALU_I0/N115                 | ADDFX2M   | 0.573 |   4.476 |   18.771 | 
     | ALU_I0/U58/A0               |  v   | ALU_I0/N115                 | AOI222X1M | 0.000 |   4.476 |   18.771 | 
     | ALU_I0/U58/Y                |  ^   | ALU_I0/n68                  | AOI222X1M | 0.415 |   4.891 |   19.186 | 
     | ALU_I0/U55/A1               |  ^   | ALU_I0/n68                  | AOI31X2M  | 0.000 |   4.891 |   19.186 | 
     | ALU_I0/U55/Y                |  v   | ALU_I0/ALU_Value[6]         | AOI31X2M  | 0.190 |   5.081 |   19.376 | 
     | ALU_I0/ALU_OUT_reg_6_/D     |  v   | ALU_I0/ALU_Value[6]         | SDFFRQX2M | 0.000 |   5.081 |   19.376 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |  -14.295 | 
     | ALU_I0/ALU_OUT_reg_6_/CK |  ^   | CLK4_fun_scan | SDFFRQX2M  | 0.000 |   0.000 |  -14.295 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU_I0/ALU_OUT_reg_5_/CK 
Endpoint:   ALU_I0/ALU_OUT_reg_5_/D    (v) checked with  leading edge of 'ALU_
clk'
Beginpoint: RegFile_I0/MEM_reg_1__4_/Q (v) triggered by  leading edge of 
'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.373
- Arrival Time                  4.967
= Slack Time                   14.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |           |       |   0.000 |   14.406 | 
     | mux2X1_UO/U1/A                            |  ^   | REF_CLK                           | CLKMX2X4M | 0.000 |   0.000 |   14.406 | 
     | mux2X1_UO/U1/Y                            |  ^   | CLK1_fun_scan                     | CLKMX2X4M | 0.000 |   0.000 |   14.406 | 
     | RegFile_I0/MEM_reg_1__4_/CK               |  ^   | CLK1_fun_scan                     | SDFFRQX2M | 0.000 |   0.000 |   14.406 | 
     | RegFile_I0/MEM_reg_1__4_/Q                |  v   | REG1[4]                           | SDFFRQX2M | 0.547 |   0.547 |   14.953 | 
     | ALU_I0/FE_DBTC3_REG1_4_/A                 |  v   | REG1[4]                           | INVX2M    | 0.001 |   0.548 |   14.954 | 
     | ALU_I0/FE_DBTC3_REG1_4_/Y                 |  ^   | ALU_I0/FE_DBTN3_REG1_4_           | INVX2M    | 0.438 |   0.986 |   15.392 | 
     | ALU_I0/div_68/U67/B                       |  ^   | ALU_I0/FE_DBTN3_REG1_4_           | AND3X1M   | 0.002 |   0.988 |   15.394 | 
     | ALU_I0/div_68/U67/Y                       |  ^   | ALU_I0/div_68/n20                 | AND3X1M   | 0.275 |   1.263 |   15.670 | 
     | ALU_I0/div_68/U65/A                       |  ^   | ALU_I0/div_68/n20                 | AND2X1M   | 0.000 |   1.263 |   15.670 | 
     | ALU_I0/div_68/U65/Y                       |  ^   | ALU_I0/div_68/n19                 | AND2X1M   | 0.211 |   1.475 |   15.881 | 
     | ALU_I0/div_68/U62/B                       |  ^   | ALU_I0/div_68/n19                 | AND4X1M   | 0.000 |   1.475 |   15.881 | 
     | ALU_I0/div_68/U62/Y                       |  ^   | ALU_I0/N132                       | AND4X1M   | 0.293 |   1.768 |   16.174 | 
     | ALU_I0/div_68/U40/S0                      |  ^   | ALU_I0/N132                       | CLKMX2X2M | 0.000 |   1.768 |   16.174 | 
     | ALU_I0/div_68/U40/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_7__1_ | CLKMX2X2M | 0.280 |   2.048 |   16.454 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_7__1_ | ADDFX2M   | 0.000 |   2.048 |   16.454 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_6_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_6__2_  | ADDFX2M   | 0.452 |   2.500 |   16.906 | 
     | ALU_I0/div_68/U63/C                       |  v   | ALU_I0/div_68/u_div_CryTmp_6__2_  | AND3X1M   | 0.000 |   2.500 |   16.906 | 
     | ALU_I0/div_68/U63/Y                       |  v   | ALU_I0/N131                       | AND3X1M   | 0.334 |   2.834 |   17.240 | 
     | ALU_I0/div_68/U46/S0                      |  v   | ALU_I0/N131                       | CLKMX2X2M | 0.000 |   2.834 |   17.240 | 
     | ALU_I0/div_68/U46/Y                       |  v   | ALU_I0/div_68/u_div_PartRem_6__1_ | CLKMX2X2M | 0.263 |   3.097 |   17.503 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/A  |  v   | ALU_I0/div_68/u_div_PartRem_6__1_ | ADDFX2M   | 0.000 |   3.097 |   17.503 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_1/CO |  v   | ALU_I0/div_68/u_div_CryTmp_5__2_  | ADDFX2M   | 0.481 |   3.578 |   17.984 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CI |  v   | ALU_I0/div_68/u_div_CryTmp_5__2_  | ADDFX2M   | 0.000 |   3.578 |   17.984 | 
     | ALU_I0/div_68/u_div_u_fa_PartRem_0_5_2/CO |  v   | ALU_I0/div_68/u_div_CryTmp_5__3_  | ADDFX2M   | 0.316 |   3.893 |   18.300 | 
     | ALU_I0/div_68/U64/A                       |  v   | ALU_I0/div_68/u_div_CryTmp_5__3_  | AND2X1M   | 0.000 |   3.893 |   18.300 | 
     | ALU_I0/div_68/U64/Y                       |  v   | ALU_I0/N130                       | AND2X1M   | 0.290 |   4.183 |   18.589 | 
     | ALU_I0/U54/C0                             |  v   | ALU_I0/N130                       | AOI222X1M | 0.000 |   4.183 |   18.589 | 
     | ALU_I0/U54/Y                              |  ^   | ALU_I0/n74                        | AOI222X1M | 0.578 |   4.761 |   19.168 | 
     | ALU_I0/U51/A1                             |  ^   | ALU_I0/n74                        | AOI31X2M  | 0.000 |   4.762 |   19.168 | 
     | ALU_I0/U51/Y                              |  v   | ALU_I0/ALU_Value[5]               | AOI31X2M  | 0.205 |   4.967 |   19.373 | 
     | ALU_I0/ALU_OUT_reg_5_/D                   |  v   | ALU_I0/ALU_Value[5]               | SDFFRQX1M | 0.000 |   4.967 |   19.373 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                          |      |               |            |       |  Time   |   Time   | 
     |--------------------------+------+---------------+------------+-------+---------+----------| 
     | ALU_I0/CLK               |  ^   | CLK4_fun_scan | ALU_test_1 |       |   0.000 |  -14.406 | 
     | ALU_I0/ALU_OUT_reg_5_/CK |  ^   | CLK4_fun_scan | SDFFRQX1M  | 0.000 |   0.000 |  -14.406 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegFile_I0/MEM_reg_6__4_/CK 
Endpoint:   RegFile_I0/MEM_reg_6__4_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.379
- Arrival Time                  2.944
= Slack Time                   16.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.435 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.435 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.435 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.435 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.923 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.923 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.053 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.053 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.196 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.196 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.312 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.312 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.441 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.441 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.623 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.623 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.756 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.756 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.954 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.954 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.047 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.047 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.279 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.279 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.500 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.500 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.737 | 
     | RegFile_I0/U167/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.737 | 
     | RegFile_I0/U167/Y                                  |  v   | RegFile_I0/n163                             | NAND2X2M   | 0.295 |   2.597 |   19.032 | 
     | RegFile_I0/U279/A1N                                |  v   | RegFile_I0/n163                             | OAI2BB2X1M | 0.001 |   2.598 |   19.033 | 
     | RegFile_I0/U279/Y                                  |  v   | RegFile_I0/n239                             | OAI2BB2X1M | 0.346 |   2.944 |   19.379 | 
     | RegFile_I0/MEM_reg_6__4_/D                         |  v   | RegFile_I0/n239                             | SDFFRQX2M  | 0.000 |   2.944 |   19.379 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.435 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.435 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.435 | 
     | RegFile_I0/MEM_reg_6__4_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.435 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegFile_I0/MEM_reg_6__2_/CK 
Endpoint:   RegFile_I0/MEM_reg_6__2_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.379
- Arrival Time                  2.937
= Slack Time                   16.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.442 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.442 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.442 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.442 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.931 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.931 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.061 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.061 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.203 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.203 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.319 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.319 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.448 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.448 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.630 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.630 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.763 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.764 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.961 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.961 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.054 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.054 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.286 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.286 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.507 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.507 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.744 | 
     | RegFile_I0/U167/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.744 | 
     | RegFile_I0/U167/Y                                  |  v   | RegFile_I0/n163                             | NAND2X2M   | 0.295 |   2.597 |   19.039 | 
     | RegFile_I0/U277/A1N                                |  v   | RegFile_I0/n163                             | OAI2BB2X1M | 0.001 |   2.598 |   19.041 | 
     | RegFile_I0/U277/Y                                  |  v   | RegFile_I0/n237                             | OAI2BB2X1M | 0.339 |   2.937 |   19.379 | 
     | RegFile_I0/MEM_reg_6__2_/D                         |  v   | RegFile_I0/n237                             | SDFFRQX2M  | 0.000 |   2.937 |   19.379 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.442 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.442 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.442 | 
     | RegFile_I0/MEM_reg_6__2_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.442 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegFile_I0/MEM_reg_0__7_/CK 
Endpoint:   RegFile_I0/MEM_reg_0__7_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  2.930
= Slack Time                   16.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.444 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.444 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.444 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.444 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.932 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.932 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.062 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.062 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.205 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.205 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.321 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.321 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.450 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.450 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.632 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.632 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.765 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.765 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.963 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.963 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.056 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.056 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.288 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.288 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.065 |   18.508 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.065 |   18.508 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.746 | 
     | RegFile_I0/U177/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.746 | 
     | RegFile_I0/U177/Y                                  |  v   | RegFile_I0/n152                             | NAND2X2M   | 0.282 |   2.584 |   19.028 | 
     | RegFile_I0/U202/A1N                                |  v   | RegFile_I0/n152                             | OAI2BB2X1M | 0.001 |   2.584 |   19.028 | 
     | RegFile_I0/U202/Y                                  |  v   | RegFile_I0/n194                             | OAI2BB2X1M | 0.346 |   2.930 |   19.374 | 
     | RegFile_I0/MEM_reg_0__7_/D                         |  v   | RegFile_I0/n194                             | SDFFRQX2M  | 0.000 |   2.930 |   19.374 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.444 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.444 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.444 | 
     | RegFile_I0/MEM_reg_0__7_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.444 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegFile_I0/MEM_reg_3__3_/CK 
Endpoint:   RegFile_I0/MEM_reg_3__3_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.444
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.356
- Arrival Time                  2.911
= Slack Time                   16.445
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.445 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.445 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.445 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.445 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.933 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.933 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.063 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.063 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.206 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.206 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.322 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.322 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.451 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.451 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.633 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.633 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.766 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.766 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.964 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.964 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.056 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.056 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.289 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.289 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.065 |   18.509 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.065 |   18.509 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.307 |   18.751 | 
     | RegFile_I0/U164/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.751 | 
     | RegFile_I0/U164/Y                                  |  v   | RegFile_I0/n159                             | NAND2X2M   | 0.280 |   2.587 |   19.031 | 
     | RegFile_I0/U258/A1N                                |  v   | RegFile_I0/n159                             | OAI2BB2X1M | 0.001 |   2.587 |   19.032 | 
     | RegFile_I0/U258/Y                                  |  v   | RegFile_I0/n214                             | OAI2BB2X1M | 0.324 |   2.911 |   19.356 | 
     | RegFile_I0/MEM_reg_3__3_/D                         |  v   | RegFile_I0/n214                             | SDFFSQX2M  | 0.000 |   2.911 |   19.356 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.445 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.445 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.445 | 
     | RegFile_I0/MEM_reg_3__3_/CK |  ^   | CLK1_fun_scan | SDFFSQX2M | 0.000 |   0.000 |  -16.445 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegFile_I0/MEM_reg_0__1_/CK 
Endpoint:   RegFile_I0/MEM_reg_0__1_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.373
- Arrival Time                  2.928
= Slack Time                   16.445
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.445 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.445 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.445 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.445 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.933 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.933 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.063 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.063 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.206 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.206 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.322 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.322 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.451 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.451 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.633 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.633 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.766 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.766 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.964 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.964 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.057 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.057 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.289 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.289 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.510 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.510 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.747 | 
     | RegFile_I0/U177/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.747 | 
     | RegFile_I0/U177/Y                                  |  v   | RegFile_I0/n152                             | NAND2X2M   | 0.282 |   2.584 |   19.029 | 
     | RegFile_I0/U196/A1N                                |  v   | RegFile_I0/n152                             | OAI2BB2X1M | 0.001 |   2.585 |   19.030 | 
     | RegFile_I0/U196/Y                                  |  v   | RegFile_I0/n188                             | OAI2BB2X1M | 0.343 |   2.928 |   19.373 | 
     | RegFile_I0/MEM_reg_0__1_/D                         |  v   | RegFile_I0/n188                             | SDFFRQX2M  | 0.000 |   2.928 |   19.373 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.445 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.445 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.445 | 
     | RegFile_I0/MEM_reg_0__1_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.445 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegFile_I0/MEM_reg_7__3_/CK 
Endpoint:   RegFile_I0/MEM_reg_7__3_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.377
- Arrival Time                  2.932
= Slack Time                   16.445
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.445 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.445 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.445 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.445 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.933 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.933 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.063 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.063 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.206 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.206 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.322 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.322 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.451 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.451 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.633 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.633 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.766 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.766 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.964 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.964 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.057 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.057 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.289 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.289 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.065 |   18.510 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.065 |   18.510 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.307 |   18.752 | 
     | RegFile_I0/U168/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.752 | 
     | RegFile_I0/U168/Y                                  |  v   | RegFile_I0/n166                             | NAND2X2M   | 0.284 |   2.591 |   19.036 | 
     | RegFile_I0/U286/A1N                                |  v   | RegFile_I0/n166                             | OAI2BB2X1M | 0.001 |   2.591 |   19.036 | 
     | RegFile_I0/U286/Y                                  |  v   | RegFile_I0/n246                             | OAI2BB2X1M | 0.340 |   2.932 |   19.377 | 
     | RegFile_I0/MEM_reg_7__3_/D                         |  v   | RegFile_I0/n246                             | SDFFRQX2M  | 0.000 |   2.932 |   19.377 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.445 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.445 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.445 | 
     | RegFile_I0/MEM_reg_7__3_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.445 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegFile_I0/MEM_reg_7__4_/CK 
Endpoint:   RegFile_I0/MEM_reg_7__4_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.378
- Arrival Time                  2.932
= Slack Time                   16.446
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.446 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.446 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.446 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.446 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.935 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.935 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.065 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.065 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.207 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.207 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.324 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.324 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.452 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.453 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.634 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.635 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.768 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.768 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.965 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.966 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.058 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.058 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.290 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.291 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.065 |   18.511 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.065 |   18.511 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.307 |   18.753 | 
     | RegFile_I0/U168/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.753 | 
     | RegFile_I0/U168/Y                                  |  v   | RegFile_I0/n166                             | NAND2X2M   | 0.284 |   2.591 |   19.037 | 
     | RegFile_I0/U287/A1N                                |  v   | RegFile_I0/n166                             | OAI2BB2X1M | 0.000 |   2.591 |   19.037 | 
     | RegFile_I0/U287/Y                                  |  v   | RegFile_I0/n247                             | OAI2BB2X1M | 0.341 |   2.932 |   19.378 | 
     | RegFile_I0/MEM_reg_7__4_/D                         |  v   | RegFile_I0/n247                             | SDFFRQX2M  | 0.000 |   2.932 |   19.378 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.446 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.446 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.446 | 
     | RegFile_I0/MEM_reg_7__4_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.446 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegFile_I0/MEM_reg_0__2_/CK 
Endpoint:   RegFile_I0/MEM_reg_0__2_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  2.927
= Slack Time                   16.447
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.447 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.447 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.447 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.447 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.935 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.935 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.065 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.065 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.208 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.208 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.324 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.324 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.453 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.453 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.635 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.635 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.768 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.768 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.966 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.966 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.058 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.058 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.291 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.291 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.511 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.511 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.748 | 
     | RegFile_I0/U177/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.748 | 
     | RegFile_I0/U177/Y                                  |  v   | RegFile_I0/n152                             | NAND2X2M   | 0.282 |   2.584 |   19.030 | 
     | RegFile_I0/U197/A1N                                |  v   | RegFile_I0/n152                             | OAI2BB2X1M | 0.001 |   2.585 |   19.032 | 
     | RegFile_I0/U197/Y                                  |  v   | RegFile_I0/n189                             | OAI2BB2X1M | 0.342 |   2.927 |   19.374 | 
     | RegFile_I0/MEM_reg_0__2_/D                         |  v   | RegFile_I0/n189                             | SDFFRQX2M  | 0.000 |   2.927 |   19.374 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.447 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.447 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.447 | 
     | RegFile_I0/MEM_reg_0__2_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.447 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegFile_I0/MEM_reg_5__3_/CK 
Endpoint:   RegFile_I0/MEM_reg_5__3_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.378
- Arrival Time                  2.930
= Slack Time                   16.448
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.448 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.448 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.448 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.448 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.936 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.936 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.066 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.066 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.209 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.209 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.325 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.325 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.454 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.454 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.636 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.636 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.769 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.769 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.967 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.967 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.059 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.059 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.292 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.292 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.512 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.512 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.306 |   18.754 | 
     | RegFile_I0/U166/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.754 | 
     | RegFile_I0/U166/Y                                  |  v   | RegFile_I0/n162                             | NAND2X2M   | 0.285 |   2.592 |   19.039 | 
     | RegFile_I0/U270/A1N                                |  v   | RegFile_I0/n162                             | OAI2BB2X1M | 0.001 |   2.592 |   19.040 | 
     | RegFile_I0/U270/Y                                  |  v   | RegFile_I0/n230                             | OAI2BB2X1M | 0.338 |   2.930 |   19.378 | 
     | RegFile_I0/MEM_reg_5__3_/D                         |  v   | RegFile_I0/n230                             | SDFFRQX2M  | 0.000 |   2.930 |   19.378 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.448 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.448 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.448 | 
     | RegFile_I0/MEM_reg_5__3_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.448 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegFile_I0/MEM_reg_6__3_/CK 
Endpoint:   RegFile_I0/MEM_reg_6__3_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                  2.933
= Slack Time                   16.448
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.448 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.448 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.448 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.448 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.936 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.936 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.066 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.066 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.209 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.209 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.325 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.325 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.454 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.454 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.636 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.636 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.769 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.769 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.967 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.967 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.060 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.060 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.292 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.292 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.513 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.513 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.750 | 
     | RegFile_I0/U167/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.750 | 
     | RegFile_I0/U167/Y                                  |  v   | RegFile_I0/n163                             | NAND2X2M   | 0.295 |   2.597 |   19.045 | 
     | RegFile_I0/U278/A1N                                |  v   | RegFile_I0/n163                             | OAI2BB2X1M | 0.001 |   2.598 |   19.046 | 
     | RegFile_I0/U278/Y                                  |  v   | RegFile_I0/n238                             | OAI2BB2X1M | 0.335 |   2.933 |   19.381 | 
     | RegFile_I0/MEM_reg_6__3_/D                         |  v   | RegFile_I0/n238                             | SDFFRQX2M  | 0.000 |   2.933 |   19.381 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.448 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.448 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.448 | 
     | RegFile_I0/MEM_reg_6__3_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.448 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegFile_I0/MEM_reg_6__7_/CK 
Endpoint:   RegFile_I0/MEM_reg_6__7_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  2.933
= Slack Time                   16.449
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.449 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.449 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.449 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.449 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.937 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.937 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.067 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.067 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.210 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.210 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.326 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.326 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.455 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.455 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.637 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.637 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.770 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.770 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.968 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.968 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.061 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.061 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.293 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.293 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.513 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.513 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.751 | 
     | RegFile_I0/U167/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.751 | 
     | RegFile_I0/U167/Y                                  |  v   | RegFile_I0/n163                             | NAND2X2M   | 0.295 |   2.597 |   19.046 | 
     | RegFile_I0/U282/A1N                                |  v   | RegFile_I0/n163                             | OAI2BB2X1M | 0.001 |   2.598 |   19.047 | 
     | RegFile_I0/U282/Y                                  |  v   | RegFile_I0/n242                             | OAI2BB2X1M | 0.335 |   2.933 |   19.382 | 
     | RegFile_I0/MEM_reg_6__7_/D                         |  v   | RegFile_I0/n242                             | SDFFRQX2M  | 0.000 |   2.933 |   19.382 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.449 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.449 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.449 | 
     | RegFile_I0/MEM_reg_6__7_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.449 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegFile_I0/MEM_reg_6__0_/CK 
Endpoint:   RegFile_I0/MEM_reg_6__0_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  2.931
= Slack Time                   16.451
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.451 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.451 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.451 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.451 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.939 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.939 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.069 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.069 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.212 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.212 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.328 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.328 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.457 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.457 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.639 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.639 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.772 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.772 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.970 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.970 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.062 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.062 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.295 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.295 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.515 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.515 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.752 | 
     | RegFile_I0/U167/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.752 | 
     | RegFile_I0/U167/Y                                  |  v   | RegFile_I0/n163                             | NAND2X2M   | 0.295 |   2.597 |   19.048 | 
     | RegFile_I0/U275/A1N                                |  v   | RegFile_I0/n163                             | OAI2BB2X1M | 0.001 |   2.598 |   19.049 | 
     | RegFile_I0/U275/Y                                  |  v   | RegFile_I0/n235                             | OAI2BB2X1M | 0.333 |   2.931 |   19.382 | 
     | RegFile_I0/MEM_reg_6__0_/D                         |  v   | RegFile_I0/n235                             | SDFFRQX2M  | 0.000 |   2.931 |   19.382 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.451 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.451 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.451 | 
     | RegFile_I0/MEM_reg_6__0_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.451 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegFile_I0/MEM_reg_4__4_/CK 
Endpoint:   RegFile_I0/MEM_reg_4__4_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.378
- Arrival Time                  2.926
= Slack Time                   16.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.452 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.452 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.452 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.452 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.941 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.941 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.071 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.071 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.213 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.213 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.329 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.329 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.458 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.458 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.640 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.640 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.774 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.774 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.971 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.971 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.064 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.064 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.296 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.297 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.517 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.517 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.754 | 
     | RegFile_I0/U165/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.754 | 
     | RegFile_I0/U165/Y                                  |  v   | RegFile_I0/n160                             | NAND2X2M   | 0.282 |   2.584 |   19.036 | 
     | RegFile_I0/U263/A1N                                |  v   | RegFile_I0/n160                             | OAI2BB2X1M | 0.001 |   2.585 |   19.037 | 
     | RegFile_I0/U263/Y                                  |  v   | RegFile_I0/n223                             | OAI2BB2X1M | 0.341 |   2.926 |   19.378 | 
     | RegFile_I0/MEM_reg_4__4_/D                         |  v   | RegFile_I0/n223                             | SDFFRQX2M  | 0.000 |   2.926 |   19.378 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.452 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.452 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.452 | 
     | RegFile_I0/MEM_reg_4__4_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.452 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegFile_I0/MEM_reg_5__2_/CK 
Endpoint:   RegFile_I0/MEM_reg_5__2_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.379
- Arrival Time                  2.925
= Slack Time                   16.454
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.454 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.454 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.454 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.454 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.942 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.942 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.072 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.072 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.215 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.215 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.331 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.331 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.460 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.460 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.642 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.642 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.775 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.775 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.973 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.973 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.065 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.065 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.298 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.298 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.518 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.518 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.306 |   18.760 | 
     | RegFile_I0/U166/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.760 | 
     | RegFile_I0/U166/Y                                  |  v   | RegFile_I0/n162                             | NAND2X2M   | 0.285 |   2.592 |   19.046 | 
     | RegFile_I0/U269/A1N                                |  v   | RegFile_I0/n162                             | OAI2BB2X1M | 0.001 |   2.593 |   19.046 | 
     | RegFile_I0/U269/Y                                  |  v   | RegFile_I0/n229                             | OAI2BB2X1M | 0.333 |   2.925 |   19.379 | 
     | RegFile_I0/MEM_reg_5__2_/D                         |  v   | RegFile_I0/n229                             | SDFFRQX2M  | 0.000 |   2.925 |   19.379 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.454 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.454 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.454 | 
     | RegFile_I0/MEM_reg_5__2_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.454 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegFile_I0/MEM_reg_6__6_/CK 
Endpoint:   RegFile_I0/MEM_reg_6__6_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  2.928
= Slack Time                   16.456
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.456 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.456 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.456 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.456 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.944 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.944 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.074 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.074 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.217 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.217 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.333 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.333 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.462 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.462 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.644 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.644 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.777 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.777 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.975 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.975 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.068 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.068 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.300 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.300 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.520 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.520 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.758 | 
     | RegFile_I0/U167/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.758 | 
     | RegFile_I0/U167/Y                                  |  v   | RegFile_I0/n163                             | NAND2X2M   | 0.295 |   2.597 |   19.053 | 
     | RegFile_I0/U281/A1N                                |  v   | RegFile_I0/n163                             | OAI2BB2X1M | 0.000 |   2.598 |   19.054 | 
     | RegFile_I0/U281/Y                                  |  v   | RegFile_I0/n241                             | OAI2BB2X1M | 0.330 |   2.928 |   19.384 | 
     | RegFile_I0/MEM_reg_6__6_/D                         |  v   | RegFile_I0/n241                             | SDFFRQX2M  | 0.000 |   2.928 |   19.384 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.456 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.456 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.456 | 
     | RegFile_I0/MEM_reg_6__6_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.456 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegFile_I0/MEM_reg_4__3_/CK 
Endpoint:   RegFile_I0/MEM_reg_4__3_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.378
- Arrival Time                  2.921
= Slack Time                   16.457
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.457 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.457 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.457 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.457 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.945 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.945 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.075 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.075 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.218 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.218 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.334 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.334 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.463 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.463 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.645 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.645 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.778 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.778 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.976 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.976 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.069 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.069 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.301 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.301 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.522 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.522 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.759 | 
     | RegFile_I0/U165/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.759 | 
     | RegFile_I0/U165/Y                                  |  v   | RegFile_I0/n160                             | NAND2X2M   | 0.282 |   2.584 |   19.041 | 
     | RegFile_I0/U262/A1N                                |  v   | RegFile_I0/n160                             | OAI2BB2X1M | 0.001 |   2.585 |   19.042 | 
     | RegFile_I0/U262/Y                                  |  v   | RegFile_I0/n222                             | OAI2BB2X1M | 0.336 |   2.921 |   19.378 | 
     | RegFile_I0/MEM_reg_4__3_/D                         |  v   | RegFile_I0/n222                             | SDFFRQX2M  | 0.000 |   2.921 |   19.378 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.457 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.457 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.457 | 
     | RegFile_I0/MEM_reg_4__3_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.457 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegFile_I0/MEM_reg_7__5_/CK 
Endpoint:   RegFile_I0/MEM_reg_7__5_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                  2.924
= Slack Time                   16.458
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.458 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.458 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.458 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.458 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.946 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.946 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.076 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.076 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.219 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.219 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.335 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.335 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.464 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.464 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.646 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.646 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.779 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.779 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.977 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.977 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.069 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.069 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.302 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.302 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.065 |   18.522 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.065 |   18.522 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.307 |   18.764 | 
     | RegFile_I0/U168/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.764 | 
     | RegFile_I0/U168/Y                                  |  v   | RegFile_I0/n166                             | NAND2X2M   | 0.284 |   2.591 |   19.048 | 
     | RegFile_I0/U288/A1N                                |  v   | RegFile_I0/n166                             | OAI2BB2X1M | 0.000 |   2.591 |   19.049 | 
     | RegFile_I0/U288/Y                                  |  v   | RegFile_I0/n248                             | OAI2BB2X1M | 0.333 |   2.924 |   19.381 | 
     | RegFile_I0/MEM_reg_7__5_/D                         |  v   | RegFile_I0/n248                             | SDFFRQX2M  | 0.000 |   2.924 |   19.381 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.458 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.458 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.458 | 
     | RegFile_I0/MEM_reg_7__5_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.458 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegFile_I0/MEM_reg_5__0_/CK 
Endpoint:   RegFile_I0/MEM_reg_5__0_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                  2.921
= Slack Time                   16.460
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.460 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.460 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.460 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.460 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.948 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.948 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.078 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.078 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.221 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.221 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.337 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.337 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.466 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.466 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.648 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.648 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.781 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.781 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.979 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.979 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.071 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.071 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.304 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.304 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.524 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.524 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.306 |   18.766 | 
     | RegFile_I0/U166/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.766 | 
     | RegFile_I0/U166/Y                                  |  v   | RegFile_I0/n162                             | NAND2X2M   | 0.285 |   2.592 |   19.051 | 
     | RegFile_I0/U267/A1N                                |  v   | RegFile_I0/n162                             | OAI2BB2X1M | 0.001 |   2.593 |   19.052 | 
     | RegFile_I0/U267/Y                                  |  v   | RegFile_I0/n227                             | OAI2BB2X1M | 0.329 |   2.921 |   19.381 | 
     | RegFile_I0/MEM_reg_5__0_/D                         |  v   | RegFile_I0/n227                             | SDFFRQX2M  | 0.000 |   2.921 |   19.381 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.460 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.460 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.460 | 
     | RegFile_I0/MEM_reg_5__0_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.460 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile_I0/MEM_reg_5__5_/CK 
Endpoint:   RegFile_I0/MEM_reg_5__5_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  2.922
= Slack Time                   16.460
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.460 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.460 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.460 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.460 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.948 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.948 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.078 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.078 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.221 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.221 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.337 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.337 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.466 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.466 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.648 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.648 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.781 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.781 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.979 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.979 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.072 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.072 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.304 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.304 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.525 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.525 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.306 |   18.767 | 
     | RegFile_I0/U166/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.767 | 
     | RegFile_I0/U166/Y                                  |  v   | RegFile_I0/n162                             | NAND2X2M   | 0.285 |   2.592 |   19.052 | 
     | RegFile_I0/U272/A1N                                |  v   | RegFile_I0/n162                             | OAI2BB2X1M | 0.000 |   2.592 |   19.052 | 
     | RegFile_I0/U272/Y                                  |  v   | RegFile_I0/n232                             | OAI2BB2X1M | 0.330 |   2.922 |   19.382 | 
     | RegFile_I0/MEM_reg_5__5_/D                         |  v   | RegFile_I0/n232                             | SDFFRQX2M  | 0.000 |   2.922 |   19.382 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.460 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.460 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.460 | 
     | RegFile_I0/MEM_reg_5__5_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.460 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegFile_I0/MEM_reg_4__2_/CK 
Endpoint:   RegFile_I0/MEM_reg_4__2_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.379
- Arrival Time                  2.919
= Slack Time                   16.460
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.460 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.460 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.460 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.460 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.948 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.948 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.078 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.078 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.221 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.221 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.337 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.337 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.466 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.466 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.648 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.648 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.781 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.781 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.979 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.979 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.072 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.072 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.304 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.304 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.525 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.525 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.762 | 
     | RegFile_I0/U165/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.762 | 
     | RegFile_I0/U165/Y                                  |  v   | RegFile_I0/n160                             | NAND2X2M   | 0.282 |   2.584 |   19.044 | 
     | RegFile_I0/U261/A1N                                |  v   | RegFile_I0/n160                             | OAI2BB2X1M | 0.001 |   2.585 |   19.045 | 
     | RegFile_I0/U261/Y                                  |  v   | RegFile_I0/n221                             | OAI2BB2X1M | 0.334 |   2.919 |   19.379 | 
     | RegFile_I0/MEM_reg_4__2_/D                         |  v   | RegFile_I0/n221                             | SDFFRQX2M  | 0.000 |   2.919 |   19.379 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.460 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.460 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.460 | 
     | RegFile_I0/MEM_reg_4__2_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.460 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegFile_I0/MEM_reg_7__7_/CK 
Endpoint:   RegFile_I0/MEM_reg_7__7_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                  2.921
= Slack Time                   16.460
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.460 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.460 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.460 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.460 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.948 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.949 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.078 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.079 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.221 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.221 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.337 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.337 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.466 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.466 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.648 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.648 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.781 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.782 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.979 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.979 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.072 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.072 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.304 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.304 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.525 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.525 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.306 |   18.767 | 
     | RegFile_I0/U168/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.767 | 
     | RegFile_I0/U168/Y                                  |  v   | RegFile_I0/n166                             | NAND2X2M   | 0.284 |   2.591 |   19.051 | 
     | RegFile_I0/U290/A1N                                |  v   | RegFile_I0/n166                             | OAI2BB2X1M | 0.001 |   2.591 |   19.052 | 
     | RegFile_I0/U290/Y                                  |  v   | RegFile_I0/n250                             | OAI2BB2X1M | 0.329 |   2.921 |   19.381 | 
     | RegFile_I0/MEM_reg_7__7_/D                         |  v   | RegFile_I0/n250                             | SDFFRQX2M  | 0.000 |   2.921 |   19.381 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.460 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.460 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.460 | 
     | RegFile_I0/MEM_reg_7__7_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.460 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegFile_I0/MEM_reg_6__1_/CK 
Endpoint:   RegFile_I0/MEM_reg_6__1_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  2.923
= Slack Time                   16.461
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.461 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.461 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.461 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.461 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.949 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.949 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.079 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.079 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.222 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.222 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.338 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.338 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.467 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.467 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.649 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.649 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.782 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.782 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.980 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.980 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.072 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.072 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.305 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.305 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.525 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.525 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.762 | 
     | RegFile_I0/U167/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.763 | 
     | RegFile_I0/U167/Y                                  |  v   | RegFile_I0/n163                             | NAND2X2M   | 0.295 |   2.597 |   19.058 | 
     | RegFile_I0/U276/A1N                                |  v   | RegFile_I0/n163                             | OAI2BB2X1M | 0.001 |   2.598 |   19.059 | 
     | RegFile_I0/U276/Y                                  |  v   | RegFile_I0/n236                             | OAI2BB2X1M | 0.324 |   2.923 |   19.384 | 
     | RegFile_I0/MEM_reg_6__1_/D                         |  v   | RegFile_I0/n236                             | SDFFRQX2M  | 0.000 |   2.923 |   19.384 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.461 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.461 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.461 | 
     | RegFile_I0/MEM_reg_6__1_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.461 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegFile_I0/MEM_reg_6__5_/CK 
Endpoint:   RegFile_I0/MEM_reg_6__5_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.386
- Arrival Time                  2.923
= Slack Time                   16.463
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.463 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.463 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.463 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.463 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.951 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.951 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.081 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.081 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.224 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.224 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.340 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.340 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.469 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.469 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.651 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.651 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.784 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.784 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.982 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.982 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.075 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.075 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.307 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.307 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.528 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.528 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.765 | 
     | RegFile_I0/U167/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.765 | 
     | RegFile_I0/U167/Y                                  |  v   | RegFile_I0/n163                             | NAND2X2M   | 0.295 |   2.597 |   19.060 | 
     | RegFile_I0/U280/A1N                                |  v   | RegFile_I0/n163                             | OAI2BB2X1M | 0.000 |   2.597 |   19.061 | 
     | RegFile_I0/U280/Y                                  |  v   | RegFile_I0/n240                             | OAI2BB2X1M | 0.325 |   2.923 |   19.386 | 
     | RegFile_I0/MEM_reg_6__5_/D                         |  v   | RegFile_I0/n240                             | SDFFRQX2M  | 0.000 |   2.923 |   19.386 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.463 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.463 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.463 | 
     | RegFile_I0/MEM_reg_6__5_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.463 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile_I0/MEM_reg_3__7_/CK 
Endpoint:   RegFile_I0/MEM_reg_3__7_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                  2.917
= Slack Time                   16.463
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.463 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.463 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.463 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.463 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.952 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.952 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.082 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.082 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.224 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.224 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.341 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.341 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.469 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.470 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.651 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.652 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.785 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.785 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.982 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.983 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.075 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.075 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.307 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.308 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.065 |   18.528 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.065 |   18.528 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.307 |   18.770 | 
     | RegFile_I0/U164/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.770 | 
     | RegFile_I0/U164/Y                                  |  v   | RegFile_I0/n159                             | NAND2X2M   | 0.280 |   2.587 |   19.050 | 
     | RegFile_I0/U214/A1N                                |  v   | RegFile_I0/n159                             | OAI2BB2X1M | 0.001 |   2.587 |   19.051 | 
     | RegFile_I0/U214/Y                                  |  v   | RegFile_I0/n218                             | OAI2BB2X1M | 0.330 |   2.917 |   19.381 | 
     | RegFile_I0/MEM_reg_3__7_/D                         |  v   | RegFile_I0/n218                             | SDFFRQX2M  | 0.000 |   2.917 |   19.381 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.463 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.463 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.463 | 
     | RegFile_I0/MEM_reg_3__7_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.463 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegFile_I0/MEM_reg_4__6_/CK 
Endpoint:   RegFile_I0/MEM_reg_4__6_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                  2.917
= Slack Time                   16.464
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.464 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.464 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.464 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.464 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.952 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.952 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.082 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.082 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.225 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.225 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.341 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.341 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.470 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.470 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.652 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.652 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.785 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.785 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.983 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.983 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.075 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.075 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.308 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.308 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.528 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.528 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.765 | 
     | RegFile_I0/U165/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.766 | 
     | RegFile_I0/U165/Y                                  |  v   | RegFile_I0/n160                             | NAND2X2M   | 0.282 |   2.584 |   19.048 | 
     | RegFile_I0/U265/A1N                                |  v   | RegFile_I0/n160                             | OAI2BB2X1M | 0.001 |   2.584 |   19.048 | 
     | RegFile_I0/U265/Y                                  |  v   | RegFile_I0/n225                             | OAI2BB2X1M | 0.333 |   2.917 |   19.381 | 
     | RegFile_I0/MEM_reg_4__6_/D                         |  v   | RegFile_I0/n225                             | SDFFRQX2M  | 0.000 |   2.917 |   19.381 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.464 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.464 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.464 | 
     | RegFile_I0/MEM_reg_4__6_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.464 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegFile_I0/MEM_reg_0__3_/CK 
Endpoint:   RegFile_I0/MEM_reg_0__3_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.378
- Arrival Time                  2.913
= Slack Time                   16.464
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.464 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.464 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.464 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.464 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.953 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.953 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.083 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.083 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.225 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.225 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.341 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.341 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.470 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.470 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.652 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.652 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.786 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.786 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.983 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.983 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.076 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.076 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.308 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.309 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.529 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.529 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.766 | 
     | RegFile_I0/U177/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.766 | 
     | RegFile_I0/U177/Y                                  |  v   | RegFile_I0/n152                             | NAND2X2M   | 0.282 |   2.584 |   19.048 | 
     | RegFile_I0/U198/A1N                                |  v   | RegFile_I0/n152                             | OAI2BB2X1M | 0.001 |   2.585 |   19.049 | 
     | RegFile_I0/U198/Y                                  |  v   | RegFile_I0/n190                             | OAI2BB2X1M | 0.329 |   2.913 |   19.378 | 
     | RegFile_I0/MEM_reg_0__3_/D                         |  v   | RegFile_I0/n190                             | SDFFRQX2M  | 0.000 |   2.913 |   19.378 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.464 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.464 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.464 | 
     | RegFile_I0/MEM_reg_0__3_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.464 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegFile_I0/MEM_reg_7__0_/CK 
Endpoint:   RegFile_I0/MEM_reg_7__0_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  2.917
= Slack Time                   16.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.465 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.465 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.465 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.465 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.953 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.953 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.083 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.083 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.226 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.226 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.342 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.342 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.471 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.471 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.653 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.653 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.786 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.786 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.984 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.984 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.077 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.077 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.309 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.309 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.065 |   18.529 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.065 |   18.529 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.307 |   18.771 | 
     | RegFile_I0/U168/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.772 | 
     | RegFile_I0/U168/Y                                  |  v   | RegFile_I0/n166                             | NAND2X2M   | 0.284 |   2.591 |   19.056 | 
     | RegFile_I0/U283/A1N                                |  v   | RegFile_I0/n166                             | OAI2BB2X1M | 0.001 |   2.592 |   19.057 | 
     | RegFile_I0/U283/Y                                  |  v   | RegFile_I0/n243                             | OAI2BB2X1M | 0.325 |   2.917 |   19.382 | 
     | RegFile_I0/MEM_reg_7__0_/D                         |  v   | RegFile_I0/n243                             | SDFFRQX2M  | 0.000 |   2.917 |   19.382 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.465 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.465 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.465 | 
     | RegFile_I0/MEM_reg_7__0_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.465 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegFile_I0/MEM_reg_4__0_/CK 
Endpoint:   RegFile_I0/MEM_reg_4__0_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.381
- Arrival Time                  2.914
= Slack Time                   16.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.467 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.467 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.467 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.467 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.955 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.955 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.085 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.085 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.228 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.228 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.344 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.344 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.473 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.473 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.655 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.655 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.788 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.788 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.986 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.986 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.079 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.079 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.311 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.311 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.531 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.531 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.769 | 
     | RegFile_I0/U165/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.769 | 
     | RegFile_I0/U165/Y                                  |  v   | RegFile_I0/n160                             | NAND2X2M   | 0.282 |   2.584 |   19.051 | 
     | RegFile_I0/U259/A1N                                |  v   | RegFile_I0/n160                             | OAI2BB2X1M | 0.001 |   2.585 |   19.052 | 
     | RegFile_I0/U259/Y                                  |  v   | RegFile_I0/n219                             | OAI2BB2X1M | 0.329 |   2.914 |   19.381 | 
     | RegFile_I0/MEM_reg_4__0_/D                         |  v   | RegFile_I0/n219                             | SDFFRQX2M  | 0.000 |   2.914 |   19.381 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.467 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.467 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.467 | 
     | RegFile_I0/MEM_reg_4__0_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.467 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegFile_I0/MEM_reg_5__6_/CK 
Endpoint:   RegFile_I0/MEM_reg_5__6_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  2.916
= Slack Time                   16.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.468 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.468 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.468 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.468 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.956 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.956 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.086 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.086 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.228 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.229 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.345 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.345 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.474 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.474 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.656 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.656 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.789 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.789 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.987 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.987 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.079 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.079 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.312 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.312 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.065 |   18.532 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.065 |   18.532 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.307 |   18.774 | 
     | RegFile_I0/U166/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.774 | 
     | RegFile_I0/U166/Y                                  |  v   | RegFile_I0/n162                             | NAND2X2M   | 0.285 |   2.592 |   19.059 | 
     | RegFile_I0/U273/A1N                                |  v   | RegFile_I0/n162                             | OAI2BB2X1M | 0.000 |   2.592 |   19.059 | 
     | RegFile_I0/U273/Y                                  |  v   | RegFile_I0/n233                             | OAI2BB2X1M | 0.324 |   2.916 |   19.383 | 
     | RegFile_I0/MEM_reg_5__6_/D                         |  v   | RegFile_I0/n233                             | SDFFRQX2M  | 0.000 |   2.916 |   19.383 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.468 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.468 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.468 | 
     | RegFile_I0/MEM_reg_5__6_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.468 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegFile_I0/MEM_reg_0__4_/CK 
Endpoint:   RegFile_I0/MEM_reg_0__4_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  2.912
= Slack Time                   16.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.468 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.468 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.468 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.468 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.956 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.956 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.086 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.086 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.229 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.229 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.345 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.345 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.474 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.474 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.656 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.656 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.789 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.789 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.987 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.987 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.080 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.080 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.312 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.312 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.533 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.533 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.770 | 
     | RegFile_I0/U177/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.770 | 
     | RegFile_I0/U177/Y                                  |  v   | RegFile_I0/n152                             | NAND2X2M   | 0.282 |   2.584 |   19.052 | 
     | RegFile_I0/U199/A1N                                |  v   | RegFile_I0/n152                             | OAI2BB2X1M | 0.001 |   2.585 |   19.053 | 
     | RegFile_I0/U199/Y                                  |  v   | RegFile_I0/n191                             | OAI2BB2X1M | 0.327 |   2.912 |   19.380 | 
     | RegFile_I0/MEM_reg_0__4_/D                         |  v   | RegFile_I0/n191                             | SDFFRQX2M  | 0.000 |   2.912 |   19.380 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.468 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.468 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.468 | 
     | RegFile_I0/MEM_reg_0__4_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.468 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile_I0/MEM_reg_5__4_/CK 
Endpoint:   RegFile_I0/MEM_reg_5__4_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  2.914
= Slack Time                   16.469
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.469 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.469 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.469 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.469 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.958 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.958 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.088 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.088 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.230 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.230 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.347 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.347 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.475 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.476 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.657 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.658 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.791 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.791 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.988 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.989 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.081 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.081 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.313 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.314 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.065 |   18.534 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.065 |   18.534 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.307 |   18.776 | 
     | RegFile_I0/U166/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.776 | 
     | RegFile_I0/U166/Y                                  |  v   | RegFile_I0/n162                             | NAND2X2M   | 0.285 |   2.592 |   19.061 | 
     | RegFile_I0/U271/A1N                                |  v   | RegFile_I0/n162                             | OAI2BB2X1M | 0.000 |   2.592 |   19.062 | 
     | RegFile_I0/U271/Y                                  |  v   | RegFile_I0/n231                             | OAI2BB2X1M | 0.322 |   2.914 |   19.384 | 
     | RegFile_I0/MEM_reg_5__4_/D                         |  v   | RegFile_I0/n231                             | SDFFRQX2M  | 0.000 |   2.914 |   19.384 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.469 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.469 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.469 | 
     | RegFile_I0/MEM_reg_5__4_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.469 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile_I0/MEM_reg_0__0_/CK 
Endpoint:   RegFile_I0/MEM_reg_0__0_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.379
- Arrival Time                  2.910
= Slack Time                   16.470
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.470 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.470 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.470 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.470 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.958 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.958 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.088 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.088 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.231 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.231 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.347 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.347 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.476 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.476 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.658 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.658 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.791 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.791 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.989 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.989 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.082 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.082 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.314 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.314 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.534 | 
     | RegFile_I0/U185/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.534 | 
     | RegFile_I0/U185/Y                                  |  ^   | RegFile_I0/n154                             | AND2X2M    | 0.237 |   2.302 |   18.772 | 
     | RegFile_I0/U177/B                                  |  ^   | RegFile_I0/n154                             | NAND2X2M   | 0.000 |   2.302 |   18.772 | 
     | RegFile_I0/U177/Y                                  |  v   | RegFile_I0/n152                             | NAND2X2M   | 0.282 |   2.584 |   19.054 | 
     | RegFile_I0/U195/A1N                                |  v   | RegFile_I0/n152                             | OAI2BB2X1M | 0.001 |   2.585 |   19.055 | 
     | RegFile_I0/U195/Y                                  |  v   | RegFile_I0/n187                             | OAI2BB2X1M | 0.325 |   2.910 |   19.379 | 
     | RegFile_I0/MEM_reg_0__0_/D                         |  v   | RegFile_I0/n187                             | SDFFRQX2M  | 0.000 |   2.910 |   19.379 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.470 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.470 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.470 | 
     | RegFile_I0/MEM_reg_0__0_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.470 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile_I0/MEM_reg_1__6_/CK 
Endpoint:   RegFile_I0/MEM_reg_1__6_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.379
- Arrival Time                  2.908
= Slack Time                   16.471
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.471 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.471 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.471 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.471 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.959 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.959 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.089 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.089 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.232 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.232 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.348 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.348 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.477 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.477 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.659 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.659 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.792 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.792 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.990 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.990 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.082 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.082 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.315 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.315 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.064 |   18.535 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.064 |   18.535 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.306 |   18.777 | 
     | RegFile_I0/U162/A                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.777 | 
     | RegFile_I0/U162/Y                                  |  v   | RegFile_I0/n155                             | NAND2X2M   | 0.269 |   2.576 |   19.046 | 
     | RegFile_I0/U221/A1N                                |  v   | RegFile_I0/n155                             | OAI2BB2X1M | 0.001 |   2.576 |   19.047 | 
     | RegFile_I0/U221/Y                                  |  v   | RegFile_I0/n201                             | OAI2BB2X1M | 0.332 |   2.908 |   19.379 | 
     | RegFile_I0/MEM_reg_1__6_/D                         |  v   | RegFile_I0/n201                             | SDFFRQX2M  | 0.000 |   2.908 |   19.379 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.471 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.471 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.471 | 
     | RegFile_I0/MEM_reg_1__6_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.471 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile_I0/MEM_reg_3__5_/CK 
Endpoint:   RegFile_I0/MEM_reg_3__5_/D                        (v) checked with  
leading edge of 'Master_REF_CLK'
Beginpoint: SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q (v) triggered by  
leading edge of 'Master_REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  2.912
= Slack Time                   16.471
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                     |            |       |   0.000 |   16.471 | 
     | mux2X1_UO/U1/A                                     |  ^   | REF_CLK                                     | CLKMX2X4M  | 0.000 |   0.000 |   16.471 | 
     | mux2X1_UO/U1/Y                                     |  ^   | CLK1_fun_scan                               | CLKMX2X4M  | 0.000 |   0.000 |   16.471 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/CK |  ^   | CLK1_fun_scan                               | SDFFRQX2M  | 0.000 |   0.000 |   16.471 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state_reg_0_/Q  |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | SDFFRQX2M  | 0.488 |   0.488 |   16.959 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/current_state[0] | INVX2M     | 0.000 |   0.488 |   16.959 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U49/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | INVX2M     | 0.130 |   0.618 |   17.089 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n18              | NAND3X2M   | 0.000 |   0.618 |   17.089 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U47/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | NAND3X2M   | 0.143 |   0.761 |   17.232 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/A                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n47              | INVX2M     | 0.000 |   0.761 |   17.232 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U32/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | INVX2M     | 0.116 |   0.877 |   17.348 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n14              | NAND2X2M   | 0.000 |   0.877 |   17.348 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U42/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.129 |   1.006 |   17.477 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n43              | NAND2X2M   | 0.000 |   1.006 |   17.477 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U27/Y                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NAND2X2M   | 0.182 |   1.188 |   17.659 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/A                   |  ^   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n36              | NOR2X2M    | 0.000 |   1.188 |   17.659 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U16/Y                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.133 |   1.321 |   17.792 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/B                   |  v   | SYS_CTRL_I0/SYS_CTRL_RX_I0/n63              | NOR2X2M    | 0.000 |   1.321 |   17.792 | 
     | SYS_CTRL_I0/SYS_CTRL_RX_I0/U26/Y                   |  ^   | WrEn                                        | NOR2X2M    | 0.198 |   1.519 |   17.990 | 
     | RegFile_I0/U151/A                                  |  ^   | WrEn                                        | INVX2M     | 0.000 |   1.519 |   17.990 | 
     | RegFile_I0/U151/Y                                  |  v   | RegFile_I0/n363                             | INVX2M     | 0.092 |   1.612 |   18.083 | 
     | RegFile_I0/U150/A                                  |  v   | RegFile_I0/n363                             | NOR2X2M    | 0.000 |   1.612 |   18.083 | 
     | RegFile_I0/U150/Y                                  |  ^   | RegFile_I0/n150                             | NOR2X2M    | 0.232 |   1.844 |   18.315 | 
     | RegFile_I0/U323/AN                                 |  ^   | RegFile_I0/n150                             | NOR2BX2M   | 0.000 |   1.844 |   18.315 | 
     | RegFile_I0/U323/Y                                  |  ^   | RegFile_I0/n165                             | NOR2BX2M   | 0.220 |   2.065 |   18.536 | 
     | RegFile_I0/U186/A                                  |  ^   | RegFile_I0/n165                             | AND2X2M    | 0.000 |   2.065 |   18.536 | 
     | RegFile_I0/U186/Y                                  |  ^   | RegFile_I0/n156                             | AND2X2M    | 0.242 |   2.307 |   18.778 | 
     | RegFile_I0/U164/B                                  |  ^   | RegFile_I0/n156                             | NAND2X2M   | 0.000 |   2.307 |   18.778 | 
     | RegFile_I0/U164/Y                                  |  v   | RegFile_I0/n159                             | NAND2X2M   | 0.280 |   2.587 |   19.058 | 
     | RegFile_I0/U212/A1N                                |  v   | RegFile_I0/n159                             | OAI2BB2X1M | 0.000 |   2.587 |   19.058 | 
     | RegFile_I0/U212/Y                                  |  v   | RegFile_I0/n216                             | OAI2BB2X1M | 0.325 |   2.912 |   19.383 | 
     | RegFile_I0/MEM_reg_3__5_/D                         |  v   | RegFile_I0/n216                             | SDFFRQX2M  | 0.000 |   2.912 |   19.383 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |               |           |       |  Time   |   Time   | 
     |-----------------------------+------+---------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK       |           |       |   0.000 |  -16.471 | 
     | mux2X1_UO/U1/A              |  ^   | REF_CLK       | CLKMX2X4M | 0.000 |   0.000 |  -16.471 | 
     | mux2X1_UO/U1/Y              |  ^   | CLK1_fun_scan | CLKMX2X4M | 0.000 |   0.000 |  -16.471 | 
     | RegFile_I0/MEM_reg_3__5_/CK |  ^   | CLK1_fun_scan | SDFFRQX2M | 0.000 |   0.000 |  -16.471 | 
     +---------------------------------------------------------------------------------------------+ 

