
---------- Begin Simulation Statistics ----------
final_tick                               1057308451000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 470363                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864000                       # Number of bytes of host memory used
host_op_rate                                   472817                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3348.48                       # Real time elapsed on the host
host_tick_rate                              114782848                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1575000004                       # Number of instructions simulated
sim_ops                                    1583217002                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.384348                       # Number of seconds simulated
sim_ticks                                384347819250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10959358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21919076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.990991                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      41689433                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     41693189                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       330217                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     41966287                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            8                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          271                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          263                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      41971415                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS          1018                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       119826879                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      119993637                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       329835                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39906810                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     33981199                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3911353                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    500162862                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    503031615                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    768018757                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.654973                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.916491                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    647590337     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     41198797      5.36%     89.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     11359988      1.48%     91.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      6916912      0.90%     92.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7710583      1.00%     93.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      4273924      0.56%     93.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     10608557      1.38%     95.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4378460      0.57%     95.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     33981199      4.42%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    768018757                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          452                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       294875639                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           152769328                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    127611957     25.37%     25.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        65012      0.01%     25.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            3      0.00%     25.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     52859919     10.51%     35.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            9      0.00%     35.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          294      0.00%     35.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     62060378     12.34%     48.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     40624694      8.08%     56.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv      9422690      1.87%     58.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc      2023169      0.40%     58.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt      1165748      0.23%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            8      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           16      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           16      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          137      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     58.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    152769328     30.37%     89.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     54428233     10.82%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    503031615                       # Class of committed instruction
system.switch_cpus_1.commit.refs            207197561                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       372314758                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         500000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           502868755                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.537391                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.537391                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    687519842                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          395                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     40361898                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    510240850                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       16499811                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        21421339                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       333127                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1963                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     42918223                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          41971415                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        52514702                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           768230033                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          336                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            519491504                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          257                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        667018                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.054601                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles       128194                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     41690459                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.675809                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    768692351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.679643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.910995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      662022200     86.12%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        9073149      1.18%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       13120904      1.71%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11046654      1.44%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20136192      2.62%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        6892246      0.90%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       10309003      1.34%     95.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       11614305      1.51%     96.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       24477698      3.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    768692351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  3287                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       397064                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       39998014                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              165554                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.720358                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          257540080                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         54465822                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     306906847                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    154105404                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       189419                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     54882336                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    506915022                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    203074258                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       381884                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    553736346                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      3941426                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     70772716                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       333127                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     77919911                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      5047748                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads        55265                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         4069                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         3473                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      1336047                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       454097                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4069                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1241                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       395823                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       529835242                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           503675420                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.701570                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       371716322                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.655234                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            503762224                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      636890454                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      89392794                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.650453                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.650453                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass            7      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    128045348     23.11%     23.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        65474      0.01%     23.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            6      0.00%     23.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     52888294      9.54%     32.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            9      0.00%     32.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          339      0.00%     32.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     62099287     11.21%     43.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     40626695      7.33%     51.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv      9422717      1.70%     52.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc      2029251      0.37%     53.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt      1165748      0.21%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           11      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           21      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           20      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          142      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     53.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    203295995     36.69%     90.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     54478867      9.83%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    554118231                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         100037539                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.180535                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult           34      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             4      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult     39647496     39.63%     39.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc     11271189     11.27%     50.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv     28371334     28.36%     79.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc      9917176      9.91%     89.17% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt     10830306     10.83%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    131965861                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1032695509                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    131099681                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    133305727                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        506749458                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       554118231                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           10                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3880645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       346852                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11567894                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    768692351                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.720858                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.270949                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    524912572     68.29%     68.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     97361828     12.67%     80.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     51738443      6.73%     87.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     25438515      3.31%     90.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     69240993      9.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    768692351                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.720855                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    522189902                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads    944617694                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    372575739                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    377328272                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     10844802                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     10522079                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    154105404                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     54882336                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1349411272                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    166141544                       # number of misc regfile writes
system.switch_cpus_1.numCycles              768695638                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     472444713                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    696722407                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    123180994                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       30729897                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     94968134                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       217553                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2012081624                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    508240571                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    703665790                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        46706038                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     17483648                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       333127                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    218448509                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        6943281                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    542853060                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        30059                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          465                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       252402375                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    429419900                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         1240980526                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1014559685                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      426352865                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     322403708                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12525276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10177                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     25050698                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10177                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            8358015                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3393762                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7565596                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2601703                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2601703                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8358015                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32878794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32878794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    918622720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               918622720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10959718                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10959718    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10959718                       # Request fanout histogram
system.membus.reqLayer0.occupancy         37874196500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        58401069500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1057308451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1057308451000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9753314                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7109700                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16385072                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2772108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2772108                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           151                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9753163                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37575813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37576120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1039437376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1039447360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10969501                       # Total snoops (count)
system.tol2bus.snoopTraffic                 217200768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         23494923                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000433                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020808                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               23484746     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10177      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23494923                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16241292000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18787906500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            226500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      1565704                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1565704                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      1565704                       # number of overall hits
system.l2.overall_hits::total                 1565704                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          151                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     10959567                       # number of demand (read+write) misses
system.l2.demand_misses::total               10959718                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          151                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     10959567                       # number of overall misses
system.l2.overall_misses::total              10959718                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     11258500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 822288149000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     822299407500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     11258500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 822288149000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    822299407500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          151                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     12525271                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12525422                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          151                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     12525271                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12525422                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.874996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.874998                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.874996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.874998                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 74559.602649                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 75029.255170                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75029.248700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 74559.602649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 75029.255170                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75029.248700                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3393762                       # number of writebacks
system.l2.writebacks::total                   3393762                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     10959567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10959718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     10959567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10959718                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     10956500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 800369015000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 800379971500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     10956500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 800369015000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 800379971500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.874996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.874998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.874996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.874998                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 72559.602649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73029.255170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73029.248700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 72559.602649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73029.255170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73029.248700                       # average overall mshr miss latency
system.l2.replacements                       10969501                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3715938                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3715938                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3715938                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3715938                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       170405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                170405                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2601703                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2601703                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 194365228000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  194365228000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2772108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2772108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.938529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.938529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 74706.923888                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74706.923888                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2601703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2601703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 189161822000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 189161822000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.938529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.938529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72706.923888                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72706.923888                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     11258500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11258500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          151                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            151                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 74559.602649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74559.602649                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10956500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10956500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 72559.602649                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72559.602649                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1395299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1395299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      8357864                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8357864                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 627922921000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 627922921000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      9753163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9753163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.856939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856939                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 75129.593040                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75129.593040                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      8357864                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8357864                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 611207193000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 611207193000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.856939                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.856939                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 73129.593040                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73129.593040                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    25081353                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10985885                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.283053                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.523445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    12.512293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.147940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 16349.816323                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.997914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          315                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13574                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 411780669                       # Number of tag accesses
system.l2.tags.data_accesses                411780669                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         9664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    701412288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          701421952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         9664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    217200768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       217200768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     10959567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10959718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3393762                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3393762                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        25144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1824941506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1824966650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        25144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      565115130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            565115130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      565115130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        25144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1824941506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2390081780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3393762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  10959018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003054906500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       209520                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       209520                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22829604                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3190289                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10959718                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3393762                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10959718                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3393762                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    549                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            699647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            696160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            690742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            686902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            688076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            681279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            673675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            669851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            668388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            675413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           689038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           677863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           681258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           688262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           694412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           698203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            215049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            213698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            211831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            210252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            212112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            210532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            212554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            210209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            211588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           215514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           207904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           210347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           212389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           213546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           214127                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 228802186500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                54795845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            434286605250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20877.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39627.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7883045                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2872550                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10959718                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3393762                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3754234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3867419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2368894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  968592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 107098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 173210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 205589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 217731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 216889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 216342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 217410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 222201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 218919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 220951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 217394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 225074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 219577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 213077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 216707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 211428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3597305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.353258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.261706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.034256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2370146     65.89%     65.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       268763      7.47%     73.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       132632      3.69%     77.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       105110      2.92%     79.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        94207      2.62%     82.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        64988      1.81%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        67924      1.89%     86.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       106347      2.96%     89.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       387188     10.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3597305                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       209520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.306042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.277390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.563319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       209486     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           32      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        209520                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       209520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.197700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.185705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.651449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           189273     90.34%     90.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4144      1.98%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12278      5.86%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2869      1.37%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              698      0.33%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              240      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        209520                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              701386816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   35136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               217199488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               701421952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            217200768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1824.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       565.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1824.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    565.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  384355927500                       # Total gap between requests
system.mem_ctrls.avgGap                      26777.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         9664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    701377152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    217199488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 25143.891849986085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1824850088.569872856140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 565111800.097718358040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     10959567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3393762                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      5936000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 434280669250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9575457118750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     39311.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39625.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2821487.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12814914840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6811266000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         39076056180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8851157280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30339859680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     163163619480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10188619680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       271245493140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        705.729237                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  23956870500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12834120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 347556828750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12869921400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6840506475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         39172410480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8864175960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30339859680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     163385796360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10001523360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       271474193715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        706.324272                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  23489077750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12834120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 348024621500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000029487                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000001                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     52514489                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1127543977                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000029487                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000001                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     52514489                       # number of overall hits
system.cpu.icache.overall_hits::total      1127543977                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          206                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2260                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          206                       # number of overall misses
system.cpu.icache.overall_misses::total          2260                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     14574000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14574000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     14574000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14574000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000031541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     52514695                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1127546237                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000031541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     52514695                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1127546237                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 70747.572816                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6448.672566                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 70747.572816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6448.672566                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1305                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.096774                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.icache.writebacks::total                17                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          151                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          151                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          151                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          151                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     11410000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11410000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     11410000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11410000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75562.913907                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75562.913907                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75562.913907                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75562.913907                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000029487                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000001                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     52514489                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1127543977                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          206                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2260                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     14574000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14574000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000031541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     52514695                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1127546237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 70747.572816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6448.672566                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          151                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          151                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     11410000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11410000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75562.913907                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75562.913907                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1985.988155                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1127546182                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2205                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          511358.812698                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1945.909984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    40.078172                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.475076                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.009785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.484860                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2188                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.534180                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4510187153                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4510187153                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    379296050                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28779844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    151627226                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        559703120                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    379296228                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28779844                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    151627234                       # number of overall hits
system.cpu.dcache.overall_hits::total       559703306                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     27283644                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1812847                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     56478456                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       85574947                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     27283653                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1812847                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     56478457                       # number of overall misses
system.cpu.dcache.overall_misses::total      85574957                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 118584227000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 3091036762951                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3209620989951                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 118584227000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 3091036762951                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3209620989951                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    406579694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     30592691                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    208105682                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    645278067                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    406579881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     30592691                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    208105691                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    645278263                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.067105                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.059258                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.271393                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.132617                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.059258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.271393                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.132617                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65413.257158                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 54729.484159                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37506.549551                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65413.257158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 54729.483190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37506.545168                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    224669761                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1489                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           5115544                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.919036                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.178571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     15267643                       # number of writebacks
system.cpu.dcache.writebacks::total          15267643                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     43953185                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     43953185                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     43953185                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     43953185                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1812847                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     12525271                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14338118                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1812847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     12525271                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14338118                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 117677803500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 840733318423                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 958411121923                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 117677803500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 840733318423                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 958411121923                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059258                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.060187                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059258                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.060187                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022220                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64913.257158                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 67122.964319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66843.578908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64913.257158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 67122.964319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66843.578908                       # average overall mshr miss latency
system.cpu.dcache.replacements               41617678                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    259305023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21294463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    114267037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       394866523                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     17761869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1341747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     39410414                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      58514030                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  88873548500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 2098470221500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2187343770000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    277066892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     22636210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    153677451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    453380553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.064107                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.059274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.256449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.129062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66237.188158                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 53246.591662                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37381.526618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     29657251                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     29657251                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1341747                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      9753163                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11094910                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  88202675000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 642730112000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 730932787000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.059274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.063465                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024472                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65737.188158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 65899.658603                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65880.010473                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    119990983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7485381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37360189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      164836553                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9521648                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       471100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     17068042                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     27060790                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  29710678500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 992566541451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1022277219951                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    129512631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7956481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     54428231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    191897343                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.073519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.059210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.313588                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.141017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 63066.606878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 58153.509433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37777.064895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data     14295934                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     14295934                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       471100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2772108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3243208                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29475128500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 198003206423                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 227478334923                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.059210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.050931                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 62566.606878                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 71426.945279                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70139.915455                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          178                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data            8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           186                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data            9                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          196                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.111111                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.051020                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data            2                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_hits::.cpu.data          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4095.577340                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           601325407                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          41621774                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.447376                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1959.542933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   647.710375                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data  1488.324033                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.478404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.158132                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.363360                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         2290                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5203850518                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5203850518                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1057308451000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 502488200500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 554820250500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
