#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13570c450 .scope module, "microTestbench" "microTestbench" 2 19;
 .timescale 0 0;
v0x13578ab40_0 .net "ALUop", 3 0, v0x13573ee10_0;  1 drivers
v0x13578ac30_0 .net "ALUop_ID_EX_out", 3 0, v0x13573a9d0_0;  1 drivers
v0x13578ad00_0 .net "ALUresult", 31 0, v0x135736a60_0;  1 drivers
v0x13578add0_0 .net "ALUresult_EX_MEM_out", 31 0, v0x135739430_0;  1 drivers
v0x13578ae60_0 .net "ALUresult_MEM_WB_out", 31 0, v0x13573cf30_0;  1 drivers
v0x13578af70_0 .net "ALUsrc", 1 0, v0x13573eee0_0;  1 drivers
v0x13578b040_0 .net "ALUsrc_ID_EX_out", 1 0, v0x13573aaa0_0;  1 drivers
v0x13578b110_0 .net "ID_forwardOp1", 1 0, v0x135782cd0_0;  1 drivers
v0x13578b1e0_0 .net "ID_forwardOp2", 1 0, v0x135782da0_0;  1 drivers
v0x13578b2f0_0 .net "PC_ID_EX_out", 31 0, v0x13573ac10_0;  1 drivers
v0x13578b3c0_0 .net "PC_IF_ID_out", 31 0, v0x13573c6d0_0;  1 drivers
v0x13578b490_0 .net "PCsrc", 0 0, v0x135737b40_0;  1 drivers
L_0x128108058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13578b520_0 .net/2u *"_ivl_2", 31 0, L_0x128108058;  1 drivers
v0x13578b5b0_0 .net "branchUnitOperand1", 31 0, v0x1357385c0_0;  1 drivers
v0x13578b680_0 .net "branchUnitOperand2", 31 0, v0x135738d80_0;  1 drivers
v0x13578b750_0 .var "clock", 0 0;
v0x13578b7e0_0 .var/i "cycles", 31 0;
v0x13578b970_0 .net "data", 31 0, L_0x135794730;  1 drivers
v0x13578ba40_0 .net "data_MEM_WB_out", 31 0, v0x13573d100_0;  1 drivers
v0x13578bad0_0 .net "forwardOp1", 1 0, v0x135783270_0;  1 drivers
v0x13578bb60_0 .net "forwardOp2", 1 0, v0x135783300_0;  1 drivers
v0x13578bc30_0 .net "forwardedOp1", 31 0, v0x135781a50_0;  1 drivers
v0x13578bd00_0 .net "forwardedOp2", 31 0, v0x1357821d0_0;  1 drivers
v0x13578bd90_0 .net "halt", 0 0, L_0x135790b70;  1 drivers
v0x13578be60_0 .net "halt_EX_MEM_out", 0 0, v0x135739640_0;  1 drivers
v0x13578bf30_0 .net "halt_ID_EX_out", 0 0, v0x13573ae40_0;  1 drivers
v0x13578c000_0 .net "halt_MEM_WB_out", 0 0, v0x13573d280_0;  1 drivers
v0x13578c090_0 .net "immediate", 31 0, v0x1357842d0_0;  1 drivers
v0x13578c1a0_0 .net "immediate_ID_EX_out", 31 0, v0x13573b000_0;  1 drivers
v0x13578c230_0 .net "instruction", 31 0, L_0x135790790;  1 drivers
v0x13578c300_0 .net "instruction_IF_ID_out", 31 0, v0x13573c8f0_0;  1 drivers
v0x13578c3d0_0 .net "jalr", 0 0, v0x13573f5a0_0;  1 drivers
v0x13578c4a0_0 .net "ld", 0 0, v0x13573f630_0;  1 drivers
v0x13578b8b0_0 .net "ld_ID_EX_out", 0 0, v0x13573b150_0;  1 drivers
v0x13578c770_0 .net "lh", 0 0, v0x13573f6c0_0;  1 drivers
v0x13578c840_0 .net "lh_EX_MEM_out", 0 0, v0x1357397b0_0;  1 drivers
v0x13578c910_0 .net "lh_ID_EX_out", 0 0, v0x13573b290_0;  1 drivers
v0x13578c9a0_0 .net "lh_MEM_WB_out", 0 0, v0x13573d3b0_0;  1 drivers
v0x13578ca70_0 .net "m0", 31 0, L_0x1357934c0;  1 drivers
v0x13578cb00_0 .net "m12", 31 0, L_0x135793700;  1 drivers
v0x13578cb90_0 .net "m16", 31 0, L_0x135793810;  1 drivers
v0x13578cc20_0 .net "m20", 31 0, L_0x135793970;  1 drivers
v0x13578ccb0_0 .net "m24", 31 0, L_0x135793a80;  1 drivers
v0x13578cd40_0 .net "m28", 31 0, L_0x135793bf0;  1 drivers
v0x13578cdd0_0 .net "m32", 31 0, L_0x135793cf0;  1 drivers
v0x13578ce60_0 .net "m36", 31 0, L_0x135793e70;  1 drivers
v0x13578cef0_0 .net "m4", 31 0, L_0x135793560;  1 drivers
v0x13578cf80_0 .net "m8", 31 0, L_0x135793600;  1 drivers
v0x13578d010_0 .net "memWrite", 0 0, v0x13573f750_0;  1 drivers
v0x13578d0e0_0 .net "memWrite_EX_MEM_out", 0 0, v0x1357398f0_0;  1 drivers
v0x13578d1b0_0 .net "memWrite_ID_EX_out", 0 0, v0x13573b3d0_0;  1 drivers
v0x13578d280_0 .net "memtoReg", 0 0, v0x13573f800_0;  1 drivers
v0x13578d350_0 .net "memtoReg_EX_MEM_out", 0 0, v0x135739aa0_0;  1 drivers
v0x13578d420_0 .net "memtoReg_ID_EX_out", 0 0, v0x13573b5f0_0;  1 drivers
v0x13578d4f0_0 .net "memtoReg_MEM_WB_out", 0 0, v0x13573d570_0;  1 drivers
v0x13578d5c0_0 .net "nop", 0 0, v0x135783420_0;  1 drivers
v0x13578d650_0 .net "pcBranchOperand", 31 0, v0x135785a10_0;  1 drivers
v0x13578d6e0_0 .net "pcBranched", 31 0, L_0x13578fe30;  1 drivers
v0x13578d7b0_0 .net "pcPlus4", 31 0, L_0x13578fcb0;  1 drivers
v0x13578d840_0 .net "r1", 31 0, L_0x135791410;  1 drivers
v0x13578d8d0_0 .net "r10", 31 0, L_0x135791b20;  1 drivers
v0x13578d960_0 .net "r11", 31 0, L_0x135791bd0;  1 drivers
v0x13578d9f0_0 .net "r12", 31 0, L_0x135791cb0;  1 drivers
v0x13578da80_0 .net "r13", 31 0, L_0x135791d60;  1 drivers
v0x13578db10_0 .net "r14", 31 0, L_0x135791c40;  1 drivers
v0x13578c530_0 .net "r15", 31 0, L_0x135791e90;  1 drivers
v0x13578c5c0_0 .net "r16", 31 0, L_0x135791fd0;  1 drivers
v0x13578c650_0 .net "r17", 31 0, L_0x135791dd0;  1 drivers
v0x13578dba0_0 .net "r18", 31 0, L_0x135792160;  1 drivers
v0x13578dc30_0 .net "r19", 31 0, L_0x135791f40;  1 drivers
v0x13578dcc0_0 .net "r2", 31 0, L_0x1357914c0;  1 drivers
v0x13578dd50_0 .net "r20", 31 0, L_0x135792300;  1 drivers
v0x13578dde0_0 .net "r21", 31 0, L_0x1357920c0;  1 drivers
v0x13578de70_0 .net "r22", 31 0, L_0x1357924b0;  1 drivers
v0x13578df20_0 .net "r23", 31 0, L_0x135792250;  1 drivers
v0x13578dfd0_0 .net "r24", 31 0, L_0x135792630;  1 drivers
v0x13578e080_0 .net "r25", 31 0, L_0x1357923f0;  1 drivers
v0x13578e130_0 .net "r26", 31 0, L_0x1357927c0;  1 drivers
v0x13578e1e0_0 .net "r27", 31 0, L_0x135792560;  1 drivers
v0x13578e290_0 .net "r28", 31 0, L_0x135792960;  1 drivers
v0x13578e340_0 .net "r29", 31 0, L_0x1357926e0;  1 drivers
v0x13578e3f0_0 .net "r3", 31 0, L_0x135791570;  1 drivers
v0x13578e4a0_0 .net "r30", 31 0, L_0x135792b10;  1 drivers
v0x13578e550_0 .net "r31", 31 0, L_0x135792870;  1 drivers
v0x13578e600_0 .net "r32", 31 0, L_0x135792a10;  1 drivers
v0x13578e6b0_0 .net "r4", 31 0, L_0x135791650;  1 drivers
v0x13578e760_0 .net "r5", 31 0, L_0x135791700;  1 drivers
v0x13578e810_0 .net "r6", 31 0, L_0x1357917f0;  1 drivers
v0x13578e8c0_0 .net "r7", 31 0, L_0x1357918a0;  1 drivers
v0x13578e970_0 .net "r8", 31 0, L_0x1357919a0;  1 drivers
v0x13578ea20_0 .net "r9", 31 0, L_0x135791a10;  1 drivers
v0x13578ead0_0 .net "rd_EX_MEM_out", 4 0, v0x135739bd0_0;  1 drivers
v0x13578eb60_0 .net "rd_ID_EX_out", 4 0, v0x13573b710_0;  1 drivers
v0x13578ebf0_0 .net "rd_MEM_WB_out", 4 0, v0x13573d690_0;  1 drivers
v0x13578ec80_0 .net "readAddress", 31 0, v0x135786890_0;  1 drivers
v0x13578eda0_0 .net "readData1", 31 0, L_0x1357910f0;  1 drivers
v0x13578eec0_0 .net "readData1_ID_EX_out", 31 0, v0x13573b830_0;  1 drivers
v0x13578ef50_0 .net "readData2", 31 0, L_0x135791320;  1 drivers
v0x13578efe0_0 .net "readData2_EX_MEM_out", 31 0, v0x135739d30_0;  1 drivers
v0x13578f0b0_0 .net "readData2_ID_EX_out", 31 0, v0x13573b970_0;  1 drivers
v0x13578f180_0 .net "regWrite", 0 0, v0x13573fad0_0;  1 drivers
v0x13578f250_0 .net "regWrite_EX_MEM_out", 0 0, v0x135739e90_0;  1 drivers
v0x13578f2e0_0 .net "regWrite_ID_EX_out", 0 0, v0x13573bac0_0;  1 drivers
v0x13578f3b0_0 .net "regWrite_MEM_WB_out", 0 0, v0x13573d7d0_0;  1 drivers
v0x13578f440_0 .var "reset", 0 0;
v0x13578f5d0_0 .net "rs1_ID_EX_out", 4 0, v0x13573bcd0_0;  1 drivers
v0x13578f6a0_0 .net "rs2_ID_EX_out", 4 0, v0x13573be20_0;  1 drivers
v0x13578f730_0 .net "sb", 0 0, v0x13573fb80_0;  1 drivers
v0x13578f7c0_0 .net "sb_EX_MEM_out", 0 0, v0x13573a150_0;  1 drivers
v0x13578f890_0 .net "sb_ID_EX_out", 0 0, v0x13573bf80_0;  1 drivers
v0x13578f960_0 .net "selectedOp2", 31 0, v0x13578a1f0_0;  1 drivers
v0x13578fa30_0 .net "selectedPC", 31 0, v0x135785fa0_0;  1 drivers
v0x13578fac0_0 .net "signExtenderOutputData", 31 0, L_0x135794e80;  1 drivers
v0x13578fb90_0 .net "writeBackData", 31 0, v0x1357853d0_0;  1 drivers
v0x13578fc20_0 .net "zeroFlag", 0 0, v0x135736b10_0;  1 drivers
E_0x1357147b0 .event posedge, v0x1357395b0_0;
L_0x13578ff30 .arith/sub 32, v0x135786890_0, L_0x128108058;
L_0x135790c50 .part v0x13573c8f0_0, 0, 7;
L_0x135790d30 .part v0x13573c8f0_0, 12, 3;
L_0x135790e50 .part v0x13573c8f0_0, 25, 7;
L_0x135792cd0 .part v0x13573c8f0_0, 15, 5;
L_0x135792d70 .part v0x13573c8f0_0, 20, 5;
L_0x135792e10 .part v0x13573c8f0_0, 0, 7;
L_0x135792ff0 .part v0x13573c8f0_0, 12, 3;
L_0x135793090 .part v0x13573c8f0_0, 0, 7;
L_0x135793130 .part v0x13573c8f0_0, 15, 5;
L_0x1357931d0 .part v0x13573c8f0_0, 20, 5;
L_0x135793270 .part v0x13573c8f0_0, 7, 5;
L_0x135793310 .part v0x13573c8f0_0, 15, 5;
L_0x135793420 .part v0x13573c8f0_0, 20, 5;
S_0x135714b50 .scope module, "ALUDUT" "ALU" 2 289, 3 2 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "operation";
    .port_info 1 /INPUT 32 "operand1";
    .port_info 2 /INPUT 32 "operand2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zeroFlag";
P_0x13570b2b0 .param/l "addop" 0 3 5, C4<0001>;
P_0x13570b2f0 .param/l "andop" 0 3 7, C4<0011>;
P_0x13570b330 .param/l "jalop" 0 3 13, C4<1001>;
P_0x13570b370 .param/l "luiop" 0 3 14, C4<1010>;
P_0x13570b3b0 .param/l "orop" 0 3 8, C4<0100>;
P_0x13570b3f0 .param/l "sllop" 0 3 9, C4<0101>;
P_0x13570b430 .param/l "sltop" 0 3 12, C4<1000>;
P_0x13570b470 .param/l "srlop" 0 3 10, C4<0110>;
P_0x13570b4b0 .param/l "subop" 0 3 6, C4<0010>;
P_0x13570b4f0 .param/l "xorop" 0 3 11, C4<0111>;
v0x135704170_0 .net "operand1", 31 0, v0x135781a50_0;  alias, 1 drivers
v0x1357368f0_0 .net "operand2", 31 0, v0x13578a1f0_0;  alias, 1 drivers
v0x1357369a0_0 .net "operation", 3 0, v0x13573a9d0_0;  alias, 1 drivers
v0x135736a60_0 .var "result", 31 0;
v0x135736b10_0 .var "zeroFlag", 0 0;
E_0x135704280 .event anyedge, v0x1357369a0_0, v0x135704170_0, v0x1357368f0_0;
S_0x135736c70 .scope module, "add4Adder" "adder" 2 99, 4 2 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /OUTPUT 32 "sum";
v0x135736e80_0 .net "operand1", 31 0, v0x135786890_0;  alias, 1 drivers
L_0x128108010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x135736f10_0 .net "operand2", 31 0, L_0x128108010;  1 drivers
v0x135736fc0_0 .net "sum", 31 0, L_0x13578fcb0;  alias, 1 drivers
L_0x13578fcb0 .arith/sum 32, v0x135786890_0, L_0x128108010;
S_0x1357370d0 .scope module, "branchAdder" "adder" 2 111, 4 2 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /OUTPUT 32 "sum";
v0x135737300_0 .net "operand1", 31 0, L_0x13578ff30;  1 drivers
v0x1357373b0_0 .net "operand2", 31 0, v0x135785a10_0;  alias, 1 drivers
v0x135737460_0 .net "sum", 31 0, L_0x13578fe30;  alias, 1 drivers
L_0x13578fe30 .arith/sum 32, L_0x13578ff30, v0x135785a10_0;
S_0x135737570 .scope module, "branchUnit" "branchUnitPred" 2 193, 5 2 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 7 "opCode";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "operand1";
    .port_info 4 /INPUT 32 "operand2";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0x135737730 .param/l "bOp" 0 5 4, C4<1100011>;
P_0x135737770 .param/l "beqf3" 0 5 5, C4<000>;
P_0x1357377b0 .param/l "bnef3" 0 5 6, C4<001>;
P_0x1357377f0 .param/l "jalOp" 0 5 7, C4<1101111>;
P_0x135737830 .param/l "jalrOp" 0 5 8, C4<1100111>;
v0x135737b40_0 .var "PCsrc", 0 0;
v0x135737bf0_0 .net "funct3", 2 0, L_0x135792ff0;  1 drivers
v0x135737c90_0 .net "opCode", 6 0, L_0x135792e10;  1 drivers
v0x135737d40_0 .net "operand1", 31 0, v0x1357385c0_0;  alias, 1 drivers
v0x135737df0_0 .net "operand2", 31 0, v0x135738d80_0;  alias, 1 drivers
v0x135737ee0_0 .net "reset", 0 0, v0x13578f440_0;  1 drivers
E_0x135737ac0/0 .event anyedge, v0x135737ee0_0, v0x135737c90_0, v0x135737bf0_0, v0x135737d40_0;
E_0x135737ac0/1 .event anyedge, v0x135737df0_0;
E_0x135737ac0 .event/or E_0x135737ac0/0, E_0x135737ac0/1;
S_0x135738010 .scope module, "branchUnitOp1Mux" "mux4_1" 2 177, 6 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /INPUT 32 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 32 "out";
v0x135738310_0 .net "i0", 31 0, L_0x1357910f0;  alias, 1 drivers
v0x1357383c0_0 .net "i1", 31 0, v0x135739430_0;  alias, 1 drivers
v0x135738460_0 .net "i2", 31 0, v0x1357853d0_0;  alias, 1 drivers
o0x128050700 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135738510_0 .net "i3", 31 0, o0x128050700;  0 drivers
v0x1357385c0_0 .var "out", 31 0;
v0x1357386a0_0 .net "select", 1 0, v0x135782cd0_0;  alias, 1 drivers
E_0x1357382a0/0 .event anyedge, v0x1357386a0_0, v0x135738310_0, v0x1357383c0_0, v0x135738460_0;
E_0x1357382a0/1 .event anyedge, v0x135738510_0;
E_0x1357382a0 .event/or E_0x1357382a0/0, E_0x1357382a0/1;
S_0x1357387d0 .scope module, "branchUnitOp2Mux" "mux4_1" 2 185, 6 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /INPUT 32 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 32 "out";
v0x135738aa0_0 .net "i0", 31 0, L_0x135791320;  alias, 1 drivers
v0x135738b60_0 .net "i1", 31 0, v0x135739430_0;  alias, 1 drivers
v0x135738c20_0 .net "i2", 31 0, v0x1357853d0_0;  alias, 1 drivers
o0x1280508b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135738cf0_0 .net "i3", 31 0, o0x1280508b0;  0 drivers
v0x135738d80_0 .var "out", 31 0;
v0x135738e60_0 .net "select", 1 0, v0x135782da0_0;  alias, 1 drivers
E_0x135738a20/0 .event anyedge, v0x135738e60_0, v0x135738aa0_0, v0x1357383c0_0, v0x135738460_0;
E_0x135738a20/1 .event anyedge, v0x135738cf0_0;
E_0x135738a20 .event/or E_0x135738a20/0, E_0x135738a20/1;
S_0x135738f90 .scope module, "bufferEX_MEM" "EX_MEM" 2 299, 7 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regWrite_in";
    .port_info 3 /INPUT 1 "memtoReg_in";
    .port_info 4 /INPUT 1 "memWrite_in";
    .port_info 5 /INPUT 1 "sb_in";
    .port_info 6 /INPUT 1 "lh_in";
    .port_info 7 /INPUT 32 "readData2_in";
    .port_info 8 /INPUT 32 "ALUresult_in";
    .port_info 9 /INPUT 5 "rd_in";
    .port_info 10 /INPUT 1 "halt_in";
    .port_info 11 /OUTPUT 1 "regWrite";
    .port_info 12 /OUTPUT 1 "memtoReg";
    .port_info 13 /OUTPUT 1 "memWrite";
    .port_info 14 /OUTPUT 1 "sb";
    .port_info 15 /OUTPUT 1 "lh";
    .port_info 16 /OUTPUT 32 "readData2";
    .port_info 17 /OUTPUT 32 "ALUresult";
    .port_info 18 /OUTPUT 5 "rd";
    .port_info 19 /OUTPUT 1 "halt";
v0x135739430_0 .var "ALUresult", 31 0;
v0x135739520_0 .net "ALUresult_in", 31 0, v0x135736a60_0;  alias, 1 drivers
v0x1357395b0_0 .net "clock", 0 0, v0x13578b750_0;  1 drivers
v0x135739640_0 .var "halt", 0 0;
v0x1357396d0_0 .net "halt_in", 0 0, v0x13573ae40_0;  alias, 1 drivers
v0x1357397b0_0 .var "lh", 0 0;
v0x135739850_0 .net "lh_in", 0 0, v0x13573b290_0;  alias, 1 drivers
v0x1357398f0_0 .var "memWrite", 0 0;
v0x135739990_0 .net "memWrite_in", 0 0, v0x13573b3d0_0;  alias, 1 drivers
v0x135739aa0_0 .var "memtoReg", 0 0;
v0x135739b30_0 .net "memtoReg_in", 0 0, v0x13573b5f0_0;  alias, 1 drivers
v0x135739bd0_0 .var "rd", 4 0;
v0x135739c80_0 .net "rd_in", 4 0, v0x13573b710_0;  alias, 1 drivers
v0x135739d30_0 .var "readData2", 31 0;
v0x135739de0_0 .net "readData2_in", 31 0, v0x1357821d0_0;  alias, 1 drivers
v0x135739e90_0 .var "regWrite", 0 0;
v0x135739f30_0 .net "regWrite_in", 0 0, v0x13573bac0_0;  alias, 1 drivers
v0x13573a0c0_0 .net "reset", 0 0, v0x13578f440_0;  alias, 1 drivers
v0x13573a150_0 .var "sb", 0 0;
v0x13573a1e0_0 .net "sb_in", 0 0, v0x13573bf80_0;  alias, 1 drivers
E_0x1357393d0 .event posedge, v0x135737ee0_0, v0x1357395b0_0;
S_0x13573a3d0 .scope module, "bufferID_EX" "ID_EX" 2 227, 8 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regWrite_in";
    .port_info 3 /INPUT 1 "memtoReg_in";
    .port_info 4 /INPUT 1 "memWrite_in";
    .port_info 5 /INPUT 1 "sb_in";
    .port_info 6 /INPUT 1 "lh_in";
    .port_info 7 /INPUT 1 "ld_in";
    .port_info 8 /INPUT 1 "halt_in";
    .port_info 9 /INPUT 2 "ALUsrc_in";
    .port_info 10 /INPUT 4 "ALUop_in";
    .port_info 11 /INPUT 32 "PC_in";
    .port_info 12 /INPUT 32 "readData1_in";
    .port_info 13 /INPUT 32 "readData2_in";
    .port_info 14 /INPUT 32 "immediate_in";
    .port_info 15 /INPUT 5 "rd_in";
    .port_info 16 /INPUT 5 "rs1_in";
    .port_info 17 /INPUT 5 "rs2_in";
    .port_info 18 /OUTPUT 1 "regWrite";
    .port_info 19 /OUTPUT 1 "memtoReg";
    .port_info 20 /OUTPUT 1 "memWrite";
    .port_info 21 /OUTPUT 1 "sb";
    .port_info 22 /OUTPUT 1 "lh";
    .port_info 23 /OUTPUT 1 "ld";
    .port_info 24 /OUTPUT 1 "halt";
    .port_info 25 /OUTPUT 2 "ALUsrc";
    .port_info 26 /OUTPUT 4 "ALUop";
    .port_info 27 /OUTPUT 32 "PC";
    .port_info 28 /OUTPUT 32 "readData1";
    .port_info 29 /OUTPUT 32 "readData2";
    .port_info 30 /OUTPUT 32 "immediate";
    .port_info 31 /OUTPUT 5 "rd";
    .port_info 32 /OUTPUT 5 "rs1";
    .port_info 33 /OUTPUT 5 "rs2";
v0x13573a9d0_0 .var "ALUop", 3 0;
v0x135739150_0 .net "ALUop_in", 3 0, v0x13573ee10_0;  alias, 1 drivers
v0x13573aaa0_0 .var "ALUsrc", 1 0;
v0x13573ab60_0 .net "ALUsrc_in", 1 0, v0x13573eee0_0;  alias, 1 drivers
v0x13573ac10_0 .var "PC", 31 0;
v0x13573ad00_0 .net "PC_in", 31 0, v0x13573c6d0_0;  alias, 1 drivers
v0x13573adb0_0 .net "clock", 0 0, v0x13578b750_0;  alias, 1 drivers
v0x13573ae40_0 .var "halt", 0 0;
v0x13573aef0_0 .net "halt_in", 0 0, L_0x135790b70;  alias, 1 drivers
v0x13573b000_0 .var "immediate", 31 0;
v0x13573b0a0_0 .net "immediate_in", 31 0, v0x1357842d0_0;  alias, 1 drivers
v0x13573b150_0 .var "ld", 0 0;
v0x13573b1f0_0 .net "ld_in", 0 0, v0x13573f630_0;  alias, 1 drivers
v0x13573b290_0 .var "lh", 0 0;
v0x13573b340_0 .net "lh_in", 0 0, v0x13573f6c0_0;  alias, 1 drivers
v0x13573b3d0_0 .var "memWrite", 0 0;
v0x13573b460_0 .net "memWrite_in", 0 0, v0x13573f750_0;  alias, 1 drivers
v0x13573b5f0_0 .var "memtoReg", 0 0;
v0x13573b680_0 .net "memtoReg_in", 0 0, v0x13573f800_0;  alias, 1 drivers
v0x13573b710_0 .var "rd", 4 0;
v0x13573b7a0_0 .net "rd_in", 4 0, L_0x135793270;  1 drivers
v0x13573b830_0 .var "readData1", 31 0;
v0x13573b8c0_0 .net "readData1_in", 31 0, L_0x1357910f0;  alias, 1 drivers
v0x13573b970_0 .var "readData2", 31 0;
v0x13573ba00_0 .net "readData2_in", 31 0, L_0x135791320;  alias, 1 drivers
v0x13573bac0_0 .var "regWrite", 0 0;
v0x13573bb70_0 .net "regWrite_in", 0 0, v0x13573fad0_0;  alias, 1 drivers
v0x13573bc00_0 .net "reset", 0 0, v0x13578f440_0;  alias, 1 drivers
v0x13573bcd0_0 .var "rs1", 4 0;
v0x13573bd70_0 .net "rs1_in", 4 0, L_0x135793310;  1 drivers
v0x13573be20_0 .var "rs2", 4 0;
v0x13573bed0_0 .net "rs2_in", 4 0, L_0x135793420;  1 drivers
v0x13573bf80_0 .var "sb", 0 0;
v0x13573b4f0_0 .net "sb_in", 0 0, v0x13573fb80_0;  alias, 1 drivers
S_0x13573c4d0 .scope module, "bufferIF_ID" "IF_ID" 2 124, 9 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "PC";
    .port_info 5 /OUTPUT 32 "instruction";
v0x13573c6d0_0 .var "PC", 31 0;
v0x13573c790_0 .net "PC_in", 31 0, v0x135786890_0;  alias, 1 drivers
v0x13573c820_0 .net "clock", 0 0, v0x13578b750_0;  alias, 1 drivers
v0x13573c8f0_0 .var "instruction", 31 0;
v0x13573c980_0 .net "instruction_in", 31 0, L_0x135790790;  alias, 1 drivers
v0x13573ca50_0 .net "reset", 0 0, v0x13578f440_0;  alias, 1 drivers
S_0x13573cb70 .scope module, "bufferMEM_WB" "MEM_WB" 2 335, 10 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regWrite_in";
    .port_info 3 /INPUT 1 "memtoReg_in";
    .port_info 4 /INPUT 1 "lh_in";
    .port_info 5 /INPUT 32 "ALUresult_in";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /INPUT 5 "rd_in";
    .port_info 8 /INPUT 1 "halt_in";
    .port_info 9 /OUTPUT 1 "regWrite";
    .port_info 10 /OUTPUT 1 "memtoReg";
    .port_info 11 /OUTPUT 1 "lh";
    .port_info 12 /OUTPUT 32 "ALUresult";
    .port_info 13 /OUTPUT 32 "data";
    .port_info 14 /OUTPUT 5 "rd";
    .port_info 15 /OUTPUT 1 "halt";
v0x13573cf30_0 .var "ALUresult", 31 0;
v0x13573cfd0_0 .net "ALUresult_in", 31 0, v0x135739430_0;  alias, 1 drivers
v0x13573d070_0 .net "clock", 0 0, v0x13578b750_0;  alias, 1 drivers
v0x13573d100_0 .var "data", 31 0;
v0x13573d190_0 .net "data_in", 31 0, L_0x135794730;  alias, 1 drivers
v0x13573d280_0 .var "halt", 0 0;
v0x13573d320_0 .net "halt_in", 0 0, v0x135739640_0;  alias, 1 drivers
v0x13573d3b0_0 .var "lh", 0 0;
v0x13573d440_0 .net "lh_in", 0 0, v0x1357397b0_0;  alias, 1 drivers
v0x13573d570_0 .var "memtoReg", 0 0;
v0x13573d600_0 .net "memtoReg_in", 0 0, v0x135739aa0_0;  alias, 1 drivers
v0x13573d690_0 .var "rd", 4 0;
v0x13573d720_0 .net "rd_in", 4 0, v0x135739bd0_0;  alias, 1 drivers
v0x13573d7d0_0 .var "regWrite", 0 0;
v0x13573d860_0 .net "regWrite_in", 0 0, v0x135739e90_0;  alias, 1 drivers
v0x13573d910_0 .net "reset", 0 0, v0x13578f440_0;  alias, 1 drivers
S_0x13573db90 .scope module, "controlUnit" "controlUnit" 2 133, 11 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opCode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 1 "nop";
    .port_info 4 /OUTPUT 1 "regWrite";
    .port_info 5 /OUTPUT 1 "memtoReg";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 2 "ALUsrc";
    .port_info 8 /OUTPUT 4 "ALUop";
    .port_info 9 /OUTPUT 1 "sb";
    .port_info 10 /OUTPUT 1 "lh";
    .port_info 11 /OUTPUT 1 "ld";
    .port_info 12 /OUTPUT 1 "jalr";
    .port_info 13 /OUTPUT 1 "halt";
P_0x125813c00 .param/l "Rtype" 0 11 5, C4<0110011>;
P_0x125813c40 .param/l "addiwOp" 0 11 18, C4<0010011>;
P_0x125813c80 .param/l "addiwf3" 0 11 18, C4<000>;
P_0x125813cc0 .param/l "addop" 0 11 34, C4<0001>;
P_0x125813d00 .param/l "addwf3" 0 11 7, C4<001>;
P_0x125813d40 .param/l "addwf7" 0 11 7, C4<0100000>;
P_0x125813d80 .param/l "andf3" 0 11 8, C4<111>;
P_0x125813dc0 .param/l "andf7" 0 11 8, C4<0000000>;
P_0x125813e00 .param/l "andiOp" 0 11 19, C4<0011011>;
P_0x125813e40 .param/l "andif3" 0 11 19, C4<110>;
P_0x125813e80 .param/l "andop" 0 11 36, C4<0011>;
P_0x125813ec0 .param/l "beqOp" 0 11 27, C4<1100011>;
P_0x125813f00 .param/l "beqf3" 0 11 27, C4<000>;
P_0x125813f40 .param/l "bneOp" 0 11 28, C4<1100011>;
P_0x125813f80 .param/l "bnef3" 0 11 28, C4<001>;
P_0x125813fc0 .param/l "jalOp" 0 11 29, C4<1101111>;
P_0x125814000 .param/l "jalop" 0 11 42, C4<1001>;
P_0x125814040 .param/l "jalrOp" 0 11 20, C4<1100111>;
P_0x125814080 .param/l "jalrf3" 0 11 20, C4<000>;
P_0x1258140c0 .param/l "lhOp" 0 11 21, C4<0000011>;
P_0x125814100 .param/l "lhf3" 0 11 21, C4<010>;
P_0x125814140 .param/l "luiOp" 0 11 30, C4<0111000>;
P_0x125814180 .param/l "luiop" 0 11 43, C4<1010>;
P_0x1258141c0 .param/l "lwOp" 0 11 22, C4<0000011>;
P_0x125814200 .param/l "lwf3" 0 11 22, C4<000>;
P_0x125814240 .param/l "orf3" 0 11 10, C4<101>;
P_0x125814280 .param/l "orf7" 0 11 10, C4<0000000>;
P_0x1258142c0 .param/l "oriOp" 0 11 23, C4<0010011>;
P_0x125814300 .param/l "orif3" 0 11 23, C4<111>;
P_0x125814340 .param/l "orop" 0 11 37, C4<0100>;
P_0x125814380 .param/l "sbOp" 0 11 31, C4<0100011>;
P_0x1258143c0 .param/l "sbf3" 0 11 31, C4<000>;
P_0x125814400 .param/l "sllf3" 0 11 12, C4<100>;
P_0x125814440 .param/l "sllf7" 0 11 12, C4<0000000>;
P_0x125814480 .param/l "sllop" 0 11 38, C4<0101>;
P_0x1258144c0 .param/l "sltf3" 0 11 11, C4<000>;
P_0x125814500 .param/l "sltf7" 0 11 11, C4<0000000>;
P_0x125814540 .param/l "sltop" 0 11 41, C4<1000>;
P_0x125814580 .param/l "srlf3" 0 11 13, C4<010>;
P_0x1258145c0 .param/l "srlf7" 0 11 13, C4<0000000>;
P_0x125814600 .param/l "srlop" 0 11 39, C4<0110>;
P_0x125814640 .param/l "subf3" 0 11 14, C4<110>;
P_0x125814680 .param/l "subf7" 0 11 14, C4<0000000>;
P_0x1258146c0 .param/l "subop" 0 11 35, C4<0010>;
P_0x125814700 .param/l "swOp" 0 11 32, C4<0100011>;
P_0x125814740 .param/l "swf3" 0 11 32, C4<010>;
P_0x125814780 .param/l "xorf3" 0 11 9, C4<011>;
P_0x1258147c0 .param/l "xorf7" 0 11 9, C4<0000000>;
P_0x125814800 .param/l "xorop" 0 11 40, C4<0111>;
v0x13573ee10_0 .var "ALUop", 3 0;
v0x13573eee0_0 .var "ALUsrc", 1 0;
L_0x128108178 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0x13573ef90_0 .net/2u *"_ivl_0", 6 0, L_0x128108178;  1 drivers
v0x13573f040_0 .net *"_ivl_2", 0 0, L_0x135790930;  1 drivers
L_0x1281081c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13573f0e0_0 .net/2s *"_ivl_4", 1 0, L_0x1281081c0;  1 drivers
L_0x128108208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13573f1d0_0 .net/2s *"_ivl_6", 1 0, L_0x128108208;  1 drivers
v0x13573f280_0 .net *"_ivl_8", 1 0, L_0x135790a10;  1 drivers
v0x13573f330_0 .net "funct3", 2 0, L_0x135790d30;  1 drivers
v0x13573f3e0_0 .net "funct7", 6 0, L_0x135790e50;  1 drivers
v0x13573f4f0_0 .net "halt", 0 0, L_0x135790b70;  alias, 1 drivers
v0x13573f5a0_0 .var "jalr", 0 0;
v0x13573f630_0 .var "ld", 0 0;
v0x13573f6c0_0 .var "lh", 0 0;
v0x13573f750_0 .var "memWrite", 0 0;
v0x13573f800_0 .var "memtoReg", 0 0;
v0x13573f8b0_0 .net "nop", 0 0, v0x135783420_0;  alias, 1 drivers
v0x13573f940_0 .net "opCode", 6 0, L_0x135790c50;  1 drivers
v0x13573fad0_0 .var "regWrite", 0 0;
v0x13573fb80_0 .var "sb", 0 0;
E_0x13573edd0 .event anyedge, v0x13573f8b0_0, v0x13573f940_0, v0x13573f330_0, v0x13573f3e0_0;
L_0x135790930 .cmp/eq 7, L_0x135790c50, L_0x128108178;
L_0x135790a10 .functor MUXZ 2, L_0x128108208, L_0x1281081c0, L_0x135790930, C4<>;
L_0x135790b70 .part L_0x135790a10, 0, 1;
S_0x13573fcd0 .scope module, "dataMem" "dataMemory" 2 323, 12 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataAddress";
    .port_info 1 /INPUT 32 "writeData";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 1 "sb";
    .port_info 4 /OUTPUT 32 "data";
    .port_info 5 /OUTPUT 32 "m0";
    .port_info 6 /OUTPUT 32 "m4";
    .port_info 7 /OUTPUT 32 "m8";
    .port_info 8 /OUTPUT 32 "m12";
    .port_info 9 /OUTPUT 32 "m16";
    .port_info 10 /OUTPUT 32 "m20";
    .port_info 11 /OUTPUT 32 "m24";
    .port_info 12 /OUTPUT 32 "m28";
    .port_info 13 /OUTPUT 32 "m32";
    .port_info 14 /OUTPUT 32 "m36";
v0x1357400f0_0 .net *"_ivl_60", 7 0, L_0x135793f60;  1 drivers
L_0x1281082e0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1357401b0_0 .net/2u *"_ivl_62", 31 0, L_0x1281082e0;  1 drivers
v0x135740250_0 .net *"_ivl_64", 31 0, L_0x135794060;  1 drivers
v0x1357402e0_0 .net *"_ivl_66", 7 0, L_0x1357942a0;  1 drivers
L_0x128108328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x135740370_0 .net/2u *"_ivl_68", 31 0, L_0x128108328;  1 drivers
v0x135740450_0 .net *"_ivl_70", 31 0, L_0x135794340;  1 drivers
v0x135740500_0 .net *"_ivl_72", 7 0, L_0x135794420;  1 drivers
L_0x128108370 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1357405b0_0 .net/2u *"_ivl_74", 31 0, L_0x128108370;  1 drivers
v0x135740660_0 .net *"_ivl_76", 31 0, L_0x1357944c0;  1 drivers
v0x135740770_0 .net *"_ivl_78", 7 0, L_0x135794600;  1 drivers
v0x135740820_0 .net "data", 31 0, L_0x135794730;  alias, 1 drivers
v0x1357408e0_0 .net "dataAddress", 31 0, v0x135739430_0;  alias, 1 drivers
v0x1357409f0_0 .net "m0", 31 0, L_0x1357934c0;  alias, 1 drivers
v0x135740a80_0 .net "m12", 31 0, L_0x135793700;  alias, 1 drivers
v0x135740b10_0 .net "m16", 31 0, L_0x135793810;  alias, 1 drivers
v0x135740bc0_0 .net "m20", 31 0, L_0x135793970;  alias, 1 drivers
v0x135740c70_0 .net "m24", 31 0, L_0x135793a80;  alias, 1 drivers
v0x135740e00_0 .net "m28", 31 0, L_0x135793bf0;  alias, 1 drivers
v0x135740e90_0 .net "m32", 31 0, L_0x135793cf0;  alias, 1 drivers
v0x135740f40_0 .net "m36", 31 0, L_0x135793e70;  alias, 1 drivers
v0x135740ff0_0 .net "m4", 31 0, L_0x135793560;  alias, 1 drivers
v0x1357410a0_0 .net "m8", 31 0, L_0x135793600;  alias, 1 drivers
v0x135741150_0 .net "memWrite", 0 0, v0x1357398f0_0;  alias, 1 drivers
v0x135741200 .array "memory", 0 8191, 7 0;
v0x135781210_0 .net "sb", 0 0, v0x13573a150_0;  alias, 1 drivers
v0x1357812c0_0 .net "writeData", 31 0, v0x135739d30_0;  alias, 1 drivers
E_0x135740080 .event anyedge, v0x1357398f0_0, v0x13573a150_0, v0x135739d30_0, v0x1357383c0_0;
v0x135741200_0 .array/port v0x135741200, 0;
v0x135741200_1 .array/port v0x135741200, 1;
v0x135741200_2 .array/port v0x135741200, 2;
v0x135741200_3 .array/port v0x135741200, 3;
L_0x1357934c0 .concat [ 8 8 8 8], v0x135741200_0, v0x135741200_1, v0x135741200_2, v0x135741200_3;
v0x135741200_4 .array/port v0x135741200, 4;
v0x135741200_5 .array/port v0x135741200, 5;
v0x135741200_6 .array/port v0x135741200, 6;
v0x135741200_7 .array/port v0x135741200, 7;
L_0x135793560 .concat [ 8 8 8 8], v0x135741200_4, v0x135741200_5, v0x135741200_6, v0x135741200_7;
v0x135741200_8 .array/port v0x135741200, 8;
v0x135741200_9 .array/port v0x135741200, 9;
v0x135741200_10 .array/port v0x135741200, 10;
v0x135741200_11 .array/port v0x135741200, 11;
L_0x135793600 .concat [ 8 8 8 8], v0x135741200_8, v0x135741200_9, v0x135741200_10, v0x135741200_11;
v0x135741200_12 .array/port v0x135741200, 12;
v0x135741200_13 .array/port v0x135741200, 13;
v0x135741200_14 .array/port v0x135741200, 14;
v0x135741200_15 .array/port v0x135741200, 15;
L_0x135793700 .concat [ 8 8 8 8], v0x135741200_12, v0x135741200_13, v0x135741200_14, v0x135741200_15;
v0x135741200_16 .array/port v0x135741200, 16;
v0x135741200_17 .array/port v0x135741200, 17;
v0x135741200_18 .array/port v0x135741200, 18;
v0x135741200_19 .array/port v0x135741200, 19;
L_0x135793810 .concat [ 8 8 8 8], v0x135741200_16, v0x135741200_17, v0x135741200_18, v0x135741200_19;
v0x135741200_20 .array/port v0x135741200, 20;
v0x135741200_21 .array/port v0x135741200, 21;
v0x135741200_22 .array/port v0x135741200, 22;
v0x135741200_23 .array/port v0x135741200, 23;
L_0x135793970 .concat [ 8 8 8 8], v0x135741200_20, v0x135741200_21, v0x135741200_22, v0x135741200_23;
v0x135741200_24 .array/port v0x135741200, 24;
v0x135741200_25 .array/port v0x135741200, 25;
v0x135741200_26 .array/port v0x135741200, 26;
v0x135741200_27 .array/port v0x135741200, 27;
L_0x135793a80 .concat [ 8 8 8 8], v0x135741200_24, v0x135741200_25, v0x135741200_26, v0x135741200_27;
v0x135741200_28 .array/port v0x135741200, 28;
v0x135741200_29 .array/port v0x135741200, 29;
v0x135741200_30 .array/port v0x135741200, 30;
v0x135741200_31 .array/port v0x135741200, 31;
L_0x135793bf0 .concat [ 8 8 8 8], v0x135741200_28, v0x135741200_29, v0x135741200_30, v0x135741200_31;
v0x135741200_32 .array/port v0x135741200, 32;
v0x135741200_33 .array/port v0x135741200, 33;
v0x135741200_34 .array/port v0x135741200, 34;
v0x135741200_35 .array/port v0x135741200, 35;
L_0x135793cf0 .concat [ 8 8 8 8], v0x135741200_32, v0x135741200_33, v0x135741200_34, v0x135741200_35;
v0x135741200_36 .array/port v0x135741200, 36;
v0x135741200_37 .array/port v0x135741200, 37;
v0x135741200_38 .array/port v0x135741200, 38;
v0x135741200_39 .array/port v0x135741200, 39;
L_0x135793e70 .concat [ 8 8 8 8], v0x135741200_36, v0x135741200_37, v0x135741200_38, v0x135741200_39;
L_0x135793f60 .array/port v0x135741200, L_0x135794060;
L_0x135794060 .arith/sum 32, v0x135739430_0, L_0x1281082e0;
L_0x1357942a0 .array/port v0x135741200, L_0x135794340;
L_0x135794340 .arith/sum 32, v0x135739430_0, L_0x128108328;
L_0x135794420 .array/port v0x135741200, L_0x1357944c0;
L_0x1357944c0 .arith/sum 32, v0x135739430_0, L_0x128108370;
L_0x135794600 .array/port v0x135741200, v0x135739430_0;
L_0x135794730 .concat [ 8 8 8 8], L_0x135794600, L_0x135794420, L_0x1357942a0, L_0x135793f60;
S_0x1357814d0 .scope module, "forwardALUOp1" "mux4_1" 2 265, 6 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /INPUT 32 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 32 "out";
v0x1357817d0_0 .net "i0", 31 0, v0x13573b830_0;  alias, 1 drivers
v0x1357818a0_0 .net "i1", 31 0, v0x135739430_0;  alias, 1 drivers
v0x135781930_0 .net "i2", 31 0, v0x1357853d0_0;  alias, 1 drivers
o0x1280d2cb0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1357819c0_0 .net "i3", 31 0, o0x1280d2cb0;  0 drivers
v0x135781a50_0 .var "out", 31 0;
v0x135781b20_0 .net "select", 1 0, v0x135783270_0;  alias, 1 drivers
E_0x135781750/0 .event anyedge, v0x135781b20_0, v0x13573b830_0, v0x1357383c0_0, v0x135738460_0;
E_0x135781750/1 .event anyedge, v0x1357819c0_0;
E_0x135781750 .event/or E_0x135781750/0, E_0x135781750/1;
S_0x135781c40 .scope module, "forwardALUOp2" "mux4_1" 2 273, 6 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /INPUT 32 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 32 "out";
v0x135781f10_0 .net "i0", 31 0, v0x13573b970_0;  alias, 1 drivers
v0x135781fe0_0 .net "i1", 31 0, v0x135739430_0;  alias, 1 drivers
v0x135782070_0 .net "i2", 31 0, v0x1357853d0_0;  alias, 1 drivers
o0x1280d2e30 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135782120_0 .net "i3", 31 0, o0x1280d2e30;  0 drivers
v0x1357821d0_0 .var "out", 31 0;
v0x1357822b0_0 .net "select", 1 0, v0x135783300_0;  alias, 1 drivers
E_0x135781e90/0 .event anyedge, v0x1357822b0_0, v0x13573b970_0, v0x1357383c0_0, v0x135738460_0;
E_0x135781e90/1 .event anyedge, v0x135782120_0;
E_0x135781e90 .event/or E_0x135781e90/0, E_0x135781e90/1;
S_0x1357823e0 .scope module, "fwUnit" "forwardingUnit" 2 203, 13 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "opCode";
    .port_info 3 /INPUT 5 "ID_EX_rd";
    .port_info 4 /INPUT 5 "EX_MEM_rd";
    .port_info 5 /INPUT 5 "MEM_WB_rd";
    .port_info 6 /INPUT 5 "IF_ID_rs1";
    .port_info 7 /INPUT 5 "IF_ID_rs2";
    .port_info 8 /INPUT 5 "ID_EX_rs1";
    .port_info 9 /INPUT 5 "ID_EX_rs2";
    .port_info 10 /INPUT 1 "regWrite_EX_MEM";
    .port_info 11 /INPUT 1 "regWrite_MEM_WB";
    .port_info 12 /INPUT 1 "load_ID_EX";
    .port_info 13 /INPUT 2 "branch";
    .port_info 14 /OUTPUT 2 "forwardOp1";
    .port_info 15 /OUTPUT 2 "forwardOp2";
    .port_info 16 /OUTPUT 2 "ID_forwardOp1";
    .port_info 17 /OUTPUT 2 "ID_forwardOp2";
    .port_info 18 /OUTPUT 1 "nop";
P_0x1357825a0 .param/l "bOp" 0 13 3, C4<1100011>;
P_0x1357825e0 .param/l "jalrOp" 0 13 4, C4<1100111>;
v0x1357829e0_0 .net "EX_MEM_rd", 4 0, v0x135739bd0_0;  alias, 1 drivers
v0x135782ac0_0 .net "ID_EX_rd", 4 0, v0x13573b710_0;  alias, 1 drivers
v0x135782b90_0 .net "ID_EX_rs1", 4 0, v0x13573bcd0_0;  alias, 1 drivers
v0x135782c20_0 .net "ID_EX_rs2", 4 0, v0x13573be20_0;  alias, 1 drivers
v0x135782cd0_0 .var "ID_forwardOp1", 1 0;
v0x135782da0_0 .var "ID_forwardOp2", 1 0;
v0x135782e50_0 .net "IF_ID_rs1", 4 0, L_0x135793130;  1 drivers
v0x135782ee0_0 .net "IF_ID_rs2", 4 0, L_0x1357931d0;  1 drivers
v0x135782f90_0 .net "MEM_WB_rd", 4 0, v0x13573d690_0;  alias, 1 drivers
o0x1280d3010 .functor BUFZ 2, C4<zz>; HiZ drive
v0x1357830d0_0 .net "branch", 1 0, o0x1280d3010;  0 drivers
v0x135783160_0 .net "clock", 0 0, v0x13578b750_0;  alias, 1 drivers
v0x135783270_0 .var "forwardOp1", 1 0;
v0x135783300_0 .var "forwardOp2", 1 0;
v0x135783390_0 .net "load_ID_EX", 0 0, v0x13573b150_0;  alias, 1 drivers
v0x135783420_0 .var "nop", 0 0;
v0x1357834d0_0 .net "opCode", 6 0, L_0x135793090;  1 drivers
v0x135783560_0 .net "regWrite_EX_MEM", 0 0, v0x135739e90_0;  alias, 1 drivers
v0x135783730_0 .net "regWrite_MEM_WB", 0 0, v0x13573d7d0_0;  alias, 1 drivers
v0x1357837c0_0 .net "reset", 0 0, v0x13578f440_0;  alias, 1 drivers
E_0x135782940/0 .event anyedge, v0x13573b150_0, v0x1357834d0_0, v0x135739c80_0, v0x135782e50_0;
E_0x135782940/1 .event anyedge, v0x135782ee0_0, v0x135739bd0_0, v0x135739e90_0, v0x13573bcd0_0;
E_0x135782940/2 .event anyedge, v0x13573d690_0, v0x13573d7d0_0, v0x13573be20_0;
E_0x135782940 .event/or E_0x135782940/0, E_0x135782940/1, E_0x135782940/2;
S_0x135783980 .scope module, "immediateGen" "immGen" 2 172, 14 2 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "out";
P_0x135783b40 .param/l "addiwOp" 0 14 6, C4<0010011>;
P_0x135783b80 .param/l "andiOp" 0 14 7, C4<0011011>;
P_0x135783bc0 .param/l "beqOp" 0 14 13, C4<1100011>;
P_0x135783c00 .param/l "bneOp" 0 14 14, C4<1100011>;
P_0x135783c40 .param/l "jalOp" 0 14 15, C4<1101111>;
P_0x135783c80 .param/l "jalrOp" 0 14 8, C4<1100111>;
P_0x135783cc0 .param/l "lhOp" 0 14 9, C4<0000011>;
P_0x135783d00 .param/l "luiOp" 0 14 16, C4<0111000>;
P_0x135783d40 .param/l "lwOp" 0 14 10, C4<0000011>;
P_0x135783d80 .param/l "oriOp" 0 14 11, C4<0010011>;
P_0x135783dc0 .param/l "sbOp" 0 14 17, C4<0100011>;
P_0x135783e00 .param/l "swOp" 0 14 18, C4<0100011>;
v0x135784220_0 .net "instruction", 31 0, v0x13573c8f0_0;  alias, 1 drivers
v0x1357842d0_0 .var "out", 31 0;
E_0x1357841c0 .event anyedge, v0x13573c8f0_0;
S_0x1357843a0 .scope module, "instMem" "instructionMemory" 2 117, 15 2 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instructionAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0x135784690_0 .net *"_ivl_0", 7 0, L_0x135790010;  1 drivers
v0x135784750_0 .net *"_ivl_10", 31 0, L_0x135790290;  1 drivers
v0x1357847f0_0 .net *"_ivl_12", 7 0, L_0x1357904d0;  1 drivers
L_0x128108130 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x135784880_0 .net/2u *"_ivl_14", 31 0, L_0x128108130;  1 drivers
v0x135784910_0 .net *"_ivl_16", 31 0, L_0x135790570;  1 drivers
v0x1357849e0_0 .net *"_ivl_18", 7 0, L_0x1357906b0;  1 drivers
L_0x1281080a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x135784a90_0 .net/2u *"_ivl_2", 31 0, L_0x1281080a0;  1 drivers
v0x135784b40_0 .net *"_ivl_4", 31 0, L_0x1357900b0;  1 drivers
v0x135784bf0_0 .net *"_ivl_6", 7 0, L_0x1357901f0;  1 drivers
L_0x1281080e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x135784d00_0 .net/2u *"_ivl_8", 31 0, L_0x1281080e8;  1 drivers
v0x135784db0_0 .net "instruction", 31 0, L_0x135790790;  alias, 1 drivers
v0x135784e70_0 .net "instructionAddress", 31 0, v0x135786890_0;  alias, 1 drivers
v0x135784f00 .array "memory", 0 65535, 7 0;
L_0x135790010 .array/port v0x135784f00, L_0x1357900b0;
L_0x1357900b0 .arith/sum 32, v0x135786890_0, L_0x1281080a0;
L_0x1357901f0 .array/port v0x135784f00, L_0x135790290;
L_0x135790290 .arith/sum 32, v0x135786890_0, L_0x1281080e8;
L_0x1357904d0 .array/port v0x135784f00, L_0x135790570;
L_0x135790570 .arith/sum 32, v0x135786890_0, L_0x128108130;
L_0x1357906b0 .array/port v0x135784f00, v0x135786890_0;
L_0x135790790 .concat [ 8 8 8 8], L_0x1357906b0, L_0x1357904d0, L_0x1357901f0, L_0x135790010;
S_0x135784fd0 .scope module, "memtoRegMux" "mux2_1" 2 362, 16 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0x135785250_0 .net "i0", 31 0, L_0x135794e80;  alias, 1 drivers
v0x135785310_0 .net "i1", 31 0, v0x13573cf30_0;  alias, 1 drivers
v0x1357853d0_0 .var "out", 31 0;
v0x135785500_0 .net "select", 0 0, v0x13573d570_0;  alias, 1 drivers
E_0x1357851f0 .event anyedge, v0x13573d570_0, v0x135785250_0, v0x13573cf30_0;
S_0x1357855b0 .scope module, "pcBranchAdderMux" "mux2_1" 2 105, 16 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0x135785840_0 .net "i0", 31 0, v0x1357842d0_0;  alias, 1 drivers
v0x135785930_0 .net "i1", 31 0, L_0x1357910f0;  alias, 1 drivers
v0x135785a10_0 .var "out", 31 0;
v0x135785aa0_0 .net "select", 0 0, v0x13573f5a0_0;  alias, 1 drivers
E_0x1357857d0 .event anyedge, v0x13573f5a0_0, v0x13573b0a0_0, v0x135738310_0;
S_0x135785b90 .scope module, "pcMux" "mux2_1" 2 81, 16 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
v0x135785e20_0 .net "i0", 31 0, L_0x13578fcb0;  alias, 1 drivers
v0x135785ef0_0 .net "i1", 31 0, L_0x13578fe30;  alias, 1 drivers
v0x135785fa0_0 .var "out", 31 0;
v0x135786050_0 .net "select", 0 0, v0x135737b40_0;  alias, 1 drivers
E_0x135785db0 .event anyedge, v0x135737b40_0, v0x135736fc0_0, v0x135737460_0;
S_0x135786150 .scope module, "programCounter" "PC" 2 88, 17 2 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "nextAddress";
    .port_info 1 /INPUT 32 "immediate";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "nop";
    .port_info 5 /INPUT 1 "branch";
    .port_info 6 /OUTPUT 32 "readAddress";
v0x1357864b0_0 .net "branch", 0 0, v0x135737b40_0;  alias, 1 drivers
v0x135786590_0 .net "clock", 0 0, v0x13578b750_0;  alias, 1 drivers
v0x135786620_0 .net "immediate", 31 0, v0x1357842d0_0;  alias, 1 drivers
v0x1357866b0_0 .net "nextAddress", 31 0, L_0x13578fcb0;  alias, 1 drivers
v0x135786780_0 .net "nop", 0 0, v0x135783420_0;  alias, 1 drivers
v0x135786890_0 .var "readAddress", 31 0;
v0x135786920_0 .net "reset", 0 0, v0x13578f440_0;  alias, 1 drivers
E_0x135786400 .event posedge, v0x135737b40_0;
E_0x135786460 .event negedge, v0x1357395b0_0;
S_0x135786a20 .scope module, "registerFile" "registerFile" 2 151, 18 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 5 "readReg1";
    .port_info 3 /INPUT 5 "readReg2";
    .port_info 4 /INPUT 5 "writeReg";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /INPUT 1 "regWrite";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "r1";
    .port_info 10 /OUTPUT 32 "r2";
    .port_info 11 /OUTPUT 32 "r3";
    .port_info 12 /OUTPUT 32 "r4";
    .port_info 13 /OUTPUT 32 "r5";
    .port_info 14 /OUTPUT 32 "r6";
    .port_info 15 /OUTPUT 32 "r7";
    .port_info 16 /OUTPUT 32 "r8";
    .port_info 17 /OUTPUT 32 "r9";
    .port_info 18 /OUTPUT 32 "r10";
    .port_info 19 /OUTPUT 32 "r11";
    .port_info 20 /OUTPUT 32 "r12";
    .port_info 21 /OUTPUT 32 "r13";
    .port_info 22 /OUTPUT 32 "r14";
    .port_info 23 /OUTPUT 32 "r15";
    .port_info 24 /OUTPUT 32 "r16";
    .port_info 25 /OUTPUT 32 "r17";
    .port_info 26 /OUTPUT 32 "r18";
    .port_info 27 /OUTPUT 32 "r19";
    .port_info 28 /OUTPUT 32 "r20";
    .port_info 29 /OUTPUT 32 "r21";
    .port_info 30 /OUTPUT 32 "r22";
    .port_info 31 /OUTPUT 32 "r23";
    .port_info 32 /OUTPUT 32 "r24";
    .port_info 33 /OUTPUT 32 "r25";
    .port_info 34 /OUTPUT 32 "r26";
    .port_info 35 /OUTPUT 32 "r27";
    .port_info 36 /OUTPUT 32 "r28";
    .port_info 37 /OUTPUT 32 "r29";
    .port_info 38 /OUTPUT 32 "r30";
    .port_info 39 /OUTPUT 32 "r31";
    .port_info 40 /OUTPUT 32 "r32";
L_0x1357910f0 .functor BUFZ 32, L_0x135790ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135791320 .functor BUFZ 32, L_0x135791160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_0 .array/port v0x135789410, 0;
L_0x135791410 .functor BUFZ 32, v0x135789410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_1 .array/port v0x135789410, 1;
L_0x1357914c0 .functor BUFZ 32, v0x135789410_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_2 .array/port v0x135789410, 2;
L_0x135791570 .functor BUFZ 32, v0x135789410_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_3 .array/port v0x135789410, 3;
L_0x135791650 .functor BUFZ 32, v0x135789410_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_4 .array/port v0x135789410, 4;
L_0x135791700 .functor BUFZ 32, v0x135789410_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_5 .array/port v0x135789410, 5;
L_0x1357917f0 .functor BUFZ 32, v0x135789410_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_6 .array/port v0x135789410, 6;
L_0x1357918a0 .functor BUFZ 32, v0x135789410_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_7 .array/port v0x135789410, 7;
L_0x1357919a0 .functor BUFZ 32, v0x135789410_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_8 .array/port v0x135789410, 8;
L_0x135791a10 .functor BUFZ 32, v0x135789410_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_9 .array/port v0x135789410, 9;
L_0x135791b20 .functor BUFZ 32, v0x135789410_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_10 .array/port v0x135789410, 10;
L_0x135791bd0 .functor BUFZ 32, v0x135789410_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_11 .array/port v0x135789410, 11;
L_0x135791cb0 .functor BUFZ 32, v0x135789410_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_12 .array/port v0x135789410, 12;
L_0x135791d60 .functor BUFZ 32, v0x135789410_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_13 .array/port v0x135789410, 13;
L_0x135791c40 .functor BUFZ 32, v0x135789410_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_14 .array/port v0x135789410, 14;
L_0x135791e90 .functor BUFZ 32, v0x135789410_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_15 .array/port v0x135789410, 15;
L_0x135791fd0 .functor BUFZ 32, v0x135789410_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_16 .array/port v0x135789410, 16;
L_0x135791dd0 .functor BUFZ 32, v0x135789410_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_17 .array/port v0x135789410, 17;
L_0x135792160 .functor BUFZ 32, v0x135789410_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_18 .array/port v0x135789410, 18;
L_0x135791f40 .functor BUFZ 32, v0x135789410_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_19 .array/port v0x135789410, 19;
L_0x135792300 .functor BUFZ 32, v0x135789410_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_20 .array/port v0x135789410, 20;
L_0x1357920c0 .functor BUFZ 32, v0x135789410_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_21 .array/port v0x135789410, 21;
L_0x1357924b0 .functor BUFZ 32, v0x135789410_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_22 .array/port v0x135789410, 22;
L_0x135792250 .functor BUFZ 32, v0x135789410_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_23 .array/port v0x135789410, 23;
L_0x135792630 .functor BUFZ 32, v0x135789410_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_24 .array/port v0x135789410, 24;
L_0x1357923f0 .functor BUFZ 32, v0x135789410_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_25 .array/port v0x135789410, 25;
L_0x1357927c0 .functor BUFZ 32, v0x135789410_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_26 .array/port v0x135789410, 26;
L_0x135792560 .functor BUFZ 32, v0x135789410_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_27 .array/port v0x135789410, 27;
L_0x135792960 .functor BUFZ 32, v0x135789410_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_28 .array/port v0x135789410, 28;
L_0x1357926e0 .functor BUFZ 32, v0x135789410_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_29 .array/port v0x135789410, 29;
L_0x135792b10 .functor BUFZ 32, v0x135789410_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_30 .array/port v0x135789410, 30;
L_0x135792870 .functor BUFZ 32, v0x135789410_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135789410_31 .array/port v0x135789410, 31;
L_0x135792a10 .functor BUFZ 32, v0x135789410_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1357873b0_0 .net *"_ivl_0", 31 0, L_0x135790ef0;  1 drivers
v0x135787470_0 .net *"_ivl_10", 6 0, L_0x135791200;  1 drivers
L_0x128108298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135787520_0 .net *"_ivl_13", 1 0, L_0x128108298;  1 drivers
v0x1357875e0_0 .net *"_ivl_2", 6 0, L_0x135790f90;  1 drivers
L_0x128108250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135787690_0 .net *"_ivl_5", 1 0, L_0x128108250;  1 drivers
v0x135787780_0 .net *"_ivl_8", 31 0, L_0x135791160;  1 drivers
v0x135787830_0 .net "clock", 0 0, v0x13578b750_0;  alias, 1 drivers
v0x1357878c0_0 .net "r1", 31 0, L_0x135791410;  alias, 1 drivers
v0x135787970_0 .net "r10", 31 0, L_0x135791b20;  alias, 1 drivers
v0x135787a80_0 .net "r11", 31 0, L_0x135791bd0;  alias, 1 drivers
v0x135787b30_0 .net "r12", 31 0, L_0x135791cb0;  alias, 1 drivers
v0x135787be0_0 .net "r13", 31 0, L_0x135791d60;  alias, 1 drivers
v0x135787c90_0 .net "r14", 31 0, L_0x135791c40;  alias, 1 drivers
v0x135787d40_0 .net "r15", 31 0, L_0x135791e90;  alias, 1 drivers
v0x135787df0_0 .net "r16", 31 0, L_0x135791fd0;  alias, 1 drivers
v0x135787ea0_0 .net "r17", 31 0, L_0x135791dd0;  alias, 1 drivers
v0x135787f50_0 .net "r18", 31 0, L_0x135792160;  alias, 1 drivers
v0x1357880e0_0 .net "r19", 31 0, L_0x135791f40;  alias, 1 drivers
v0x135788170_0 .net "r2", 31 0, L_0x1357914c0;  alias, 1 drivers
v0x135788220_0 .net "r20", 31 0, L_0x135792300;  alias, 1 drivers
v0x1357882d0_0 .net "r21", 31 0, L_0x1357920c0;  alias, 1 drivers
v0x135788380_0 .net "r22", 31 0, L_0x1357924b0;  alias, 1 drivers
v0x135788430_0 .net "r23", 31 0, L_0x135792250;  alias, 1 drivers
v0x1357884e0_0 .net "r24", 31 0, L_0x135792630;  alias, 1 drivers
v0x135788590_0 .net "r25", 31 0, L_0x1357923f0;  alias, 1 drivers
v0x135788640_0 .net "r26", 31 0, L_0x1357927c0;  alias, 1 drivers
v0x1357886f0_0 .net "r27", 31 0, L_0x135792560;  alias, 1 drivers
v0x1357887a0_0 .net "r28", 31 0, L_0x135792960;  alias, 1 drivers
v0x135788850_0 .net "r29", 31 0, L_0x1357926e0;  alias, 1 drivers
v0x135788900_0 .net "r3", 31 0, L_0x135791570;  alias, 1 drivers
v0x1357889b0_0 .net "r30", 31 0, L_0x135792b10;  alias, 1 drivers
v0x135788a60_0 .net "r31", 31 0, L_0x135792870;  alias, 1 drivers
v0x135788b10_0 .net "r32", 31 0, L_0x135792a10;  alias, 1 drivers
v0x135788000_0 .net "r4", 31 0, L_0x135791650;  alias, 1 drivers
v0x135788da0_0 .net "r5", 31 0, L_0x135791700;  alias, 1 drivers
v0x135788e30_0 .net "r6", 31 0, L_0x1357917f0;  alias, 1 drivers
v0x135788ed0_0 .net "r7", 31 0, L_0x1357918a0;  alias, 1 drivers
v0x135788f80_0 .net "r8", 31 0, L_0x1357919a0;  alias, 1 drivers
v0x135789030_0 .net "r9", 31 0, L_0x135791a10;  alias, 1 drivers
v0x1357890e0_0 .net "readData1", 31 0, L_0x1357910f0;  alias, 1 drivers
v0x135789180_0 .net "readData2", 31 0, L_0x135791320;  alias, 1 drivers
v0x135789260_0 .net "readReg1", 4 0, L_0x135792cd0;  1 drivers
v0x1357892f0_0 .net "readReg2", 4 0, L_0x135792d70;  1 drivers
v0x135789380_0 .net "regWrite", 0 0, v0x13573d7d0_0;  alias, 1 drivers
v0x135789410 .array "registers", 0 31, 31 0;
v0x135789790_0 .net "reset", 0 0, v0x13578f440_0;  alias, 1 drivers
v0x135789820_0 .net "writeData", 31 0, v0x1357853d0_0;  alias, 1 drivers
v0x1357898c0_0 .net "writeReg", 4 0, v0x13573d690_0;  alias, 1 drivers
E_0x135786310/0 .event anyedge, v0x135737ee0_0, v0x135738460_0, v0x13573d690_0;
E_0x135786310/1 .event posedge, v0x13573d7d0_0;
E_0x135786310 .event/or E_0x135786310/0, E_0x135786310/1;
L_0x135790ef0 .array/port v0x135789410, L_0x135790f90;
L_0x135790f90 .concat [ 5 2 0 0], L_0x135792cd0, L_0x128108250;
L_0x135791160 .array/port v0x135789410, L_0x135791200;
L_0x135791200 .concat [ 5 2 0 0], L_0x135792d70, L_0x128108298;
S_0x135787130 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 18 41, 18 41 0, S_0x135786a20;
 .timescale 0 0;
v0x1357872f0_0 .var/i "i", 31 0;
S_0x135789d60 .scope module, "selectALUOp2" "mux4_1" 2 281, 6 1 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0";
    .port_info 1 /INPUT 32 "i1";
    .port_info 2 /INPUT 32 "i2";
    .port_info 3 /INPUT 32 "i3";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 32 "out";
v0x135789f10_0 .net "i0", 31 0, v0x1357821d0_0;  alias, 1 drivers
v0x13578a000_0 .net "i1", 31 0, v0x13573b000_0;  alias, 1 drivers
v0x13578a090_0 .net "i2", 31 0, v0x13573ac10_0;  alias, 1 drivers
o0x1280d4ff0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13578a160_0 .net "i3", 31 0, o0x1280d4ff0;  0 drivers
v0x13578a1f0_0 .var "out", 31 0;
v0x13578a2c0_0 .net "select", 1 0, v0x13573aaa0_0;  alias, 1 drivers
E_0x135786cf0/0 .event anyedge, v0x13573aaa0_0, v0x135739de0_0, v0x13573b000_0, v0x13573ac10_0;
E_0x135786cf0/1 .event anyedge, v0x13578a160_0;
E_0x135786cf0 .event/or E_0x135786cf0/0, E_0x135786cf0/1;
S_0x13578a3f0 .scope module, "signExtenderDUT" "signExtender" 2 355, 19 2 0, S_0x13570c450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "lh";
    .port_info 1 /INPUT 32 "inputData";
    .port_info 2 /OUTPUT 32 "outputData";
v0x13578a620_0 .net *"_ivl_1", 0 0, L_0x135794850;  1 drivers
v0x13578a6e0_0 .net *"_ivl_2", 15 0, L_0x1357948f0;  1 drivers
v0x13578a780_0 .net *"_ivl_5", 15 0, L_0x135794ae0;  1 drivers
v0x13578a820_0 .net *"_ivl_6", 31 0, L_0x135794de0;  1 drivers
v0x13578a8d0_0 .net "inputData", 31 0, v0x13573d100_0;  alias, 1 drivers
v0x13578a9b0_0 .net "lh", 0 0, v0x13573d3b0_0;  alias, 1 drivers
v0x13578aa60_0 .net "outputData", 31 0, L_0x135794e80;  alias, 1 drivers
L_0x135794850 .part v0x13573d100_0, 31, 1;
LS_0x1357948f0_0_0 .concat [ 1 1 1 1], L_0x135794850, L_0x135794850, L_0x135794850, L_0x135794850;
LS_0x1357948f0_0_4 .concat [ 1 1 1 1], L_0x135794850, L_0x135794850, L_0x135794850, L_0x135794850;
LS_0x1357948f0_0_8 .concat [ 1 1 1 1], L_0x135794850, L_0x135794850, L_0x135794850, L_0x135794850;
LS_0x1357948f0_0_12 .concat [ 1 1 1 1], L_0x135794850, L_0x135794850, L_0x135794850, L_0x135794850;
L_0x1357948f0 .concat [ 4 4 4 4], LS_0x1357948f0_0_0, LS_0x1357948f0_0_4, LS_0x1357948f0_0_8, LS_0x1357948f0_0_12;
L_0x135794ae0 .part v0x13573d100_0, 16, 16;
L_0x135794de0 .concat [ 16 16 0 0], L_0x135794ae0, L_0x1357948f0;
L_0x135794e80 .functor MUXZ 32, v0x13573d100_0, L_0x135794de0, v0x13573d3b0_0, C4<>;
    .scope S_0x135785b90;
T_0 ;
    %wait E_0x135785db0;
    %load/vec4 v0x135786050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x135785e20_0;
    %assign/vec4 v0x135785fa0_0, 0;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x135785ef0_0;
    %assign/vec4 v0x135785fa0_0, 0;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x135786150;
T_1 ;
    %wait E_0x1357393d0;
    %load/vec4 v0x135786920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135786890_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1357866b0_0;
    %assign/vec4 v0x135786890_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x135786150;
T_2 ;
    %wait E_0x135786460;
    %load/vec4 v0x135786780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x135786890_0;
    %subi 4, 0, 32;
    %assign/vec4 v0x135786890_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x135786150;
T_3 ;
    %wait E_0x135786400;
    %load/vec4 v0x1357866b0_0;
    %assign/vec4 v0x135786890_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1357855b0;
T_4 ;
    %wait E_0x1357857d0;
    %load/vec4 v0x135785aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x135785840_0;
    %assign/vec4 v0x135785a10_0, 0;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x135785930_0;
    %assign/vec4 v0x135785a10_0, 0;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1357843a0;
T_5 ;
    %pushi/vec4 147, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 19, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 160, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 147, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 179, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 145, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 17, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 147, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 128, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 158, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 254, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135784f00, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x13573c4d0;
T_6 ;
    %wait E_0x1357393d0;
    %load/vec4 v0x13573ca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13573c6d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13573c8f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13573c790_0;
    %assign/vec4 v0x13573c6d0_0, 0;
    %load/vec4 v0x13573c980_0;
    %assign/vec4 v0x13573c8f0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13573db90;
T_7 ;
    %wait E_0x13573edd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573fad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13573eee0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573fb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f5a0_0, 0;
    %load/vec4 v0x13573f8b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x13573f940_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573fad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573f800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13573eee0_0, 0;
    %load/vec4 v0x13573f330_0;
    %load/vec4 v0x13573f3e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 160, 0, 10;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 10;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 384, 0, 10;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 10;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 10;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573fad0_0, 0;
    %jmp T_7.13;
T_7.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %jmp T_7.13;
T_7.5 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %jmp T_7.13;
T_7.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x13573f940_0;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_7.16, 4;
    %load/vec4 v0x13573f330_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573fad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573f800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f750_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13573eee0_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x13573f940_0;
    %cmpi/e 27, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_7.19, 4;
    %load/vec4 v0x13573f330_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573fad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573f800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f750_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13573eee0_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x13573f940_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573fad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573f800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f750_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13573eee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573f5a0_0, 0;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v0x13573f940_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_7.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573fad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f750_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13573eee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573f630_0, 0;
    %load/vec4 v0x13573f330_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.24, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %pad/s 1;
    %assign/vec4 v0x13573f6c0_0, 0;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x13573f940_0;
    %cmpi/e 19, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_7.28, 4;
    %load/vec4 v0x13573f330_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573fad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573f800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f750_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13573eee0_0, 0;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0x13573f940_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_7.29, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573fad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f750_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13573eee0_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0x13573f940_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573fad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573f800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f750_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13573eee0_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %load/vec4 v0x13573f940_0;
    %cmpi/e 56, 0, 7;
    %jmp/0xz  T_7.33, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573fad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573f800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573f750_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13573eee0_0, 0;
    %jmp T_7.34;
T_7.33 ;
    %load/vec4 v0x13573f940_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_7.35, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573fad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13573f750_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x13573ee10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13573eee0_0, 0;
    %load/vec4 v0x13573f330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.38, 8;
T_7.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.38, 8;
 ; End of false expr.
    %blend;
T_7.38;
    %pad/s 1;
    %assign/vec4 v0x13573fb80_0, 0;
T_7.35 ;
T_7.34 ;
T_7.32 ;
T_7.30 ;
T_7.27 ;
T_7.23 ;
T_7.21 ;
T_7.18 ;
T_7.15 ;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x135786a20;
T_8 ;
    %wait E_0x135786310;
    %load/vec4 v0x135789790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_1, S_0x135787130;
    %jmp t_0;
    .scope S_0x135787130;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1357872f0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x1357872f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1357872f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135789410, 0, 4;
    %load/vec4 v0x1357872f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1357872f0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_0x135786a20;
t_0 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x135789380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1357898c0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x135789820_0;
    %load/vec4 v0x1357898c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135789410, 0, 4;
T_8.6 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x135783980;
T_9 ;
    %wait E_0x1357841c0;
    %load/vec4 v0x135784220_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x135784220_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135784220_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1357842d0_0, 0;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x135784220_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135784220_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1357842d0_0, 0;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x135784220_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135784220_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1357842d0_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x135784220_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135784220_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1357842d0_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x135784220_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x135784220_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135784220_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x1357842d0_0, 0;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x135784220_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x135784220_0;
    %parti/s 20, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x1357842d0_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x135784220_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x1357842d0_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x135784220_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x135784220_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135784220_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1357842d0_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x135738010;
T_10 ;
    %wait E_0x1357382a0;
    %load/vec4 v0x1357386a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x135738310_0;
    %assign/vec4 v0x1357385c0_0, 0;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x1357383c0_0;
    %assign/vec4 v0x1357385c0_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x135738460_0;
    %assign/vec4 v0x1357385c0_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x135738510_0;
    %assign/vec4 v0x1357385c0_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1357387d0;
T_11 ;
    %wait E_0x135738a20;
    %load/vec4 v0x135738e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x135738aa0_0;
    %assign/vec4 v0x135738d80_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x135738b60_0;
    %assign/vec4 v0x135738d80_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x135738c20_0;
    %assign/vec4 v0x135738d80_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x135738cf0_0;
    %assign/vec4 v0x135738d80_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x135737570;
T_12 ;
    %wait E_0x135737ac0;
    %load/vec4 v0x135737ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135737b40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x135737c90_0;
    %cmpi/e 99, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_12.6, 4;
    %load/vec4 v0x135737bf0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.5, 9;
    %load/vec4 v0x135737d40_0;
    %load/vec4 v0x135737df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.5;
    %flag_set/vec4 8;
    %jmp/1 T_12.4, 8;
    %load/vec4 v0x135737c90_0;
    %cmpi/e 99, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_12.8, 4;
    %load/vec4 v0x135737bf0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.7, 10;
    %load/vec4 v0x135737d40_0;
    %load/vec4 v0x135737df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
T_12.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.4;
    %jmp/1 T_12.3, 8;
    %load/vec4 v0x135737c90_0;
    %cmpi/e 111, 0, 7;
    %flag_or 8, 4;
T_12.3;
    %flag_get/vec4 8;
    %jmp/1 T_12.2, 8;
    %load/vec4 v0x135737c90_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_12.2;
    %assign/vec4 v0x135737b40_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1357823e0;
T_13 ;
    %wait E_0x135782940;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x135783270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x135783300_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x135782cd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x135782da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135783420_0, 0;
    %load/vec4 v0x135783390_0;
    %flag_set/vec4 10;
    %jmp/1 T_13.5, 10;
    %load/vec4 v0x1357834d0_0;
    %cmpi/e 99, 0, 7;
    %flag_or 10, 4;
T_13.5;
    %jmp/1 T_13.4, 10;
    %load/vec4 v0x1357834d0_0;
    %cmpi/e 103, 0, 7;
    %flag_or 10, 4;
T_13.4;
    %flag_get/vec4 10;
    %jmp/0 T_13.3, 10;
    %load/vec4 v0x135782ac0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0x135782ac0_0;
    %load/vec4 v0x135782e50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x135782ac0_0;
    %load/vec4 v0x135782ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %pad/s 1;
    %assign/vec4 v0x135783420_0, 0;
    %load/vec4 v0x1357829e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.9, 4;
    %load/vec4 v0x135783560_0;
    %and;
T_13.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.8, 9;
    %load/vec4 v0x1357829e0_0;
    %load/vec4 v0x135782b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x135783270_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x135782f90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.13, 4;
    %load/vec4 v0x135783730_0;
    %and;
T_13.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.12, 9;
    %load/vec4 v0x135782f90_0;
    %load/vec4 v0x135782b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x135783270_0, 0;
T_13.10 ;
T_13.7 ;
    %load/vec4 v0x1357829e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.17, 4;
    %load/vec4 v0x135783560_0;
    %and;
T_13.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.16, 9;
    %load/vec4 v0x1357829e0_0;
    %load/vec4 v0x135782c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x135783300_0, 0;
    %jmp T_13.15;
T_13.14 ;
    %load/vec4 v0x135782f90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.21, 4;
    %load/vec4 v0x135783730_0;
    %and;
T_13.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.20, 9;
    %load/vec4 v0x135782f90_0;
    %load/vec4 v0x135782c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x135783300_0, 0;
T_13.18 ;
T_13.15 ;
    %load/vec4 v0x1357834d0_0;
    %cmpi/e 99, 0, 7;
    %jmp/1 T_13.24, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1357834d0_0;
    %cmpi/e 103, 0, 7;
    %flag_or 4, 8;
T_13.24;
    %jmp/0xz  T_13.22, 4;
    %load/vec4 v0x1357829e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.28, 4;
    %load/vec4 v0x135783560_0;
    %and;
T_13.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.27, 9;
    %load/vec4 v0x1357829e0_0;
    %load/vec4 v0x135782e50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.25, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x135782cd0_0, 0;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0x135782f90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.32, 4;
    %load/vec4 v0x135783730_0;
    %and;
T_13.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.31, 9;
    %load/vec4 v0x135782f90_0;
    %load/vec4 v0x135782e50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x135782cd0_0, 0;
T_13.29 ;
T_13.26 ;
    %load/vec4 v0x1357829e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.36, 4;
    %load/vec4 v0x135783560_0;
    %and;
T_13.36;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.35, 9;
    %load/vec4 v0x1357829e0_0;
    %load/vec4 v0x135782ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.33, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x135782da0_0, 0;
    %jmp T_13.34;
T_13.33 ;
    %load/vec4 v0x135782f90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.40, 4;
    %load/vec4 v0x135783730_0;
    %and;
T_13.40;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.39, 9;
    %load/vec4 v0x135782f90_0;
    %load/vec4 v0x135782ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.37, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x135782da0_0, 0;
T_13.37 ;
T_13.34 ;
T_13.22 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x13573a3d0;
T_14 ;
    %wait E_0x1357393d0;
    %load/vec4 v0x13573bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573bac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573b5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573b3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573bf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573b290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13573aaa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13573a9d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13573ac10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13573b830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13573b970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13573b000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13573b710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13573bcd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13573be20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573b150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573ae40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x13573bb70_0;
    %assign/vec4 v0x13573bac0_0, 0;
    %load/vec4 v0x13573b680_0;
    %assign/vec4 v0x13573b5f0_0, 0;
    %load/vec4 v0x13573b460_0;
    %assign/vec4 v0x13573b3d0_0, 0;
    %load/vec4 v0x13573b4f0_0;
    %assign/vec4 v0x13573bf80_0, 0;
    %load/vec4 v0x13573b340_0;
    %assign/vec4 v0x13573b290_0, 0;
    %load/vec4 v0x13573ab60_0;
    %assign/vec4 v0x13573aaa0_0, 0;
    %load/vec4 v0x135739150_0;
    %assign/vec4 v0x13573a9d0_0, 0;
    %load/vec4 v0x13573ad00_0;
    %assign/vec4 v0x13573ac10_0, 0;
    %load/vec4 v0x13573b8c0_0;
    %assign/vec4 v0x13573b830_0, 0;
    %load/vec4 v0x13573ba00_0;
    %assign/vec4 v0x13573b970_0, 0;
    %load/vec4 v0x13573b0a0_0;
    %assign/vec4 v0x13573b000_0, 0;
    %load/vec4 v0x13573b7a0_0;
    %assign/vec4 v0x13573b710_0, 0;
    %load/vec4 v0x13573bd70_0;
    %assign/vec4 v0x13573bcd0_0, 0;
    %load/vec4 v0x13573bed0_0;
    %assign/vec4 v0x13573be20_0, 0;
    %load/vec4 v0x13573b1f0_0;
    %assign/vec4 v0x13573b150_0, 0;
    %load/vec4 v0x13573aef0_0;
    %assign/vec4 v0x13573ae40_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1357814d0;
T_15 ;
    %wait E_0x135781750;
    %load/vec4 v0x135781b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x1357817d0_0;
    %assign/vec4 v0x135781a50_0, 0;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x1357818a0_0;
    %assign/vec4 v0x135781a50_0, 0;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x135781930_0;
    %assign/vec4 v0x135781a50_0, 0;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v0x1357819c0_0;
    %assign/vec4 v0x135781a50_0, 0;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x135781c40;
T_16 ;
    %wait E_0x135781e90;
    %load/vec4 v0x1357822b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x135781f10_0;
    %assign/vec4 v0x1357821d0_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x135781fe0_0;
    %assign/vec4 v0x1357821d0_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x135782070_0;
    %assign/vec4 v0x1357821d0_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x135782120_0;
    %assign/vec4 v0x1357821d0_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x135789d60;
T_17 ;
    %wait E_0x135786cf0;
    %load/vec4 v0x13578a2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x135789f10_0;
    %assign/vec4 v0x13578a1f0_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x13578a000_0;
    %assign/vec4 v0x13578a1f0_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x13578a090_0;
    %assign/vec4 v0x13578a1f0_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0x13578a160_0;
    %assign/vec4 v0x13578a1f0_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x135714b50;
T_18 ;
    %wait E_0x135704280;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135736b10_0, 0;
    %load/vec4 v0x1357369a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %jmp T_18.10;
T_18.0 ;
    %load/vec4 v0x135704170_0;
    %load/vec4 v0x1357368f0_0;
    %add;
    %assign/vec4 v0x135736a60_0, 0;
    %jmp T_18.10;
T_18.1 ;
    %load/vec4 v0x135704170_0;
    %load/vec4 v0x1357368f0_0;
    %sub;
    %assign/vec4 v0x135736a60_0, 0;
    %jmp T_18.10;
T_18.2 ;
    %load/vec4 v0x135704170_0;
    %load/vec4 v0x1357368f0_0;
    %and;
    %assign/vec4 v0x135736a60_0, 0;
    %jmp T_18.10;
T_18.3 ;
    %load/vec4 v0x135704170_0;
    %load/vec4 v0x1357368f0_0;
    %or;
    %assign/vec4 v0x135736a60_0, 0;
    %jmp T_18.10;
T_18.4 ;
    %load/vec4 v0x135704170_0;
    %ix/getv 4, v0x1357368f0_0;
    %shiftl 4;
    %assign/vec4 v0x135736a60_0, 0;
    %jmp T_18.10;
T_18.5 ;
    %load/vec4 v0x135704170_0;
    %ix/getv 4, v0x1357368f0_0;
    %shiftr 4;
    %assign/vec4 v0x135736a60_0, 0;
    %jmp T_18.10;
T_18.6 ;
    %load/vec4 v0x135704170_0;
    %load/vec4 v0x1357368f0_0;
    %xor;
    %assign/vec4 v0x135736a60_0, 0;
    %jmp T_18.10;
T_18.7 ;
    %load/vec4 v0x135704170_0;
    %load/vec4 v0x1357368f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_18.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_18.12, 8;
T_18.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.12, 8;
 ; End of false expr.
    %blend;
T_18.12;
    %assign/vec4 v0x135736a60_0, 0;
    %jmp T_18.10;
T_18.8 ;
    %load/vec4 v0x1357368f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x135736a60_0, 0;
    %jmp T_18.10;
T_18.9 ;
    %load/vec4 v0x1357368f0_0;
    %assign/vec4 v0x135736a60_0, 0;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
    %load/vec4 v0x135704170_0;
    %load/vec4 v0x1357368f0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_18.13, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.14, 8;
T_18.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.14, 8;
 ; End of false expr.
    %blend;
T_18.14;
    %pad/s 1;
    %assign/vec4 v0x135736b10_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x135738f90;
T_19 ;
    %wait E_0x1357393d0;
    %load/vec4 v0x13573a0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135739e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135739aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1357398f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573a150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1357397b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135739d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135739430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x135739bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135739640_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x135739f30_0;
    %assign/vec4 v0x135739e90_0, 0;
    %load/vec4 v0x135739b30_0;
    %assign/vec4 v0x135739aa0_0, 0;
    %load/vec4 v0x135739990_0;
    %assign/vec4 v0x1357398f0_0, 0;
    %load/vec4 v0x13573a1e0_0;
    %assign/vec4 v0x13573a150_0, 0;
    %load/vec4 v0x135739850_0;
    %assign/vec4 v0x1357397b0_0, 0;
    %load/vec4 v0x135739de0_0;
    %assign/vec4 v0x135739d30_0, 0;
    %load/vec4 v0x135739520_0;
    %assign/vec4 v0x135739430_0, 0;
    %load/vec4 v0x135739c80_0;
    %assign/vec4 v0x135739bd0_0, 0;
    %load/vec4 v0x1357396d0_0;
    %assign/vec4 v0x135739640_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13573fcd0;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 10, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 11, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 12, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 13, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 100, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %end;
    .thread T_20;
    .scope S_0x13573fcd0;
T_21 ;
    %wait E_0x135740080;
    %load/vec4 v0x135741150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x135781210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1357812c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x1357408e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x1357812c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x1357408e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %load/vec4 v0x1357812c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1357408e0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %load/vec4 v0x1357812c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1357408e0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
    %load/vec4 v0x1357812c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1357408e0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135741200, 0, 4;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x13573cb70;
T_22 ;
    %wait E_0x1357393d0;
    %load/vec4 v0x13573d910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573d7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573d570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573d3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13573d100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13573cf30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13573d690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13573d280_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x13573d860_0;
    %assign/vec4 v0x13573d7d0_0, 0;
    %load/vec4 v0x13573d600_0;
    %assign/vec4 v0x13573d570_0, 0;
    %load/vec4 v0x13573d440_0;
    %assign/vec4 v0x13573d3b0_0, 0;
    %load/vec4 v0x13573d190_0;
    %assign/vec4 v0x13573d100_0, 0;
    %load/vec4 v0x13573cfd0_0;
    %assign/vec4 v0x13573cf30_0, 0;
    %load/vec4 v0x13573d720_0;
    %assign/vec4 v0x13573d690_0, 0;
    %load/vec4 v0x13573d320_0;
    %assign/vec4 v0x13573d280_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x135784fd0;
T_23 ;
    %wait E_0x1357851f0;
    %load/vec4 v0x135785500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %jmp T_23.2;
T_23.0 ;
    %load/vec4 v0x135785250_0;
    %assign/vec4 v0x1357853d0_0, 0;
    %jmp T_23.2;
T_23.1 ;
    %load/vec4 v0x135785310_0;
    %assign/vec4 v0x1357853d0_0, 0;
    %jmp T_23.2;
T_23.2 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x13570c450;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13578b7e0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x13570c450;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13578b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13578f440_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13578f440_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13578f440_0, 0, 1;
T_25.0 ;
    %delay 5, 0;
    %load/vec4 v0x13578b750_0;
    %inv;
    %store/vec4 v0x13578b750_0, 0, 1;
    %jmp T_25.0;
    %end;
    .thread T_25;
    .scope S_0x13570c450;
T_26 ;
    %wait E_0x1357147b0;
    %load/vec4 v0x13578c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call 2 380 "$finish" {0 0 0};
T_26.0 ;
    %load/vec4 v0x13578b7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13578b7e0_0, 0, 32;
    %vpi_call 2 383 "$display", "\012---------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 384 "$display", "Cycle #%d", v0x13578b7e0_0 {0 0 0};
    %vpi_call 2 385 "$display", "\012---------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 386 "$display", "############################### IF ###############################" {0 0 0};
    %vpi_call 2 387 "$display", "PCplus4 = %d pcBranched = %d, PCsrc = %b, selected PC = %d", v0x13578d7b0_0, v0x13578d6e0_0, v0x13578b490_0, v0x13578fa30_0 {0 0 0};
    %vpi_call 2 388 "$display", "PC output: readAddress = %d", v0x13578ec80_0 {0 0 0};
    %load/vec4 v0x13578d650_0;
    %vpi_call 2 389 "$display", "jalr = %b, pcBranchOperand = %d", v0x13578c3d0_0, S<0,vec4,s32> {1 0 0};
    %vpi_call 2 390 "$display", "Instruction Memory: Instruction Address= %d Instruction = %h", v0x13578ec80_0, v0x13578c230_0 {0 0 0};
    %vpi_call 2 391 "$display", "############################### ID ###############################" {0 0 0};
    %vpi_call 2 392 "$display", "CU: opCode = %h, funct3 = %h, funct7 = %h", &PV<v0x13578c300_0, 0, 7>, &PV<v0x13578c300_0, 12, 3>, &PV<v0x13578c300_0, 25, 7> {0 0 0};
    %vpi_call 2 393 "$display", "nop = %b, regWrite = %b, memtoReg = %b, memWrite = %b, sb = %b, lh = %b, ld = %b, ALUsrc = %b, ALUop = %b, jalr = %b Halt = %b", v0x13578d5c0_0, v0x13578f180_0, v0x13578d280_0, v0x13578d010_0, v0x13578f730_0, v0x13578c770_0, v0x13578c4a0_0, v0x13578af70_0, v0x13578ab40_0, v0x13578c3d0_0, v0x13578bd90_0 {0 0 0};
    %load/vec4 v0x13578c090_0;
    %vpi_call 2 395 "$display", "immediate = %d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 396 "$display", "Rs1 = %d Rs2 = %d", &PV<v0x13578c300_0, 15, 5>, &PV<v0x13578c300_0, 20, 5> {0 0 0};
    %vpi_call 2 397 "$display", "Register file content:" {0 0 0};
    %load/vec4 v0x13578d840_0;
    %load/vec4 v0x13578dcc0_0;
    %vpi_call 2 398 "$display", "x0: %d \011x1: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578e3f0_0;
    %load/vec4 v0x13578e6b0_0;
    %vpi_call 2 399 "$display", "x2: %d \011x3: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578e760_0;
    %load/vec4 v0x13578e810_0;
    %vpi_call 2 400 "$display", "x4: %d \011x5: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578e8c0_0;
    %load/vec4 v0x13578e970_0;
    %vpi_call 2 401 "$display", "x6: %d \011x7: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578ea20_0;
    %load/vec4 v0x13578d8d0_0;
    %vpi_call 2 402 "$display", "x8: %d \011x9: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578d960_0;
    %load/vec4 v0x13578d9f0_0;
    %vpi_call 2 403 "$display", "x10: %d\011x11: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578da80_0;
    %load/vec4 v0x13578db10_0;
    %vpi_call 2 404 "$display", "x12: %d\011x13: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578c530_0;
    %load/vec4 v0x13578c5c0_0;
    %vpi_call 2 405 "$display", "x14: %d\011x15: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578c650_0;
    %load/vec4 v0x13578dba0_0;
    %vpi_call 2 406 "$display", "x16: %d\011x17: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578dc30_0;
    %load/vec4 v0x13578dd50_0;
    %vpi_call 2 407 "$display", "x18: %d\011x19: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578dde0_0;
    %load/vec4 v0x13578de70_0;
    %vpi_call 2 408 "$display", "x20: %d\011x21: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578df20_0;
    %load/vec4 v0x13578dfd0_0;
    %vpi_call 2 409 "$display", "x22: %d\011x23: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578e080_0;
    %load/vec4 v0x13578e130_0;
    %vpi_call 2 410 "$display", "x24: %d\011x25: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578e1e0_0;
    %load/vec4 v0x13578e290_0;
    %vpi_call 2 411 "$display", "x26: %d\011x27: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578e340_0;
    %load/vec4 v0x13578e4a0_0;
    %vpi_call 2 412 "$display", "x28: %d\011x29: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x13578e550_0;
    %load/vec4 v0x13578e600_0;
    %vpi_call 2 413 "$display", "x30: %d\011x31: %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call 2 414 "$display", "ReadData1 = %d ReadData2 = %d", v0x13578eda0_0, v0x13578ef50_0 {0 0 0};
    %vpi_call 2 415 "$display", "ID_EX_rd = %d EX_MEM_rd = %d MEM_WB_rd = %d", v0x13578eb60_0, v0x13578ead0_0, v0x13578ebf0_0 {0 0 0};
    %vpi_call 2 416 "$display", "IF_ID_rs1 = %d IF_ID_rs2 = %d", &PV<v0x13578c300_0, 15, 5>, &PV<v0x13578c300_0, 20, 5> {0 0 0};
    %vpi_call 2 417 "$display", "ID_EX_rs1 = %d ID_EX_rs2 = %d", v0x13578f5d0_0, v0x13578f6a0_0 {0 0 0};
    %vpi_call 2 418 "$display", "regWrite EX_MEM = %b regWrite MEM_WB = %b", v0x13578f250_0, v0x13578f3b0_0 {0 0 0};
    %vpi_call 2 419 "$display", "load_ID_EX = %b", v0x13578b8b0_0 {0 0 0};
    %vpi_call 2 420 "$display", "Forwarding: forwardOp1 = %b forwardOp2 = %b ID_forwardOp1 = %b ID_forwardOp2 = %b nop = %b, opCode = %h", v0x13578bad0_0, v0x13578bb60_0, v0x13578b110_0, v0x13578b1e0_0, v0x13578d5c0_0, &PV<v0x13578c300_0, 0, 7> {0 0 0};
    %vpi_call 2 422 "$display", "Branch unit op1 = %d op2 = %d, PCsrc = %b", v0x13578b5b0_0, v0x13578b680_0, v0x13578b490_0 {0 0 0};
    %vpi_call 2 423 "$display", "############################### EX ###############################" {0 0 0};
    %vpi_call 2 424 "$display", "ALU: operand 1 = %d operand 2 = %d operation = %h", v0x13578bc30_0, v0x13578f960_0, v0x13578ac30_0 {0 0 0};
    %vpi_call 2 425 "$display", "Result = %d zeroFlag = %d", v0x13578ad00_0, v0x13578fc20_0 {0 0 0};
    %vpi_call 2 426 "$display", "############################### MEM ###############################" {0 0 0};
    %vpi_call 2 427 "$display", "Data address = %d, write Data = %d, output Data = %d", v0x13578add0_0, v0x13578efe0_0, v0x13578b970_0 {0 0 0};
    %vpi_call 2 428 "$display", "Data memory contet:" {0 0 0};
    %vpi_call 2 429 "$display", "m0: %d\011m4: %d", v0x13578ca70_0, v0x13578cef0_0 {0 0 0};
    %vpi_call 2 430 "$display", "m8: %d\011m16: %d", v0x13578cf80_0, v0x13578cb90_0 {0 0 0};
    %vpi_call 2 431 "$display", "m20: %d\011m24: %d", v0x13578cc20_0, v0x13578ccb0_0 {0 0 0};
    %vpi_call 2 432 "$display", "m28: %d\011m32: %d", v0x13578cd40_0, v0x13578cdd0_0 {0 0 0};
    %vpi_call 2 433 "$display", "m36: %d", v0x13578ce60_0 {0 0 0};
    %vpi_call 2 434 "$display", "############################### WB ###############################" {0 0 0};
    %vpi_call 2 435 "$display", "Sign Extender Output = %d ALUresult = %d, select = %b", v0x13578fac0_0, v0x13578ae60_0, v0x13578d4f0_0 {0 0 0};
    %vpi_call 2 436 "$display", "Write back data = %d", v0x13578fb90_0 {0 0 0};
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "microTestbench.v";
    "./ALU.v";
    "./adder.v";
    "./branchUnitPred.v";
    "./mux4_1.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./MEM_WB.v";
    "./controlUnit.v";
    "./dataMemory.v";
    "./forwardingUnit.v";
    "./immGen.v";
    "./instructionMemory.v";
    "./mux2_1.v";
    "./PC.v";
    "./registerFile.v";
    "./signExtender.v";
