
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.195693                       # Number of seconds simulated
sim_ticks                                195692524000                       # Number of ticks simulated
final_tick                               247789058000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  23547                       # Simulator instruction rate (inst/s)
host_op_rate                                    43598                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46080584                       # Simulator tick rate (ticks/s)
host_mem_usage                                2375744                       # Number of bytes of host memory used
host_seconds                                  4246.75                       # Real time elapsed on the host
sim_insts                                   100000006                       # Number of instructions simulated
sim_ops                                     185148305                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst       452800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data    100424896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst                64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total            100877888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst       452800                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          452864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     98129792                       # Number of bytes written to this memory
system.physmem.bytes_written::total          98129792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst         7075                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data      1569139                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1576217                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1533278                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1533278                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      2313834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data    513176967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                  327                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                  654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               515491782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      2313834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst             327                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2314161                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         501448855                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              501448855                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         501448855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      2313834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data    513176967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                 327                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                 654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1016940637                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                   60                       # Number of system calls
system.switch_cpus.numCycles                195692515                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         23610749                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     23610749                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1695479                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      16496070                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         15453487                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     22282783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              133379715                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            23610749                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15453487                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              41340917                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         7631168                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      125933113                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          442                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          15909152                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        580565                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    195487166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.276102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.686299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        154584393     79.08%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2237605      1.14%     80.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1396397      0.71%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1495432      0.76%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          7379785      3.78%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          3242328      1.66%     87.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1926659      0.99%     88.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3142403      1.61%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         20082164     10.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    195487166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.120652                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.681578                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         36373937                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     113305960                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          31721905                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       8155532                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        5929828                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      242736330                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        5929828                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         41696680                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        67866487                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          838                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          33477460                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      46515869                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      235943169                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2781                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          22735                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      45126104                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         2707                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    273150236                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     554248634                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    553959188                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       289446                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     214891347                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         58258873                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts           92                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           74                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          70520209                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     29101799                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     28477144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       554585                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       266630                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          224562464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          395                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         213059547                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       512972                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     38337145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     50885157                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          335                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    195487166                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.089890                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.602860                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    100804095     51.57%     51.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     44414054     22.72%     74.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     21559490     11.03%     85.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     11034375      5.64%     90.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5643154      2.89%     93.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5282471      2.70%     96.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      4266441      2.18%     98.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      2024917      1.04%     99.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       458169      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    195487166                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1326643     90.65%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd            16      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          69733      4.76%     95.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         67089      4.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      1167724      0.55%      0.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     156553452     73.48%     74.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     74.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     74.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        32632      0.02%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     27854544     13.07%     87.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     27451195     12.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      213059547                       # Type of FU issued
system.switch_cpus.iq.rate                   1.088747                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1463481                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.006869                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    623495303                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    262776569                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    207163644                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        87408                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       129730                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        41730                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      213311663                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           43641                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       572281                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      4885274                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         6745                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6526                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2539273                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2462                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          412                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        5929828                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        22020779                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1604483                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    224562859                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       429420                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      29101799                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     28477144                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           72                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2052                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1599980                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         6526                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       772513                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1222526                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1995039                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     208496972                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      27198064                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      4562573                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             54009785                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         18286020                       # Number of branches executed
system.switch_cpus.iew.exec_stores           26811721                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.065432                       # Inst execution rate
system.switch_cpus.iew.wb_sent              207678698                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             207205374                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         115765150                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         151784951                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.058831                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.762692                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     39422053                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           60                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1695521                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    189557338                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.976740                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.664231                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    107548599     56.74%     56.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     45213285     23.85%     80.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8248210      4.35%     84.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     14394865      7.59%     92.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6175325      3.26%     95.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1750529      0.92%     96.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1104174      0.58%     97.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       803798      0.42%     97.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4318553      2.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    189557338                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      185148299                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               50154394                       # Number of memory references committed
system.switch_cpus.commit.loads              24216524                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           16886424                       # Number of branches committed
system.switch_cpus.commit.fp_insts              36856                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         185005115                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       4318553                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            409809137                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           455098342                       # The number of ROB writes
system.switch_cpus.timesIdled                   26518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  205349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             185148299                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.956925                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.956925                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.511006                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.511006                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        385450166                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       240638405                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             63006                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            34737                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        92493795                       # number of misc regfile reads
system.l2.replacements                        1543453                       # number of replacements
system.l2.tagsinuse                      29499.422331                       # Cycle average of tags in use
system.l2.total_refs                          2321750                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1575198                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.473942                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         27131.970254                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst     712.452350                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    1654.914051                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.085676                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.828002                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.021742                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.050504                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000003                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.900251                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       551402                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        57197                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  608599                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3267604                       # number of Writeback hits
system.l2.Writeback_hits::total               3267604                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      1665886                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1665886                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        551402                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1723083                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2274485                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       551402                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1723083                       # number of overall hits
system.l2.overall_hits::total                 2274485                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7076                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        13669                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 20746                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data      1555470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu.data                2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1555472                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7076                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1569139                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                1576218                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7076                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1569139                       # number of overall misses
system.l2.overall_misses::cpu.inst                  1                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total               1576218                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    371463000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    720011000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1091474000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  80887005000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80887005000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    371463000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  81607016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      81978479000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    371463000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  81607016000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     81978479000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       558478                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        70866                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              629345                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3267604                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3267604                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      3221356                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3221358                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       558478                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3292222                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3850703                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       558478                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3292222                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3850703                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.012670                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.192885                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.032964                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.482862                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.482862                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.012670                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.476620                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.409333                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.012670                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.476620                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.409333                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52496.184285                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 52674.738459                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52611.298564                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 52001.649019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52001.582156                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52496.184285                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52007.512400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52009.607174                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52496.184285                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52007.512400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52009.607174                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1533278                       # number of writebacks
system.l2.writebacks::total                   1533278                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7075                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        13669                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            20744                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      1555470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1555470                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1569139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1576214                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1569139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1576214                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    286536500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    555955500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    842492000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  62221364000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  62221364000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    286536500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  62777319500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63063856000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    286536500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  62777319500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63063856000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.012668                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.192885                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.032961                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.482862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.482862                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.012668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.476620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.409331                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.012668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.476620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.409331                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40499.858657                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40672.726608                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40613.767836                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 40001.648376                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40001.648376                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40499.858657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40007.494237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40009.704266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40499.858657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40007.494237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40009.704266                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           6                       # Number of instructions committed
system.cpu.committedOps                             6                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  24                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          6                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                 557966                       # number of replacements
system.cpu.icache.tagsinuse                430.836657                       # Cycle average of tags in use
system.cpu.icache.total_refs                 15336225                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 558478                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  27.460750                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle            90475968000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   430.641138                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       0.195519                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.841096                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.000382                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.841478                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     15336216                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15336225                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     15336216                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15336225                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     15336216                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::total        15336225                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       572935                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        572936                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       572935                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         572936                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       572935                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total        572936                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   8807874999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8807874999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   8807874999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8807874999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   8807874999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8807874999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     15909151                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15909161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     15909151                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15909161                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     15909151                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15909161                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.036013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.036013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.036013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.036013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.036013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.036013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15373.253509                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15373.226676                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15373.253509                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15373.226676                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15373.253509                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15373.226676                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          258                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.896552                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        14457                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14457                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        14457                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14457                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        14457                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14457                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       558478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       558478                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       558478                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       558478                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       558478                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       558478                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   7004358499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7004358499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   7004358499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7004358499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   7004358499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7004358499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.035104                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035104                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.035104                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035104                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.035104                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035104                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12541.870045                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12541.870045                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12541.870045                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12541.870045                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12541.870045                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12541.870045                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                3291200                       # number of replacements
system.cpu.dcache.tagsinuse               1023.809957                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 49178618                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                3292224                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  14.937810                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle            52169169000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1023.809213                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.000743                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.999814                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999814                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     26462213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26462213                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     22716400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       22716404                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     49178613                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::cpu.data             4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49178617                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     49178613                       # number of overall hits
system.cpu.dcache.overall_hits::cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::total        49178617                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       115151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        115151                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3221456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3221458                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      3336607                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3336609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      3336607                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total       3336609                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2288760000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2288760000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 113654588500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 113654588500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 115943348500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 115943348500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 115943348500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 115943348500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     26577364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26577364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     25937856                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     25937862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     52515220                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52515226                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     52515220                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52515226                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.004333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004333                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.124199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124199                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.063536                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063536                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.063536                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063536                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 19876.162604                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19876.162604                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 35280.503133                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35280.481229                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 34748.877677                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34748.856848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 34748.877677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34748.856848                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5991                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               867                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.910035                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3267604                       # number of writebacks
system.cpu.dcache.writebacks::total           3267604                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        44273                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44273                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        44384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        44384                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44384                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        70878                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70878                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      3221345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3221345                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3292223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3292223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3292223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3292223                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1437514000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1437514000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 103988825000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 103988825000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 105426339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 105426339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 105426339000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 105426339000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.124195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.062691                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062691                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.062691                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062691                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 20281.526002                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20281.526002                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 32281.182239                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32281.182239                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 32022.842620                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32022.842620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 32022.842620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32022.842620                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
