--Verilog project file split out from test1_beh.prj
verilog work "C:\Users\ERIK\Dropbox\cmpen471\projects\pj6_best/test1.tfw"
verilog work "C:/Xilinx92i/verilog/src/glbl.v"
