
ET024006DHU_EXAMPLE2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00002e54  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80005000  80005000  00005400  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000604  80005200  80005200  00005600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .lalign       00000004  80005804  80005804  00005c04  2**0
                  ALLOC
  6 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  7 .data         0000050c  00000008  80005808  00005c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .balign       00000004  00000514  80005d14  00006114  2**0
                  ALLOC
  9 .bss          000009d0  00000518  00000518  00000000  2**2
                  ALLOC
 10 .heap         0000e118  00000ee8  00000ee8  00000000  2**0
                  ALLOC
 11 .comment      00000030  00000000  00000000  00006114  2**0
                  CONTENTS, READONLY
 12 .debug_aranges 00000dc0  00000000  00000000  00006148  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubnames 00002407  00000000  00000000  00006f08  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_info   00018bb3  00000000  00000000  0000930f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00003534  00000000  00000000  00021ec2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00009e62  00000000  00000000  000253f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame  00002264  00000000  00000000  0002f258  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000048fb  00000000  00000000  000314bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_loc    0000561a  00000000  00000000  00035db7  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_macinfo 00bfbc62  00000000  00000000  0003b3d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 22 .debug_ranges 00000d18  00000000  00000000  00c37038  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf c2 20 	sub	pc,pc,-15840

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf e2 24 	sub	pc,pc,-7644

Disassembly of section .text:

80002008 <tpa6130_abdac_tx_pdca_int_handler>:
80002008:	d4 01       	pushm	lr
8000200a:	30 0c       	mov	r12,0
  .i2c_address_version = TPA6130_I2C_ADDRESS_VERSION_DEFAULT,
};

ISR(tpa6130_abdac_tx_pdca_int_handler, TPA6130_ABDAC_PDCA_IRQ_GROUP, TPA6130_ABDAC_PDCA_INT_LEVEL)
{
  if (pdca_get_transfer_status(TPA6130_ABDAC_PDCA_CHANNEL) & PDCA_TRANSFER_COMPLETE)
8000200c:	f0 1f 00 13 	mcall	80002058 <tpa6130_abdac_tx_pdca_int_handler+0x50>
80002010:	e2 1c 00 02 	andl	r12,0x2,COH
80002014:	c0 d0       	breq	8000202e <tpa6130_abdac_tx_pdca_int_handler+0x26>
  {
    pdca_disable_interrupt_transfer_complete(TPA6130_ABDAC_PDCA_CHANNEL);
80002016:	30 0c       	mov	r12,0
80002018:	f0 1f 00 11 	mcall	8000205c <tpa6130_abdac_tx_pdca_int_handler+0x54>
    if (tpa6130_output_param.callback_opt & AUDIO_DAC_OUT_OF_SAMPLE_CB)
8000201c:	49 18       	lddpc	r8,80002060 <tpa6130_abdac_tx_pdca_int_handler+0x58>
8000201e:	70 28       	ld.w	r8,r8[0x8]
80002020:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002024:	c0 50       	breq	8000202e <tpa6130_abdac_tx_pdca_int_handler+0x26>
      tpa6130_output_param.callback(AUDIO_DAC_OUT_OF_SAMPLE_CB);
80002026:	48 f8       	lddpc	r8,80002060 <tpa6130_abdac_tx_pdca_int_handler+0x58>
80002028:	70 18       	ld.w	r8,r8[0x4]
8000202a:	30 1c       	mov	r12,1
8000202c:	5d 18       	icall	r8
  }

  if (pdca_get_transfer_status(TPA6130_ABDAC_PDCA_CHANNEL) & PDCA_TRANSFER_COUNTER_RELOAD_IS_ZERO)
8000202e:	30 0c       	mov	r12,0
80002030:	f0 1f 00 0a 	mcall	80002058 <tpa6130_abdac_tx_pdca_int_handler+0x50>
80002034:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002038:	c0 d0       	breq	80002052 <tpa6130_abdac_tx_pdca_int_handler+0x4a>
  {
    pdca_disable_interrupt_reload_counter_zero(TPA6130_ABDAC_PDCA_CHANNEL);
8000203a:	30 0c       	mov	r12,0
8000203c:	f0 1f 00 0a 	mcall	80002064 <tpa6130_abdac_tx_pdca_int_handler+0x5c>
    if (tpa6130_output_param.callback_opt & AUDIO_DAC_RELOAD_CB)
80002040:	48 88       	lddpc	r8,80002060 <tpa6130_abdac_tx_pdca_int_handler+0x58>
80002042:	70 28       	ld.w	r8,r8[0x8]
80002044:	e2 18 00 02 	andl	r8,0x2,COH
80002048:	c0 50       	breq	80002052 <tpa6130_abdac_tx_pdca_int_handler+0x4a>
      tpa6130_output_param.callback(AUDIO_DAC_RELOAD_CB);
8000204a:	48 68       	lddpc	r8,80002060 <tpa6130_abdac_tx_pdca_int_handler+0x58>
8000204c:	70 18       	ld.w	r8,r8[0x4]
8000204e:	30 2c       	mov	r12,2
80002050:	5d 18       	icall	r8
  }
}
80002052:	d4 02       	popm	lr
80002054:	d6 03       	rete
80002056:	00 00       	add	r0,r0
80002058:	80 00       	ld.sh	r0,r0[0x0]
8000205a:	32 a8       	mov	r8,42
8000205c:	80 00       	ld.sh	r0,r0[0x0]
8000205e:	32 d8       	mov	r8,45
80002060:	00 00       	add	r0,r0
80002062:	05 18       	ld.sh	r8,r2++
80002064:	80 00       	ld.sh	r0,r0[0x0]
80002066:	32 b8       	mov	r8,43

80002068 <tpa6130_write_data>:
 *  \param reg Register index. Use the defines in this file.
 *  \param data Register data. Macros from this file can be used
 *  to ease writing to the bitfields.
 */
static void tpa6130_write_data(uint8_t reg, uint8_t data)
{
80002068:	d4 21       	pushm	r4-r7,lr
8000206a:	20 5d       	sub	sp,20
8000206c:	18 94       	mov	r4,r12
8000206e:	16 95       	mov	r5,r11
  uint16_t message = (reg << 8) | data;
80002070:	f7 ec 10 88 	or	r8,r11,r12<<0x8
80002074:	fb 58 00 12 	st.h	sp[18],r8
  {
    .chip = TPA6130_TWI_ADDRESS,
    .addr_length = 0,//AVR32_TWI_MMR_IADRSZ_NO_ADDR,
    .buffer = &message,
    .length = sizeof(message)
  };
80002078:	30 08       	mov	r8,0
8000207a:	30 09       	mov	r9,0
8000207c:	fa e9 00 00 	st.d	sp[0],r8
80002080:	36 08       	mov	r8,96
80002082:	ba 88       	st.b	sp[0x0],r8
80002084:	fa c8 ff ee 	sub	r8,sp,-18
80002088:	50 28       	stdsp	sp[0x8],r8
8000208a:	30 28       	mov	r8,2
8000208c:	50 38       	stdsp	sp[0xc],r8

  do
  {
     twi_status=twi_master_write(TPA6130_TWI, &twi_package);
8000208e:	1a 96       	mov	r6,sp
80002090:	fe 77 2c 00 	mov	r7,-54272
80002094:	1a 9b       	mov	r11,sp
80002096:	0e 9c       	mov	r12,r7
80002098:	f0 1f 00 05 	mcall	800020ac <tpa6130_write_data+0x44>
  }
  while( twi_status != TWI_SUCCESS );
8000209c:	cf c1       	brne	80002094 <tpa6130_write_data+0x2c>

  /* Save write value to shadow registers */
  *(((uint8_t *) &tpa6130_shadow_regs) + reg - 1) = data;
8000209e:	48 58       	lddpc	r8,800020b0 <tpa6130_write_data+0x48>
800020a0:	f0 04 00 04 	add	r4,r8,r4
800020a4:	e9 65 ff ff 	st.b	r4[-1],r5
}
800020a8:	2f bd       	sub	sp,-20
800020aa:	d8 22       	popm	r4-r7,pc
800020ac:	80 00       	ld.sh	r0,r0[0x0]
800020ae:	3a 68       	mov	r8,-90
800020b0:	00 00       	add	r0,r0
800020b2:	00 08       	add	r8,r0

800020b4 <tpa6130_set_volume>:
 *  it to max.
 *  A volume of 0 will mute both channels. Any other value will unmute
 *  them.
 */
void tpa6130_set_volume(int8_t volume)
{
800020b4:	d4 01       	pushm	lr
  int8_t new_volume = volume;

  if(volume > TPA6130_VOL_MAX)
800020b6:	33 f8       	mov	r8,63
800020b8:	f0 0c 18 00 	cp.b	r12,r8
800020bc:	e0 8a 00 04 	brle	800020c4 <tpa6130_set_volume+0x10>
800020c0:	33 fb       	mov	r11,63
800020c2:	c0 b8       	rjmp	800020d8 <tpa6130_set_volume+0x24>
  {
    new_volume = TPA6130_VOL_MAX;
  }
  else if(volume <= TPA6130_VOL_MIN )
800020c4:	30 08       	mov	r8,0
800020c6:	f0 0c 18 00 	cp.b	r12,r8
800020ca:	e0 89 00 05 	brgt	800020d4 <tpa6130_set_volume+0x20>
800020ce:	e0 6b 00 c0 	mov	r11,192
800020d2:	c0 38       	rjmp	800020d8 <tpa6130_set_volume+0x24>
800020d4:	f7 dc c0 08 	bfextu	r11,r12,0x0,0x8
  {
    // MUTE Left and Right;
    new_volume = MUTE_L|MUTE_R;
  }

  tpa6130_write_data(TPA6130_VOLUME_AND_MUTE, new_volume );
800020d8:	30 2c       	mov	r12,2
800020da:	f0 1f 00 02 	mcall	800020e0 <tpa6130_set_volume+0x2c>
}
800020de:	d8 02       	popm	pc
800020e0:	80 00       	ld.sh	r0,r0[0x0]
800020e2:	20 68       	sub	r8,6

800020e4 <tpa6130_dac_output>:
 * which contain two (16-bit) samples, one for each channel.
 *
 * \note The DACs must have been started beforehand.
 */
bool tpa6130_dac_output(void *sample_buffer, size_t sample_length)
{
800020e4:	eb cd 40 c0 	pushm	r6-r7,lr
800020e8:	18 96       	mov	r6,r12
800020ea:	16 97       	mov	r7,r11
  //int global_interrupt_enabled;

  /*Wait until the PDCA loads the reload value to its transfer
   * counter register(TCRR=0). Then we are ready to set up a new
   * transfer */
  if(!(pdca_get_transfer_status(TPA6130_ABDAC_PDCA_CHANNEL) &
800020ec:	30 0c       	mov	r12,0
800020ee:	f0 1f 00 11 	mcall	80002130 <tpa6130_dac_output+0x4c>
800020f2:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800020f6:	c1 b0       	breq	8000212c <tpa6130_dac_output+0x48>
  {
    return false;
  }

  /* Nothing to do if we get no data. */
  if(sample_length)
800020f8:	58 07       	cp.w	r7,0
800020fa:	c1 80       	breq	8000212a <tpa6130_dac_output+0x46>
    //if((global_interrupt_enabled = cpu_irq_is_enabled()))
    //  cpu_irq_disable();

    /*FIXME This assumes a stereo 16-bit sample size */
    // one sample here consists of 2x16-bit (16-bit stereo)
    pdca_reload_channel(TPA6130_ABDAC_PDCA_CHANNEL,
800020fc:	0e 9a       	mov	r10,r7
800020fe:	0c 9b       	mov	r11,r6
80002100:	30 0c       	mov	r12,0
80002102:	f0 1f 00 0d 	mcall	80002134 <tpa6130_dac_output+0x50>
    //if(global_interrupt_enabled)
    //  cpu_irq_enable();

    /*TODO enable transfer complete interrupt
     * Is it possible to move this to setup or other places?*/
    if(tpa6130_output_param.callback_opt & AUDIO_DAC_OUT_OF_SAMPLE_CB)
80002106:	48 d8       	lddpc	r8,80002138 <tpa6130_dac_output+0x54>
80002108:	70 28       	ld.w	r8,r8[0x8]
8000210a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000210e:	c0 40       	breq	80002116 <tpa6130_dac_output+0x32>
      pdca_enable_interrupt_transfer_complete(TPA6130_ABDAC_PDCA_CHANNEL);
80002110:	30 0c       	mov	r12,0
80002112:	f0 1f 00 0b 	mcall	8000213c <tpa6130_dac_output+0x58>
    if (tpa6130_output_param.callback_opt & AUDIO_DAC_RELOAD_CB)
80002116:	48 98       	lddpc	r8,80002138 <tpa6130_dac_output+0x54>
80002118:	70 28       	ld.w	r8,r8[0x8]
8000211a:	e2 18 00 02 	andl	r8,0x2,COH
8000211e:	c0 60       	breq	8000212a <tpa6130_dac_output+0x46>
      pdca_enable_interrupt_reload_counter_zero(TPA6130_ABDAC_PDCA_CHANNEL);
80002120:	30 0c       	mov	r12,0
80002122:	f0 1f 00 08 	mcall	80002140 <tpa6130_dac_output+0x5c>
80002126:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
8000212a:	30 1c       	mov	r12,1
  }
  return true;
}
8000212c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002130:	80 00       	ld.sh	r0,r0[0x0]
80002132:	32 a8       	mov	r8,42
80002134:	80 00       	ld.sh	r0,r0[0x0]
80002136:	32 f8       	mov	r8,47
80002138:	00 00       	add	r0,r0
8000213a:	05 18       	ld.sh	r8,r2++
8000213c:	80 00       	ld.sh	r0,r0[0x0]
8000213e:	32 88       	mov	r8,40
80002140:	80 00       	ld.sh	r0,r0[0x0]
80002142:	32 98       	mov	r8,41

80002144 <tpa6130_read_data>:
 *  \param reg Register index.
 *  \param shadow Read from device (shadow=false) or from shadowed register
 *  (shadow=true).
 */
static uint8_t tpa6130_read_data(uint8_t reg, bool shadow)
{
80002144:	d4 01       	pushm	lr
80002146:	20 5d       	sub	sp,20
  uint8_t data;
  /*If we want to read from the shadowed registers */
  if(shadow)
80002148:	58 0b       	cp.w	r11,0
8000214a:	c0 90       	breq	8000215c <tpa6130_read_data+0x18>
  {
    data = *((uint8_t *) &tpa6130_shadow_regs + reg - 1);
8000214c:	48 f8       	lddpc	r8,80002188 <tpa6130_read_data+0x44>
8000214e:	f0 0c 00 0c 	add	r12,r8,r12
80002152:	f9 38 ff ff 	ld.ub	r8,r12[-1]
80002156:	fb 68 00 13 	st.b	sp[19],r8
8000215a:	c1 38       	rjmp	80002180 <tpa6130_read_data+0x3c>
      .chip = TPA6130_TWI_ADDRESS,
      .addr_length = 1,//AVR32_TWI_MMR_IADRSZ_ONE_BYTE,
      .addr[0] = reg,
      .buffer = &data,
      .length = sizeof(data)
    };
8000215c:	30 08       	mov	r8,0
8000215e:	30 09       	mov	r9,0
80002160:	fa e9 00 00 	st.d	sp[0],r8
80002164:	36 08       	mov	r8,96
80002166:	ba 88       	st.b	sp[0x0],r8
80002168:	ba 9c       	st.b	sp[0x1],r12
8000216a:	30 18       	mov	r8,1
8000216c:	50 18       	stdsp	sp[0x4],r8
8000216e:	fa c9 ff ed 	sub	r9,sp,-19
80002172:	50 29       	stdsp	sp[0x8],r9
80002174:	50 38       	stdsp	sp[0xc],r8
    twi_master_read(TPA6130_TWI, &twi_package);
80002176:	1a 9b       	mov	r11,sp
80002178:	fe 7c 2c 00 	mov	r12,-54272
8000217c:	f0 1f 00 04 	mcall	8000218c <tpa6130_read_data+0x48>
  //print_dbg(" = 0x");
  //print_dbg_hex(data);
  //print_dbg("\n");

  return data;
}
80002180:	fb 3c 00 13 	ld.ub	r12,sp[19]
80002184:	2f bd       	sub	sp,-20
80002186:	d8 02       	popm	pc
80002188:	00 00       	add	r0,r0
8000218a:	00 08       	add	r8,r0
8000218c:	80 00       	ld.sh	r0,r0[0x0]
8000218e:	3b 40       	mov	r0,-76

80002190 <tpa6130_get_volume>:
/*! \brief Gets the current volume settings.
 *  \returns Current volume settings. Value is between 0 (-59dB) and
 *  63 (4dB).
 */
int8_t tpa6130_get_volume(void)
{
80002190:	d4 01       	pushm	lr
  return tpa6130_read_data(TPA6130_VOLUME_AND_MUTE, TWI_READ_SR);
80002192:	30 1b       	mov	r11,1
80002194:	30 2c       	mov	r12,2
80002196:	f0 1f 00 03 	mcall	800021a0 <tpa6130_get_volume+0x10>
}
8000219a:	5c 5c       	castu.b	r12
8000219c:	d8 02       	popm	pc
8000219e:	00 00       	add	r0,r0
800021a0:	80 00       	ld.sh	r0,r0[0x0]
800021a2:	21 44       	sub	r4,20

800021a4 <tpa6130_powerup>:
  tpa6130_write_data(TPA6130_CONTROL, data | SW_SHUTDOWN);
}
/*! \brief Powers up the amplifier from low power mode.
 */
void tpa6130_powerup(void)
{
800021a4:	d4 01       	pushm	lr
  uint8_t data;
  data = tpa6130_read_data(TPA6130_CONTROL, TWI_READ_HW);
800021a6:	30 0b       	mov	r11,0
800021a8:	30 1c       	mov	r12,1
800021aa:	f0 1f 00 05 	mcall	800021bc <tpa6130_powerup+0x18>
  tpa6130_write_data(TPA6130_CONTROL, data & (~SW_SHUTDOWN));
800021ae:	18 9b       	mov	r11,r12
800021b0:	e2 1b 00 fe 	andl	r11,0xfe,COH
800021b4:	30 1c       	mov	r12,1
800021b6:	f0 1f 00 03 	mcall	800021c0 <tpa6130_powerup+0x1c>
}
800021ba:	d8 02       	popm	pc
800021bc:	80 00       	ld.sh	r0,r0[0x0]
800021be:	21 44       	sub	r4,20
800021c0:	80 00       	ld.sh	r0,r0[0x0]
800021c2:	20 68       	sub	r8,6

800021c4 <tpa6130_shutdown>:

/*! \brief Shuts down the amplifier and sets it into low power mode.
 *  This is the software low power mode described in the datasheet.
 */
void tpa6130_shutdown(void)
{
800021c4:	d4 01       	pushm	lr
  uint8_t data;
  data = tpa6130_read_data(TPA6130_CONTROL, TWI_READ_HW);
800021c6:	30 0b       	mov	r11,0
800021c8:	30 1c       	mov	r12,1
800021ca:	f0 1f 00 05 	mcall	800021dc <tpa6130_shutdown+0x18>
  tpa6130_write_data(TPA6130_CONTROL, data | SW_SHUTDOWN);
800021ce:	18 9b       	mov	r11,r12
800021d0:	a1 ab       	sbr	r11,0x0
800021d2:	5c 5b       	castu.b	r11
800021d4:	30 1c       	mov	r12,1
800021d6:	f0 1f 00 03 	mcall	800021e0 <tpa6130_shutdown+0x1c>
}
800021da:	d8 02       	popm	pc
800021dc:	80 00       	ld.sh	r0,r0[0x0]
800021de:	21 44       	sub	r4,20
800021e0:	80 00       	ld.sh	r0,r0[0x0]
800021e2:	20 68       	sub	r8,6

800021e4 <tpa6130_dac_stop>:
/*! \brief Stops the ABDAC and puts the amplifier in low power mode.
 *  Additionally it sets all used pins to the GPIO state.
 *  The counter part of this function is tpa6130_dac_start(...)
 */
void tpa6130_dac_stop(void)
{
800021e4:	d4 01       	pushm	lr
  /* Disable amplifier 1st */
  tpa6130_shutdown();
800021e6:	f0 1f 00 0b 	mcall	80002210 <tpa6130_dac_stop+0x2c>
  /* Flush the dac */
  // Don't flush the DAC when stop
  //tpa6130_dac_flush();

  /* Disable ABDAC */
  abdac_disable(TPA6130_ABDAC);
800021ea:	fe 7c 40 00 	mov	r12,-49152
800021ee:	f0 1f 00 0a 	mcall	80002214 <tpa6130_dac_stop+0x30>

  /* Stop  PDCA */
  pdca_disable(TPA6130_ABDAC_PDCA_CHANNEL);
800021f2:	30 0c       	mov	r12,0
800021f4:	f0 1f 00 09 	mcall	80002218 <tpa6130_dac_stop+0x34>

  /* Set used GPIO pins to GPIO state */
  gpio_enable_gpio(TPA6130_ABDAC_GPIO_MAP,
800021f8:	30 4b       	mov	r11,4
800021fa:	48 9c       	lddpc	r12,8000221c <tpa6130_dac_stop+0x38>
800021fc:	f0 1f 00 09 	mcall	80002220 <tpa6130_dac_stop+0x3c>
    sizeof(TPA6130_ABDAC_GPIO_MAP)
    / sizeof(TPA6130_ABDAC_GPIO_MAP[0]));

  tpa6130_output_param.num_channels = 0;
80002200:	48 98       	lddpc	r8,80002224 <tpa6130_dac_stop+0x40>
80002202:	30 09       	mov	r9,0
80002204:	b0 89       	st.b	r8[0x0],r9
  tpa6130_output_param.callback     = NULL;
80002206:	30 09       	mov	r9,0
80002208:	91 19       	st.w	r8[0x4],r9
  tpa6130_output_param.callback_opt = 0;
8000220a:	91 29       	st.w	r8[0x8],r9
}
8000220c:	d8 02       	popm	pc
8000220e:	00 00       	add	r0,r0
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	21 c4       	sub	r4,28
80002214:	80 00       	ld.sh	r0,r0[0x0]
80002216:	2d 04       	sub	r4,-48
80002218:	80 00       	ld.sh	r0,r0[0x0]
8000221a:	32 68       	mov	r8,38
8000221c:	80 00       	ld.sh	r0,r0[0x0]
8000221e:	52 18       	stdsp	sp[0x84],r8
80002220:	80 00       	ld.sh	r0,r0[0x0]
80002222:	30 70       	mov	r0,7
80002224:	00 00       	add	r0,r0
80002226:	05 18       	ld.sh	r8,r2++

80002228 <tpa6130_init>:
 *  specified in the conf_tpa6130.h file (stereo, mono ..).
 *
 *  \returns A positive value upon success and a negative value upon failure.
 */
int8_t tpa6130_init(void)
{
80002228:	d4 01       	pushm	lr
  /* Check if the device responds on the TWI bus*/
  if(twi_probe(TPA6130_TWI, TPA6130_TWI_ADDRESS) != TWI_SUCCESS)
8000222a:	36 0b       	mov	r11,96
8000222c:	fe 7c 2c 00 	mov	r12,-54272
80002230:	f0 1f 00 0e 	mcall	80002268 <tpa6130_init+0x40>
80002234:	c0 40       	breq	8000223c <tpa6130_init+0x14>
80002236:	e0 6c 00 fd 	mov	r12,253
8000223a:	d8 02       	popm	pc
  return TWI_NO_CHIP_FOUND;
  /* If the device has no valid version we can not use it */
  if(tpa6130_read_data(TPA6130_I2C_ADDRESS_VERSION, TWI_READ_HW)!= VERSION)
8000223c:	30 0b       	mov	r11,0
8000223e:	30 4c       	mov	r12,4
80002240:	f0 1f 00 0b 	mcall	8000226c <tpa6130_init+0x44>
80002244:	30 28       	mov	r8,2
80002246:	f0 0c 18 00 	cp.b	r12,r8
8000224a:	c0 40       	breq	80002252 <tpa6130_init+0x2a>
8000224c:	e0 6c 00 f8 	mov	r12,248
80002250:	d8 02       	popm	pc
  {
    return -8;
  }
  /* un-mute the output channels, the volume is still 0 and
   * should be increased by an application (fade-in/fade-out) */
  tpa6130_write_data(TPA6130_VOLUME_AND_MUTE, tpa6130_shadow_regs.volume_and_mute);
80002252:	48 88       	lddpc	r8,80002270 <tpa6130_init+0x48>
80002254:	11 9b       	ld.ub	r11,r8[0x1]
80002256:	30 2c       	mov	r12,2
80002258:	f0 1f 00 07 	mcall	80002274 <tpa6130_init+0x4c>
  /* set stereo/mono mode and enable both amplifiers (left/right) */
  tpa6130_write_data(TPA6130_CONTROL,(TPA6130_MODE << 4) | HP_EN_L | HP_EN_R);
8000225c:	e0 6b 00 c0 	mov	r11,192
80002260:	30 1c       	mov	r12,1
80002262:	f0 1f 00 05 	mcall	80002274 <tpa6130_init+0x4c>
80002266:	d8 0a       	popm	pc,r12=0
80002268:	80 00       	ld.sh	r0,r0[0x0]
8000226a:	3b 18       	mov	r8,-79
8000226c:	80 00       	ld.sh	r0,r0[0x0]
8000226e:	21 44       	sub	r4,20
80002270:	00 00       	add	r0,r0
80002272:	00 08       	add	r8,r0
80002274:	80 00       	ld.sh	r0,r0[0x0]
80002276:	20 68       	sub	r8,6

80002278 <tpa6130_dac_setup>:
                       uint8_t bits_per_sample,
                       bool swap_channels,
                       void (*callback)(uint32_t arg),
                       uint32_t callback_opt,
                       uint32_t pba_hz)
{
80002278:	eb cd 40 c0 	pushm	r6-r7,lr
8000227c:	20 6d       	sub	sp,24
8000227e:	18 97       	mov	r7,r12
80002280:	12 96       	mov	r6,r9
80002282:	40 9a       	lddsp	r10,sp[0x24]
  // save input parameters to local driver data
  tpa6130_output_param.num_channels = num_channels;
80002284:	49 a9       	lddpc	r9,800022ec <tpa6130_dac_setup+0x74>
80002286:	b2 8b       	st.b	r9[0x0],r11
  tpa6130_output_param.callback     = callback;
80002288:	93 18       	st.w	r9[0x4],r8
  tpa6130_output_param.callback_opt = callback_opt;
8000228a:	93 2a       	st.w	r9[0x8],r10

  /* Probe for amplifier and initialize it */
  tpa6130_init();
8000228c:	f0 1f 00 19 	mcall	800022f0 <tpa6130_dac_setup+0x78>
   * The generic clock input must be greater than 256*sample_rate_hz
   * or the setup of the ABDAC will fail silently here.
   * TODO we could add asserts here to detect wrong settings during
   * compile time.
   */
  if(!abdac_set_dac_sample_rate(sample_rate_hz)) {
80002290:	0e 9c       	mov	r12,r7
80002292:	f0 1f 00 19 	mcall	800022f4 <tpa6130_dac_setup+0x7c>
80002296:	c0 a1       	brne	800022aa <tpa6130_dac_setup+0x32>
    // if it is not possible to set correctly the sample rate
    // Use default set function
    abdac_set_dac_hz(TPA6130_ABDAC, TPA6130_ABDAC_GCLK_INPUT_HZ,sample_rate_hz);
80002298:	0e 9a       	mov	r10,r7
8000229a:	e0 6b 1b 00 	mov	r11,6912
8000229e:	ea 1b 00 b7 	orh	r11,0xb7
800022a2:	fe 7c 40 00 	mov	r12,-49152
800022a6:	f0 1f 00 15 	mcall	800022f8 <tpa6130_dac_setup+0x80>
  }
#endif

  if(swap_channels)
800022aa:	58 06       	cp.w	r6,0
800022ac:	c0 50       	breq	800022b6 <tpa6130_dac_setup+0x3e>
  {
    abdac_swap_channels(TPA6130_ABDAC);
800022ae:	fe 7c 40 00 	mov	r12,-49152
800022b2:	f0 1f 00 13 	mcall	800022fc <tpa6130_dac_setup+0x84>
  }
  abdac_enable(TPA6130_ABDAC);
800022b6:	fe 7c 40 00 	mov	r12,-49152
800022ba:	f0 1f 00 12 	mcall	80002300 <tpa6130_dac_setup+0x88>
    .size   = 0,
    .r_addr   = 0,
    .r_size   = 0,
    .pid    = TPA6130_ABDAC_PDCA_PID,
    .transfer_size  = PDCA_TRANSFER_SIZE_WORD
  };
800022be:	49 28       	lddpc	r8,80002304 <tpa6130_dac_setup+0x8c>
800022c0:	1a 9b       	mov	r11,sp
800022c2:	f0 e6 00 00 	ld.d	r6,r8[0]
800022c6:	fa e7 00 00 	st.d	sp[0],r6
800022ca:	f0 e6 00 08 	ld.d	r6,r8[8]
800022ce:	fa e7 00 08 	st.d	sp[8],r6
800022d2:	f0 e8 00 10 	ld.d	r8,r8[16]
800022d6:	fa e9 00 10 	st.d	sp[16],r8

  /* Initialize the PCDA for the ABDAC
   * The channel number can be set in the configuration file
   * with the define TPA6130_ABDAC_PDCA_CHANNEL.
   */
  pdca_init_channel(TPA6130_ABDAC_PDCA_CHANNEL,
800022da:	30 0c       	mov	r12,0
800022dc:	f0 1f 00 0b 	mcall	80002308 <tpa6130_dac_setup+0x90>
    &tpa6130_abdac_pdca_options);
  /* Enable the PDCA channel. Since we did not provide any data
   * yet the channel is in idle mode */
  pdca_enable(TPA6130_ABDAC_PDCA_CHANNEL);
800022e0:	30 0c       	mov	r12,0
800022e2:	f0 1f 00 0b 	mcall	8000230c <tpa6130_dac_setup+0x94>

}
800022e6:	2f ad       	sub	sp,-24
800022e8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800022ec:	00 00       	add	r0,r0
800022ee:	05 18       	ld.sh	r8,r2++
800022f0:	80 00       	ld.sh	r0,r0[0x0]
800022f2:	22 28       	sub	r8,34
800022f4:	80 00       	ld.sh	r0,r0[0x0]
800022f6:	2d b0       	sub	r0,-37
800022f8:	80 00       	ld.sh	r0,r0[0x0]
800022fa:	2d 32       	sub	r2,-45
800022fc:	80 00       	ld.sh	r0,r0[0x0]
800022fe:	2d 1a       	sub	r10,-47
80002300:	80 00       	ld.sh	r0,r0[0x0]
80002302:	2c f0       	sub	r0,-49
80002304:	80 00       	ld.sh	r0,r0[0x0]
80002306:	52 00       	stdsp	sp[0x80],r0
80002308:	80 00       	ld.sh	r0,r0[0x0]
8000230a:	33 58       	mov	r8,53
8000230c:	80 00       	ld.sh	r0,r0[0x0]
8000230e:	32 78       	mov	r8,39

80002310 <tpa6130_dac_start>:
                       uint8_t bits_per_sample,
                       bool swap_channels,
                       void (*callback)(uint32_t arg),
                       uint32_t callback_opt,
                       uint32_t pba_hz)
{
80002310:	eb cd 40 fe 	pushm	r1-r7,lr
80002314:	fa c4 ff e0 	sub	r4,sp,-32
80002318:	18 92       	mov	r2,r12
8000231a:	16 93       	mov	r3,r11
8000231c:	14 95       	mov	r5,r10
8000231e:	12 97       	mov	r7,r9
80002320:	10 96       	mov	r6,r8
80002322:	68 01       	ld.w	r1,r4[0x0]
80002324:	68 14       	ld.w	r4,r4[0x4]
  /* stop ABDAC if running*/
  tpa6130_dac_stop();
80002326:	f0 1f 00 0d 	mcall	80002358 <tpa6130_dac_start+0x48>

  /* configure used pins for ABDAC */
  gpio_enable_module(TPA6130_ABDAC_GPIO_MAP,
8000232a:	30 4b       	mov	r11,4
8000232c:	48 cc       	lddpc	r12,8000235c <tpa6130_dac_start+0x4c>
8000232e:	f0 1f 00 0d 	mcall	80002360 <tpa6130_dac_start+0x50>
    sizeof(TPA6130_ABDAC_GPIO_MAP) /
    sizeof(TPA6130_ABDAC_GPIO_MAP[0]));

  /* configure and start PDC and ABDAC*/
  tpa6130_dac_setup(sample_rate_hz,
80002332:	1a d4       	st.w	--sp,r4
80002334:	1a d1       	st.w	--sp,r1
80002336:	0c 98       	mov	r8,r6
80002338:	0e 99       	mov	r9,r7
8000233a:	0a 9a       	mov	r10,r5
8000233c:	06 9b       	mov	r11,r3
8000233e:	04 9c       	mov	r12,r2
80002340:	f0 1f 00 09 	mcall	80002364 <tpa6130_dac_start+0x54>
    pba_hz);

  /* Register a interrupt service routine for the ABDAC channel of
   * the PDCA
   */
  irq_register_handler(tpa6130_abdac_tx_pdca_int_handler, TPA6130_ABDAC_PDCA_IRQ, 1);
80002344:	30 1a       	mov	r10,1
80002346:	36 0b       	mov	r11,96
80002348:	48 8c       	lddpc	r12,80002368 <tpa6130_dac_start+0x58>
8000234a:	f0 1f 00 09 	mcall	8000236c <tpa6130_dac_start+0x5c>

  tpa6130_powerup();
8000234e:	f0 1f 00 09 	mcall	80002370 <tpa6130_dac_start+0x60>
80002352:	2f ed       	sub	sp,-8

}
80002354:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
80002358:	80 00       	ld.sh	r0,r0[0x0]
8000235a:	21 e4       	sub	r4,30
8000235c:	80 00       	ld.sh	r0,r0[0x0]
8000235e:	52 18       	stdsp	sp[0x84],r8
80002360:	80 00       	ld.sh	r0,r0[0x0]
80002362:	30 28       	mov	r8,2
80002364:	80 00       	ld.sh	r0,r0[0x0]
80002366:	22 78       	sub	r8,39
80002368:	80 00       	ld.sh	r0,r0[0x0]
8000236a:	20 08       	sub	r8,0
8000236c:	80 00       	ld.sh	r0,r0[0x0]
8000236e:	31 48       	mov	r8,20
80002370:	80 00       	ld.sh	r0,r0[0x0]
80002372:	21 a4       	sub	r4,26

80002374 <sd_mmc_spi_get_capacity>:
//!         [39]    == data[11] && 0x80
//!
//! @return bit
//!         true
void sd_mmc_spi_get_capacity(void)
{
80002374:	d4 01       	pushm	lr
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
80002376:	4c 18       	lddpc	r8,80002478 <sd_mmc_spi_get_capacity+0x104>
80002378:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
8000237a:	4c 18       	lddpc	r8,8000247c <sd_mmc_spi_get_capacity+0x108>
8000237c:	11 8a       	ld.ub	r10,r8[0x0]
8000237e:	30 38       	mov	r8,3
80002380:	f0 0a 18 00 	cp.b	r10,r8
80002384:	c2 71       	brne	800023d2 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
80002386:	4b d8       	lddpc	r8,80002478 <sd_mmc_spi_get_capacity+0x104>
80002388:	f1 3a 00 08 	ld.ub	r10,r8[8]
8000238c:	f1 39 00 09 	ld.ub	r9,r8[9]
80002390:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002394:	11 fa       	ld.ub	r10,r8[0x7]
80002396:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
8000239a:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
8000239e:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
800023a0:	f4 0b 16 0d 	lsr	r11,r10,0xd
800023a4:	16 99       	mov	r9,r11
800023a6:	f4 08 15 13 	lsl	r8,r10,0x13
800023aa:	4b 6a       	lddpc	r10,80002480 <sd_mmc_spi_get_capacity+0x10c>
800023ac:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
800023b0:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
800023b4:	4b 48       	lddpc	r8,80002484 <sd_mmc_spi_get_capacity+0x110>
800023b6:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
800023b8:	f4 ea 00 00 	ld.d	r10,r10[0]
800023bc:	90 09       	ld.sh	r9,r8[0x0]
800023be:	f4 08 16 09 	lsr	r8,r10,0x9
800023c2:	f1 eb 11 78 	or	r8,r8,r11<<0x17
800023c6:	20 18       	sub	r8,1
800023c8:	b7 79       	lsl	r9,0x17
800023ca:	12 08       	add	r8,r9
800023cc:	4a f9       	lddpc	r9,80002488 <sd_mmc_spi_get_capacity+0x114>
800023ce:	93 08       	st.w	r9[0x0],r8
800023d0:	c4 28       	rjmp	80002454 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
800023d2:	4a a8       	lddpc	r8,80002478 <sd_mmc_spi_get_capacity+0x104>
800023d4:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
800023d8:	f1 39 00 08 	ld.ub	r9,r8[8]
800023dc:	a7 89       	lsr	r9,0x6
800023de:	11 fe       	ld.ub	lr,r8[0x7]
800023e0:	f2 0e 00 29 	add	r9,r9,lr<<0x2
800023e4:	11 ee       	ld.ub	lr,r8[0x6]
800023e6:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
800023ea:	ab 6e       	lsl	lr,0xa
800023ec:	1c 09       	add	r9,lr
800023ee:	2f f9       	sub	r9,-1
800023f0:	f1 38 00 09 	ld.ub	r8,r8[9]
800023f4:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
800023f8:	f8 0e 16 07 	lsr	lr,r12,0x7
800023fc:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002400:	2f e8       	sub	r8,-2
80002402:	f2 08 09 49 	lsl	r9,r9,r8
80002406:	20 19       	sub	r9,1
80002408:	4a 08       	lddpc	r8,80002488 <sd_mmc_spi_get_capacity+0x114>
8000240a:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
8000240c:	70 0e       	ld.w	lr,r8[0x0]
8000240e:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
80002412:	2f fe       	sub	lr,-1
80002414:	fc 0b 09 48 	lsl	r8,lr,r11
80002418:	30 09       	mov	r9,0
8000241a:	49 ae       	lddpc	lr,80002480 <sd_mmc_spi_get_capacity+0x10c>
8000241c:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
80002420:	49 98       	lddpc	r8,80002484 <sd_mmc_spi_get_capacity+0x110>
80002422:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
80002424:	30 98       	mov	r8,9
80002426:	f0 0b 18 00 	cp.b	r11,r8
8000242a:	e0 88 00 08 	brls	8000243a <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
8000242e:	49 78       	lddpc	r8,80002488 <sd_mmc_spi_get_capacity+0x114>
80002430:	70 09       	ld.w	r9,r8[0x0]
80002432:	20 9b       	sub	r11,9
80002434:	f2 0b 09 4b 	lsl	r11,r9,r11
80002438:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
8000243a:	58 0a       	cp.w	r10,0
8000243c:	c0 c1       	brne	80002454 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
8000243e:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
80002442:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
80002446:	48 d9       	lddpc	r9,80002478 <sd_mmc_spi_get_capacity+0x104>
80002448:	f3 39 00 0b 	ld.ub	r9,r9[11]
8000244c:	a3 7c       	lsl	r12,0x3
8000244e:	f9 e9 12 59 	or	r9,r12,r9>>0x5
80002452:	c0 c8       	rjmp	8000246a <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
80002454:	48 9a       	lddpc	r10,80002478 <sd_mmc_spi_get_capacity+0x104>
80002456:	f5 39 00 0a 	ld.ub	r9,r10[10]
8000245a:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
8000245e:	f5 38 00 0b 	ld.ub	r8,r10[11]
80002462:	a7 98       	lsr	r8,0x7
80002464:	f0 09 00 18 	add	r8,r8,r9<<0x1
80002468:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
8000246a:	2f f9       	sub	r9,-1
8000246c:	2f f8       	sub	r8,-1
8000246e:	b1 39       	mul	r9,r8
80002470:	48 78       	lddpc	r8,8000248c <sd_mmc_spi_get_capacity+0x118>
80002472:	b0 09       	st.h	r8[0x0],r9
}
80002474:	d8 02       	popm	pc
80002476:	00 00       	add	r0,r0
80002478:	00 00       	add	r0,r0
8000247a:	08 ac       	st.w	r4++,r12
8000247c:	00 00       	add	r0,r0
8000247e:	08 aa       	st.w	r4++,r10
80002480:	00 00       	add	r0,r0
80002482:	08 98       	mov	r8,r4
80002484:	00 00       	add	r0,r0
80002486:	08 a0       	st.w	r4++,r0
80002488:	00 00       	add	r0,r0
8000248a:	08 a4       	st.w	r4++,r4
8000248c:	00 00       	add	r0,r0
8000248e:	08 a2       	st.w	r4++,r2

80002490 <sd_mmc_spi_read_close_PDCA>:
//! Stop PDCA transfer
//! @brief This function closes a PDCA read transfer
//! page programming.
//!
void sd_mmc_spi_read_close_PDCA (void)
{
80002490:	d4 01       	pushm	lr

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
80002492:	e0 6b 00 ff 	mov	r11,255
80002496:	fe 7c 24 00 	mov	r12,-56320
8000249a:	f0 1f 00 0e 	mcall	800024d0 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
8000249e:	e0 6b 00 ff 	mov	r11,255
800024a2:	fe 7c 24 00 	mov	r12,-56320
800024a6:	f0 1f 00 0b 	mcall	800024d0 <sd_mmc_spi_read_close_PDCA+0x40>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
800024aa:	e0 6b 00 ff 	mov	r11,255
800024ae:	fe 7c 24 00 	mov	r12,-56320
800024b2:	f0 1f 00 08 	mcall	800024d0 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
800024b6:	e0 6b 00 ff 	mov	r11,255
800024ba:	fe 7c 24 00 	mov	r12,-56320
800024be:	f0 1f 00 05 	mcall	800024d0 <sd_mmc_spi_read_close_PDCA+0x40>

  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800024c2:	30 1b       	mov	r11,1
800024c4:	fe 7c 24 00 	mov	r12,-56320
800024c8:	f0 1f 00 03 	mcall	800024d4 <sd_mmc_spi_read_close_PDCA+0x44>

}
800024cc:	d8 02       	popm	pc
800024ce:	00 00       	add	r0,r0
800024d0:	80 00       	ld.sh	r0,r0[0x0]
800024d2:	37 42       	mov	r2,116
800024d4:	80 00       	ld.sh	r0,r0[0x0]
800024d6:	36 5c       	mov	r12,101

800024d8 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
800024d8:	d4 01       	pushm	lr
800024da:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
800024dc:	18 9b       	mov	r11,r12
800024de:	fe 7c 24 00 	mov	r12,-56320
800024e2:	f0 1f 00 09 	mcall	80002504 <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
800024e6:	fa cb ff fe 	sub	r11,sp,-2
800024ea:	fe 7c 24 00 	mov	r12,-56320
800024ee:	f0 1f 00 07 	mcall	80002508 <sd_mmc_spi_send_and_read+0x30>
800024f2:	58 1c       	cp.w	r12,1
800024f4:	c0 41       	brne	800024fc <sd_mmc_spi_send_and_read+0x24>
800024f6:	e0 6c 00 ff 	mov	r12,255
800024fa:	c0 28       	rjmp	800024fe <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
800024fc:	1b bc       	ld.ub	r12,sp[0x3]
}
800024fe:	2f fd       	sub	sp,-4
80002500:	d8 02       	popm	pc
80002502:	00 00       	add	r0,r0
80002504:	80 00       	ld.sh	r0,r0[0x0]
80002506:	37 42       	mov	r2,116
80002508:	80 00       	ld.sh	r0,r0[0x0]
8000250a:	37 5e       	mov	lr,117

8000250c <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
8000250c:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000250e:	30 1b       	mov	r11,1
80002510:	fe 7c 24 00 	mov	r12,-56320
80002514:	f0 1f 00 10 	mcall	80002554 <sd_mmc_spi_wait_not_busy+0x48>
80002518:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
8000251a:	e0 65 00 ff 	mov	r5,255
8000251e:	48 f4       	lddpc	r4,80002558 <sd_mmc_spi_wait_not_busy+0x4c>
80002520:	3f f6       	mov	r6,-1
80002522:	c0 b8       	rjmp	80002538 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
80002524:	2f f7       	sub	r7,-1
    if (retry == 200000)
80002526:	e2 57 0d 40 	cp.w	r7,200000
8000252a:	c0 71       	brne	80002538 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000252c:	30 1b       	mov	r11,1
8000252e:	fe 7c 24 00 	mov	r12,-56320
80002532:	f0 1f 00 0b 	mcall	8000255c <sd_mmc_spi_wait_not_busy+0x50>
80002536:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002538:	0a 9c       	mov	r12,r5
8000253a:	f0 1f 00 0a 	mcall	80002560 <sd_mmc_spi_wait_not_busy+0x54>
8000253e:	a8 8c       	st.b	r4[0x0],r12
80002540:	ec 0c 18 00 	cp.b	r12,r6
80002544:	cf 01       	brne	80002524 <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002546:	30 1b       	mov	r11,1
80002548:	fe 7c 24 00 	mov	r12,-56320
8000254c:	f0 1f 00 04 	mcall	8000255c <sd_mmc_spi_wait_not_busy+0x50>
80002550:	da 2a       	popm	r4-r7,pc,r12=1
80002552:	00 00       	add	r0,r0
80002554:	80 00       	ld.sh	r0,r0[0x0]
80002556:	36 10       	mov	r0,97
80002558:	00 00       	add	r0,r0
8000255a:	08 bc       	st.h	r4++,r12
8000255c:	80 00       	ld.sh	r0,r0[0x0]
8000255e:	36 5c       	mov	r12,101
80002560:	80 00       	ld.sh	r0,r0[0x0]
80002562:	24 d8       	sub	r8,77

80002564 <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
80002564:	eb cd 40 f8 	pushm	r3-r7,lr
80002568:	18 96       	mov	r6,r12
8000256a:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
8000256c:	e0 6b 00 ff 	mov	r11,255
80002570:	fe 7c 24 00 	mov	r12,-56320
80002574:	f0 1f 00 2b 	mcall	80002620 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
80002578:	0c 9b       	mov	r11,r6
8000257a:	a7 ab       	sbr	r11,0x6
8000257c:	5c 5b       	castu.b	r11
8000257e:	fe 7c 24 00 	mov	r12,-56320
80002582:	f0 1f 00 28 	mcall	80002620 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
80002586:	ee 0b 16 18 	lsr	r11,r7,0x18
8000258a:	fe 7c 24 00 	mov	r12,-56320
8000258e:	f0 1f 00 25 	mcall	80002620 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
80002592:	ee 0b 16 10 	lsr	r11,r7,0x10
80002596:	fe 7c 24 00 	mov	r12,-56320
8000259a:	f0 1f 00 22 	mcall	80002620 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
8000259e:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
800025a2:	fe 7c 24 00 	mov	r12,-56320
800025a6:	f0 1f 00 1f 	mcall	80002620 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
800025aa:	0e 9b       	mov	r11,r7
800025ac:	5c 7b       	castu.h	r11
800025ae:	fe 7c 24 00 	mov	r12,-56320
800025b2:	f0 1f 00 1c 	mcall	80002620 <sd_mmc_spi_command+0xbc>
  switch(command)
800025b6:	30 08       	mov	r8,0
800025b8:	f0 06 18 00 	cp.b	r6,r8
800025bc:	c0 60       	breq	800025c8 <sd_mmc_spi_command+0x64>
800025be:	30 88       	mov	r8,8
800025c0:	f0 06 18 00 	cp.b	r6,r8
800025c4:	c1 01       	brne	800025e4 <sd_mmc_spi_command+0x80>
800025c6:	c0 88       	rjmp	800025d6 <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
800025c8:	e0 6b 00 95 	mov	r11,149
800025cc:	fe 7c 24 00 	mov	r12,-56320
800025d0:	f0 1f 00 14 	mcall	80002620 <sd_mmc_spi_command+0xbc>
         break;
800025d4:	c0 e8       	rjmp	800025f0 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
800025d6:	e0 6b 00 87 	mov	r11,135
800025da:	fe 7c 24 00 	mov	r12,-56320
800025de:	f0 1f 00 11 	mcall	80002620 <sd_mmc_spi_command+0xbc>
         break;
800025e2:	c0 78       	rjmp	800025f0 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
800025e4:	e0 6b 00 ff 	mov	r11,255
800025e8:	fe 7c 24 00 	mov	r12,-56320
800025ec:	f0 1f 00 0d 	mcall	80002620 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
800025f0:	3f f9       	mov	r9,-1
800025f2:	48 d8       	lddpc	r8,80002624 <sd_mmc_spi_command+0xc0>
800025f4:	b0 89       	st.b	r8[0x0],r9
800025f6:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
800025f8:	e0 64 00 ff 	mov	r4,255
800025fc:	10 93       	mov	r3,r8
800025fe:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002600:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002602:	c0 68       	rjmp	8000260e <sd_mmc_spi_command+0xaa>
  {
    retry++;
80002604:	2f f7       	sub	r7,-1
80002606:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002608:	ea 07 18 00 	cp.b	r7,r5
8000260c:	c0 80       	breq	8000261c <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000260e:	08 9c       	mov	r12,r4
80002610:	f0 1f 00 06 	mcall	80002628 <sd_mmc_spi_command+0xc4>
80002614:	a6 8c       	st.b	r3[0x0],r12
80002616:	ec 0c 18 00 	cp.b	r12,r6
8000261a:	cf 50       	breq	80002604 <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
8000261c:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002620:	80 00       	ld.sh	r0,r0[0x0]
80002622:	37 42       	mov	r2,116
80002624:	00 00       	add	r0,r0
80002626:	08 bc       	st.h	r4++,r12
80002628:	80 00       	ld.sh	r0,r0[0x0]
8000262a:	24 d8       	sub	r8,77

8000262c <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
8000262c:	eb cd 40 c0 	pushm	r6-r7,lr
80002630:	18 97       	mov	r7,r12
80002632:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002634:	30 1b       	mov	r11,1
80002636:	fe 7c 24 00 	mov	r12,-56320
8000263a:	f0 1f 00 09 	mcall	8000265c <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
8000263e:	0c 9b       	mov	r11,r6
80002640:	0e 9c       	mov	r12,r7
80002642:	f0 1f 00 08 	mcall	80002660 <sd_mmc_spi_send_command+0x34>
80002646:	48 87       	lddpc	r7,80002664 <sd_mmc_spi_send_command+0x38>
80002648:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000264a:	30 1b       	mov	r11,1
8000264c:	fe 7c 24 00 	mov	r12,-56320
80002650:	f0 1f 00 06 	mcall	80002668 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
80002654:	0f 8c       	ld.ub	r12,r7[0x0]
80002656:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000265a:	00 00       	add	r0,r0
8000265c:	80 00       	ld.sh	r0,r0[0x0]
8000265e:	36 10       	mov	r0,97
80002660:	80 00       	ld.sh	r0,r0[0x0]
80002662:	25 64       	sub	r4,86
80002664:	00 00       	add	r0,r0
80002666:	08 bc       	st.h	r4++,r12
80002668:	80 00       	ld.sh	r0,r0[0x0]
8000266a:	36 5c       	mov	r12,101

8000266c <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (true)
//!   The memory does not respond (disconnected) (false)
bool sd_mmc_spi_check_presence(void)
{
8000266c:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
80002670:	49 a8       	lddpc	r8,800026d8 <sd_mmc_spi_check_presence+0x6c>
80002672:	11 89       	ld.ub	r9,r8[0x0]
80002674:	30 08       	mov	r8,0
80002676:	f0 09 18 00 	cp.b	r9,r8
8000267a:	c1 f1       	brne	800026b8 <sd_mmc_spi_check_presence+0x4c>
8000267c:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
8000267e:	0e 94       	mov	r4,r7
80002680:	49 73       	lddpc	r3,800026dc <sd_mmc_spi_check_presence+0x70>
80002682:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002684:	e0 62 00 ff 	mov	r2,255
80002688:	fe 71 24 00 	mov	r1,-56320
      retry++;
      if (retry > 10)
8000268c:	30 b5       	mov	r5,11
8000268e:	c0 c8       	rjmp	800026a6 <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002690:	04 9b       	mov	r11,r2
80002692:	02 9c       	mov	r12,r1
80002694:	f0 1f 00 13 	mcall	800026e0 <sd_mmc_spi_check_presence+0x74>
      retry++;
80002698:	2f f7       	sub	r7,-1
8000269a:	5c 87       	casts.h	r7
      if (retry > 10)
8000269c:	ea 07 19 00 	cp.h	r7,r5
800026a0:	c0 31       	brne	800026a6 <sd_mmc_spi_check_presence+0x3a>
800026a2:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
800026a6:	08 9b       	mov	r11,r4
800026a8:	08 9c       	mov	r12,r4
800026aa:	f0 1f 00 0f 	mcall	800026e4 <sd_mmc_spi_check_presence+0x78>
800026ae:	a6 8c       	st.b	r3[0x0],r12
800026b0:	ec 0c 18 00 	cp.b	r12,r6
800026b4:	ce e1       	brne	80002690 <sd_mmc_spi_check_presence+0x24>
800026b6:	c0 e8       	rjmp	800026d2 <sd_mmc_spi_check_presence+0x66>
    return true;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
800026b8:	30 0b       	mov	r11,0
800026ba:	33 bc       	mov	r12,59
800026bc:	f0 1f 00 0a 	mcall	800026e4 <sd_mmc_spi_check_presence+0x78>
800026c0:	48 78       	lddpc	r8,800026dc <sd_mmc_spi_check_presence+0x70>
800026c2:	b0 8c       	st.b	r8[0x0],r12
800026c4:	58 0c       	cp.w	r12,0
800026c6:	c0 60       	breq	800026d2 <sd_mmc_spi_check_presence+0x66>
      return true;
    sd_mmc_spi_init_done = false;
800026c8:	30 09       	mov	r9,0
800026ca:	48 48       	lddpc	r8,800026d8 <sd_mmc_spi_check_presence+0x6c>
800026cc:	b0 89       	st.b	r8[0x0],r9
800026ce:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return false;
800026d2:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
800026d6:	00 00       	add	r0,r0
800026d8:	00 00       	add	r0,r0
800026da:	05 3c       	ld.ub	r12,r2++
800026dc:	00 00       	add	r0,r0
800026de:	08 bc       	st.h	r4++,r12
800026e0:	80 00       	ld.sh	r0,r0[0x0]
800026e2:	37 42       	mov	r2,116
800026e4:	80 00       	ld.sh	r0,r0[0x0]
800026e6:	26 2c       	sub	r12,98

800026e8 <sd_mmc_spi_read_open_PDCA>:
//!
//! @return bit
//!   The open succeeded      -> true
//!/
bool sd_mmc_spi_read_open_PDCA (uint32_t pos)
{
800026e8:	d4 21       	pushm	r4-r7,lr
  uint16_t read_time_out;

  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = pos << 9;                    // gl_ptr_mem = pos * 512
800026ea:	a9 7c       	lsl	r12,0x9
800026ec:	4a a8       	lddpc	r8,80002794 <sd_mmc_spi_read_open_PDCA+0xac>
800026ee:	91 0c       	st.w	r8[0x0],r12

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800026f0:	f0 1f 00 2a 	mcall	80002798 <sd_mmc_spi_read_open_PDCA+0xb0>
800026f4:	c4 f0       	breq	80002792 <sd_mmc_spi_read_open_PDCA+0xaa>
    return false;


  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);          // select SD_MMC_SPI
800026f6:	30 1b       	mov	r11,1
800026f8:	fe 7c 24 00 	mov	r12,-56320
800026fc:	f0 1f 00 28 	mcall	8000279c <sd_mmc_spi_read_open_PDCA+0xb4>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002700:	4a 88       	lddpc	r8,800027a0 <sd_mmc_spi_read_open_PDCA+0xb8>
80002702:	11 89       	ld.ub	r9,r8[0x0]
80002704:	30 38       	mov	r8,3
80002706:	f0 09 18 00 	cp.b	r9,r8
8000270a:	c0 a1       	brne	8000271e <sd_mmc_spi_read_open_PDCA+0x36>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
8000270c:	4a 28       	lddpc	r8,80002794 <sd_mmc_spi_read_open_PDCA+0xac>
8000270e:	70 0b       	ld.w	r11,r8[0x0]
80002710:	a9 9b       	lsr	r11,0x9
80002712:	31 1c       	mov	r12,17
80002714:	f0 1f 00 24 	mcall	800027a4 <sd_mmc_spi_read_open_PDCA+0xbc>
80002718:	4a 48       	lddpc	r8,800027a8 <sd_mmc_spi_read_open_PDCA+0xc0>
8000271a:	b0 8c       	st.b	r8[0x0],r12
8000271c:	c0 88       	rjmp	8000272c <sd_mmc_spi_read_open_PDCA+0x44>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
8000271e:	49 e8       	lddpc	r8,80002794 <sd_mmc_spi_read_open_PDCA+0xac>
80002720:	70 0b       	ld.w	r11,r8[0x0]
80002722:	31 1c       	mov	r12,17
80002724:	f0 1f 00 20 	mcall	800027a4 <sd_mmc_spi_read_open_PDCA+0xbc>
80002728:	4a 08       	lddpc	r8,800027a8 <sd_mmc_spi_read_open_PDCA+0xc0>
8000272a:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
8000272c:	49 f8       	lddpc	r8,800027a8 <sd_mmc_spi_read_open_PDCA+0xc0>
8000272e:	11 89       	ld.ub	r9,r8[0x0]
80002730:	30 08       	mov	r8,0
80002732:	f0 09 18 00 	cp.b	r9,r8
80002736:	c1 00       	breq	80002756 <sd_mmc_spi_read_open_PDCA+0x6e>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002738:	30 1b       	mov	r11,1
8000273a:	fe 7c 24 00 	mov	r12,-56320
8000273e:	f0 1f 00 1c 	mcall	800027ac <sd_mmc_spi_read_open_PDCA+0xc4>
80002742:	d8 2a       	popm	r4-r7,pc,r12=0

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
80002744:	20 17       	sub	r7,1
80002746:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
80002748:	c0 d1       	brne	80002762 <sd_mmc_spi_read_open_PDCA+0x7a>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
8000274a:	30 1b       	mov	r11,1
8000274c:	fe 7c 24 00 	mov	r12,-56320
80002750:	f0 1f 00 17 	mcall	800027ac <sd_mmc_spi_read_open_PDCA+0xc4>
80002754:	d8 2a       	popm	r4-r7,pc,r12=0
       return false;
80002756:	e0 67 75 30 	mov	r7,30000
    return false;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000275a:	e0 65 00 ff 	mov	r5,255
8000275e:	49 34       	lddpc	r4,800027a8 <sd_mmc_spi_read_open_PDCA+0xc0>
80002760:	3f f6       	mov	r6,-1
80002762:	0a 9c       	mov	r12,r5
80002764:	f0 1f 00 13 	mcall	800027b0 <sd_mmc_spi_read_open_PDCA+0xc8>
80002768:	a8 8c       	st.b	r4[0x0],r12
8000276a:	ec 0c 18 00 	cp.b	r12,r6
8000276e:	ce b0       	breq	80002744 <sd_mmc_spi_read_open_PDCA+0x5c>
       return false;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
80002770:	3f e8       	mov	r8,-2
80002772:	f0 0c 18 00 	cp.b	r12,r8
80002776:	c0 21       	brne	8000277a <sd_mmc_spi_read_open_PDCA+0x92>
80002778:	da 2a       	popm	r4-r7,pc,r12=1
  {
    spi_write(SD_MMC_SPI,0xFF);
8000277a:	e0 6b 00 ff 	mov	r11,255
8000277e:	fe 7c 24 00 	mov	r12,-56320
80002782:	f0 1f 00 0d 	mcall	800027b4 <sd_mmc_spi_read_open_PDCA+0xcc>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002786:	30 1b       	mov	r11,1
80002788:	fe 7c 24 00 	mov	r12,-56320
8000278c:	f0 1f 00 08 	mcall	800027ac <sd_mmc_spi_read_open_PDCA+0xc4>
80002790:	30 0c       	mov	r12,0
    return false;
  }
  return true;   // Read done.
}
80002792:	d8 22       	popm	r4-r7,pc
80002794:	00 00       	add	r0,r0
80002796:	05 24       	ld.uh	r4,r2++
80002798:	80 00       	ld.sh	r0,r0[0x0]
8000279a:	25 0c       	sub	r12,80
8000279c:	80 00       	ld.sh	r0,r0[0x0]
8000279e:	36 10       	mov	r0,97
800027a0:	00 00       	add	r0,r0
800027a2:	08 aa       	st.w	r4++,r10
800027a4:	80 00       	ld.sh	r0,r0[0x0]
800027a6:	25 64       	sub	r4,86
800027a8:	00 00       	add	r0,r0
800027aa:	08 bc       	st.h	r4++,r12
800027ac:	80 00       	ld.sh	r0,r0[0x0]
800027ae:	36 5c       	mov	r12,101
800027b0:	80 00       	ld.sh	r0,r0[0x0]
800027b2:	24 d8       	sub	r8,77
800027b4:	80 00       	ld.sh	r0,r0[0x0]
800027b6:	37 42       	mov	r2,116

800027b8 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
800027b8:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800027bc:	f0 1f 00 1c 	mcall	8000282c <sd_mmc_spi_check_hc+0x74>
800027c0:	c0 31       	brne	800027c6 <sd_mmc_spi_check_hc+0xe>
800027c2:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800027c6:	30 1b       	mov	r11,1
800027c8:	fe 7c 24 00 	mov	r12,-56320
800027cc:	f0 1f 00 19 	mcall	80002830 <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
800027d0:	30 0b       	mov	r11,0
800027d2:	33 ac       	mov	r12,58
800027d4:	f0 1f 00 18 	mcall	80002834 <sd_mmc_spi_check_hc+0x7c>
800027d8:	49 88       	lddpc	r8,80002838 <sd_mmc_spi_check_hc+0x80>
800027da:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
800027dc:	58 0c       	cp.w	r12,0
800027de:	c0 80       	breq	800027ee <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800027e0:	30 1b       	mov	r11,1
800027e2:	fe 7c 24 00 	mov	r12,-56320
800027e6:	f0 1f 00 16 	mcall	8000283c <sd_mmc_spi_check_hc+0x84>
800027ea:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
800027ee:	e0 6c 00 ff 	mov	r12,255
800027f2:	f0 1f 00 14 	mcall	80002840 <sd_mmc_spi_check_hc+0x88>
800027f6:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800027f8:	e0 6c 00 ff 	mov	r12,255
800027fc:	f0 1f 00 11 	mcall	80002840 <sd_mmc_spi_check_hc+0x88>
80002800:	48 e7       	lddpc	r7,80002838 <sd_mmc_spi_check_hc+0x80>
80002802:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002804:	e0 6c 00 ff 	mov	r12,255
80002808:	f0 1f 00 0e 	mcall	80002840 <sd_mmc_spi_check_hc+0x88>
8000280c:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000280e:	e0 6c 00 ff 	mov	r12,255
80002812:	f0 1f 00 0c 	mcall	80002840 <sd_mmc_spi_check_hc+0x88>
80002816:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002818:	30 1b       	mov	r11,1
8000281a:	fe 7c 24 00 	mov	r12,-56320
8000281e:	f0 1f 00 08 	mcall	8000283c <sd_mmc_spi_check_hc+0x84>
80002822:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
80002826:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000282a:	00 00       	add	r0,r0
8000282c:	80 00       	ld.sh	r0,r0[0x0]
8000282e:	25 0c       	sub	r12,80
80002830:	80 00       	ld.sh	r0,r0[0x0]
80002832:	36 10       	mov	r0,97
80002834:	80 00       	ld.sh	r0,r0[0x0]
80002836:	25 64       	sub	r4,86
80002838:	00 00       	add	r0,r0
8000283a:	08 bc       	st.h	r4++,r12
8000283c:	80 00       	ld.sh	r0,r0[0x0]
8000283e:	36 5c       	mov	r12,101
80002840:	80 00       	ld.sh	r0,r0[0x0]
80002842:	24 d8       	sub	r8,77

80002844 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
80002844:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002848:	f0 1f 00 27 	mcall	800028e4 <sd_mmc_spi_get_if+0xa0>
8000284c:	c0 31       	brne	80002852 <sd_mmc_spi_get_if+0xe>
8000284e:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002852:	30 1b       	mov	r11,1
80002854:	fe 7c 24 00 	mov	r12,-56320
80002858:	f0 1f 00 24 	mcall	800028e8 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
8000285c:	e0 6b 01 aa 	mov	r11,426
80002860:	30 8c       	mov	r12,8
80002862:	f0 1f 00 23 	mcall	800028ec <sd_mmc_spi_get_if+0xa8>
80002866:	4a 38       	lddpc	r8,800028f0 <sd_mmc_spi_get_if+0xac>
80002868:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
8000286a:	e2 1c 00 04 	andl	r12,0x4,COH
8000286e:	c0 80       	breq	8000287e <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002870:	30 1b       	mov	r11,1
80002872:	fe 7c 24 00 	mov	r12,-56320
80002876:	f0 1f 00 20 	mcall	800028f4 <sd_mmc_spi_get_if+0xb0>
8000287a:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000287e:	e0 6c 00 ff 	mov	r12,255
80002882:	f0 1f 00 1e 	mcall	800028f8 <sd_mmc_spi_get_if+0xb4>
80002886:	49 b7       	lddpc	r7,800028f0 <sd_mmc_spi_get_if+0xac>
80002888:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000288a:	e0 6c 00 ff 	mov	r12,255
8000288e:	f0 1f 00 1b 	mcall	800028f8 <sd_mmc_spi_get_if+0xb4>
80002892:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002894:	e0 6c 00 ff 	mov	r12,255
80002898:	f0 1f 00 18 	mcall	800028f8 <sd_mmc_spi_get_if+0xb4>
8000289c:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
8000289e:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800028a2:	c0 81       	brne	800028b2 <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800028a4:	30 1b       	mov	r11,1
800028a6:	fe 7c 24 00 	mov	r12,-56320
800028aa:	f0 1f 00 13 	mcall	800028f4 <sd_mmc_spi_get_if+0xb0>
800028ae:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
800028b2:	e0 6c 00 ff 	mov	r12,255
800028b6:	f0 1f 00 11 	mcall	800028f8 <sd_mmc_spi_get_if+0xb4>
800028ba:	48 e8       	lddpc	r8,800028f0 <sd_mmc_spi_get_if+0xac>
800028bc:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
800028be:	3a a8       	mov	r8,-86
800028c0:	f0 0c 18 00 	cp.b	r12,r8
800028c4:	c0 80       	breq	800028d4 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800028c6:	30 1b       	mov	r11,1
800028c8:	fe 7c 24 00 	mov	r12,-56320
800028cc:	f0 1f 00 0a 	mcall	800028f4 <sd_mmc_spi_get_if+0xb0>
800028d0:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800028d4:	30 1b       	mov	r11,1
800028d6:	fe 7c 24 00 	mov	r12,-56320
800028da:	f0 1f 00 07 	mcall	800028f4 <sd_mmc_spi_get_if+0xb0>
800028de:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
800028e2:	00 00       	add	r0,r0
800028e4:	80 00       	ld.sh	r0,r0[0x0]
800028e6:	25 0c       	sub	r12,80
800028e8:	80 00       	ld.sh	r0,r0[0x0]
800028ea:	36 10       	mov	r0,97
800028ec:	80 00       	ld.sh	r0,r0[0x0]
800028ee:	25 64       	sub	r4,86
800028f0:	00 00       	add	r0,r0
800028f2:	08 bc       	st.h	r4++,r12
800028f4:	80 00       	ld.sh	r0,r0[0x0]
800028f6:	36 5c       	mov	r12,101
800028f8:	80 00       	ld.sh	r0,r0[0x0]
800028fa:	24 d8       	sub	r8,77

800028fc <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
800028fc:	eb cd 40 fc 	pushm	r2-r7,lr
80002900:	20 1d       	sub	sp,4
80002902:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002904:	f0 1f 00 32 	mcall	800029cc <sd_mmc_spi_get_csd+0xd0>
80002908:	c5 f0       	breq	800029c6 <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000290a:	30 1b       	mov	r11,1
8000290c:	fe 7c 24 00 	mov	r12,-56320
80002910:	f0 1f 00 30 	mcall	800029d0 <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
80002914:	30 0b       	mov	r11,0
80002916:	30 9c       	mov	r12,9
80002918:	f0 1f 00 2f 	mcall	800029d4 <sd_mmc_spi_get_csd+0xd8>
8000291c:	4a f8       	lddpc	r8,800029d8 <sd_mmc_spi_get_csd+0xdc>
8000291e:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
80002920:	58 0c       	cp.w	r12,0
80002922:	c0 81       	brne	80002932 <sd_mmc_spi_get_csd+0x36>
80002924:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
80002926:	e0 64 00 ff 	mov	r4,255
8000292a:	10 93       	mov	r3,r8
8000292c:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
8000292e:	30 95       	mov	r5,9
80002930:	c1 78       	rjmp	8000295e <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002932:	30 1b       	mov	r11,1
80002934:	fe 7c 24 00 	mov	r12,-56320
80002938:	f0 1f 00 29 	mcall	800029dc <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
8000293c:	30 09       	mov	r9,0
8000293e:	4a 98       	lddpc	r8,800029e0 <sd_mmc_spi_get_csd+0xe4>
80002940:	b0 89       	st.b	r8[0x0],r9
80002942:	30 0c       	mov	r12,0
    return false;
80002944:	c4 18       	rjmp	800029c6 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
80002946:	ea 07 18 00 	cp.b	r7,r5
8000294a:	c0 81       	brne	8000295a <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000294c:	30 1b       	mov	r11,1
8000294e:	fe 7c 24 00 	mov	r12,-56320
80002952:	f0 1f 00 23 	mcall	800029dc <sd_mmc_spi_get_csd+0xe0>
80002956:	30 0c       	mov	r12,0
      return false;
80002958:	c3 78       	rjmp	800029c6 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
8000295a:	2f f7       	sub	r7,-1
8000295c:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
8000295e:	08 9c       	mov	r12,r4
80002960:	f0 1f 00 21 	mcall	800029e4 <sd_mmc_spi_get_csd+0xe8>
80002964:	a6 8c       	st.b	r3[0x0],r12
80002966:	ec 0c 18 00 	cp.b	r12,r6
8000296a:	ce e1       	brne	80002946 <sd_mmc_spi_get_csd+0x4a>
8000296c:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
8000296e:	e0 65 00 ff 	mov	r5,255
80002972:	fe 76 24 00 	mov	r6,-56320
   spi_read(SD_MMC_SPI,&data_read);
80002976:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
8000297a:	0a 9b       	mov	r11,r5
8000297c:	0c 9c       	mov	r12,r6
8000297e:	f0 1f 00 1b 	mcall	800029e8 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
80002982:	08 9b       	mov	r11,r4
80002984:	0c 9c       	mov	r12,r6
80002986:	f0 1f 00 1a 	mcall	800029ec <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
8000298a:	9a 18       	ld.sh	r8,sp[0x2]
8000298c:	e4 07 0b 08 	st.b	r2[r7],r8
80002990:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
80002992:	59 07       	cp.w	r7,16
80002994:	cf 31       	brne	8000297a <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
80002996:	e0 6b 00 ff 	mov	r11,255
8000299a:	fe 7c 24 00 	mov	r12,-56320
8000299e:	f0 1f 00 13 	mcall	800029e8 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
800029a2:	e0 6b 00 ff 	mov	r11,255
800029a6:	fe 7c 24 00 	mov	r12,-56320
800029aa:	f0 1f 00 10 	mcall	800029e8 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
800029ae:	e0 6b 00 ff 	mov	r11,255
800029b2:	fe 7c 24 00 	mov	r12,-56320
800029b6:	f0 1f 00 0d 	mcall	800029e8 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800029ba:	30 1b       	mov	r11,1
800029bc:	fe 7c 24 00 	mov	r12,-56320
800029c0:	f0 1f 00 07 	mcall	800029dc <sd_mmc_spi_get_csd+0xe0>
800029c4:	30 1c       	mov	r12,1
  return true;
}
800029c6:	2f fd       	sub	sp,-4
800029c8:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
800029cc:	80 00       	ld.sh	r0,r0[0x0]
800029ce:	25 0c       	sub	r12,80
800029d0:	80 00       	ld.sh	r0,r0[0x0]
800029d2:	36 10       	mov	r0,97
800029d4:	80 00       	ld.sh	r0,r0[0x0]
800029d6:	25 64       	sub	r4,86
800029d8:	00 00       	add	r0,r0
800029da:	08 bc       	st.h	r4++,r12
800029dc:	80 00       	ld.sh	r0,r0[0x0]
800029de:	36 5c       	mov	r12,101
800029e0:	00 00       	add	r0,r0
800029e2:	05 3c       	ld.ub	r12,r2++
800029e4:	80 00       	ld.sh	r0,r0[0x0]
800029e6:	24 d8       	sub	r8,77
800029e8:	80 00       	ld.sh	r0,r0[0x0]
800029ea:	37 42       	mov	r2,116
800029ec:	80 00       	ld.sh	r0,r0[0x0]
800029ee:	37 5e       	mov	lr,117

800029f0 <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
800029f0:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
800029f2:	fe fb 02 66 	ld.w	r11,pc[614]
800029f6:	e6 68 1a 80 	mov	r8,400000
800029fa:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
800029fc:	fe f8 02 60 	ld.w	r8,pc[608]
80002a00:	70 0a       	ld.w	r10,r8[0x0]
80002a02:	fe 7c 24 00 	mov	r12,-56320
80002a06:	f0 1f 00 97 	mcall	80002c60 <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002a0a:	30 1b       	mov	r11,1
80002a0c:	fe 7c 24 00 	mov	r12,-56320
80002a10:	f0 1f 00 95 	mcall	80002c64 <sd_mmc_spi_internal_init+0x274>
80002a14:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
80002a16:	e0 66 00 ff 	mov	r6,255
80002a1a:	fe 75 24 00 	mov	r5,-56320
80002a1e:	0c 9b       	mov	r11,r6
80002a20:	0a 9c       	mov	r12,r5
80002a22:	f0 1f 00 92 	mcall	80002c68 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
80002a26:	2f f7       	sub	r7,-1
80002a28:	58 a7       	cp.w	r7,10
80002a2a:	cf a1       	brne	80002a1e <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002a2c:	30 1b       	mov	r11,1
80002a2e:	fe 7c 24 00 	mov	r12,-56320
80002a32:	f0 1f 00 8f 	mcall	80002c6c <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
80002a36:	30 08       	mov	r8,0
80002a38:	fe f9 02 38 	ld.w	r9,pc[568]
80002a3c:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
80002a3e:	fe f9 02 36 	ld.w	r9,pc[566]
80002a42:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002a44:	30 0b       	mov	r11,0
80002a46:	16 9c       	mov	r12,r11
80002a48:	f0 1f 00 8c 	mcall	80002c78 <sd_mmc_spi_internal_init+0x288>
80002a4c:	fe f8 02 30 	ld.w	r8,pc[560]
80002a50:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a52:	e0 6b 00 ff 	mov	r11,255
80002a56:	fe 7c 24 00 	mov	r12,-56320
80002a5a:	f0 1f 00 84 	mcall	80002c68 <sd_mmc_spi_internal_init+0x278>
80002a5e:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
80002a60:	fe f6 02 1c 	ld.w	r6,pc[540]
80002a64:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002a66:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a68:	e0 62 00 ff 	mov	r2,255
80002a6c:	fe 71 24 00 	mov	r1,-56320
    // do retry counter
    retry++;
    if(retry > 100)
80002a70:	36 54       	mov	r4,101
80002a72:	c1 08       	rjmp	80002a92 <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002a74:	06 9b       	mov	r11,r3
80002a76:	06 9c       	mov	r12,r3
80002a78:	f0 1f 00 80 	mcall	80002c78 <sd_mmc_spi_internal_init+0x288>
80002a7c:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002a7e:	04 9b       	mov	r11,r2
80002a80:	02 9c       	mov	r12,r1
80002a82:	f0 1f 00 7a 	mcall	80002c68 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
80002a86:	2f f7       	sub	r7,-1
80002a88:	5c 87       	casts.h	r7
    if(retry > 100)
80002a8a:	e8 07 19 00 	cp.h	r7,r4
80002a8e:	e0 80 00 e4 	breq	80002c56 <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
80002a92:	0d 88       	ld.ub	r8,r6[0x0]
80002a94:	ea 08 18 00 	cp.b	r8,r5
80002a98:	ce e1       	brne	80002a74 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
80002a9a:	f0 1f 00 7a 	mcall	80002c80 <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
80002a9e:	5b fc       	cp.w	r12,-1
80002aa0:	e0 80 00 db 	breq	80002c56 <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
80002aa4:	58 1c       	cp.w	r12,1
80002aa6:	c0 51       	brne	80002ab0 <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
80002aa8:	30 29       	mov	r9,2
80002aaa:	4f 38       	lddpc	r8,80002c74 <sd_mmc_spi_internal_init+0x284>
80002aac:	b0 89       	st.b	r8[0x0],r9
80002aae:	c4 c8       	rjmp	80002b46 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002ab0:	30 0b       	mov	r11,0
80002ab2:	33 7c       	mov	r12,55
80002ab4:	f0 1f 00 71 	mcall	80002c78 <sd_mmc_spi_internal_init+0x288>
80002ab8:	4f 17       	lddpc	r7,80002c7c <sd_mmc_spi_internal_init+0x28c>
80002aba:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002abc:	e0 6b 00 ff 	mov	r11,255
80002ac0:	fe 7c 24 00 	mov	r12,-56320
80002ac4:	f0 1f 00 69 	mcall	80002c68 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002ac8:	30 0b       	mov	r11,0
80002aca:	32 9c       	mov	r12,41
80002acc:	f0 1f 00 6b 	mcall	80002c78 <sd_mmc_spi_internal_init+0x288>
80002ad0:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002ad2:	e0 6b 00 ff 	mov	r11,255
80002ad6:	fe 7c 24 00 	mov	r12,-56320
80002ada:	f0 1f 00 64 	mcall	80002c68 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
80002ade:	0f 88       	ld.ub	r8,r7[0x0]
80002ae0:	e2 18 00 fe 	andl	r8,0xfe,COH
80002ae4:	c0 51       	brne	80002aee <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
80002ae6:	30 19       	mov	r9,1
80002ae8:	4e 38       	lddpc	r8,80002c74 <sd_mmc_spi_internal_init+0x284>
80002aea:	b0 89       	st.b	r8[0x0],r9
80002aec:	c2 d8       	rjmp	80002b46 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
80002aee:	30 09       	mov	r9,0
80002af0:	4e 18       	lddpc	r8,80002c74 <sd_mmc_spi_internal_init+0x284>
80002af2:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002af4:	30 0b       	mov	r11,0
80002af6:	16 9c       	mov	r12,r11
80002af8:	f0 1f 00 60 	mcall	80002c78 <sd_mmc_spi_internal_init+0x288>
80002afc:	4e 08       	lddpc	r8,80002c7c <sd_mmc_spi_internal_init+0x28c>
80002afe:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b00:	e0 6b 00 ff 	mov	r11,255
80002b04:	fe 7c 24 00 	mov	r12,-56320
80002b08:	f0 1f 00 58 	mcall	80002c68 <sd_mmc_spi_internal_init+0x278>
80002b0c:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002b0e:	4d c6       	lddpc	r6,80002c7c <sd_mmc_spi_internal_init+0x28c>
80002b10:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002b12:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b14:	e0 62 00 ff 	mov	r2,255
80002b18:	fe 71 24 00 	mov	r1,-56320
        // do retry counter
        retry++;
        if(retry > 100)
80002b1c:	36 54       	mov	r4,101
80002b1e:	c1 08       	rjmp	80002b3e <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002b20:	06 9b       	mov	r11,r3
80002b22:	06 9c       	mov	r12,r3
80002b24:	f0 1f 00 55 	mcall	80002c78 <sd_mmc_spi_internal_init+0x288>
80002b28:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b2a:	04 9b       	mov	r11,r2
80002b2c:	02 9c       	mov	r12,r1
80002b2e:	f0 1f 00 4f 	mcall	80002c68 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
80002b32:	2f f7       	sub	r7,-1
80002b34:	5c 87       	casts.h	r7
        if(retry > 100)
80002b36:	e8 07 19 00 	cp.h	r7,r4
80002b3a:	e0 80 00 8e 	breq	80002c56 <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002b3e:	0d 88       	ld.ub	r8,r6[0x0]
80002b40:	ea 08 18 00 	cp.b	r8,r5
80002b44:	ce e1       	brne	80002b20 <sd_mmc_spi_internal_init+0x130>
80002b46:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
80002b48:	4c b4       	lddpc	r4,80002c74 <sd_mmc_spi_internal_init+0x284>
80002b4a:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002b4c:	0e 93       	mov	r3,r7
80002b4e:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002b50:	4c b6       	lddpc	r6,80002c7c <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b52:	e0 62 00 ff 	mov	r2,255
80002b56:	fe 71 24 00 	mov	r1,-56320

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
80002b5a:	09 88       	ld.ub	r8,r4[0x0]
80002b5c:	ea 08 18 00 	cp.b	r8,r5
80002b60:	c1 10       	breq	80002b82 <sd_mmc_spi_internal_init+0x192>
80002b62:	c0 63       	brcs	80002b6e <sd_mmc_spi_internal_init+0x17e>
80002b64:	30 29       	mov	r9,2
80002b66:	f2 08 18 00 	cp.b	r8,r9
80002b6a:	c2 81       	brne	80002bba <sd_mmc_spi_internal_init+0x1ca>
80002b6c:	c1 98       	rjmp	80002b9e <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
80002b6e:	06 9b       	mov	r11,r3
80002b70:	30 1c       	mov	r12,1
80002b72:	f0 1f 00 42 	mcall	80002c78 <sd_mmc_spi_internal_init+0x288>
80002b76:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b78:	04 9b       	mov	r11,r2
80002b7a:	02 9c       	mov	r12,r1
80002b7c:	f0 1f 00 3b 	mcall	80002c68 <sd_mmc_spi_internal_init+0x278>
      break;
80002b80:	c1 d8       	rjmp	80002bba <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002b82:	06 9b       	mov	r11,r3
80002b84:	00 9c       	mov	r12,r0
80002b86:	f0 1f 00 3d 	mcall	80002c78 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002b8a:	06 9b       	mov	r11,r3
80002b8c:	32 9c       	mov	r12,41
80002b8e:	f0 1f 00 3b 	mcall	80002c78 <sd_mmc_spi_internal_init+0x288>
80002b92:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b94:	04 9b       	mov	r11,r2
80002b96:	02 9c       	mov	r12,r1
80002b98:	f0 1f 00 34 	mcall	80002c68 <sd_mmc_spi_internal_init+0x278>
      break;
80002b9c:	c0 f8       	rjmp	80002bba <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002b9e:	06 9b       	mov	r11,r3
80002ba0:	00 9c       	mov	r12,r0
80002ba2:	f0 1f 00 36 	mcall	80002c78 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
80002ba6:	fc 1b 40 00 	movh	r11,0x4000
80002baa:	32 9c       	mov	r12,41
80002bac:	f0 1f 00 33 	mcall	80002c78 <sd_mmc_spi_internal_init+0x288>
80002bb0:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002bb2:	04 9b       	mov	r11,r2
80002bb4:	02 9c       	mov	r12,r1
80002bb6:	f0 1f 00 2d 	mcall	80002c68 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80002bba:	2f f7       	sub	r7,-1
80002bbc:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
80002bbe:	fe 78 c3 50 	mov	r8,-15536
80002bc2:	f0 07 19 00 	cp.h	r7,r8
80002bc6:	c4 80       	breq	80002c56 <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80002bc8:	0d 89       	ld.ub	r9,r6[0x0]
80002bca:	30 08       	mov	r8,0
80002bcc:	f0 09 18 00 	cp.b	r9,r8
80002bd0:	cc 51       	brne	80002b5a <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
80002bd2:	4a 98       	lddpc	r8,80002c74 <sd_mmc_spi_internal_init+0x284>
80002bd4:	11 89       	ld.ub	r9,r8[0x0]
80002bd6:	30 28       	mov	r8,2
80002bd8:	f0 09 18 00 	cp.b	r9,r8
80002bdc:	c0 a1       	brne	80002bf0 <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
80002bde:	f0 1f 00 2a 	mcall	80002c84 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
80002be2:	5b fc       	cp.w	r12,-1
80002be4:	c3 90       	breq	80002c56 <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
80002be6:	58 1c       	cp.w	r12,1
80002be8:	c0 41       	brne	80002bf0 <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80002bea:	30 39       	mov	r9,3
80002bec:	4a 28       	lddpc	r8,80002c74 <sd_mmc_spi_internal_init+0x284>
80002bee:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
80002bf0:	30 0b       	mov	r11,0
80002bf2:	33 bc       	mov	r12,59
80002bf4:	f0 1f 00 21 	mcall	80002c78 <sd_mmc_spi_internal_init+0x288>
80002bf8:	4a 17       	lddpc	r7,80002c7c <sd_mmc_spi_internal_init+0x28c>
80002bfa:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002bfc:	e0 6b 00 ff 	mov	r11,255
80002c00:	fe 7c 24 00 	mov	r12,-56320
80002c04:	f0 1f 00 19 	mcall	80002c68 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
80002c08:	e0 6b 02 00 	mov	r11,512
80002c0c:	31 0c       	mov	r12,16
80002c0e:	f0 1f 00 1b 	mcall	80002c78 <sd_mmc_spi_internal_init+0x288>
80002c12:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002c14:	e0 6b 00 ff 	mov	r11,255
80002c18:	fe 7c 24 00 	mov	r12,-56320
80002c1c:	f0 1f 00 13 	mcall	80002c68 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
80002c20:	0f 89       	ld.ub	r9,r7[0x0]
80002c22:	30 08       	mov	r8,0
80002c24:	f0 09 18 00 	cp.b	r9,r8
80002c28:	c1 71       	brne	80002c56 <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
80002c2a:	49 8c       	lddpc	r12,80002c88 <sd_mmc_spi_internal_init+0x298>
80002c2c:	f0 1f 00 18 	mcall	80002c8c <sd_mmc_spi_internal_init+0x29c>
80002c30:	c1 30       	breq	80002c56 <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
80002c32:	f0 1f 00 18 	mcall	80002c90 <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
80002c36:	30 19       	mov	r9,1
80002c38:	48 e8       	lddpc	r8,80002c70 <sd_mmc_spi_internal_init+0x280>
80002c3a:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
80002c3c:	48 7b       	lddpc	r11,80002c58 <sd_mmc_spi_internal_init+0x268>
80002c3e:	e0 68 1b 00 	mov	r8,6912
80002c42:	ea 18 00 b7 	orh	r8,0xb7
80002c46:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002c48:	48 58       	lddpc	r8,80002c5c <sd_mmc_spi_internal_init+0x26c>
80002c4a:	70 0a       	ld.w	r10,r8[0x0]
80002c4c:	fe 7c 24 00 	mov	r12,-56320
80002c50:	f0 1f 00 04 	mcall	80002c60 <sd_mmc_spi_internal_init+0x270>
80002c54:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
80002c56:	d8 3a       	popm	r0-r7,pc,r12=0
80002c58:	00 00       	add	r0,r0
80002c5a:	05 28       	ld.uh	r8,r2++
80002c5c:	00 00       	add	r0,r0
80002c5e:	05 38       	ld.ub	r8,r2++
80002c60:	80 00       	ld.sh	r0,r0[0x0]
80002c62:	36 84       	mov	r4,104
80002c64:	80 00       	ld.sh	r0,r0[0x0]
80002c66:	36 10       	mov	r0,97
80002c68:	80 00       	ld.sh	r0,r0[0x0]
80002c6a:	37 42       	mov	r2,116
80002c6c:	80 00       	ld.sh	r0,r0[0x0]
80002c6e:	36 5c       	mov	r12,101
80002c70:	00 00       	add	r0,r0
80002c72:	05 3c       	ld.ub	r12,r2++
80002c74:	00 00       	add	r0,r0
80002c76:	08 aa       	st.w	r4++,r10
80002c78:	80 00       	ld.sh	r0,r0[0x0]
80002c7a:	26 2c       	sub	r12,98
80002c7c:	00 00       	add	r0,r0
80002c7e:	08 bc       	st.h	r4++,r12
80002c80:	80 00       	ld.sh	r0,r0[0x0]
80002c82:	28 44       	sub	r4,-124
80002c84:	80 00       	ld.sh	r0,r0[0x0]
80002c86:	27 b8       	sub	r8,123
80002c88:	00 00       	add	r0,r0
80002c8a:	08 ac       	st.w	r4++,r12
80002c8c:	80 00       	ld.sh	r0,r0[0x0]
80002c8e:	28 fc       	sub	r12,-113
80002c90:	80 00       	ld.sh	r0,r0[0x0]
80002c92:	23 74       	sub	r4,55

80002c94 <sd_mmc_spi_mem_check>:
//!
//! @return bit
//!   The memory is ready     -> true
//!   The memory check failed -> false
bool sd_mmc_spi_mem_check(void)
{
80002c94:	d4 01       	pushm	lr
  if (sd_mmc_spi_check_presence())
80002c96:	f0 1f 00 07 	mcall	80002cb0 <sd_mmc_spi_mem_check+0x1c>
80002c9a:	c0 a0       	breq	80002cae <sd_mmc_spi_mem_check+0x1a>
  {
    if (sd_mmc_spi_init_done == false)
80002c9c:	48 68       	lddpc	r8,80002cb4 <sd_mmc_spi_mem_check+0x20>
80002c9e:	11 89       	ld.ub	r9,r8[0x0]
80002ca0:	30 08       	mov	r8,0
80002ca2:	f0 09 18 00 	cp.b	r9,r8
80002ca6:	c0 20       	breq	80002caa <sd_mmc_spi_mem_check+0x16>
80002ca8:	da 0a       	popm	pc,r12=1
    {
      return sd_mmc_spi_internal_init();
80002caa:	f0 1f 00 04 	mcall	80002cb8 <sd_mmc_spi_mem_check+0x24>
    }
    else
      return true;
  }
  return false;
}
80002cae:	d8 02       	popm	pc
80002cb0:	80 00       	ld.sh	r0,r0[0x0]
80002cb2:	26 6c       	sub	r12,102
80002cb4:	00 00       	add	r0,r0
80002cb6:	05 3c       	ld.ub	r12,r2++
80002cb8:	80 00       	ld.sh	r0,r0[0x0]
80002cba:	29 f0       	sub	r0,-97

80002cbc <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80002cbc:	eb cd 40 10 	pushm	r4,lr
80002cc0:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80002cc4:	48 88       	lddpc	r8,80002ce4 <sd_mmc_spi_init+0x28>
80002cc6:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
80002cc8:	48 88       	lddpc	r8,80002ce8 <sd_mmc_spi_init+0x2c>
80002cca:	e8 ea 00 00 	ld.d	r10,r4[0]
80002cce:	f0 eb 00 00 	st.d	r8[0],r10
80002cd2:	e8 ea 00 08 	ld.d	r10,r4[8]
80002cd6:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
80002cda:	f0 1f 00 05 	mcall	80002cec <sd_mmc_spi_init+0x30>
}
80002cde:	e3 cd 80 10 	ldm	sp++,r4,pc
80002ce2:	00 00       	add	r0,r0
80002ce4:	00 00       	add	r0,r0
80002ce6:	05 38       	ld.ub	r8,r2++
80002ce8:	00 00       	add	r0,r0
80002cea:	05 28       	ld.uh	r8,r2++
80002cec:	80 00       	ld.sh	r0,r0[0x0]
80002cee:	29 f0       	sub	r0,-97

80002cf0 <abdac_enable>:
#include "abdac.h"

void abdac_enable(volatile avr32_abdac_t *abdac)
{
  volatile avr32_pm_t *pm = &AVR32_PM;
  pm->gcctrl[ABDAC_GCLK] |= GCLK_BIT(CEN);
80002cf0:	fe 78 0c 00 	mov	r8,-62464
80002cf4:	71 d9       	ld.w	r9,r8[0x74]
80002cf6:	a3 a9       	sbr	r9,0x2
80002cf8:	f1 49 00 74 	st.w	r8[116],r9
  abdac->cr |= (unsigned int) ABDAC_BIT(CR_EN);
80002cfc:	78 28       	ld.w	r8,r12[0x8]
80002cfe:	bf b8       	sbr	r8,0x1f
80002d00:	99 28       	st.w	r12[0x8],r8
}
80002d02:	5e fc       	retal	r12

80002d04 <abdac_disable>:

void abdac_disable(volatile avr32_abdac_t *abdac)
{
  volatile avr32_pm_t *pm = &AVR32_PM;
  abdac->cr &= ~ABDAC_BIT(CR_EN);
80002d04:	78 28       	ld.w	r8,r12[0x8]
80002d06:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80002d0a:	99 28       	st.w	r12[0x8],r8
  pm->gcctrl[ABDAC_GCLK] &= ~GCLK_BIT(CEN);
80002d0c:	fe 78 0c 00 	mov	r8,-62464
80002d10:	71 d9       	ld.w	r9,r8[0x74]
80002d12:	a3 c9       	cbr	r9,0x2
80002d14:	f1 49 00 74 	st.w	r8[116],r9
}
80002d18:	5e fc       	retal	r12

80002d1a <abdac_swap_channels>:

void abdac_swap_channels(volatile avr32_abdac_t *abdac)
{
  if(abdac->cr & ABDAC_BIT(CR_SWAP))
80002d1a:	78 28       	ld.w	r8,r12[0x8]
80002d1c:	e6 18 40 00 	andh	r8,0x4000,COH
80002d20:	c0 50       	breq	80002d2a <abdac_swap_channels+0x10>
    abdac->cr &= ~ABDAC_BIT(CR_SWAP);
80002d22:	78 28       	ld.w	r8,r12[0x8]
80002d24:	bf c8       	cbr	r8,0x1e
80002d26:	99 28       	st.w	r12[0x8],r8
80002d28:	5e fc       	retal	r12
  else
    abdac->cr |= ABDAC_BIT(CR_SWAP);
80002d2a:	78 28       	ld.w	r8,r12[0x8]
80002d2c:	bf a8       	sbr	r8,0x1e
80002d2e:	99 28       	st.w	r12[0x8],r8
80002d30:	5e fc       	retal	r12

80002d32 <abdac_set_dac_hz>:
{
  volatile avr32_pm_t *pm = &AVR32_PM;
  unsigned short div;

  // Use OSC0
  pm->GCCTRL[ABDAC_GCLK].pllsel=0;// Oscillator source
80002d32:	fe 78 0c 00 	mov	r8,-62464
80002d36:	71 d9       	ld.w	r9,r8[0x74]
80002d38:	30 0c       	mov	r12,0
80002d3a:	f3 dc d0 21 	bfins	r9,r12,0x1,0x1
80002d3e:	f1 49 00 74 	st.w	r8[116],r9
  pm->GCCTRL[ABDAC_GCLK].oscsel=0;// OSC0
80002d42:	71 d9       	ld.w	r9,r8[0x74]
80002d44:	f3 dc d0 01 	bfins	r9,r12,0x0,0x1
80002d48:	f1 49 00 74 	st.w	r8[116],r9

  if (bus_hz < (256 * dac_hz)) {
80002d4c:	a9 6a       	lsl	r10,0x8
80002d4e:	16 3a       	cp.w	r10,r11
80002d50:	e0 88 00 09 	brls	80002d62 <abdac_set_dac_hz+0x30>
    // Disable diven to get the highest sample rate
    pm->GCCTRL[ABDAC_GCLK].diven=0;
80002d54:	71 d9       	ld.w	r9,r8[0x74]
80002d56:	f3 dc d0 81 	bfins	r9,r12,0x4,0x1
80002d5a:	f1 49 00 74 	st.w	r8[116],r9
80002d5e:	31 6c       	mov	r12,22
    return EINVAL;
80002d60:	5e fc       	retal	r12
  }

  div = bus_hz / (256 * dac_hz);
80002d62:	f6 0a 0d 08 	divu	r8,r11,r10
80002d66:	5c 88       	casts.h	r8

  if (div > 1) {
80002d68:	30 19       	mov	r9,1
80002d6a:	f2 08 19 00 	cp.h	r8,r9
80002d6e:	e0 88 00 14 	brls	80002d96 <abdac_set_dac_hz+0x64>
    // Enable DIV
    pm->GCCTRL[ABDAC_GCLK].div= (div / 2) - 1;
80002d72:	f9 d8 c0 2f 	bfextu	r12,r8,0x1,0xf
80002d76:	20 1c       	sub	r12,1
80002d78:	5c 5c       	castu.b	r12
80002d7a:	fe 79 0c 00 	mov	r9,-62464
80002d7e:	73 da       	ld.w	r10,r9[0x74]
80002d80:	f5 dc d1 08 	bfins	r10,r12,0x8,0x8
80002d84:	f3 4a 00 74 	st.w	r9[116],r10
    pm->GCCTRL[ABDAC_GCLK].diven=1;
80002d88:	73 da       	ld.w	r10,r9[0x74]
80002d8a:	30 1c       	mov	r12,1
80002d8c:	f5 dc d0 81 	bfins	r10,r12,0x4,0x1
80002d90:	f3 4a 00 74 	st.w	r9[116],r10
80002d94:	c0 98       	rjmp	80002da6 <abdac_set_dac_hz+0x74>
  } else {
    // Disable DIV
    pm->GCCTRL[ABDAC_GCLK].diven=0;
80002d96:	fe 79 0c 00 	mov	r9,-62464
80002d9a:	73 da       	ld.w	r10,r9[0x74]
80002d9c:	30 0c       	mov	r12,0
80002d9e:	f5 dc d0 81 	bfins	r10,r12,0x4,0x1
80002da2:	f3 4a 00 74 	st.w	r9[116],r10
  }

  return (bus_hz / (256 * div));
80002da6:	5c 78       	castu.h	r8
80002da8:	a9 68       	lsl	r8,0x8
80002daa:	f6 08 0d 0a 	divu	r10,r11,r8
80002dae:	5e fa       	retal	r10

80002db0 <abdac_set_dac_sample_rate>:
  //
  // Reminder : The frequency of this ABDAC clock must be 256
  // times the frequency of the desired samplerate

  volatile avr32_pm_t *pm = &AVR32_PM;
  switch(dac_hz) {
80002db0:	e0 4c 56 22 	cp.w	r12,22050
80002db4:	e0 80 00 8d 	breq	80002ece <abdac_set_dac_sample_rate+0x11e>
80002db8:	e0 8b 00 12 	brhi	80002ddc <abdac_set_dac_sample_rate+0x2c>
80002dbc:	e0 4c 2b 11 	cp.w	r12,11025
80002dc0:	c3 b0       	breq	80002e36 <abdac_set_dac_sample_rate+0x86>
80002dc2:	e0 8b 00 06 	brhi	80002dce <abdac_set_dac_sample_rate+0x1e>
80002dc6:	e0 4c 1f 40 	cp.w	r12,8000
80002dca:	c1 b1       	brne	80002e00 <abdac_set_dac_sample_rate+0x50>
80002dcc:	c1 b8       	rjmp	80002e02 <abdac_set_dac_sample_rate+0x52>
80002dce:	e0 4c 2e e0 	cp.w	r12,12000
80002dd2:	c4 b0       	breq	80002e68 <abdac_set_dac_sample_rate+0xb8>
80002dd4:	e0 4c 3e 80 	cp.w	r12,16000
80002dd8:	c1 41       	brne	80002e00 <abdac_set_dac_sample_rate+0x50>
80002dda:	c6 18       	rjmp	80002e9c <abdac_set_dac_sample_rate+0xec>
80002ddc:	e0 4c 7d 00 	cp.w	r12,32000
80002de0:	e0 80 00 aa 	breq	80002f34 <abdac_set_dac_sample_rate+0x184>
80002de4:	e0 8b 00 06 	brhi	80002df0 <abdac_set_dac_sample_rate+0x40>
80002de8:	e0 4c 5d c0 	cp.w	r12,24000
80002dec:	c0 a1       	brne	80002e00 <abdac_set_dac_sample_rate+0x50>
80002dee:	c8 98       	rjmp	80002f00 <abdac_set_dac_sample_rate+0x150>
80002df0:	e0 4c ac 44 	cp.w	r12,44100
80002df4:	e0 80 00 b9 	breq	80002f66 <abdac_set_dac_sample_rate+0x1b6>
80002df8:	e0 4c bb 80 	cp.w	r12,48000
80002dfc:	e0 80 00 ce 	breq	80002f98 <abdac_set_dac_sample_rate+0x1e8>
80002e00:	5e fd       	retal	0
    case 8000:// PLL0/30/256
         pm->GCCTRL[ABDAC_GCLK].div= 14; // div by 2*(14+1)=30
80002e02:	fe 78 0c 00 	mov	r8,-62464
80002e06:	71 d9       	ld.w	r9,r8[0x74]
80002e08:	30 ea       	mov	r10,14
80002e0a:	f3 da d1 08 	bfins	r9,r10,0x8,0x8
80002e0e:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].diven=1; // Div Enable
80002e12:	71 d9       	ld.w	r9,r8[0x74]
80002e14:	30 1c       	mov	r12,1
80002e16:	f3 dc d0 81 	bfins	r9,r12,0x4,0x1
80002e1a:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].pllsel=1;// PLL source
80002e1e:	71 d9       	ld.w	r9,r8[0x74]
80002e20:	f3 dc d0 21 	bfins	r9,r12,0x1,0x1
80002e24:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].oscsel=0;// PLL 0
80002e28:	71 d9       	ld.w	r9,r8[0x74]
80002e2a:	30 0a       	mov	r10,0
80002e2c:	f3 da d0 01 	bfins	r9,r10,0x0,0x1
80002e30:	f1 49 00 74 	st.w	r8[116],r9
      break;
80002e34:	5e fc       	retal	r12
    case 11025:// OSC1/4/256
         pm->GCCTRL[ABDAC_GCLK].div= 1;  // div by 2*(1+1)=4
80002e36:	fe 78 0c 00 	mov	r8,-62464
80002e3a:	71 d9       	ld.w	r9,r8[0x74]
80002e3c:	30 1c       	mov	r12,1
80002e3e:	f3 dc d1 08 	bfins	r9,r12,0x8,0x8
80002e42:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].diven=1; // Div Enable
80002e46:	71 d9       	ld.w	r9,r8[0x74]
80002e48:	f3 dc d0 81 	bfins	r9,r12,0x4,0x1
80002e4c:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].pllsel=0;// Oscillator source
80002e50:	71 d9       	ld.w	r9,r8[0x74]
80002e52:	30 0a       	mov	r10,0
80002e54:	f3 da d0 21 	bfins	r9,r10,0x1,0x1
80002e58:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].oscsel=1;// OSC1
80002e5c:	71 d9       	ld.w	r9,r8[0x74]
80002e5e:	f3 dc d0 01 	bfins	r9,r12,0x0,0x1
80002e62:	f1 49 00 74 	st.w	r8[116],r9
        break;
80002e66:	5e fc       	retal	r12
    case 12000:// PLL0/20/256
         pm->GCCTRL[ABDAC_GCLK].div= 9;  // div by 2*(9+1)=20
80002e68:	fe 78 0c 00 	mov	r8,-62464
80002e6c:	71 d9       	ld.w	r9,r8[0x74]
80002e6e:	30 9a       	mov	r10,9
80002e70:	f3 da d1 08 	bfins	r9,r10,0x8,0x8
80002e74:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].diven=1; // Div Enable
80002e78:	71 d9       	ld.w	r9,r8[0x74]
80002e7a:	30 1c       	mov	r12,1
80002e7c:	f3 dc d0 81 	bfins	r9,r12,0x4,0x1
80002e80:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].pllsel=1;// PLL source
80002e84:	71 d9       	ld.w	r9,r8[0x74]
80002e86:	f3 dc d0 21 	bfins	r9,r12,0x1,0x1
80002e8a:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].oscsel=0;// PLL 0
80002e8e:	71 d9       	ld.w	r9,r8[0x74]
80002e90:	30 0a       	mov	r10,0
80002e92:	f3 da d0 01 	bfins	r9,r10,0x0,0x1
80002e96:	f1 49 00 74 	st.w	r8[116],r9
        break;
80002e9a:	5e fc       	retal	r12
    case 16000:// PLL1/12/256
         pm->GCCTRL[ABDAC_GCLK].div= 5;  // div by 2*(5+1)=12
80002e9c:	fe 78 0c 00 	mov	r8,-62464
80002ea0:	71 d9       	ld.w	r9,r8[0x74]
80002ea2:	30 5a       	mov	r10,5
80002ea4:	f3 da d1 08 	bfins	r9,r10,0x8,0x8
80002ea8:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].diven=1; // Div Enable
80002eac:	71 d9       	ld.w	r9,r8[0x74]
80002eae:	30 1c       	mov	r12,1
80002eb0:	f3 dc d0 81 	bfins	r9,r12,0x4,0x1
80002eb4:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].pllsel=1;// PLL source
80002eb8:	71 d9       	ld.w	r9,r8[0x74]
80002eba:	f3 dc d0 21 	bfins	r9,r12,0x1,0x1
80002ebe:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].oscsel=1;// PLL 1
80002ec2:	71 d9       	ld.w	r9,r8[0x74]
80002ec4:	f3 dc d0 01 	bfins	r9,r12,0x0,0x1
80002ec8:	f1 49 00 74 	st.w	r8[116],r9
        break;
80002ecc:	5e fc       	retal	r12
    case 22050:// OSC1/2/256
         pm->GCCTRL[ABDAC_GCLK].div= 0;  // div by 2*(0+1)=2
80002ece:	fe 78 0c 00 	mov	r8,-62464
80002ed2:	71 d9       	ld.w	r9,r8[0x74]
80002ed4:	30 0a       	mov	r10,0
80002ed6:	f3 da d1 08 	bfins	r9,r10,0x8,0x8
80002eda:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].diven=1; // div Enable
80002ede:	71 d9       	ld.w	r9,r8[0x74]
80002ee0:	30 1c       	mov	r12,1
80002ee2:	f3 dc d0 81 	bfins	r9,r12,0x4,0x1
80002ee6:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].pllsel=0;// Oscillator source
80002eea:	71 d9       	ld.w	r9,r8[0x74]
80002eec:	f3 da d0 21 	bfins	r9,r10,0x1,0x1
80002ef0:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].oscsel=1;// OSC1
80002ef4:	71 d9       	ld.w	r9,r8[0x74]
80002ef6:	f3 dc d0 01 	bfins	r9,r12,0x0,0x1
80002efa:	f1 49 00 74 	st.w	r8[116],r9
        break;
80002efe:	5e fc       	retal	r12
    case 24000:// PLL0/10/256
         pm->GCCTRL[ABDAC_GCLK].div= 4;  // div by 2*(4+1)=10
80002f00:	fe 78 0c 00 	mov	r8,-62464
80002f04:	71 d9       	ld.w	r9,r8[0x74]
80002f06:	30 4a       	mov	r10,4
80002f08:	f3 da d1 08 	bfins	r9,r10,0x8,0x8
80002f0c:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].diven=1; // Div Enable
80002f10:	71 d9       	ld.w	r9,r8[0x74]
80002f12:	30 1c       	mov	r12,1
80002f14:	f3 dc d0 81 	bfins	r9,r12,0x4,0x1
80002f18:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].pllsel=1;// PLL source
80002f1c:	71 d9       	ld.w	r9,r8[0x74]
80002f1e:	f3 dc d0 21 	bfins	r9,r12,0x1,0x1
80002f22:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].oscsel=0;// PLL 0
80002f26:	71 d9       	ld.w	r9,r8[0x74]
80002f28:	30 0a       	mov	r10,0
80002f2a:	f3 da d0 01 	bfins	r9,r10,0x0,0x1
80002f2e:	f1 49 00 74 	st.w	r8[116],r9
        break;
80002f32:	5e fc       	retal	r12
    case 32000:// PLL1/6/256
         pm->GCCTRL[ABDAC_GCLK].div= 2;  // div by 2*(2+1)=6
80002f34:	fe 78 0c 00 	mov	r8,-62464
80002f38:	71 d9       	ld.w	r9,r8[0x74]
80002f3a:	30 2a       	mov	r10,2
80002f3c:	f3 da d1 08 	bfins	r9,r10,0x8,0x8
80002f40:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].diven=1; // Div Enable
80002f44:	71 d9       	ld.w	r9,r8[0x74]
80002f46:	30 1c       	mov	r12,1
80002f48:	f3 dc d0 81 	bfins	r9,r12,0x4,0x1
80002f4c:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].pllsel=1;// PLL source
80002f50:	71 d9       	ld.w	r9,r8[0x74]
80002f52:	f3 dc d0 21 	bfins	r9,r12,0x1,0x1
80002f56:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].oscsel=1;// PLL 1
80002f5a:	71 d9       	ld.w	r9,r8[0x74]
80002f5c:	f3 dc d0 01 	bfins	r9,r12,0x0,0x1
80002f60:	f1 49 00 74 	st.w	r8[116],r9
        break;
80002f64:	5e fc       	retal	r12
    case 44100:// OSC1/256
         pm->GCCTRL[ABDAC_GCLK].div= 0;  // No Div factor
80002f66:	fe 78 0c 00 	mov	r8,-62464
80002f6a:	71 da       	ld.w	r10,r8[0x74]
80002f6c:	30 09       	mov	r9,0
80002f6e:	f5 d9 d1 08 	bfins	r10,r9,0x8,0x8
80002f72:	f1 4a 00 74 	st.w	r8[116],r10
         pm->GCCTRL[ABDAC_GCLK].diven=0; // div disable
80002f76:	71 da       	ld.w	r10,r8[0x74]
80002f78:	f5 d9 d0 81 	bfins	r10,r9,0x4,0x1
80002f7c:	f1 4a 00 74 	st.w	r8[116],r10
         pm->GCCTRL[ABDAC_GCLK].pllsel=0;// Oscillator source
80002f80:	71 da       	ld.w	r10,r8[0x74]
80002f82:	f5 d9 d0 21 	bfins	r10,r9,0x1,0x1
80002f86:	f1 4a 00 74 	st.w	r8[116],r10
         pm->GCCTRL[ABDAC_GCLK].oscsel=1;// OSC1
80002f8a:	71 d9       	ld.w	r9,r8[0x74]
80002f8c:	30 1c       	mov	r12,1
80002f8e:	f3 dc d0 01 	bfins	r9,r12,0x0,0x1
80002f92:	f1 49 00 74 	st.w	r8[116],r9
        break;
80002f96:	5e fc       	retal	r12
    case 48000:// PLL1/4/256
         pm->GCCTRL[ABDAC_GCLK].div= 1;  // div by 2*(1+1)=4
80002f98:	fe 78 0c 00 	mov	r8,-62464
80002f9c:	71 d9       	ld.w	r9,r8[0x74]
80002f9e:	30 1c       	mov	r12,1
80002fa0:	f3 dc d1 08 	bfins	r9,r12,0x8,0x8
80002fa4:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].diven=1; // Div Enable
80002fa8:	71 d9       	ld.w	r9,r8[0x74]
80002faa:	f3 dc d0 81 	bfins	r9,r12,0x4,0x1
80002fae:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].pllsel=1;// PLL source
80002fb2:	71 d9       	ld.w	r9,r8[0x74]
80002fb4:	f3 dc d0 21 	bfins	r9,r12,0x1,0x1
80002fb8:	f1 49 00 74 	st.w	r8[116],r9
         pm->GCCTRL[ABDAC_GCLK].oscsel=1;// PLL 1
80002fbc:	71 d9       	ld.w	r9,r8[0x74]
80002fbe:	f3 dc d0 01 	bfins	r9,r12,0x0,0x1
80002fc2:	f1 49 00 74 	st.w	r8[116],r9
  // this can be reached on J16-pin8
  //pm->gcctrl[2] = pm->gcctrl[ABDAC_GCLK];
  //pm->GCCTRL[2].cen = 1;
  //gpio_enable_module_pin(AVR32_PM_GCLK_2_1_PIN, AVR32_PM_GCLK_2_1_FUNCTION);
  return true;
}
80002fc6:	5e fc       	retal	r12

80002fc8 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002fc8:	fe 68 14 00 	mov	r8,-125952
80002fcc:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
80002fce:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
80002fd2:	91 09       	st.w	r8[0x0],r9
}
80002fd4:	5e fc       	retal	r12

80002fd6 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fd6:	f8 08 16 05 	lsr	r8,r12,0x5
80002fda:	a9 68       	lsl	r8,0x8
80002fdc:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
80002fe0:	58 1b       	cp.w	r11,1
80002fe2:	c0 d0       	breq	80002ffc <gpio_enable_module_pin+0x26>
80002fe4:	c0 63       	brcs	80002ff0 <gpio_enable_module_pin+0x1a>
80002fe6:	58 2b       	cp.w	r11,2
80002fe8:	c1 00       	breq	80003008 <gpio_enable_module_pin+0x32>
80002fea:	58 3b       	cp.w	r11,3
80002fec:	c1 40       	breq	80003014 <gpio_enable_module_pin+0x3e>
80002fee:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002ff0:	30 19       	mov	r9,1
80002ff2:	f2 0c 09 49 	lsl	r9,r9,r12
80002ff6:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002ff8:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002ffa:	c1 28       	rjmp	8000301e <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002ffc:	30 19       	mov	r9,1
80002ffe:	f2 0c 09 49 	lsl	r9,r9,r12
80003002:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80003004:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80003006:	c0 c8       	rjmp	8000301e <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80003008:	30 19       	mov	r9,1
8000300a:	f2 0c 09 49 	lsl	r9,r9,r12
8000300e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80003010:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80003012:	c0 68       	rjmp	8000301e <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80003014:	30 19       	mov	r9,1
80003016:	f2 0c 09 49 	lsl	r9,r9,r12
8000301a:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000301c:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000301e:	30 19       	mov	r9,1
80003020:	f2 0c 09 4c 	lsl	r12,r9,r12
80003024:	91 2c       	st.w	r8[0x8],r12
80003026:	5e fd       	retal	0

80003028 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80003028:	d4 21       	pushm	r4-r7,lr
8000302a:	18 97       	mov	r7,r12
8000302c:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000302e:	58 0b       	cp.w	r11,0
80003030:	c0 31       	brne	80003036 <gpio_enable_module+0xe>
80003032:	30 05       	mov	r5,0
80003034:	c0 d8       	rjmp	8000304e <gpio_enable_module+0x26>
80003036:	30 06       	mov	r6,0
80003038:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000303a:	6e 1b       	ld.w	r11,r7[0x4]
8000303c:	6e 0c       	ld.w	r12,r7[0x0]
8000303e:	f0 1f 00 06 	mcall	80003054 <gpio_enable_module+0x2c>
80003042:	18 45       	or	r5,r12
		gpiomap++;
80003044:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80003046:	2f f6       	sub	r6,-1
80003048:	0c 34       	cp.w	r4,r6
8000304a:	fe 9b ff f8 	brhi	8000303a <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
8000304e:	0a 9c       	mov	r12,r5
80003050:	d8 22       	popm	r4-r7,pc
80003052:	00 00       	add	r0,r0
80003054:	80 00       	ld.sh	r0,r0[0x0]
80003056:	2f d6       	sub	r6,-3

80003058 <gpio_enable_gpio_pin>:
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003058:	f8 08 16 05 	lsr	r8,r12,0x5
8000305c:	a9 68       	lsl	r8,0x8
8000305e:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
80003062:	30 19       	mov	r9,1
80003064:	f2 0c 09 4c 	lsl	r12,r9,r12
80003068:	f1 4c 00 48 	st.w	r8[72],r12
	gpio_port->gpers = 1 << (pin & 0x1F);
8000306c:	91 1c       	st.w	r8[0x4],r12
}
8000306e:	5e fc       	retal	r12

80003070 <gpio_enable_gpio>:
 *
 * \param gpiomap The pin map.
 * \param size The number of pins in \a gpiomap.
 */
void gpio_enable_gpio(const gpio_map_t gpiomap, uint32_t size)
{
80003070:	eb cd 40 e0 	pushm	r5-r7,lr
80003074:	18 97       	mov	r7,r12
80003076:	16 96       	mov	r6,r11
	uint32_t i;

	for (i = 0; i < size; i++) {
80003078:	58 0b       	cp.w	r11,0
8000307a:	c0 a0       	breq	8000308e <gpio_enable_gpio+0x1e>
8000307c:	30 05       	mov	r5,0
		gpio_enable_gpio_pin(gpiomap->pin);
8000307e:	6e 0c       	ld.w	r12,r7[0x0]
80003080:	f0 1f 00 05 	mcall	80003094 <gpio_enable_gpio+0x24>
		gpiomap++;
80003084:	2f 87       	sub	r7,-8
 */
void gpio_enable_gpio(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t i;

	for (i = 0; i < size; i++) {
80003086:	2f f5       	sub	r5,-1
80003088:	0a 36       	cp.w	r6,r5
8000308a:	fe 9b ff fa 	brhi	8000307e <gpio_enable_gpio+0xe>
8000308e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003092:	00 00       	add	r0,r0
80003094:	80 00       	ld.sh	r0,r0[0x0]
80003096:	30 58       	mov	r8,5

80003098 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003098:	f8 08 16 05 	lsr	r8,r12,0x5
8000309c:	a9 68       	lsl	r8,0x8
8000309e:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
800030a2:	30 19       	mov	r9,1
800030a4:	f2 0c 09 4c 	lsl	r12,r9,r12
800030a8:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
800030ac:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
800030b0:	91 1c       	st.w	r8[0x4],r12
}
800030b2:	5e fc       	retal	r12

800030b4 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800030b4:	f8 08 16 05 	lsr	r8,r12,0x5
800030b8:	a9 68       	lsl	r8,0x8
800030ba:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
800030be:	30 19       	mov	r9,1
800030c0:	f2 0c 09 4c 	lsl	r12,r9,r12
800030c4:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
800030c8:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
800030cc:	91 1c       	st.w	r8[0x4],r12
}
800030ce:	5e fc       	retal	r12

800030d0 <gpio_enable_pin_interrupt>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800030d0:	f8 08 16 05 	lsr	r8,r12,0x5
800030d4:	a9 68       	lsl	r8,0x8
800030d6:	e0 28 f0 00 	sub	r8,61440

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
800030da:	30 19       	mov	r9,1
800030dc:	f2 0c 09 4c 	lsl	r12,r9,r12
800030e0:	f1 4c 00 c4 	st.w	r8[196],r12
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Configure the edge detector. */
	switch (mode) {
800030e4:	12 3b       	cp.w	r11,r9
800030e6:	c0 a0       	breq	800030fa <gpio_enable_pin_interrupt+0x2a>
800030e8:	c0 43       	brcs	800030f0 <gpio_enable_pin_interrupt+0x20>
800030ea:	58 2b       	cp.w	r11,2
800030ec:	c1 11       	brne	8000310e <gpio_enable_pin_interrupt+0x3e>
800030ee:	c0 b8       	rjmp	80003104 <gpio_enable_pin_interrupt+0x34>
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
800030f0:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
800030f4:	f1 4c 00 b8 	st.w	r8[184],r12
800030f8:	c0 c8       	rjmp	80003110 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
800030fa:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
800030fe:	f1 4c 00 b8 	st.w	r8[184],r12
80003102:	c0 78       	rjmp	80003110 <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
80003104:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
80003108:	f1 4c 00 b4 	st.w	r8[180],r12
8000310c:	c0 28       	rjmp	80003110 <gpio_enable_pin_interrupt+0x40>
8000310e:	5e ff       	retal	1
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
80003110:	f1 4c 00 94 	st.w	r8[148],r12
80003114:	5e fd       	retal	0

80003116 <gpio_get_pin_interrupt_flag>:
 *
 * \return The pin interrupt flag.
 */
bool gpio_get_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003116:	f8 08 16 05 	lsr	r8,r12,0x5
8000311a:	a9 68       	lsl	r8,0x8
8000311c:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->ifr >> (pin & 0x1F)) & 1;
80003120:	f0 f8 00 d0 	ld.w	r8,r8[208]
80003124:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80003128:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000312c:	5e fc       	retal	r12

8000312e <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000312e:	f8 08 16 05 	lsr	r8,r12,0x5
80003132:	a9 68       	lsl	r8,0x8
80003134:	e0 28 f0 00 	sub	r8,61440
	gpio_port->ifrc = 1 << (pin & 0x1F);

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
80003138:	30 19       	mov	r9,1
8000313a:	f2 0c 09 4c 	lsl	r12,r9,r12
8000313e:	f1 4c 00 d8 	st.w	r8[216],r12
#endif
}
80003142:	5e fc       	retal	r12

80003144 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80003144:	c0 08       	rjmp	80003144 <_unhandled_interrupt>
80003146:	d7 03       	nop

80003148 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80003148:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
8000314c:	49 99       	lddpc	r9,800031b0 <INTC_register_interrupt+0x68>
8000314e:	f2 08 00 39 	add	r9,r9,r8<<0x3
80003152:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80003156:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80003158:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
8000315c:	58 0a       	cp.w	r10,0
8000315e:	c0 91       	brne	80003170 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003160:	49 59       	lddpc	r9,800031b4 <INTC_register_interrupt+0x6c>
80003162:	49 6a       	lddpc	r10,800031b8 <INTC_register_interrupt+0x70>
80003164:	12 1a       	sub	r10,r9
80003166:	fe 79 08 00 	mov	r9,-63488
8000316a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000316e:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80003170:	58 1a       	cp.w	r10,1
80003172:	c0 a1       	brne	80003186 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80003174:	49 09       	lddpc	r9,800031b4 <INTC_register_interrupt+0x6c>
80003176:	49 2a       	lddpc	r10,800031bc <INTC_register_interrupt+0x74>
80003178:	12 1a       	sub	r10,r9
8000317a:	bf aa       	sbr	r10,0x1e
8000317c:	fe 79 08 00 	mov	r9,-63488
80003180:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003184:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80003186:	58 2a       	cp.w	r10,2
80003188:	c0 a1       	brne	8000319c <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000318a:	48 b9       	lddpc	r9,800031b4 <INTC_register_interrupt+0x6c>
8000318c:	48 da       	lddpc	r10,800031c0 <INTC_register_interrupt+0x78>
8000318e:	12 1a       	sub	r10,r9
80003190:	bf ba       	sbr	r10,0x1f
80003192:	fe 79 08 00 	mov	r9,-63488
80003196:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000319a:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
8000319c:	48 69       	lddpc	r9,800031b4 <INTC_register_interrupt+0x6c>
8000319e:	48 aa       	lddpc	r10,800031c4 <INTC_register_interrupt+0x7c>
800031a0:	12 1a       	sub	r10,r9
800031a2:	ea 1a c0 00 	orh	r10,0xc000
800031a6:	fe 79 08 00 	mov	r9,-63488
800031aa:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800031ae:	5e fc       	retal	r12
800031b0:	80 00       	ld.sh	r0,r0[0x0]
800031b2:	52 38       	stdsp	sp[0x8c],r8
800031b4:	80 00       	ld.sh	r0,r0[0x0]
800031b6:	50 00       	stdsp	sp[0x0],r0
800031b8:	80 00       	ld.sh	r0,r0[0x0]
800031ba:	51 04       	stdsp	sp[0x40],r4
800031bc:	80 00       	ld.sh	r0,r0[0x0]
800031be:	51 12       	stdsp	sp[0x44],r2
800031c0:	80 00       	ld.sh	r0,r0[0x0]
800031c2:	51 20       	stdsp	sp[0x48],r0
800031c4:	80 00       	ld.sh	r0,r0[0x0]
800031c6:	51 2e       	stdsp	sp[0x48],lr

800031c8 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800031c8:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800031ca:	49 18       	lddpc	r8,8000320c <INTC_init_interrupts+0x44>
800031cc:	e3 b8 00 01 	mtsr	0x4,r8
800031d0:	49 0e       	lddpc	lr,80003210 <INTC_init_interrupts+0x48>
800031d2:	30 07       	mov	r7,0
800031d4:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800031d6:	49 0c       	lddpc	r12,80003214 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800031d8:	49 05       	lddpc	r5,80003218 <INTC_init_interrupts+0x50>
800031da:	10 15       	sub	r5,r8
800031dc:	fe 76 08 00 	mov	r6,-63488
800031e0:	c1 08       	rjmp	80003200 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800031e2:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
800031e4:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800031e6:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800031e8:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
800031ec:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800031ee:	10 3a       	cp.w	r10,r8
800031f0:	fe 9b ff fc 	brhi	800031e8 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800031f4:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
800031f8:	2f f7       	sub	r7,-1
800031fa:	2f 8e       	sub	lr,-8
800031fc:	59 47       	cp.w	r7,20
800031fe:	c0 50       	breq	80003208 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003200:	7c 08       	ld.w	r8,lr[0x0]
80003202:	58 08       	cp.w	r8,0
80003204:	ce f1       	brne	800031e2 <INTC_init_interrupts+0x1a>
80003206:	cf 7b       	rjmp	800031f4 <INTC_init_interrupts+0x2c>
80003208:	d8 22       	popm	r4-r7,pc
8000320a:	00 00       	add	r0,r0
8000320c:	80 00       	ld.sh	r0,r0[0x0]
8000320e:	50 00       	stdsp	sp[0x0],r0
80003210:	80 00       	ld.sh	r0,r0[0x0]
80003212:	52 38       	stdsp	sp[0x8c],r8
80003214:	80 00       	ld.sh	r0,r0[0x0]
80003216:	31 44       	mov	r4,20
80003218:	80 00       	ld.sh	r0,r0[0x0]
8000321a:	51 04       	stdsp	sp[0x40],r4

8000321c <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
8000321c:	fe 78 08 00 	mov	r8,-63488
80003220:	e0 69 00 83 	mov	r9,131
80003224:	f2 0c 01 0c 	sub	r12,r9,r12
80003228:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
8000322c:	f2 ca ff c0 	sub	r10,r9,-64
80003230:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80003234:	58 08       	cp.w	r8,0
80003236:	c0 21       	brne	8000323a <_get_interrupt_handler+0x1e>
80003238:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000323a:	f0 08 12 00 	clz	r8,r8
8000323e:	48 5a       	lddpc	r10,80003250 <_get_interrupt_handler+0x34>
80003240:	f4 09 00 39 	add	r9,r10,r9<<0x3
80003244:	f0 08 11 1f 	rsub	r8,r8,31
80003248:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000324a:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
8000324e:	5e fc       	retal	r12
80003250:	80 00       	ld.sh	r0,r0[0x0]
80003252:	52 38       	stdsp	sp[0x8c],r8

80003254 <pdca_get_handler>:
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80003254:	30 e8       	mov	r8,14
80003256:	f0 0c 18 00 	cp.b	r12,r8
8000325a:	e0 88 00 03 	brls	80003260 <pdca_get_handler+0xc>
8000325e:	5e fe       	retal	-1

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80003260:	a7 6c       	lsl	r12,0x6
80003262:	e0 3c 00 00 	sub	r12,65536
	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
	}

	return pdca_channel;
}
80003266:	5e fc       	retal	r12

80003268 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80003268:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000326a:	f0 1f 00 03 	mcall	80003274 <pdca_disable+0xc>
			pdca_ch_number);

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
8000326e:	30 28       	mov	r8,2
80003270:	99 58       	st.w	r12[0x14],r8
}
80003272:	d8 02       	popm	pc
80003274:	80 00       	ld.sh	r0,r0[0x0]
80003276:	32 54       	mov	r4,37

80003278 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
80003278:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000327a:	f0 1f 00 03 	mcall	80003284 <pdca_enable+0xc>
			pdca_ch_number);

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
8000327e:	30 18       	mov	r8,1
80003280:	99 58       	st.w	r12[0x14],r8
}
80003282:	d8 02       	popm	pc
80003284:	80 00       	ld.sh	r0,r0[0x0]
80003286:	32 54       	mov	r4,37

80003288 <pdca_enable_interrupt_transfer_complete>:

	cpu_irq_restore(flags);
}

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80003288:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000328a:	f0 1f 00 03 	mcall	80003294 <pdca_enable_interrupt_transfer_complete+0xc>
			pdca_ch_number);

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
8000328e:	30 28       	mov	r8,2
80003290:	99 88       	st.w	r12[0x20],r8
}
80003292:	d8 02       	popm	pc
80003294:	80 00       	ld.sh	r0,r0[0x0]
80003296:	32 54       	mov	r4,37

80003298 <pdca_enable_interrupt_reload_counter_zero>:

	cpu_irq_restore(flags);
}

void pdca_enable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80003298:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000329a:	f0 1f 00 03 	mcall	800032a4 <pdca_enable_interrupt_reload_counter_zero+0xc>
			pdca_ch_number);

	pdca_channel->ier = AVR32_PDCA_RCZ_MASK;
8000329e:	30 18       	mov	r8,1
800032a0:	99 88       	st.w	r12[0x20],r8
}
800032a2:	d8 02       	popm	pc
800032a4:	80 00       	ld.sh	r0,r0[0x0]
800032a6:	32 54       	mov	r4,37

800032a8 <pdca_get_transfer_status>:

uint32_t pdca_get_transfer_status(uint8_t pdca_ch_number)
{
800032a8:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800032aa:	f0 1f 00 03 	mcall	800032b4 <pdca_get_transfer_status+0xc>
			pdca_ch_number);

	return pdca_channel->isr;
800032ae:	78 bc       	ld.w	r12,r12[0x2c]
}
800032b0:	d8 02       	popm	pc
800032b2:	00 00       	add	r0,r0
800032b4:	80 00       	ld.sh	r0,r0[0x0]
800032b6:	32 54       	mov	r4,37

800032b8 <pdca_disable_interrupt_reload_counter_zero>:

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
}

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
800032b8:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800032ba:	f0 1f 00 07 	mcall	800032d4 <pdca_disable_interrupt_reload_counter_zero+0x1c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800032be:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800032c2:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
800032c4:	30 19       	mov	r9,1
800032c6:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
800032c8:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800032ca:	e6 18 00 01 	andh	r8,0x1,COH
800032ce:	c0 21       	brne	800032d2 <pdca_disable_interrupt_reload_counter_zero+0x1a>
      cpu_irq_enable();
800032d0:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
800032d2:	d8 02       	popm	pc
800032d4:	80 00       	ld.sh	r0,r0[0x0]
800032d6:	32 54       	mov	r4,37

800032d8 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
800032d8:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800032da:	f0 1f 00 07 	mcall	800032f4 <pdca_disable_interrupt_transfer_complete+0x1c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800032de:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800032e2:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
800032e4:	30 29       	mov	r9,2
800032e6:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
800032e8:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800032ea:	e6 18 00 01 	andh	r8,0x1,COH
800032ee:	c0 21       	brne	800032f2 <pdca_disable_interrupt_transfer_complete+0x1a>
      cpu_irq_enable();
800032f0:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
800032f2:	d8 02       	popm	pc
800032f4:	80 00       	ld.sh	r0,r0[0x0]
800032f6:	32 54       	mov	r4,37

800032f8 <pdca_reload_channel>:
	return pdca_channel->tcrr;
}

void pdca_reload_channel(uint8_t pdca_ch_number, volatile void *addr,
		uint32_t size)
{
800032f8:	eb cd 40 c0 	pushm	r6-r7,lr
800032fc:	16 96       	mov	r6,r11
800032fe:	14 97       	mov	r7,r10
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003300:	f0 1f 00 09 	mcall	80003324 <pdca_reload_channel+0x2c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003304:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003308:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	/* set up next memory address */
	pdca_channel->marr = (uint32_t)addr;
8000330a:	99 36       	st.w	r12[0xc],r6
	/* set up next memory size */
	pdca_channel->tcrr = size;
8000330c:	99 47       	st.w	r12[0x10],r7
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
8000330e:	e0 69 01 00 	mov	r9,256
80003312:	99 59       	st.w	r12[0x14],r9
	pdca_channel->isr;
80003314:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003316:	e6 18 00 01 	andh	r8,0x1,COH
8000331a:	c0 21       	brne	8000331e <pdca_reload_channel+0x26>
      cpu_irq_enable();
8000331c:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
8000331e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003322:	00 00       	add	r0,r0
80003324:	80 00       	ld.sh	r0,r0[0x0]
80003326:	32 54       	mov	r4,37

80003328 <pdca_load_channel>:
	return pdca_channel->tcr;
}

void pdca_load_channel(uint8_t pdca_ch_number, volatile void *addr,
		uint32_t size)
{
80003328:	eb cd 40 c0 	pushm	r6-r7,lr
8000332c:	16 96       	mov	r6,r11
8000332e:	14 97       	mov	r7,r10
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003330:	f0 1f 00 09 	mcall	80003354 <pdca_load_channel+0x2c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003334:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003338:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)addr;
8000333a:	99 06       	st.w	r12[0x0],r6
	pdca_channel->tcr = size;
8000333c:	99 27       	st.w	r12[0x8],r7
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
8000333e:	e0 69 01 00 	mov	r9,256
80003342:	99 59       	st.w	r12[0x14],r9
	pdca_channel->isr;
80003344:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003346:	e6 18 00 01 	andh	r8,0x1,COH
8000334a:	c0 21       	brne	8000334e <pdca_load_channel+0x26>
      cpu_irq_enable();
8000334c:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
8000334e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003352:	00 00       	add	r0,r0
80003354:	80 00       	ld.sh	r0,r0[0x0]
80003356:	32 54       	mov	r4,37

80003358 <pdca_init_channel>:
	return pdca_channel;
}

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80003358:	eb cd 40 e0 	pushm	r5-r7,lr
8000335c:	18 95       	mov	r5,r12
8000335e:	16 96       	mov	r6,r11
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003360:	f0 1f 00 11 	mcall	800033a4 <pdca_init_channel+0x4c>
80003364:	18 97       	mov	r7,r12
			pdca_ch_number);

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80003366:	0a 9c       	mov	r12,r5
80003368:	f0 1f 00 10 	mcall	800033a8 <pdca_init_channel+0x50>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
8000336c:	0a 9c       	mov	r12,r5
8000336e:	f0 1f 00 10 	mcall	800033ac <pdca_init_channel+0x54>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003372:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003376:	d3 03       	ssrf	0x10
	
	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)opt->addr;
80003378:	6c 09       	ld.w	r9,r6[0x0]
8000337a:	8f 09       	st.w	r7[0x0],r9
	pdca_channel->tcr = opt->size;
8000337c:	6c 19       	ld.w	r9,r6[0x4]
8000337e:	8f 29       	st.w	r7[0x8],r9
	pdca_channel->psr = opt->pid;
80003380:	6c 49       	ld.w	r9,r6[0x10]
80003382:	8f 19       	st.w	r7[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
80003384:	6c 29       	ld.w	r9,r6[0x8]
80003386:	8f 39       	st.w	r7[0xc],r9
	pdca_channel->tcrr = opt->r_size;
80003388:	6c 39       	ld.w	r9,r6[0xc]
8000338a:	8f 49       	st.w	r7[0x10],r9
	pdca_channel->mr =
8000338c:	6c 59       	ld.w	r9,r6[0x14]
8000338e:	8f 69       	st.w	r7[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80003390:	e0 69 01 00 	mov	r9,256
80003394:	8f 59       	st.w	r7[0x14],r9
	pdca_channel->isr;
80003396:	6e b9       	ld.w	r9,r7[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003398:	e6 18 00 01 	andh	r8,0x1,COH
8000339c:	c0 21       	brne	800033a0 <pdca_init_channel+0x48>
      cpu_irq_enable();
8000339e:	d5 03       	csrf	0x10
	
	cpu_irq_restore(flags);

	return PDCA_SUCCESS;
}
800033a0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800033a4:	80 00       	ld.sh	r0,r0[0x0]
800033a6:	32 54       	mov	r4,37
800033a8:	80 00       	ld.sh	r0,r0[0x0]
800033aa:	32 d8       	mov	r8,45
800033ac:	80 00       	ld.sh	r0,r0[0x0]
800033ae:	32 b8       	mov	r8,43

800033b0 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800033b0:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
800033b2:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800033b6:	99 a8       	st.w	r12[0x28],r8
}
800033b8:	5e fc       	retal	r12
800033ba:	d7 03       	nop

800033bc <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
800033bc:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
800033be:	ec 5b bb 9f 	cp.w	r11,899999
800033c2:	e0 8b 00 04 	brhi	800033ca <pm_enable_osc0_crystal+0xe>
800033c6:	30 4b       	mov	r11,4
800033c8:	c1 38       	rjmp	800033ee <pm_enable_osc0_crystal+0x32>
800033ca:	e0 68 c6 bf 	mov	r8,50879
800033ce:	ea 18 00 2d 	orh	r8,0x2d
800033d2:	10 3b       	cp.w	r11,r8
800033d4:	e0 8b 00 04 	brhi	800033dc <pm_enable_osc0_crystal+0x20>
800033d8:	30 5b       	mov	r11,5
800033da:	c0 a8       	rjmp	800033ee <pm_enable_osc0_crystal+0x32>
800033dc:	e0 68 12 00 	mov	r8,4608
800033e0:	ea 18 00 7a 	orh	r8,0x7a
800033e4:	10 3b       	cp.w	r11,r8
800033e6:	f9 bb 03 06 	movlo	r11,6
800033ea:	f9 bb 02 07 	movhs	r11,7
800033ee:	f0 1f 00 02 	mcall	800033f4 <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
800033f2:	d8 02       	popm	pc
800033f4:	80 00       	ld.sh	r0,r0[0x0]
800033f6:	33 b0       	mov	r0,59

800033f8 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800033f8:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
800033fa:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800033fe:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80003400:	78 08       	ld.w	r8,r12[0x0]
80003402:	a3 a8       	sbr	r8,0x2
80003404:	99 08       	st.w	r12[0x0],r8
}
80003406:	5e fc       	retal	r12

80003408 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80003408:	79 58       	ld.w	r8,r12[0x54]
8000340a:	e2 18 00 80 	andl	r8,0x80,COH
8000340e:	cf d0       	breq	80003408 <pm_wait_for_clk0_ready>
}
80003410:	5e fc       	retal	r12
80003412:	d7 03       	nop

80003414 <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80003414:	eb cd 40 80 	pushm	r7,lr
80003418:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
8000341a:	f0 1f 00 04 	mcall	80003428 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
8000341e:	0e 9c       	mov	r12,r7
80003420:	f0 1f 00 03 	mcall	8000342c <pm_enable_clk0+0x18>
}
80003424:	e3 cd 80 80 	ldm	sp++,r7,pc
80003428:	80 00       	ld.sh	r0,r0[0x0]
8000342a:	33 f8       	mov	r8,63
8000342c:	80 00       	ld.sh	r0,r0[0x0]
8000342e:	34 08       	mov	r8,64

80003430 <pm_set_osc1_mode>:
 * \param mode Oscillator 1 mode (i.e. AVR32_PM_OSCCTRL1_MODE_x).
 */
static void pm_set_osc1_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl1_t u_avr32_pm_oscctrl1 = {pm->oscctrl1};
80003430:	78 b8       	ld.w	r8,r12[0x2c]
  // Modify
  u_avr32_pm_oscctrl1.OSCCTRL1.mode = mode;
80003432:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl1 = u_avr32_pm_oscctrl1.oscctrl1;
80003436:	99 b8       	st.w	r12[0x2c],r8
}
80003438:	5e fc       	retal	r12
8000343a:	d7 03       	nop

8000343c <pm_enable_osc1_crystal>:
  pm_set_osc1_mode(pm, AVR32_PM_OSCCTRL1_MODE_EXT_CLOCK);
}


void pm_enable_osc1_crystal(volatile avr32_pm_t *pm, unsigned int fosc1)
{
8000343c:	d4 01       	pushm	lr
  pm_set_osc1_mode(pm, (fosc1 <  900000) ? AVR32_PM_OSCCTRL1_MODE_CRYSTAL_G0 :
8000343e:	ec 5b bb 9f 	cp.w	r11,899999
80003442:	e0 8b 00 04 	brhi	8000344a <pm_enable_osc1_crystal+0xe>
80003446:	30 4b       	mov	r11,4
80003448:	c1 38       	rjmp	8000346e <pm_enable_osc1_crystal+0x32>
8000344a:	e0 68 c6 bf 	mov	r8,50879
8000344e:	ea 18 00 2d 	orh	r8,0x2d
80003452:	10 3b       	cp.w	r11,r8
80003454:	e0 8b 00 04 	brhi	8000345c <pm_enable_osc1_crystal+0x20>
80003458:	30 5b       	mov	r11,5
8000345a:	c0 a8       	rjmp	8000346e <pm_enable_osc1_crystal+0x32>
8000345c:	e0 68 12 00 	mov	r8,4608
80003460:	ea 18 00 7a 	orh	r8,0x7a
80003464:	10 3b       	cp.w	r11,r8
80003466:	f9 bb 03 06 	movlo	r11,6
8000346a:	f9 bb 02 07 	movhs	r11,7
8000346e:	f0 1f 00 02 	mcall	80003474 <pm_enable_osc1_crystal+0x38>
                       (fosc1 < 3000000) ? AVR32_PM_OSCCTRL1_MODE_CRYSTAL_G1 :
                       (fosc1 < 8000000) ? AVR32_PM_OSCCTRL1_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL1_MODE_CRYSTAL_G3);
}
80003472:	d8 02       	popm	pc
80003474:	80 00       	ld.sh	r0,r0[0x0]
80003476:	34 30       	mov	r0,67

80003478 <pm_enable_clk1_no_wait>:


void pm_enable_clk1_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl1_t u_avr32_pm_oscctrl1 = {pm->oscctrl1};
80003478:	78 b8       	ld.w	r8,r12[0x2c]
  // Modify
  u_avr32_pm_oscctrl1.OSCCTRL1.startup = startup;
8000347a:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl1 = u_avr32_pm_oscctrl1.oscctrl1;
8000347e:	99 b8       	st.w	r12[0x2c],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC1EN_MASK;
80003480:	78 08       	ld.w	r8,r12[0x0]
80003482:	a3 b8       	sbr	r8,0x3
80003484:	99 08       	st.w	r12[0x0],r8
}
80003486:	5e fc       	retal	r12

80003488 <pm_wait_for_clk1_ready>:


void pm_wait_for_clk1_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC1RDY_MASK));
80003488:	79 58       	ld.w	r8,r12[0x54]
8000348a:	e2 18 01 00 	andl	r8,0x100,COH
8000348e:	cf d0       	breq	80003488 <pm_wait_for_clk1_ready>
}
80003490:	5e fc       	retal	r12
80003492:	d7 03       	nop

80003494 <pm_enable_clk1>:
                                           AVR32_PM_OSCCTRL1_MODE_CRYSTAL_G3);
}


void pm_enable_clk1(volatile avr32_pm_t *pm, unsigned int startup)
{
80003494:	eb cd 40 80 	pushm	r7,lr
80003498:	18 97       	mov	r7,r12
  pm_enable_clk1_no_wait(pm, startup);
8000349a:	f0 1f 00 04 	mcall	800034a8 <pm_enable_clk1+0x14>
  pm_wait_for_clk1_ready(pm);
8000349e:	0e 9c       	mov	r12,r7
800034a0:	f0 1f 00 03 	mcall	800034ac <pm_enable_clk1+0x18>
}
800034a4:	e3 cd 80 80 	ldm	sp++,r7,pc
800034a8:	80 00       	ld.sh	r0,r0[0x0]
800034aa:	34 78       	mov	r8,71
800034ac:	80 00       	ld.sh	r0,r0[0x0]
800034ae:	34 88       	mov	r8,72

800034b0 <pm_cksel>:
              unsigned int pbasel,
              unsigned int pbbdiv,
              unsigned int pbbsel,
              unsigned int hsbdiv,
              unsigned int hsbsel)
{
800034b0:	eb cd 40 d0 	pushm	r4,r6-r7,lr
800034b4:	fa c4 ff f0 	sub	r4,sp,-16
  u_avr32_pm_cksel_t u_avr32_pm_cksel = {0};
800034b8:	30 0e       	mov	lr,0

  u_avr32_pm_cksel.CKSEL.cpusel = hsbsel;
800034ba:	09 f7       	ld.ub	r7,r4[0x7]
800034bc:	ef d7 c0 03 	bfextu	r7,r7,0x0,0x3
800034c0:	fd d7 d0 03 	bfins	lr,r7,0x0,0x3
  u_avr32_pm_cksel.CKSEL.cpudiv = hsbdiv;
800034c4:	09 b4       	ld.ub	r4,r4[0x3]
800034c6:	08 96       	mov	r6,r4
800034c8:	e9 d4 c0 01 	bfextu	r4,r4,0x0,0x1
800034cc:	fd d4 d0 e1 	bfins	lr,r4,0x7,0x1
  u_avr32_pm_cksel.CKSEL.hsbsel = hsbsel;
800034d0:	fd d7 d1 03 	bfins	lr,r7,0x8,0x3
  u_avr32_pm_cksel.CKSEL.hsbdiv = hsbdiv;
800034d4:	fd d4 d1 e1 	bfins	lr,r4,0xf,0x1
  u_avr32_pm_cksel.CKSEL.pbasel = pbasel;
800034d8:	fd da d2 03 	bfins	lr,r10,0x10,0x3
  u_avr32_pm_cksel.CKSEL.pbadiv = pbadiv;
800034dc:	fd db d2 e1 	bfins	lr,r11,0x17,0x1
  u_avr32_pm_cksel.CKSEL.pbbsel = pbbsel;
800034e0:	fd d8 d3 03 	bfins	lr,r8,0x18,0x3
  u_avr32_pm_cksel.CKSEL.pbbdiv = pbbdiv;
800034e4:	fd d9 d3 e1 	bfins	lr,r9,0x1f,0x1

  pm->cksel = u_avr32_pm_cksel.cksel;
800034e8:	99 1e       	st.w	r12[0x4],lr

  // Wait for ckrdy bit and then clear it
  while (!(pm->poscsr & AVR32_PM_POSCSR_CKRDY_MASK));
800034ea:	79 58       	ld.w	r8,r12[0x54]
800034ec:	e2 18 00 20 	andl	r8,0x20,COH
800034f0:	cf d0       	breq	800034ea <pm_cksel+0x3a>
}
800034f2:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc

800034f6 <pm_pll_setup>:
                  unsigned int pll,
                  unsigned int mul,
                  unsigned int div,
                  unsigned int osc,
                  unsigned int lockcount)
{
800034f6:	eb cd 40 80 	pushm	r7,lr
800034fa:	40 27       	lddsp	r7,sp[0x8]
  u_avr32_pm_pll_t u_avr32_pm_pll = {0};
800034fc:	30 0e       	mov	lr,0

  u_avr32_pm_pll.PLL.pllosc   = osc;
800034fe:	fd d8 d0 21 	bfins	lr,r8,0x1,0x1
  u_avr32_pm_pll.PLL.plldiv   = div;
80003502:	fd d9 d1 04 	bfins	lr,r9,0x8,0x4
  u_avr32_pm_pll.PLL.pllmul   = mul;
80003506:	fd da d2 04 	bfins	lr,r10,0x10,0x4
  u_avr32_pm_pll.PLL.pllcount = lockcount;
8000350a:	fd d7 d3 06 	bfins	lr,r7,0x18,0x6

  pm->pll[pll] = u_avr32_pm_pll.pll;
8000350e:	2f 8b       	sub	r11,-8
80003510:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80003514:	e3 cd 80 80 	ldm	sp++,r7,pc

80003518 <pm_pll_set_option>:
void pm_pll_set_option(volatile avr32_pm_t *pm,
                       unsigned int pll,
                       unsigned int pll_freq,
                       unsigned int pll_div2,
                       unsigned int pll_wbwdisable)
{
80003518:	d4 01       	pushm	lr
  u_avr32_pm_pll_t u_avr32_pm_pll = {pm->pll[pll]};
8000351a:	2f 8b       	sub	r11,-8
8000351c:	f8 0b 03 2e 	ld.w	lr,r12[r11<<0x2]
  u_avr32_pm_pll.PLL.pllopt = pll_freq | (pll_div2 << 1) | (pll_wbwdisable << 2);
80003520:	f5 e9 10 19 	or	r9,r10,r9<<0x1
80003524:	f3 e8 10 28 	or	r8,r9,r8<<0x2
80003528:	fd d8 d0 43 	bfins	lr,r8,0x2,0x3
  pm->pll[pll] = u_avr32_pm_pll.pll;
8000352c:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80003530:	d8 02       	popm	pc

80003532 <pm_pll_enable>:


void pm_pll_enable(volatile avr32_pm_t *pm,
                  unsigned int pll)
{
  pm->pll[pll] |= AVR32_PM_PLLEN_MASK;
80003532:	2f 8b       	sub	r11,-8
80003534:	f8 0b 03 28 	ld.w	r8,r12[r11<<0x2]
80003538:	a1 a8       	sbr	r8,0x0
8000353a:	f8 0b 09 28 	st.w	r12[r11<<0x2],r8
}
8000353e:	5e fc       	retal	r12

80003540 <pm_wait_for_pll0_locked>:
}


void pm_wait_for_pll0_locked(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_LOCK0_MASK));
80003540:	79 58       	ld.w	r8,r12[0x54]
80003542:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003546:	cf d0       	breq	80003540 <pm_wait_for_pll0_locked>
}
80003548:	5e fc       	retal	r12

8000354a <pm_wait_for_pll1_locked>:


void pm_wait_for_pll1_locked(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_LOCK1_MASK));
8000354a:	79 58       	ld.w	r8,r12[0x54]
8000354c:	e2 18 00 02 	andl	r8,0x2,COH
80003550:	cf d0       	breq	8000354a <pm_wait_for_pll1_locked>
}
80003552:	5e fc       	retal	r12

80003554 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80003554:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80003556:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
8000355a:	99 08       	st.w	r12[0x0],r8
}
8000355c:	5e fc       	retal	r12
8000355e:	d7 03       	nop

80003560 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80003560:	eb cd 40 c0 	pushm	r6-r7,lr
80003564:	18 97       	mov	r7,r12
80003566:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80003568:	f0 1f 00 06 	mcall	80003580 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
8000356c:	0c 9b       	mov	r11,r6
8000356e:	0e 9c       	mov	r12,r7
80003570:	f0 1f 00 05 	mcall	80003584 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80003574:	30 1b       	mov	r11,1
80003576:	0e 9c       	mov	r12,r7
80003578:	f0 1f 00 04 	mcall	80003588 <pm_switch_to_osc0+0x28>
}
8000357c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003580:	80 00       	ld.sh	r0,r0[0x0]
80003582:	33 bc       	mov	r12,59
80003584:	80 00       	ld.sh	r0,r0[0x0]
80003586:	34 14       	mov	r4,65
80003588:	80 00       	ld.sh	r0,r0[0x0]
8000358a:	35 54       	mov	r4,85

8000358c <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
8000358c:	f8 c8 00 01 	sub	r8,r12,1
80003590:	f0 0b 00 0b 	add	r11,r8,r11
80003594:	f6 0c 0d 0a 	divu	r10,r11,r12
80003598:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
8000359a:	f4 c8 00 01 	sub	r8,r10,1
8000359e:	e0 48 00 fe 	cp.w	r8,254
800035a2:	e0 88 00 03 	brls	800035a8 <getBaudDiv+0x1c>
800035a6:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
800035a8:	5c 8c       	casts.h	r12
}
800035aa:	5e fc       	retal	r12

800035ac <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
800035ac:	f7 39 00 0d 	ld.ub	r9,r11[13]
800035b0:	30 18       	mov	r8,1
800035b2:	f0 09 18 00 	cp.b	r9,r8
800035b6:	e0 88 00 04 	brls	800035be <spi_initMaster+0x12>
800035ba:	30 2c       	mov	r12,2
800035bc:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800035be:	e0 68 00 80 	mov	r8,128
800035c2:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
800035c4:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
800035c6:	30 19       	mov	r9,1
800035c8:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
800035cc:	f7 39 00 0d 	ld.ub	r9,r11[13]
800035d0:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
800035d4:	30 09       	mov	r9,0
800035d6:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
800035da:	30 fa       	mov	r10,15
800035dc:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
800035e0:	99 18       	st.w	r12[0x4],r8
800035e2:	5e f9       	retal	r9

800035e4 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
800035e4:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
800035e6:	30 18       	mov	r8,1
800035e8:	f0 0b 18 00 	cp.b	r11,r8
800035ec:	5f be       	srhi	lr
800035ee:	f0 0a 18 00 	cp.b	r10,r8
800035f2:	5f b8       	srhi	r8
800035f4:	fd e8 10 08 	or	r8,lr,r8
800035f8:	c0 30       	breq	800035fe <spi_selectionMode+0x1a>
800035fa:	30 2c       	mov	r12,2
800035fc:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
800035fe:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80003600:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80003604:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80003608:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
8000360c:	99 18       	st.w	r12[0x4],r8
8000360e:	d8 0a       	popm	pc,r12=0

80003610 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80003610:	78 18       	ld.w	r8,r12[0x4]
80003612:	ea 18 00 0f 	orh	r8,0xf
80003616:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80003618:	78 18       	ld.w	r8,r12[0x4]
8000361a:	e2 18 00 04 	andl	r8,0x4,COH
8000361e:	c0 f0       	breq	8000363c <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80003620:	30 e8       	mov	r8,14
80003622:	f0 0b 18 00 	cp.b	r11,r8
80003626:	e0 8b 00 19 	brhi	80003658 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
8000362a:	78 18       	ld.w	r8,r12[0x4]
8000362c:	b1 6b       	lsl	r11,0x10
8000362e:	ea 1b ff f0 	orh	r11,0xfff0
80003632:	e8 1b ff ff 	orl	r11,0xffff
80003636:	10 6b       	and	r11,r8
80003638:	99 1b       	st.w	r12[0x4],r11
8000363a:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
8000363c:	30 38       	mov	r8,3
8000363e:	f0 0b 18 00 	cp.b	r11,r8
80003642:	e0 8b 00 0b 	brhi	80003658 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80003646:	78 18       	ld.w	r8,r12[0x4]
80003648:	2f 0b       	sub	r11,-16
8000364a:	30 19       	mov	r9,1
8000364c:	f2 0b 09 4b 	lsl	r11,r9,r11
80003650:	5c db       	com	r11
80003652:	10 6b       	and	r11,r8
80003654:	99 1b       	st.w	r12[0x4],r11
80003656:	5e fd       	retal	0
80003658:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
8000365a:	5e fc       	retal	r12

8000365c <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000365c:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80003660:	c0 58       	rjmp	8000366a <spi_unselectChip+0xe>
		if (!timeout--) {
80003662:	58 08       	cp.w	r8,0
80003664:	c0 21       	brne	80003668 <spi_unselectChip+0xc>
80003666:	5e ff       	retal	1
80003668:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000366a:	78 49       	ld.w	r9,r12[0x10]
8000366c:	e2 19 02 00 	andl	r9,0x200,COH
80003670:	cf 90       	breq	80003662 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80003672:	78 18       	ld.w	r8,r12[0x4]
80003674:	ea 18 00 0f 	orh	r8,0xf
80003678:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000367a:	fc 18 01 00 	movh	r8,0x100
8000367e:	99 08       	st.w	r12[0x0],r8
80003680:	5e fd       	retal	0
80003682:	d7 03       	nop

80003684 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80003684:	eb cd 40 f8 	pushm	r3-r7,lr
80003688:	18 95       	mov	r5,r12
8000368a:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000368c:	f7 36 00 0c 	ld.ub	r6,r11[12]
80003690:	30 38       	mov	r8,3
80003692:	f0 06 18 00 	cp.b	r6,r8
80003696:	e0 8b 00 4d 	brhi	80003730 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
8000369a:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000369e:	30 18       	mov	r8,1
800036a0:	f0 04 18 00 	cp.b	r4,r8
800036a4:	e0 8b 00 46 	brhi	80003730 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
800036a8:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
800036ac:	30 78       	mov	r8,7
800036ae:	f0 03 18 00 	cp.b	r3,r8
800036b2:	e0 88 00 3f 	brls	80003730 <spi_setupChipReg+0xac>
800036b6:	31 08       	mov	r8,16
800036b8:	f0 03 18 00 	cp.b	r3,r8
800036bc:	e0 8b 00 3a 	brhi	80003730 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
800036c0:	14 9b       	mov	r11,r10
800036c2:	6e 1c       	ld.w	r12,r7[0x4]
800036c4:	f0 1f 00 1d 	mcall	80003738 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
800036c8:	c3 45       	brlt	80003730 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
800036ca:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
800036cc:	ec 09 16 01 	lsr	r9,r6,0x1
800036d0:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
800036d4:	ec 16 00 01 	eorl	r6,0x1
800036d8:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
800036dc:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
800036e0:	20 83       	sub	r3,8
800036e2:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
800036e6:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
800036ea:	ef 39 00 09 	ld.ub	r9,r7[9]
800036ee:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
800036f2:	ef 39 00 0a 	ld.ub	r9,r7[10]
800036f6:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
800036fa:	0f 89       	ld.ub	r9,r7[0x0]
800036fc:	30 1a       	mov	r10,1
800036fe:	f4 09 18 00 	cp.b	r9,r10
80003702:	c0 e0       	breq	8000371e <spi_setupChipReg+0x9a>
80003704:	c0 a3       	brcs	80003718 <spi_setupChipReg+0x94>
80003706:	30 2a       	mov	r10,2
80003708:	f4 09 18 00 	cp.b	r9,r10
8000370c:	c0 c0       	breq	80003724 <spi_setupChipReg+0xa0>
8000370e:	30 3a       	mov	r10,3
80003710:	f4 09 18 00 	cp.b	r9,r10
80003714:	c0 e1       	brne	80003730 <spi_setupChipReg+0xac>
80003716:	c0 a8       	rjmp	8000372a <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80003718:	8b c8       	st.w	r5[0x30],r8
8000371a:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
8000371e:	8b d8       	st.w	r5[0x34],r8
80003720:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80003724:	8b e8       	st.w	r5[0x38],r8
80003726:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
8000372a:	8b f8       	st.w	r5[0x3c],r8
8000372c:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80003730:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80003732:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003736:	00 00       	add	r0,r0
80003738:	80 00       	ld.sh	r0,r0[0x0]
8000373a:	35 8c       	mov	r12,88

8000373c <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
8000373c:	30 18       	mov	r8,1
8000373e:	99 08       	st.w	r12[0x0],r8
}
80003740:	5e fc       	retal	r12

80003742 <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80003742:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003746:	c0 58       	rjmp	80003750 <spi_write+0xe>
		if (!timeout--) {
80003748:	58 08       	cp.w	r8,0
8000374a:	c0 21       	brne	8000374e <spi_write+0xc>
8000374c:	5e ff       	retal	1
8000374e:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003750:	78 49       	ld.w	r9,r12[0x10]
80003752:	e2 19 00 02 	andl	r9,0x2,COH
80003756:	cf 90       	breq	80003748 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003758:	5c 7b       	castu.h	r11
8000375a:	99 3b       	st.w	r12[0xc],r11
8000375c:	5e fd       	retal	0

8000375e <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
8000375e:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003762:	c0 58       	rjmp	8000376c <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
80003764:	58 08       	cp.w	r8,0
80003766:	c0 21       	brne	8000376a <spi_read+0xc>
80003768:	5e ff       	retal	1
8000376a:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
8000376c:	78 49       	ld.w	r9,r12[0x10]
8000376e:	e2 19 02 01 	andl	r9,0x201,COH
80003772:	e0 49 02 01 	cp.w	r9,513
80003776:	cf 71       	brne	80003764 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80003778:	78 28       	ld.w	r8,r12[0x8]
8000377a:	b6 08       	st.h	r11[0x0],r8
8000377c:	5e fd       	retal	0

8000377e <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
8000377e:	76 09       	ld.w	r9,r11[0x0]
80003780:	58 29       	cp.w	r9,2
80003782:	e0 88 00 03 	brls	80003788 <tc_init_waveform+0xa>
80003786:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80003788:	76 18       	ld.w	r8,r11[0x4]
8000378a:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000378e:	af ba       	sbr	r10,0xf
80003790:	10 9b       	mov	r11,r8
80003792:	e6 1b c0 00 	andh	r11,0xc000,COH
80003796:	16 4a       	or	r10,r11
80003798:	10 9b       	mov	r11,r8
8000379a:	e6 1b 30 00 	andh	r11,0x3000,COH
8000379e:	16 4a       	or	r10,r11
800037a0:	10 9b       	mov	r11,r8
800037a2:	e6 1b 0c 00 	andh	r11,0xc00,COH
800037a6:	16 4a       	or	r10,r11
800037a8:	10 9b       	mov	r11,r8
800037aa:	e6 1b 03 00 	andh	r11,0x300,COH
800037ae:	16 4a       	or	r10,r11
800037b0:	10 9b       	mov	r11,r8
800037b2:	e6 1b 00 c0 	andh	r11,0xc0,COH
800037b6:	16 4a       	or	r10,r11
800037b8:	10 9b       	mov	r11,r8
800037ba:	e6 1b 00 30 	andh	r11,0x30,COH
800037be:	16 4a       	or	r10,r11
800037c0:	10 9b       	mov	r11,r8
800037c2:	e6 1b 00 0c 	andh	r11,0xc,COH
800037c6:	16 4a       	or	r10,r11
800037c8:	10 9b       	mov	r11,r8
800037ca:	e6 1b 00 03 	andh	r11,0x3,COH
800037ce:	16 4a       	or	r10,r11
800037d0:	10 9b       	mov	r11,r8
800037d2:	e2 1b 60 00 	andl	r11,0x6000,COH
800037d6:	16 4a       	or	r10,r11
800037d8:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
800037dc:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
800037e0:	10 9b       	mov	r11,r8
800037e2:	e2 1b 0c 00 	andl	r11,0xc00,COH
800037e6:	16 4a       	or	r10,r11
800037e8:	10 9b       	mov	r11,r8
800037ea:	e2 1b 03 00 	andl	r11,0x300,COH
800037ee:	16 4a       	or	r10,r11
800037f0:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
800037f4:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
800037f8:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
800037fc:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80003800:	10 9b       	mov	r11,r8
80003802:	e2 1b 00 30 	andl	r11,0x30,COH
80003806:	16 4a       	or	r10,r11
80003808:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
8000380c:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80003810:	a5 69       	lsl	r9,0x4
80003812:	2f f9       	sub	r9,-1
80003814:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80003818:	5e fd       	retal	0

8000381a <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000381a:	58 2b       	cp.w	r11,2
8000381c:	e0 88 00 03 	brls	80003822 <tc_start+0x8>
80003820:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80003822:	a7 6b       	lsl	r11,0x6
80003824:	16 0c       	add	r12,r11
80003826:	30 58       	mov	r8,5
80003828:	99 08       	st.w	r12[0x0],r8
8000382a:	5e fd       	retal	0

8000382c <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000382c:	58 2b       	cp.w	r11,2
8000382e:	e0 88 00 03 	brls	80003834 <tc_read_sr+0x8>
80003832:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80003834:	a7 6b       	lsl	r11,0x6
80003836:	2e 0b       	sub	r11,-32
80003838:	16 0c       	add	r12,r11
8000383a:	78 0c       	ld.w	r12,r12[0x0]
}
8000383c:	5e fc       	retal	r12

8000383e <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000383e:	58 2b       	cp.w	r11,2
80003840:	e0 88 00 03 	brls	80003846 <tc_write_rc+0x8>
80003844:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80003846:	f6 08 15 04 	lsl	r8,r11,0x4
8000384a:	2f f8       	sub	r8,-1
8000384c:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80003850:	e2 18 80 00 	andl	r8,0x8000,COH
80003854:	c0 c0       	breq	8000386c <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80003856:	a7 6b       	lsl	r11,0x6
80003858:	16 0c       	add	r12,r11
8000385a:	2e 4c       	sub	r12,-28
8000385c:	78 08       	ld.w	r8,r12[0x0]
8000385e:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80003862:	e0 18 00 00 	andl	r8,0x0
80003866:	f3 e8 10 08 	or	r8,r9,r8
8000386a:	99 08       	st.w	r12[0x0],r8

  return value;
8000386c:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80003870:	5e fc       	retal	r12

80003872 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80003872:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003876:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000387a:	58 2b       	cp.w	r11,2
8000387c:	e0 88 00 04 	brls	80003884 <tc_configure_interrupts+0x12>
80003880:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80003884:	ee 19 00 01 	eorh	r9,0x1
80003888:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
8000388c:	74 08       	ld.w	r8,r10[0x0]
8000388e:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80003892:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80003896:	a7 6e       	lsl	lr,0x6
80003898:	fd e7 10 7e 	or	lr,lr,r7<<0x7
8000389c:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
800038a0:	0e 4e       	or	lr,r7
800038a2:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
800038a6:	fd e7 10 5e 	or	lr,lr,r7<<0x5
800038aa:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
800038ae:	fd e7 10 4e 	or	lr,lr,r7<<0x4
800038b2:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
800038b6:	fd e7 10 3e 	or	lr,lr,r7<<0x3
800038ba:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
800038be:	fd e7 10 2e 	or	lr,lr,r7<<0x2
800038c2:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800038c6:	fd e8 10 18 	or	r8,lr,r8<<0x1
800038ca:	f6 0e 15 06 	lsl	lr,r11,0x6
800038ce:	f8 0e 00 0e 	add	lr,r12,lr
800038d2:	2d ce       	sub	lr,-36
800038d4:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
800038d6:	58 09       	cp.w	r9,0
800038d8:	c0 20       	breq	800038dc <tc_configure_interrupts+0x6a>
800038da:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800038dc:	74 08       	ld.w	r8,r10[0x0]
800038de:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
800038e2:	e0 65 00 80 	mov	r5,128
800038e6:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
800038ea:	74 08       	ld.w	r8,r10[0x0]
800038ec:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
800038f0:	f9 b4 00 40 	moveq	r4,64
800038f4:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
800038f8:	74 08       	ld.w	r8,r10[0x0]
800038fa:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
800038fe:	f9 b3 00 20 	moveq	r3,32
80003902:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80003906:	74 08       	ld.w	r8,r10[0x0]
80003908:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
8000390c:	f9 b2 00 10 	moveq	r2,16
80003910:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80003914:	74 08       	ld.w	r8,r10[0x0]
80003916:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
8000391a:	f9 b6 00 08 	moveq	r6,8
8000391e:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80003922:	74 08       	ld.w	r8,r10[0x0]
80003924:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80003928:	f9 b7 00 04 	moveq	r7,4
8000392c:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80003930:	74 08       	ld.w	r8,r10[0x0]
80003932:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80003936:	f9 be 00 02 	moveq	lr,2
8000393a:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
8000393e:	74 08       	ld.w	r8,r10[0x0]
80003940:	ec 18 00 01 	eorl	r8,0x1
80003944:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003948:	eb e8 10 08 	or	r8,r5,r8
8000394c:	08 48       	or	r8,r4
8000394e:	06 48       	or	r8,r3
80003950:	04 48       	or	r8,r2
80003952:	0c 48       	or	r8,r6
80003954:	0e 48       	or	r8,r7
80003956:	1c 48       	or	r8,lr
80003958:	f6 0a 15 06 	lsl	r10,r11,0x6
8000395c:	f8 0a 00 0a 	add	r10,r12,r10
80003960:	2d 8a       	sub	r10,-40
80003962:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80003964:	a7 6b       	lsl	r11,0x6
80003966:	2e 0b       	sub	r11,-32
80003968:	16 0c       	add	r12,r11
8000396a:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
8000396c:	58 09       	cp.w	r9,0
8000396e:	c0 31       	brne	80003974 <tc_configure_interrupts+0x102>
80003970:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80003974:	d5 03       	csrf	0x10
80003976:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
8000397a:	d7 03       	nop

8000397c <twi_master_interrupt_handler>:
/*! \brief TWI interrupt handler.
 */
ISR(twi_master_interrupt_handler, CONF_TWI_IRQ_GROUP, CONF_TWI_IRQ_LEVEL)
{
	// get masked status register value
	int status = twi_inst->sr & twi_it_mask;
8000397c:	4a 78       	lddpc	r8,80003a18 <twi_master_interrupt_handler+0x9c>
8000397e:	70 08       	ld.w	r8,r8[0x0]
80003980:	70 89       	ld.w	r9,r8[0x20]
80003982:	4a 7a       	lddpc	r10,80003a1c <twi_master_interrupt_handler+0xa0>
80003984:	74 0a       	ld.w	r10,r10[0x0]
80003986:	f5 e9 00 09 	and	r9,r10,r9

	// this is a NACK
	if (status & AVR32_TWI_SR_NACK_MASK) {
8000398a:	12 9a       	mov	r10,r9
8000398c:	e2 1a 01 00 	andl	r10,0x100,COH
80003990:	c3 91       	brne	80003a02 <twi_master_interrupt_handler+0x86>
		goto nack;
	}
	// this is a RXRDY
	else if (status & AVR32_TWI_SR_RXRDY_MASK) {
80003992:	12 9a       	mov	r10,r9
80003994:	e2 1a 00 02 	andl	r10,0x2,COH
80003998:	c1 70       	breq	800039c6 <twi_master_interrupt_handler+0x4a>
		// get data from Receive Holding Register
		*twi_rx_data = twi_inst->rhr;
8000399a:	4a 29       	lddpc	r9,80003a20 <twi_master_interrupt_handler+0xa4>
8000399c:	72 0a       	ld.w	r10,r9[0x0]
8000399e:	70 cb       	ld.w	r11,r8[0x30]
800039a0:	b4 8b       	st.b	r10[0x0],r11
		twi_rx_data++;
800039a2:	72 0a       	ld.w	r10,r9[0x0]
800039a4:	2f fa       	sub	r10,-1
800039a6:	93 0a       	st.w	r9[0x0],r10
		// last byte to receive
		if (--twi_rx_nb_bytes == 1) {
800039a8:	49 f9       	lddpc	r9,80003a24 <twi_master_interrupt_handler+0xa8>
800039aa:	72 0a       	ld.w	r10,r9[0x0]
800039ac:	20 1a       	sub	r10,1
800039ae:	93 0a       	st.w	r9[0x0],r10
800039b0:	72 09       	ld.w	r9,r9[0x0]
			// set stop bit
			twi_inst->cr = AVR32_TWI_STOP_MASK;
800039b2:	58 19       	cp.w	r9,1
800039b4:	f9 b9 00 02 	moveq	r9,2
800039b8:	f1 f9 0a 00 	st.weq	r8[0x0],r9
		}
		// receive complete
		if (twi_rx_nb_bytes == 0) {
800039bc:	49 a9       	lddpc	r9,80003a24 <twi_master_interrupt_handler+0xa8>
800039be:	72 09       	ld.w	r9,r9[0x0]
800039c0:	58 09       	cp.w	r9,0
800039c2:	c2 30       	breq	80003a08 <twi_master_interrupt_handler+0x8c>
800039c4:	d6 03       	rete
			// finish the receive operation
			goto complete;
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWI_SR_TXRDY_MASK) {
800039c6:	12 9a       	mov	r10,r9
800039c8:	e2 1a 00 04 	andl	r10,0x4,COH
800039cc:	c1 70       	breq	800039fa <twi_master_interrupt_handler+0x7e>
		// decrease transmitted bytes number
		twi_tx_nb_bytes--;
800039ce:	49 79       	lddpc	r9,80003a28 <twi_master_interrupt_handler+0xac>
800039d0:	72 0a       	ld.w	r10,r9[0x0]
800039d2:	20 1a       	sub	r10,1
800039d4:	93 0a       	st.w	r9[0x0],r10
		// no more bytes to transmit
		if (twi_tx_nb_bytes <= 0) {
800039d6:	72 09       	ld.w	r9,r9[0x0]
800039d8:	58 09       	cp.w	r9,0
800039da:	e0 89 00 0a 	brgt	800039ee <twi_master_interrupt_handler+0x72>
			// enable TXCOMP IT and unmask all others IT
			twi_it_mask = AVR32_TWI_IER_TXCOMP_MASK;
800039de:	49 09       	lddpc	r9,80003a1c <twi_master_interrupt_handler+0xa0>
800039e0:	30 1a       	mov	r10,1
800039e2:	93 0a       	st.w	r9[0x0],r10
			twi_inst->idr = ~0UL;
800039e4:	3f fa       	mov	r10,-1
800039e6:	91 aa       	st.w	r8[0x28],r10
			twi_inst->ier = twi_it_mask;
800039e8:	72 09       	ld.w	r9,r9[0x0]
800039ea:	91 99       	st.w	r8[0x24],r9
800039ec:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twi_inst->thr = *twi_tx_data++;
800039ee:	49 0a       	lddpc	r10,80003a2c <twi_master_interrupt_handler+0xb0>
800039f0:	74 09       	ld.w	r9,r10[0x0]
800039f2:	13 3b       	ld.ub	r11,r9++
800039f4:	91 db       	st.w	r8[0x34],r11
800039f6:	95 09       	st.w	r10[0x0],r9
800039f8:	d6 03       	rete
		}
	}
	// this is a TXCOMP
	else if (status & AVR32_TWI_SR_TXCOMP_MASK) {
800039fa:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
800039fe:	c0 51       	brne	80003a08 <twi_master_interrupt_handler+0x8c>
80003a00:	d6 03       	rete
	}

	return;

nack:
	twi_nack = true;
80003a02:	30 1a       	mov	r10,1
80003a04:	48 b9       	lddpc	r9,80003a30 <twi_master_interrupt_handler+0xb4>
80003a06:	b2 8a       	st.b	r9[0x0],r10

complete:
	// disable all interrupts
	twi_inst->idr = ~0UL;
80003a08:	3f f9       	mov	r9,-1
80003a0a:	91 a9       	st.w	r8[0x28],r9
	twi_inst->sr;
80003a0c:	70 88       	ld.w	r8,r8[0x20]
	twi_busy = false;
80003a0e:	30 09       	mov	r9,0
80003a10:	48 98       	lddpc	r8,80003a34 <twi_master_interrupt_handler+0xb8>
80003a12:	b0 89       	st.b	r8[0x0],r9
80003a14:	d6 03       	rete
80003a16:	00 00       	add	r0,r0
80003a18:	00 00       	add	r0,r0
80003a1a:	06 38       	cp.w	r8,r3
80003a1c:	00 00       	add	r0,r0
80003a1e:	06 34       	cp.w	r4,r3
80003a20:	00 00       	add	r0,r0
80003a22:	06 44       	or	r4,r3
80003a24:	00 00       	add	r0,r0
80003a26:	06 40       	or	r0,r3
80003a28:	00 00       	add	r0,r0
80003a2a:	06 30       	cp.w	r0,r3
80003a2c:	00 00       	add	r0,r0
80003a2e:	06 3c       	cp.w	r12,r3
80003a30:	00 00       	add	r0,r0
80003a32:	06 2d       	rsub	sp,r3
80003a34:	00 00       	add	r0,r0
80003a36:	06 2c       	rsub	r12,r3

80003a38 <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
80003a38:	18 98       	mov	r8,r12
	uint32_t val;

	if (len == 0)
80003a3a:	58 0b       	cp.w	r11,0
80003a3c:	c0 21       	brne	80003a40 <twi_mk_addr+0x8>
80003a3e:	5e fd       	retal	0
		return 0;

	val = addr[0];
80003a40:	19 8c       	ld.ub	r12,r12[0x0]
	if (len > 1) {
80003a42:	58 1b       	cp.w	r11,1
80003a44:	e0 8a 00 05 	brle	80003a4e <twi_mk_addr+0x16>
		val <<= 8;
		val |= addr[1];
80003a48:	11 99       	ld.ub	r9,r8[0x1]
80003a4a:	f3 ec 10 8c 	or	r12,r9,r12<<0x8
	}
	if (len > 2) {
80003a4e:	58 2b       	cp.w	r11,2
80003a50:	5e ac       	retle	r12
		val <<= 8;
		val |= addr[2];
80003a52:	11 a8       	ld.ub	r8,r8[0x2]
80003a54:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
	}
	return val;
}
80003a58:	5e fc       	retal	r12
80003a5a:	d7 03       	nop

80003a5c <twi_is_busy>:
}


bool twi_is_busy(void)
{
	if (twi_busy) {
80003a5c:	48 28       	lddpc	r8,80003a64 <twi_is_busy+0x8>
80003a5e:	11 8c       	ld.ub	r12,r8[0x0]
		return true;          // Still receiving/transmitting...
	} else {
		return false;
	}
}
80003a60:	5e fc       	retal	r12
80003a62:	00 00       	add	r0,r0
80003a64:	00 00       	add	r0,r0
80003a66:	06 2c       	rsub	r12,r3

80003a68 <twi_master_write>:
	return TWI_SUCCESS;
}


int twi_master_write(volatile avr32_twi_t *twi, const twi_package_t *package)
{
80003a68:	eb cd 40 c0 	pushm	r6-r7,lr
80003a6c:	18 96       	mov	r6,r12
80003a6e:	16 97       	mov	r7,r11
	// No data to send
	if (package->length == 0) {
80003a70:	76 38       	ld.w	r8,r11[0xc]
80003a72:	58 08       	cp.w	r8,0
80003a74:	c0 51       	brne	80003a7e <twi_master_write+0x16>
80003a76:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
		cpu_relax();
80003a7a:	fe cf ff fc 	sub	pc,pc,-4
	// No data to send
	if (package->length == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
80003a7e:	f0 1f 00 1f 	mcall	80003af8 <twi_master_write+0x90>
80003a82:	cf c1       	brne	80003a7a <twi_master_write+0x12>
		cpu_relax();
	};

	twi_nack = false;
80003a84:	30 09       	mov	r9,0
80003a86:	49 e8       	lddpc	r8,80003afc <twi_master_write+0x94>
80003a88:	b0 89       	st.b	r8[0x0],r9
	twi_busy = true;
80003a8a:	30 19       	mov	r9,1
80003a8c:	49 d8       	lddpc	r8,80003b00 <twi_master_write+0x98>
80003a8e:	b0 89       	st.b	r8[0x0],r9

	// Enable master transfer, disable slave
	twi->cr =   AVR32_TWI_CR_MSEN_MASK
80003a90:	32 48       	mov	r8,36
80003a92:	8d 08       	st.w	r6[0x0],r8
			| AVR32_TWI_CR_SVDIS_MASK
#endif
			;

	// set write mode, slave address and 3 internal address byte length
	twi->mmr = (0 << AVR32_TWI_MMR_MREAD_OFFSET) |
80003a94:	6e 18       	ld.w	r8,r7[0x4]
80003a96:	a9 68       	lsl	r8,0x8
80003a98:	e2 18 03 00 	andl	r8,0x300,COH
80003a9c:	0f 89       	ld.ub	r9,r7[0x0]
80003a9e:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80003aa2:	8d 18       	st.w	r6[0x4],r8
			(package->chip << AVR32_TWI_MMR_DADR_OFFSET) |
			((package->addr_length << AVR32_TWI_MMR_IADRSZ_OFFSET) & AVR32_TWI_MMR_IADRSZ_MASK);

	// Set pointer to TWI instance for IT
	twi_inst = twi;
80003aa4:	49 88       	lddpc	r8,80003b04 <twi_master_write+0x9c>
80003aa6:	91 06       	st.w	r8[0x0],r6

	// set internal address for remote chip
	twi->iadr = twi_mk_addr(package->addr, package->addr_length);
80003aa8:	6e 1b       	ld.w	r11,r7[0x4]
80003aaa:	ee cc ff ff 	sub	r12,r7,-1
80003aae:	f0 1f 00 17 	mcall	80003b08 <twi_master_write+0xa0>
80003ab2:	8d 3c       	st.w	r6[0xc],r12

	// get a pointer to applicative data
	twi_tx_data = package->buffer;
80003ab4:	6e 29       	ld.w	r9,r7[0x8]
80003ab6:	49 68       	lddpc	r8,80003b0c <twi_master_write+0xa4>
80003ab8:	91 09       	st.w	r8[0x0],r9

	// get a copy of nb bytes to write
	twi_tx_nb_bytes = package->length;
80003aba:	6e 3a       	ld.w	r10,r7[0xc]
80003abc:	49 59       	lddpc	r9,80003b10 <twi_master_write+0xa8>
80003abe:	93 0a       	st.w	r9[0x0],r10

	// put the first byte in the Transmit Holding Register
	twi->thr = *twi_tx_data++;
80003ac0:	70 09       	ld.w	r9,r8[0x0]
80003ac2:	13 3a       	ld.ub	r10,r9++
80003ac4:	8d da       	st.w	r6[0x34],r10
80003ac6:	91 09       	st.w	r8[0x0],r9

	// mask NACK and TXRDY interrupts
	twi_it_mask = AVR32_TWI_IER_NACK_MASK | AVR32_TWI_IER_TXRDY_MASK;
80003ac8:	49 38       	lddpc	r8,80003b14 <twi_master_write+0xac>
80003aca:	e0 69 01 04 	mov	r9,260
80003ace:	91 09       	st.w	r8[0x0],r9

	// update IMR through IER
	twi->ier = twi_it_mask;
80003ad0:	70 08       	ld.w	r8,r8[0x0]
80003ad2:	8d 98       	st.w	r6[0x24],r8

	// send data
	while (twi_is_busy()) {
80003ad4:	c0 38       	rjmp	80003ada <twi_master_write+0x72>
		cpu_relax();
80003ad6:	fe cf ff fc 	sub	pc,pc,-4

	// update IMR through IER
	twi->ier = twi_it_mask;

	// send data
	while (twi_is_busy()) {
80003ada:	f0 1f 00 08 	mcall	80003af8 <twi_master_write+0x90>
80003ade:	cf c1       	brne	80003ad6 <twi_master_write+0x6e>
		cpu_relax();
	}

	// Disable master transfer
	twi->cr =  AVR32_TWI_CR_MSDIS_MASK;
80003ae0:	30 88       	mov	r8,8
80003ae2:	8d 08       	st.w	r6[0x0],r8

	if (twi_nack) {
80003ae4:	48 68       	lddpc	r8,80003afc <twi_master_write+0x94>
80003ae6:	11 8c       	ld.ub	r12,r8[0x0]
80003ae8:	58 0c       	cp.w	r12,0
80003aea:	f9 bc 01 fb 	movne	r12,-5
80003aee:	f9 bc 00 00 	moveq	r12,0
		return TWI_RECEIVE_NACK;
	}

	return TWI_SUCCESS;
}
80003af2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003af6:	00 00       	add	r0,r0
80003af8:	80 00       	ld.sh	r0,r0[0x0]
80003afa:	3a 5c       	mov	r12,-91
80003afc:	00 00       	add	r0,r0
80003afe:	06 2d       	rsub	sp,r3
80003b00:	00 00       	add	r0,r0
80003b02:	06 2c       	rsub	r12,r3
80003b04:	00 00       	add	r0,r0
80003b06:	06 38       	cp.w	r8,r3
80003b08:	80 00       	ld.sh	r0,r0[0x0]
80003b0a:	3a 38       	mov	r8,-93
80003b0c:	00 00       	add	r0,r0
80003b0e:	06 3c       	cp.w	r12,r3
80003b10:	00 00       	add	r0,r0
80003b12:	06 30       	cp.w	r0,r3
80003b14:	00 00       	add	r0,r0
80003b16:	06 34       	cp.w	r4,r3

80003b18 <twi_probe>:
	cpu_irq_restore(flags);
}


int twi_probe(volatile avr32_twi_t *twi, char chip_addr)
{
80003b18:	d4 01       	pushm	lr
80003b1a:	20 5d       	sub	sp,20
	twi_package_t package;
	char data[1] = {0};
80003b1c:	30 08       	mov	r8,0
80003b1e:	ba 88       	st.b	sp[0x0],r8

	// data to send
	package.buffer = data;
80003b20:	50 3d       	stdsp	sp[0xc],sp
	// chip address
	package.chip = chip_addr;
80003b22:	ba cb       	st.b	sp[0x4],r11
	// frame length
	package.length = 1;
80003b24:	30 19       	mov	r9,1
80003b26:	50 49       	stdsp	sp[0x10],r9
	// address length
	package.addr_length = 0;
80003b28:	30 09       	mov	r9,0
80003b2a:	50 29       	stdsp	sp[0x8],r9
	// internal chip address
	package.addr[0] = 0;
80003b2c:	ba d8       	st.b	sp[0x5],r8
	// perform a master write access
	return (twi_master_write(twi, &package));
80003b2e:	fa cb ff fc 	sub	r11,sp,-4
80003b32:	f0 1f 00 03 	mcall	80003b3c <twi_probe+0x24>
}
80003b36:	2f bd       	sub	sp,-20
80003b38:	d8 02       	popm	pc
80003b3a:	00 00       	add	r0,r0
80003b3c:	80 00       	ld.sh	r0,r0[0x0]
80003b3e:	3a 68       	mov	r8,-90

80003b40 <twi_master_read>:
	}
	return val;
}

int twi_master_read(volatile avr32_twi_t *twi, const twi_package_t *package)
{
80003b40:	eb cd 40 c0 	pushm	r6-r7,lr
80003b44:	18 96       	mov	r6,r12
80003b46:	16 97       	mov	r7,r11
	// check argument
	if (package->length == 0) {
80003b48:	76 38       	ld.w	r8,r11[0xc]
80003b4a:	58 08       	cp.w	r8,0
80003b4c:	c0 51       	brne	80003b56 <twi_master_read+0x16>
80003b4e:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
		cpu_relax();
80003b52:	fe cf ff fc 	sub	pc,pc,-4
	// check argument
	if (package->length == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
80003b56:	f0 1f 00 21 	mcall	80003bd8 <twi_master_read+0x98>
80003b5a:	cf c1       	brne	80003b52 <twi_master_read+0x12>
		cpu_relax();
	};

	twi_nack = false;
80003b5c:	30 09       	mov	r9,0
80003b5e:	4a 08       	lddpc	r8,80003bdc <twi_master_read+0x9c>
80003b60:	b0 89       	st.b	r8[0x0],r9
	twi_busy = true;
80003b62:	30 19       	mov	r9,1
80003b64:	49 f8       	lddpc	r8,80003be0 <twi_master_read+0xa0>
80003b66:	b0 89       	st.b	r8[0x0],r9

	// set read mode, slave address and 3 internal address byte length
	twi->mmr = (package->chip << AVR32_TWI_MMR_DADR_OFFSET) |
80003b68:	0f 89       	ld.ub	r9,r7[0x0]
80003b6a:	6e 18       	ld.w	r8,r7[0x4]
80003b6c:	a9 68       	lsl	r8,0x8
80003b6e:	e2 18 03 00 	andl	r8,0x300,COH
80003b72:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80003b76:	ad a8       	sbr	r8,0xc
80003b78:	8d 18       	st.w	r6[0x4],r8
			((package->addr_length << AVR32_TWI_MMR_IADRSZ_OFFSET) & AVR32_TWI_MMR_IADRSZ_MASK) |
			(1 << AVR32_TWI_MMR_MREAD_OFFSET);

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
80003b7a:	49 b8       	lddpc	r8,80003be4 <twi_master_read+0xa4>
80003b7c:	91 06       	st.w	r8[0x0],r6

	// set internal address for remote chip
	twi->iadr = twi_mk_addr(package->addr, package->addr_length);
80003b7e:	6e 1b       	ld.w	r11,r7[0x4]
80003b80:	ee cc ff ff 	sub	r12,r7,-1
80003b84:	f0 1f 00 19 	mcall	80003be8 <twi_master_read+0xa8>
80003b88:	8d 3c       	st.w	r6[0xc],r12

	// get a pointer to applicative data
	twi_rx_data = package->buffer;
80003b8a:	6e 29       	ld.w	r9,r7[0x8]
80003b8c:	49 88       	lddpc	r8,80003bec <twi_master_read+0xac>
80003b8e:	91 09       	st.w	r8[0x0],r9

	// get a copy of nb bytes to read
	twi_rx_nb_bytes = package->length;
80003b90:	6e 39       	ld.w	r9,r7[0xc]
80003b92:	49 88       	lddpc	r8,80003bf0 <twi_master_read+0xb0>
80003b94:	91 09       	st.w	r8[0x0],r9

	// Enable master transfer
	twi->cr =  AVR32_TWI_CR_MSEN_MASK;
80003b96:	30 49       	mov	r9,4
80003b98:	8d 09       	st.w	r6[0x0],r9

	// Send start condition
	twi->cr = AVR32_TWI_START_MASK;
80003b9a:	30 19       	mov	r9,1
80003b9c:	8d 09       	st.w	r6[0x0],r9

	// only one byte to receive
	if (twi_rx_nb_bytes == 1) {
80003b9e:	70 08       	ld.w	r8,r8[0x0]
		// set stop bit
		twi->cr = AVR32_TWI_STOP_MASK;
80003ba0:	12 38       	cp.w	r8,r9
80003ba2:	f9 b8 00 02 	moveq	r8,2
80003ba6:	ed f8 0a 00 	st.weq	r6[0x0],r8
	}

	// mask NACK and RXRDY interrupts
	twi_it_mask = AVR32_TWI_IER_NACK_MASK | AVR32_TWI_IER_RXRDY_MASK;
80003baa:	49 38       	lddpc	r8,80003bf4 <twi_master_read+0xb4>
80003bac:	e0 69 01 02 	mov	r9,258
80003bb0:	91 09       	st.w	r8[0x0],r9

	// update IMR through IER
	twi->ier = twi_it_mask;
80003bb2:	70 08       	ld.w	r8,r8[0x0]
80003bb4:	8d 98       	st.w	r6[0x24],r8

	// get data
	while (twi_is_busy()) {
80003bb6:	c0 38       	rjmp	80003bbc <twi_master_read+0x7c>
		cpu_relax();
80003bb8:	fe cf ff fc 	sub	pc,pc,-4

	// update IMR through IER
	twi->ier = twi_it_mask;

	// get data
	while (twi_is_busy()) {
80003bbc:	f0 1f 00 07 	mcall	80003bd8 <twi_master_read+0x98>
80003bc0:	cf c1       	brne	80003bb8 <twi_master_read+0x78>
		cpu_relax();
	}

	// Disable master transfer
	twi->cr =  AVR32_TWI_CR_MSDIS_MASK;
80003bc2:	30 88       	mov	r8,8
80003bc4:	8d 08       	st.w	r6[0x0],r8

	if (twi_nack) {
80003bc6:	48 68       	lddpc	r8,80003bdc <twi_master_read+0x9c>
80003bc8:	11 8c       	ld.ub	r12,r8[0x0]
80003bca:	58 0c       	cp.w	r12,0
80003bcc:	f9 bc 01 fb 	movne	r12,-5
80003bd0:	f9 bc 00 00 	moveq	r12,0
		return TWI_RECEIVE_NACK;
	}

	return TWI_SUCCESS;
}
80003bd4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003bd8:	80 00       	ld.sh	r0,r0[0x0]
80003bda:	3a 5c       	mov	r12,-91
80003bdc:	00 00       	add	r0,r0
80003bde:	06 2d       	rsub	sp,r3
80003be0:	00 00       	add	r0,r0
80003be2:	06 2c       	rsub	r12,r3
80003be4:	00 00       	add	r0,r0
80003be6:	06 38       	cp.w	r8,r3
80003be8:	80 00       	ld.sh	r0,r0[0x0]
80003bea:	3a 38       	mov	r8,-93
80003bec:	00 00       	add	r0,r0
80003bee:	06 44       	or	r4,r3
80003bf0:	00 00       	add	r0,r0
80003bf2:	06 40       	or	r0,r3
80003bf4:	00 00       	add	r0,r0
80003bf6:	06 34       	cp.w	r4,r3

80003bf8 <twi_master_init>:
	return TWI_SUCCESS;
}


int twi_master_init(volatile avr32_twi_t *twi, const twi_options_t *opt)
{
80003bf8:	eb cd 40 e0 	pushm	r5-r7,lr
80003bfc:	18 97       	mov	r7,r12
80003bfe:	16 95       	mov	r5,r11
	irqflags_t flags = sysreg_read(AVR32_SR);
80003c00:	e1 b8 00 00 	mfsr	r8,0x0
	int status = TWI_SUCCESS;

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
80003c04:	49 f9       	lddpc	r9,80003c80 <twi_master_init+0x88>
80003c06:	93 0c       	st.w	r9[0x0],r12

	// Disable TWI interrupts
	cpu_irq_disable();
80003c08:	d3 03       	ssrf	0x10
	twi->idr = ~0UL;
80003c0a:	3f f9       	mov	r9,-1
80003c0c:	99 a9       	st.w	r12[0x28],r9
	twi->sr;
80003c0e:	78 89       	ld.w	r9,r12[0x20]

	// Reset TWI
	twi->cr = AVR32_TWI_CR_SWRST_MASK;
80003c10:	e0 69 00 80 	mov	r9,128
80003c14:	99 09       	st.w	r12[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003c16:	e6 18 00 01 	andh	r8,0x1,COH
80003c1a:	c0 21       	brne	80003c1e <twi_master_init+0x26>
      cpu_irq_enable();
80003c1c:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// Dummy read in SR
	twi->sr;
80003c1e:	6e 88       	ld.w	r8,r7[0x20]

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003c20:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80003c24:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt
	// on level CONF_TWI_IRQ_LEVEL
	flags = cpu_irq_save();
	irq_register_handler(&twi_master_interrupt_handler, CONF_TWI_IRQ_LINE,
80003c26:	30 3a       	mov	r10,3
80003c28:	e0 6b 01 60 	mov	r11,352
80003c2c:	49 6c       	lddpc	r12,80003c84 <twi_master_init+0x8c>
80003c2e:	f0 1f 00 17 	mcall	80003c88 <twi_master_init+0x90>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003c32:	e6 16 00 01 	andh	r6,0x1,COH
80003c36:	c0 21       	brne	80003c3a <twi_master_init+0x42>
      cpu_irq_enable();
80003c38:	d5 03       	csrf	0x10
		unsigned long pba_hz)
{
	unsigned int ckdiv = 0;
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;
80003c3a:	6a 19       	ld.w	r9,r5[0x4]
80003c3c:	a1 79       	lsl	r9,0x1
80003c3e:	6a 08       	ld.w	r8,r5[0x0]
80003c40:	f0 09 0d 08 	divu	r8,r8,r9
80003c44:	20 48       	sub	r8,4

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
80003c46:	e0 48 00 ff 	cp.w	r8,255
80003c4a:	e0 8b 00 04 	brhi	80003c52 <twi_master_init+0x5a>
80003c4e:	30 09       	mov	r9,0
80003c50:	c0 f8       	rjmp	80003c6e <twi_master_init+0x76>
80003c52:	30 09       	mov	r9,0
80003c54:	30 0c       	mov	r12,0
		// increase clock divider
		ckdiv++;
80003c56:	2f f9       	sub	r9,-1

		// divide cldiv value
		c_lh_div /= 2;
80003c58:	a1 98       	lsr	r8,0x1
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
80003c5a:	e0 48 00 ff 	cp.w	r8,255
80003c5e:	5f bb       	srhi	r11
80003c60:	58 69       	cp.w	r9,6
80003c62:	5f 8a       	srls	r10
80003c64:	f7 ea 00 0a 	and	r10,r11,r10
80003c68:	f8 0a 18 00 	cp.b	r10,r12
80003c6c:	cf 51       	brne	80003c56 <twi_master_init+0x5e>
		// divide cldiv value
		c_lh_div /= 2;
	}

	// set clock waveform generator register
	twi->cwgr = ((c_lh_div << AVR32_TWI_CWGR_CLDIV_OFFSET) |
80003c6e:	b1 69       	lsl	r9,0x10
80003c70:	f3 e8 10 89 	or	r9,r9,r8<<0x8
80003c74:	f3 e8 10 08 	or	r8,r9,r8
80003c78:	8f 48       	st.w	r7[0x10],r8

	// Probe the component
	//status = twi_probe(twi, opt->chip);

	return status;
}
80003c7a:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003c7e:	00 00       	add	r0,r0
80003c80:	00 00       	add	r0,r0
80003c82:	06 38       	cp.w	r8,r3
80003c84:	80 00       	ld.sh	r0,r0[0x0]
80003c86:	39 7c       	mov	r12,-105
80003c88:	80 00       	ld.sh	r0,r0[0x0]
80003c8a:	31 48       	mov	r8,20

80003c8c <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80003c8c:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80003c8e:	f6 08 15 04 	lsl	r8,r11,0x4
80003c92:	14 38       	cp.w	r8,r10
80003c94:	f9 b8 08 10 	movls	r8,16
80003c98:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80003c9c:	f0 0b 02 4b 	mul	r11,r8,r11
80003ca0:	f6 09 16 01 	lsr	r9,r11,0x1
80003ca4:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80003ca8:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80003cac:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80003cb0:	f2 cb 00 01 	sub	r11,r9,1
80003cb4:	e0 4b ff fe 	cp.w	r11,65534
80003cb8:	e0 88 00 03 	brls	80003cbe <usart_set_async_baudrate+0x32>
80003cbc:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80003cbe:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80003cc0:	e8 6e 00 00 	mov	lr,524288
80003cc4:	59 08       	cp.w	r8,16
80003cc6:	fc 08 17 10 	movne	r8,lr
80003cca:	f9 b8 00 00 	moveq	r8,0
80003cce:	e4 1b ff f7 	andh	r11,0xfff7
80003cd2:	e0 1b fe cf 	andl	r11,0xfecf
80003cd6:	16 48       	or	r8,r11
80003cd8:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80003cda:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80003cde:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80003ce2:	99 89       	st.w	r12[0x20],r9
80003ce4:	d8 0a       	popm	pc,r12=0

80003ce6 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80003ce6:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80003cea:	e6 18 00 01 	andh	r8,0x1,COH
80003cee:	c0 71       	brne	80003cfc <usart_reset+0x16>
80003cf0:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80003cf2:	3f f8       	mov	r8,-1
80003cf4:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003cf6:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80003cf8:	d5 03       	csrf	0x10
80003cfa:	c0 48       	rjmp	80003d02 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80003cfc:	3f f8       	mov	r8,-1
80003cfe:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003d00:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80003d02:	30 08       	mov	r8,0
80003d04:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80003d06:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80003d08:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80003d0a:	ea 68 61 0c 	mov	r8,680204
80003d0e:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80003d10:	5e fc       	retal	r12
80003d12:	d7 03       	nop

80003d14 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80003d14:	eb cd 40 e0 	pushm	r5-r7,lr
80003d18:	18 96       	mov	r6,r12
80003d1a:	16 97       	mov	r7,r11
80003d1c:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80003d1e:	f0 1f 00 2f 	mcall	80003dd8 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80003d22:	58 07       	cp.w	r7,0
80003d24:	c5 80       	breq	80003dd4 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80003d26:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003d28:	30 49       	mov	r9,4
80003d2a:	f2 08 18 00 	cp.b	r8,r9
80003d2e:	e0 88 00 53 	brls	80003dd4 <usart_init_rs232+0xc0>
80003d32:	30 99       	mov	r9,9
80003d34:	f2 08 18 00 	cp.b	r8,r9
80003d38:	e0 8b 00 4e 	brhi	80003dd4 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80003d3c:	0f d9       	ld.ub	r9,r7[0x5]
80003d3e:	30 78       	mov	r8,7
80003d40:	f0 09 18 00 	cp.b	r9,r8
80003d44:	e0 8b 00 48 	brhi	80003dd4 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80003d48:	8e 39       	ld.sh	r9,r7[0x6]
80003d4a:	e0 68 01 01 	mov	r8,257
80003d4e:	f0 09 19 00 	cp.h	r9,r8
80003d52:	e0 8b 00 41 	brhi	80003dd4 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80003d56:	ef 39 00 08 	ld.ub	r9,r7[8]
80003d5a:	30 38       	mov	r8,3
80003d5c:	f0 09 18 00 	cp.b	r9,r8
80003d60:	e0 8b 00 3a 	brhi	80003dd4 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80003d64:	0a 9a       	mov	r10,r5
80003d66:	6e 0b       	ld.w	r11,r7[0x0]
80003d68:	0c 9c       	mov	r12,r6
80003d6a:	f0 1f 00 1d 	mcall	80003ddc <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003d6e:	58 1c       	cp.w	r12,1
80003d70:	c3 20       	breq	80003dd4 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80003d72:	0f c8       	ld.ub	r8,r7[0x4]
80003d74:	30 99       	mov	r9,9
80003d76:	f2 08 18 00 	cp.b	r8,r9
80003d7a:	c0 51       	brne	80003d84 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80003d7c:	6c 18       	ld.w	r8,r6[0x4]
80003d7e:	b1 b8       	sbr	r8,0x11
80003d80:	8d 18       	st.w	r6[0x4],r8
80003d82:	c0 68       	rjmp	80003d8e <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80003d84:	6c 19       	ld.w	r9,r6[0x4]
80003d86:	20 58       	sub	r8,5
80003d88:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80003d8c:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80003d8e:	6c 19       	ld.w	r9,r6[0x4]
80003d90:	ef 3a 00 08 	ld.ub	r10,r7[8]
80003d94:	0f d8       	ld.ub	r8,r7[0x5]
80003d96:	a9 78       	lsl	r8,0x9
80003d98:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80003d9c:	12 48       	or	r8,r9
80003d9e:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80003da0:	8e 38       	ld.sh	r8,r7[0x6]
80003da2:	30 29       	mov	r9,2
80003da4:	f2 08 19 00 	cp.h	r8,r9
80003da8:	e0 88 00 09 	brls	80003dba <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80003dac:	6c 18       	ld.w	r8,r6[0x4]
80003dae:	ad b8       	sbr	r8,0xd
80003db0:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80003db2:	8e b8       	ld.uh	r8,r7[0x6]
80003db4:	20 28       	sub	r8,2
80003db6:	8d a8       	st.w	r6[0x28],r8
80003db8:	c0 68       	rjmp	80003dc4 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80003dba:	6c 19       	ld.w	r9,r6[0x4]
80003dbc:	5c 78       	castu.h	r8
80003dbe:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80003dc2:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80003dc4:	6c 18       	ld.w	r8,r6[0x4]
80003dc6:	e0 18 ff f0 	andl	r8,0xfff0
80003dca:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80003dcc:	35 08       	mov	r8,80
80003dce:	8d 08       	st.w	r6[0x0],r8
80003dd0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80003dd4:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80003dd8:	80 00       	ld.sh	r0,r0[0x0]
80003dda:	3c e6       	mov	r6,-50
80003ddc:	80 00       	ld.sh	r0,r0[0x0]
80003dde:	3c 8c       	mov	r12,-56

80003de0 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80003de0:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003de4:	fe c0 ed e4 	sub	r0,pc,-4636

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003de8:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003dec:	d5 53       	csrf	0x15
  cp      r0, r1
80003dee:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80003df0:	e0 61 05 18 	mov	r1,1304
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80003df4:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80003df6:	c0 72       	brcc	80003e04 <idata_load_loop_end>
  cp      r0, r1
80003df8:	fe c2 e5 f0 	sub	r2,pc,-6672

80003dfc <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003dfc:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80003dfe:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80003e00:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80003e02:	cf d3       	brcs	80003dfc <idata_load_loop>

80003e04 <idata_load_loop_end>:
  mov     r2, 0
80003e04:	e0 60 05 18 	mov	r0,1304
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80003e08:	e0 61 0e e8 	mov	r1,3816
  cp      r0, r1
  brlo    udata_clear_loop
80003e0c:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80003e0e:	c0 62       	brcc	80003e1a <udata_clear_loop_end>
80003e10:	30 02       	mov	r2,0
80003e12:	30 03       	mov	r3,0

80003e14 <udata_clear_loop>:
80003e14:	a1 22       	st.d	r0++,r2
80003e16:	02 30       	cp.w	r0,r1
80003e18:	cf e3       	brcs	80003e14 <udata_clear_loop>

80003e1a <udata_clear_loop_end>:
80003e1a:	fe cf fb 02 	sub	pc,pc,-1278
80003e1e:	d7 03       	nop

80003e20 <wait>:

}

// Software wait
void wait(void)
{
80003e20:	20 1d       	sub	sp,4
	volatile int i;
	for(i = 0 ; i < 5000; i++);
80003e22:	30 08       	mov	r8,0
80003e24:	50 08       	stdsp	sp[0x0],r8
80003e26:	40 08       	lddsp	r8,sp[0x0]
80003e28:	e0 48 13 87 	cp.w	r8,4999
80003e2c:	e0 89 00 0a 	brgt	80003e40 <wait+0x20>
80003e30:	40 08       	lddsp	r8,sp[0x0]
80003e32:	2f f8       	sub	r8,-1
80003e34:	50 08       	stdsp	sp[0x0],r8
80003e36:	40 08       	lddsp	r8,sp[0x0]
80003e38:	e0 48 13 87 	cp.w	r8,4999
80003e3c:	fe 9a ff fa 	brle	80003e30 <wait+0x10>
}
80003e40:	2f fd       	sub	sp,-4
80003e42:	5e fc       	retal	r12

80003e44 <master_callback>:

	else if( arg == AUDIO_ADC_RELOAD_CB )
	{
		adc_reload_callback();;
	}
}
80003e44:	5e fc       	retal	r12
80003e46:	d7 03       	nop

80003e48 <setUpGpioInterrupt>:

	// Initialize as master.
	twi_master_init(TPA6130_TWI, &TPA6130_TWI_OPTIONS);
}

void setUpGpioInterrupt(void){
80003e48:	eb cd 40 80 	pushm	r7,lr
	//Interrupciones

	INTC_register_interrupt(&tecla_lrc_isr, 71, 0);
80003e4c:	49 17       	lddpc	r7,80003e90 <setUpGpioInterrupt+0x48>
80003e4e:	30 0a       	mov	r10,0
80003e50:	34 7b       	mov	r11,71
80003e52:	0e 9c       	mov	r12,r7
80003e54:	f0 1f 00 10 	mcall	80003e94 <setUpGpioInterrupt+0x4c>
	INTC_register_interrupt(&tecla_lrc_isr, 70,0);
80003e58:	30 0a       	mov	r10,0
80003e5a:	34 6b       	mov	r11,70
80003e5c:	0e 9c       	mov	r12,r7
80003e5e:	f0 1f 00 0e 	mcall	80003e94 <setUpGpioInterrupt+0x4c>
	// INTC_register_interrupt(&uart_interrupt,AVR32_USART0_IRQ,AVR32_INTC_INT0);
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_LEFT,GPIO_RISING_EDGE);
80003e62:	30 1b       	mov	r11,1
80003e64:	33 9c       	mov	r12,57
80003e66:	f0 1f 00 0d 	mcall	80003e98 <setUpGpioInterrupt+0x50>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_RIGHT,GPIO_RISING_EDGE);
80003e6a:	30 1b       	mov	r11,1
80003e6c:	33 8c       	mov	r12,56
80003e6e:	f0 1f 00 0b 	mcall	80003e98 <setUpGpioInterrupt+0x50>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_ENTER,GPIO_RISING_EDGE);
80003e72:	30 1b       	mov	r11,1
80003e74:	33 ac       	mov	r12,58
80003e76:	f0 1f 00 09 	mcall	80003e98 <setUpGpioInterrupt+0x50>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_UP,GPIO_RISING_EDGE);
80003e7a:	30 1b       	mov	r11,1
80003e7c:	33 6c       	mov	r12,54
80003e7e:	f0 1f 00 07 	mcall	80003e98 <setUpGpioInterrupt+0x50>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_DOWN,GPIO_RISING_EDGE);
80003e82:	30 1b       	mov	r11,1
80003e84:	33 7c       	mov	r12,55
80003e86:	f0 1f 00 05 	mcall	80003e98 <setUpGpioInterrupt+0x50>
	
}
80003e8a:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e8e:	00 00       	add	r0,r0
80003e90:	80 00       	ld.sh	r0,r0[0x0]
80003e92:	46 18       	lddsp	r8,sp[0x184]
80003e94:	80 00       	ld.sh	r0,r0[0x0]
80003e96:	31 48       	mov	r8,20
80003e98:	80 00       	ld.sh	r0,r0[0x0]
80003e9a:	30 d0       	mov	r0,13

80003e9c <sonido>:
	spi_setupChipReg(&AVR32_SPI0,&spiOptions,FREQ);
	
}


void sonido(uint8_t* sonidos){
80003e9c:	eb cd 40 80 	pushm	r7,lr
80003ea0:	49 29       	lddpc	r9,80003ee8 <sonido+0x4c>
80003ea2:	f2 c7 fc 00 	sub	r7,r9,-1024
80003ea6:	30 08       	mov	r8,0
	int count = 0;
    int i=0;
    // Store sample from the sound_table array
    while(count < (SOUND_SAMPLES)){
      samples[count++] = ((uint8_t)sonidos[i]+0x80) << 8;
80003ea8:	f8 08 00 0a 	add	r10,r12,r8
80003eac:	15 8b       	ld.ub	r11,r10[0x0]
80003eae:	28 0b       	sub	r11,-128
80003eb0:	a9 6b       	lsl	r11,0x8
80003eb2:	b2 0b       	st.h	r9[0x0],r11
      samples[count++] = ((uint8_t)sonidos[i]+0x80) << 8;
80003eb4:	15 8a       	ld.ub	r10,r10[0x0]
80003eb6:	28 0a       	sub	r10,-128
80003eb8:	a9 6a       	lsl	r10,0x8
80003eba:	b2 1a       	st.h	r9[0x2],r10
      i++;
80003ebc:	2f f8       	sub	r8,-1
      if (i >= 256) i = 0;
80003ebe:	e0 48 01 00 	cp.w	r8,256
80003ec2:	f9 b8 04 00 	movge	r8,0
80003ec6:	2f c9       	sub	r9,-4

void sonido(uint8_t* sonidos){
	int count = 0;
    int i=0;
    // Store sample from the sound_table array
    while(count < (SOUND_SAMPLES)){
80003ec8:	0e 39       	cp.w	r9,r7
80003eca:	ce f1       	brne	80003ea8 <sonido+0xc>
      samples[count++] = ((uint8_t)sonidos[i]+0x80) << 8;
      samples[count++] = ((uint8_t)sonidos[i]+0x80) << 8;
      i++;
      if (i >= 256) i = 0;
    }
    tpa6130_dac_output((void *) samples,SOUND_SAMPLES/2);
80003ecc:	e0 6b 01 00 	mov	r11,256
80003ed0:	48 6c       	lddpc	r12,80003ee8 <sonido+0x4c>
80003ed2:	f0 1f 00 07 	mcall	80003eec <sonido+0x50>
    while(!tpa6130_dac_output(NULL, 0));
80003ed6:	30 07       	mov	r7,0
80003ed8:	0e 9b       	mov	r11,r7
80003eda:	0e 9c       	mov	r12,r7
80003edc:	f0 1f 00 04 	mcall	80003eec <sonido+0x50>
80003ee0:	cf c0       	breq	80003ed8 <sonido+0x3c>
}
80003ee2:	e3 cd 80 80 	ldm	sp++,r7,pc
80003ee6:	00 00       	add	r0,r0
80003ee8:	00 00       	add	r0,r0
80003eea:	0a e0       	st.h	--r5,r0
80003eec:	80 00       	ld.sh	r0,r0[0x0]
80003eee:	20 e4       	sub	r4,14

80003ef0 <setupSPI>:
	pm_wait_for_pll1_locked(&AVR32_PM);

}


void setupSPI(void){
80003ef0:	eb cd 40 80 	pushm	r7,lr
80003ef4:	20 4d       	sub	sp,16
		.spck_delay   =  0 ,//Delay antes del SPCK (DLYBS),
		.trans_delay  =  0,//Delay entre transiciones consecutivas (DLYBCT) = D / MCK
		.stay_act     =  1, //Deseleccin de perfpericos (CSAAT),
		.spi_mode     =  0, //Modo (CPOL y NCPHA),
		.modfdis      =  1, //Modo Fault Detection  1- Inhabilitado  0 -Habilitado
	};
80003ef6:	49 68       	lddpc	r8,80003f4c <setupSPI+0x5c>
80003ef8:	1a 97       	mov	r7,sp
80003efa:	f0 ea 00 00 	ld.d	r10,r8[0]
80003efe:	fa eb 00 00 	st.d	sp[0],r10
80003f02:	f0 e8 00 08 	ld.d	r8,r8[8]
80003f06:	fa e9 00 08 	st.d	sp[8],r8

	gpio_enable_module(SPI_GPIO_MAP,
80003f0a:	30 4b       	mov	r11,4
80003f0c:	49 1c       	lddpc	r12,80003f50 <setupSPI+0x60>
80003f0e:	f0 1f 00 12 	mcall	80003f54 <setupSPI+0x64>
	sizeof(SPI_GPIO_MAP) / sizeof(SPI_GPIO_MAP[0]));

	spi_initMaster(&AVR32_SPI0, &spiOptions);
80003f12:	1a 9b       	mov	r11,sp
80003f14:	fe 7c 24 00 	mov	r12,-56320
80003f18:	f0 1f 00 10 	mcall	80003f58 <setupSPI+0x68>

	// Set SPI selection mode: variable_ps, pcs_decode, delay.
	spi_selectionMode(&AVR32_SPI0, PS, PCS_DECODE, DLYBCS);
80003f1c:	33 c9       	mov	r9,60
80003f1e:	30 0a       	mov	r10,0
80003f20:	14 9b       	mov	r11,r10
80003f22:	fe 7c 24 00 	mov	r12,-56320
80003f26:	f0 1f 00 0e 	mcall	80003f5c <setupSPI+0x6c>

	// Enable SPI module.
	spi_enable(&AVR32_SPI0);
80003f2a:	fe 7c 24 00 	mov	r12,-56320
80003f2e:	f0 1f 00 0d 	mcall	80003f60 <setupSPI+0x70>

	spi_setupChipReg(&AVR32_SPI0,&spiOptions,FREQ);
80003f32:	e0 6a 76 00 	mov	r10,30208
80003f36:	ea 1a 03 b3 	orh	r10,0x3b3
80003f3a:	1a 9b       	mov	r11,sp
80003f3c:	fe 7c 24 00 	mov	r12,-56320
80003f40:	f0 1f 00 09 	mcall	80003f64 <setupSPI+0x74>
	
}
80003f44:	2f cd       	sub	sp,-16
80003f46:	e3 cd 80 80 	ldm	sp++,r7,pc
80003f4a:	00 00       	add	r0,r0
80003f4c:	80 00       	ld.sh	r0,r0[0x0]
80003f4e:	52 f8       	stdsp	sp[0xbc],r8
80003f50:	80 00       	ld.sh	r0,r0[0x0]
80003f52:	53 14       	stdsp	sp[0xc4],r4
80003f54:	80 00       	ld.sh	r0,r0[0x0]
80003f56:	30 28       	mov	r8,2
80003f58:	80 00       	ld.sh	r0,r0[0x0]
80003f5a:	35 ac       	mov	r12,90
80003f5c:	80 00       	ld.sh	r0,r0[0x0]
80003f5e:	35 e4       	mov	r4,94
80003f60:	80 00       	ld.sh	r0,r0[0x0]
80003f62:	37 3c       	mov	r12,115
80003f64:	80 00       	ld.sh	r0,r0[0x0]
80003f66:	36 84       	mov	r4,104

80003f68 <init_sys_clocks>:
	//tc_start(tc, TC_CHANNEL1);                    // And start the timer/counter.

}

void init_sys_clocks(void)
{
80003f68:	eb cd 40 c0 	pushm	r6-r7,lr
	// Switch to OSC0 to speed up the booting
	pm_switch_to_osc0(&AVR32_PM, FOSC0, OSC0_STARTUP);
80003f6c:	30 3a       	mov	r10,3
80003f6e:	e0 6b 1b 00 	mov	r11,6912
80003f72:	ea 1b 00 b7 	orh	r11,0xb7
80003f76:	fe 7c 0c 00 	mov	r12,-62464
80003f7a:	f0 1f 00 2e 	mcall	80004030 <init_sys_clocks+0xc8>

	// Start oscillator1
	pm_enable_osc1_crystal(&AVR32_PM, FOSC1);
80003f7e:	e0 6b 44 00 	mov	r11,17408
80003f82:	ea 1b 00 ac 	orh	r11,0xac
80003f86:	fe 7c 0c 00 	mov	r12,-62464
80003f8a:	f0 1f 00 2b 	mcall	80004034 <init_sys_clocks+0xcc>
	pm_enable_clk1(&AVR32_PM, OSC1_STARTUP);
80003f8e:	30 3b       	mov	r11,3
80003f90:	fe 7c 0c 00 	mov	r12,-62464
80003f94:	f0 1f 00 29 	mcall	80004038 <init_sys_clocks+0xd0>

	// Set PLL0 (fed from OSC1 = 11.2896 MHz) to 124.1856 MHz
	// We use OSC1 since we need a correct master clock for the SSC module to generate
	// the correct sample rate
	pm_pll_setup(&AVR32_PM, 0,  // pll.
80003f98:	31 06       	mov	r6,16
80003f9a:	1a d6       	st.w	--sp,r6
80003f9c:	30 18       	mov	r8,1
80003f9e:	10 99       	mov	r9,r8
80003fa0:	30 aa       	mov	r10,10
80003fa2:	30 0b       	mov	r11,0
80003fa4:	fe 7c 0c 00 	mov	r12,-62464
80003fa8:	f0 1f 00 25 	mcall	8000403c <init_sys_clocks+0xd4>
	1,   // osc.
	16); // lockcount.

	// Set PLL operating range and divider (fpll = fvco/2)
	// -> PLL0 output = 62.0928 MHz
	pm_pll_set_option(&AVR32_PM, 0, // pll.
80003fac:	30 08       	mov	r8,0
80003fae:	30 19       	mov	r9,1
80003fb0:	12 9a       	mov	r10,r9
80003fb2:	10 9b       	mov	r11,r8
80003fb4:	fe 7c 0c 00 	mov	r12,-62464
80003fb8:	f0 1f 00 22 	mcall	80004040 <init_sys_clocks+0xd8>
	1,  // pll_freq.
	1,  // pll_div2.
	0); // pll_wbwdisable.

	// start PLL0 and wait for the lock
	pm_pll_enable(&AVR32_PM, 0);
80003fbc:	30 0b       	mov	r11,0
80003fbe:	fe 7c 0c 00 	mov	r12,-62464
80003fc2:	f0 1f 00 21 	mcall	80004044 <init_sys_clocks+0xdc>
	pm_wait_for_pll0_locked(&AVR32_PM);
80003fc6:	fe 7c 0c 00 	mov	r12,-62464
80003fca:	f0 1f 00 20 	mcall	80004048 <init_sys_clocks+0xe0>
	// Set all peripheral clocks torun at master clock rate
	pm_cksel(&AVR32_PM,
80003fce:	30 07       	mov	r7,0
80003fd0:	1a d7       	st.w	--sp,r7
80003fd2:	1a d7       	st.w	--sp,r7
80003fd4:	0e 98       	mov	r8,r7
80003fd6:	0e 99       	mov	r9,r7
80003fd8:	0e 9a       	mov	r10,r7
80003fda:	0e 9b       	mov	r11,r7
80003fdc:	fe 7c 0c 00 	mov	r12,-62464
80003fe0:	f0 1f 00 1b 	mcall	8000404c <init_sys_clocks+0xe4>
	0,   // pbbsel.
	0,   // hsbdiv.
	0);  // hsbsel.

	// Set one waitstate for the flash
	flashc_set_wait_state(1);
80003fe4:	30 1c       	mov	r12,1
80003fe6:	f0 1f 00 1b 	mcall	80004050 <init_sys_clocks+0xe8>

	// Switch to PLL0 as the master clock
	pm_switch_to_clock(&AVR32_PM, AVR32_PM_MCCTRL_MCSEL_PLL0);
80003fea:	30 2b       	mov	r11,2
80003fec:	fe 7c 0c 00 	mov	r12,-62464
80003ff0:	f0 1f 00 19 	mcall	80004054 <init_sys_clocks+0xec>

	// Use 12MHz from OSC0 and generate 96 MHz
	pm_pll_setup(&AVR32_PM, 1,  // pll.
80003ff4:	1a d6       	st.w	--sp,r6
80003ff6:	0e 98       	mov	r8,r7
80003ff8:	30 19       	mov	r9,1
80003ffa:	30 7a       	mov	r10,7
80003ffc:	12 9b       	mov	r11,r9
80003ffe:	fe 7c 0c 00 	mov	r12,-62464
80004002:	f0 1f 00 0f 	mcall	8000403c <init_sys_clocks+0xd4>
	7,   // mul.
	1,   // div.
	0,   // osc.
	16); // lockcount.

	pm_pll_set_option(&AVR32_PM, 1, // pll.
80004006:	0e 98       	mov	r8,r7
80004008:	30 19       	mov	r9,1
8000400a:	12 9a       	mov	r10,r9
8000400c:	12 9b       	mov	r11,r9
8000400e:	fe 7c 0c 00 	mov	r12,-62464
80004012:	f0 1f 00 0c 	mcall	80004040 <init_sys_clocks+0xd8>
	1,  // pll_freq: choose the range 80-180MHz.
	1,  // pll_div2.
	0); // pll_wbwdisable.

	// start PLL1 and wait forl lock
	pm_pll_enable(&AVR32_PM, 1);
80004016:	30 1b       	mov	r11,1
80004018:	fe 7c 0c 00 	mov	r12,-62464
8000401c:	f0 1f 00 0a 	mcall	80004044 <init_sys_clocks+0xdc>

	// Wait for PLL1 locked.
	pm_wait_for_pll1_locked(&AVR32_PM);
80004020:	fe 7c 0c 00 	mov	r12,-62464
80004024:	f0 1f 00 0d 	mcall	80004058 <init_sys_clocks+0xf0>
80004028:	0c 0d       	add	sp,r6

}
8000402a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000402e:	00 00       	add	r0,r0
80004030:	80 00       	ld.sh	r0,r0[0x0]
80004032:	35 60       	mov	r0,86
80004034:	80 00       	ld.sh	r0,r0[0x0]
80004036:	34 3c       	mov	r12,67
80004038:	80 00       	ld.sh	r0,r0[0x0]
8000403a:	34 94       	mov	r4,73
8000403c:	80 00       	ld.sh	r0,r0[0x0]
8000403e:	34 f6       	mov	r6,79
80004040:	80 00       	ld.sh	r0,r0[0x0]
80004042:	35 18       	mov	r8,81
80004044:	80 00       	ld.sh	r0,r0[0x0]
80004046:	35 32       	mov	r2,83
80004048:	80 00       	ld.sh	r0,r0[0x0]
8000404a:	35 40       	mov	r0,84
8000404c:	80 00       	ld.sh	r0,r0[0x0]
8000404e:	34 b0       	mov	r0,75
80004050:	80 00       	ld.sh	r0,r0[0x0]
80004052:	2f c8       	sub	r8,-4
80004054:	80 00       	ld.sh	r0,r0[0x0]
80004056:	35 54       	mov	r4,85
80004058:	80 00       	ld.sh	r0,r0[0x0]
8000405a:	35 4a       	mov	r10,84

8000405c <setupCTC>:
{
	volatile int i;
	for(i = 0 ; i < 5000; i++);
}

void setupCTC(void){
8000405c:	eb cd 40 80 	pushm	r7,lr
		.covfs = 0
	};
	
	//Interrupciones

	INTC_register_interrupt(&tc_CTC, AVR32_TC_IRQ0, AVR32_INTC_INT0);//prioridad 0
80004060:	30 0a       	mov	r10,0
80004062:	e0 6b 01 c0 	mov	r11,448
80004066:	48 bc       	lddpc	r12,80004090 <setupCTC+0x34>
80004068:	f0 1f 00 0b 	mcall	80004094 <setupCTC+0x38>
	
	tc_init_waveform(tc, &WAVEFORM_OPT2);         // Initialize the timer/counter waveform.
8000406c:	48 b7       	lddpc	r7,80004098 <setupCTC+0x3c>
8000406e:	48 cb       	lddpc	r11,8000409c <setupCTC+0x40>
80004070:	6e 0c       	ld.w	r12,r7[0x0]
80004072:	f0 1f 00 0c 	mcall	800040a0 <setupCTC+0x44>

	//1s
	
	tc_write_rc(tc, TC_CHANNEL1, 31999);            // Set RC value.
80004076:	e0 6a 7c ff 	mov	r10,31999
8000407a:	30 1b       	mov	r11,1
8000407c:	6e 0c       	ld.w	r12,r7[0x0]
8000407e:	f0 1f 00 0a 	mcall	800040a4 <setupCTC+0x48>

	tc_configure_interrupts(tc, TC_CHANNEL1, &TC_INTERRUPT);
80004082:	48 aa       	lddpc	r10,800040a8 <setupCTC+0x4c>
80004084:	30 1b       	mov	r11,1
80004086:	6e 0c       	ld.w	r12,r7[0x0]
80004088:	f0 1f 00 09 	mcall	800040ac <setupCTC+0x50>

	// Start the timer/counter.
	//tc_start(tc, TC_CHANNEL1);                    // And start the timer/counter.

}
8000408c:	e3 cd 80 80 	ldm	sp++,r7,pc
80004090:	80 00       	ld.sh	r0,r0[0x0]
80004092:	40 b0       	lddsp	r0,sp[0x2c]
80004094:	80 00       	ld.sh	r0,r0[0x0]
80004096:	31 48       	mov	r8,20
80004098:	00 00       	add	r0,r0
8000409a:	00 0c       	add	r12,r0
8000409c:	80 00       	ld.sh	r0,r0[0x0]
8000409e:	53 34       	stdsp	sp[0xcc],r4
800040a0:	80 00       	ld.sh	r0,r0[0x0]
800040a2:	37 7e       	mov	lr,119
800040a4:	80 00       	ld.sh	r0,r0[0x0]
800040a6:	38 3e       	mov	lr,-125
800040a8:	80 00       	ld.sh	r0,r0[0x0]
800040aa:	57 9c       	stdsp	sp[0x1e4],r12
800040ac:	80 00       	ld.sh	r0,r0[0x0]
800040ae:	38 72       	mov	r2,-121

800040b0 <tc_CTC>:

  end_of_transfer = 1;
}

static void tc_CTC(void)
{
800040b0:	eb cd 40 80 	pushm	r7,lr
800040b4:	20 1d       	sub	sp,4
uint16_t x,y;
static uint8_t i=0;
  // Increment the seconds counter
  tc_tick++;
800040b6:	4b 17       	lddpc	r7,80004178 <tc_CTC+0xc8>
800040b8:	6e 08       	ld.w	r8,r7[0x0]
800040ba:	2f f8       	sub	r8,-1
800040bc:	8f 08       	st.w	r7[0x0],r8

  // Clear the interrupt flag. This is a side effect of reading the TC SR.
  tc_read_sr(EXAMPLE_TC, TC_CHANNEL);
800040be:	30 0b       	mov	r11,0
800040c0:	fe 7c 38 00 	mov	r12,-51200
800040c4:	f0 1f 00 2e 	mcall	8000417c <tc_CTC+0xcc>

  // Toggle a GPIO pin (this pin is used as a regular GPIO pin).
  if (tc_tick>=3)
800040c8:	6e 08       	ld.w	r8,r7[0x0]
800040ca:	58 28       	cp.w	r8,2
800040cc:	e0 88 00 52 	brls	80004170 <tc_CTC+0xc0>
  {		
	     tc_tick =0;
800040d0:	30 09       	mov	r9,0
800040d2:	8f 09       	st.w	r7[0x0],r9
		 
		 spi_write(&AVR32_SPI0,0xFF);
800040d4:	e0 6b 00 ff 	mov	r11,255
800040d8:	fe 7c 24 00 	mov	r12,-56320
800040dc:	f0 1f 00 29 	mcall	80004180 <tc_CTC+0xd0>
		 spi_read(&AVR32_SPI0,&x);
800040e0:	fa cb ff fe 	sub	r11,sp,-2
800040e4:	fe 7c 24 00 	mov	r12,-56320
800040e8:	f0 1f 00 27 	mcall	80004184 <tc_CTC+0xd4>
		 spi_write(&AVR32_SPI0,0xFF);
800040ec:	e0 6b 00 ff 	mov	r11,255
800040f0:	fe 7c 24 00 	mov	r12,-56320
800040f4:	f0 1f 00 23 	mcall	80004180 <tc_CTC+0xd0>
		 spi_read(&AVR32_SPI0,&y);
800040f8:	1a 9b       	mov	r11,sp
800040fa:	fe 7c 24 00 	mov	r12,-56320
800040fe:	f0 1f 00 22 	mcall	80004184 <tc_CTC+0xd4>
		 
		 if (coordenas[i++]>=x)
80004102:	4a 28       	lddpc	r8,80004188 <tc_CTC+0xd8>
80004104:	11 89       	ld.ub	r9,r8[0x0]
80004106:	4a 2a       	lddpc	r10,8000418c <tc_CTC+0xdc>
80004108:	74 0a       	ld.w	r10,r10[0x0]
8000410a:	f4 09 07 0b 	ld.ub	r11,r10[r9]
8000410e:	9a 1a       	ld.sh	r10,sp[0x2]
80004110:	2f f9       	sub	r9,-1
80004112:	b0 89       	st.b	r8[0x0],r9
80004114:	f4 0b 19 00 	cp.h	r11,r10
80004118:	c0 63       	brcs	80004124 <tc_CTC+0x74>
		 {
			 sonido(atras);
8000411a:	49 e8       	lddpc	r8,80004190 <tc_CTC+0xe0>
8000411c:	70 0c       	ld.w	r12,r8[0x0]
8000411e:	f0 1f 00 1e 	mcall	80004194 <tc_CTC+0xe4>
80004122:	c0 58       	rjmp	8000412c <tc_CTC+0x7c>
		 }else{
			 sonido(adelante);
80004124:	49 d8       	lddpc	r8,80004198 <tc_CTC+0xe8>
80004126:	70 0c       	ld.w	r12,r8[0x0]
80004128:	f0 1f 00 1b 	mcall	80004194 <tc_CTC+0xe4>
		 }
		 
		 if (coordenas[i++]>=y)
8000412c:	49 78       	lddpc	r8,80004188 <tc_CTC+0xd8>
8000412e:	11 89       	ld.ub	r9,r8[0x0]
80004130:	49 7a       	lddpc	r10,8000418c <tc_CTC+0xdc>
80004132:	74 0a       	ld.w	r10,r10[0x0]
80004134:	f4 09 07 0b 	ld.ub	r11,r10[r9]
80004138:	9a 0a       	ld.sh	r10,sp[0x0]
8000413a:	2f f9       	sub	r9,-1
8000413c:	b0 89       	st.b	r8[0x0],r9
8000413e:	f4 0b 19 00 	cp.h	r11,r10
80004142:	c0 63       	brcs	8000414e <tc_CTC+0x9e>
		 {
			 sonido(derecha);
80004144:	49 68       	lddpc	r8,8000419c <tc_CTC+0xec>
80004146:	70 0c       	ld.w	r12,r8[0x0]
80004148:	f0 1f 00 13 	mcall	80004194 <tc_CTC+0xe4>
8000414c:	c0 58       	rjmp	80004156 <tc_CTC+0xa6>
			 }else{
			 sonido(izquierda);
8000414e:	49 58       	lddpc	r8,800041a0 <tc_CTC+0xf0>
80004150:	70 0c       	ld.w	r12,r8[0x0]
80004152:	f0 1f 00 11 	mcall	80004194 <tc_CTC+0xe4>
		 }
		 
		 if (i>199)
80004156:	48 d8       	lddpc	r8,80004188 <tc_CTC+0xd8>
80004158:	11 89       	ld.ub	r9,r8[0x0]
8000415a:	3c 78       	mov	r8,-57
8000415c:	f0 09 18 00 	cp.b	r9,r8
80004160:	e0 88 00 08 	brls	80004170 <tc_CTC+0xc0>
		 {
			 i=0;
80004164:	30 09       	mov	r9,0
80004166:	48 98       	lddpc	r8,80004188 <tc_CTC+0xd8>
80004168:	b0 89       	st.b	r8[0x0],r9
			 fin=1;
8000416a:	30 19       	mov	r9,1
8000416c:	48 e8       	lddpc	r8,800041a4 <tc_CTC+0xf4>
8000416e:	91 09       	st.w	r8[0x0],r9
		 
	 
  }
  

}
80004170:	2f fd       	sub	sp,-4
80004172:	e3 cd 80 80 	ldm	sp++,r7,pc
80004176:	00 00       	add	r0,r0
80004178:	00 00       	add	r0,r0
8000417a:	06 58       	eor	r8,r3
8000417c:	80 00       	ld.sh	r0,r0[0x0]
8000417e:	38 2c       	mov	r12,-126
80004180:	80 00       	ld.sh	r0,r0[0x0]
80004182:	37 42       	mov	r2,116
80004184:	80 00       	ld.sh	r0,r0[0x0]
80004186:	37 5e       	mov	lr,117
80004188:	00 00       	add	r0,r0
8000418a:	06 4c       	or	r12,r3
8000418c:	00 00       	add	r0,r0
8000418e:	0a dc       	st.w	--r5,r12
80004190:	00 00       	add	r0,r0
80004192:	08 c0       	st.b	r4++,r0
80004194:	80 00       	ld.sh	r0,r0[0x0]
80004196:	3e 9c       	mov	r12,-23
80004198:	00 00       	add	r0,r0
8000419a:	08 cc       	st.b	r4++,r12
8000419c:	00 00       	add	r0,r0
8000419e:	08 c8       	st.b	r4++,r8
800041a0:	00 00       	add	r0,r0
800041a2:	0e e0       	st.h	--r7,r0
800041a4:	00 00       	add	r0,r0
800041a6:	06 48       	or	r8,r3

800041a8 <init_SD_DMA_RX>:

}


void init_SD_DMA_RX(void)
{
800041a8:	eb cd 40 b0 	pushm	r4-r5,r7,lr
800041ac:	20 cd       	sub	sp,48
    .size = 512,                              // transfer counter: here the size of the string
    .r_addr = NULL,                           // next memory address after 1st transfer complete
    .r_size = 0,                              // next transfer counter not used here
    .pid = AVR32_PDCA_PID_SPI0_RX,        // select peripheral ID - data are on reception from SPI1 RX line
    .transfer_size = 8 // select size of the transfer: 8,16,32 bits
  };
800041ae:	49 78       	lddpc	r8,80004208 <init_SD_DMA_RX+0x60>
800041b0:	fa c7 ff e8 	sub	r7,sp,-24
800041b4:	f0 ea 00 00 	ld.d	r10,r8[0]
800041b8:	ee eb 00 00 	st.d	r7[0],r10
800041bc:	f0 ea 00 08 	ld.d	r10,r8[8]
800041c0:	ee eb 00 08 	st.d	r7[8],r10
800041c4:	f0 e8 00 10 	ld.d	r8,r8[16]
800041c8:	ee e9 00 10 	st.d	r7[16],r8
    .size = 512,                              // transfer counter: here the size of the string
    .r_addr = NULL,                           // next memory address after 1st transfer complete
    .r_size = 0,                              // next transfer counter not used here
    .pid = AVR32_PDCA_PID_SPI0_TX,        // select peripheral ID - data are on reception from SPI1 RX line
    .transfer_size = 8 // select size of the transfer: 8,16,32 bits
  };
800041cc:	49 08       	lddpc	r8,8000420c <init_SD_DMA_RX+0x64>
800041ce:	1a 9b       	mov	r11,sp
800041d0:	f0 e4 00 00 	ld.d	r4,r8[0]
800041d4:	fa e5 00 00 	st.d	sp[0],r4
800041d8:	f0 e4 00 08 	ld.d	r4,r8[8]
800041dc:	fa e5 00 08 	st.d	sp[8],r4
800041e0:	f0 e8 00 10 	ld.d	r8,r8[16]
800041e4:	fa e9 00 10 	st.d	sp[16],r8

  // Init PDCA transmission channel
  pdca_init_channel(AVR32_PDCA_CHANNEL_SPI_TX, &pdca_options_SPI_TX);
800041e8:	30 1c       	mov	r12,1
800041ea:	f0 1f 00 0a 	mcall	80004210 <init_SD_DMA_RX+0x68>

  // Init PDCA Reception channel
  pdca_init_channel(AVR32_PDCA_CHANNEL_SPI_RX, &pdca_options_SPI_RX);
800041ee:	0e 9b       	mov	r11,r7
800041f0:	30 0c       	mov	r12,0
800041f2:	f0 1f 00 08 	mcall	80004210 <init_SD_DMA_RX+0x68>

  //! \brief Enable pdca transfer interrupt when completed
  INTC_register_interrupt(&pdca_int_handler_SD, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi1_RX = 0
800041f6:	30 1a       	mov	r10,1
800041f8:	36 0b       	mov	r11,96
800041fa:	48 7c       	lddpc	r12,80004214 <init_SD_DMA_RX+0x6c>
800041fc:	f0 1f 00 07 	mcall	80004218 <init_SD_DMA_RX+0x70>

}
80004200:	2f 4d       	sub	sp,-48
80004202:	e3 cd 80 b0 	ldm	sp++,r4-r5,r7,pc
80004206:	00 00       	add	r0,r0
80004208:	80 00       	ld.sh	r0,r0[0x0]
8000420a:	53 4c       	stdsp	sp[0xd0],r12
8000420c:	80 00       	ld.sh	r0,r0[0x0]
8000420e:	57 84       	stdsp	sp[0x1e0],r4
80004210:	80 00       	ld.sh	r0,r0[0x0]
80004212:	33 58       	mov	r8,53
80004214:	80 00       	ld.sh	r0,r0[0x0]
80004216:	42 1c       	lddsp	r12,sp[0x84]
80004218:	80 00       	ld.sh	r0,r0[0x0]
8000421a:	31 48       	mov	r8,20

8000421c <pdca_int_handler_SD>:



__attribute__((__interrupt__))
static void pdca_int_handler_SD(void)
{
8000421c:	d4 01       	pushm	lr
  // Disable all interrupts.
  Disable_global_interrupt();
8000421e:	d3 03       	ssrf	0x10

  // Disable interrupt channel.
  pdca_disable_interrupt_transfer_complete(AVR32_PDCA_CHANNEL_SPI_RX);
80004220:	30 0c       	mov	r12,0
80004222:	f0 1f 00 0a 	mcall	80004248 <pdca_int_handler_SD+0x2c>

  sd_mmc_spi_read_close_PDCA();//unselects the SD/MMC memory.
80004226:	f0 1f 00 0a 	mcall	8000424c <pdca_int_handler_SD+0x30>
  wait();
8000422a:	f0 1f 00 0a 	mcall	80004250 <pdca_int_handler_SD+0x34>
  // Disable unnecessary channel
  pdca_disable(AVR32_PDCA_CHANNEL_SPI_TX);
8000422e:	30 1c       	mov	r12,1
80004230:	f0 1f 00 09 	mcall	80004254 <pdca_int_handler_SD+0x38>
  pdca_disable(AVR32_PDCA_CHANNEL_SPI_RX);
80004234:	30 0c       	mov	r12,0
80004236:	f0 1f 00 08 	mcall	80004254 <pdca_int_handler_SD+0x38>

  // Enable all interrupts.
  Enable_global_interrupt();
8000423a:	d5 03       	csrf	0x10

  end_of_transfer = 1;
8000423c:	30 19       	mov	r9,1
8000423e:	48 78       	lddpc	r8,80004258 <pdca_int_handler_SD+0x3c>
80004240:	91 09       	st.w	r8[0x0],r9
}
80004242:	d4 02       	popm	lr
80004244:	d6 03       	rete
80004246:	00 00       	add	r0,r0
80004248:	80 00       	ld.sh	r0,r0[0x0]
8000424a:	32 d8       	mov	r8,45
8000424c:	80 00       	ld.sh	r0,r0[0x0]
8000424e:	24 90       	sub	r0,73
80004250:	80 00       	ld.sh	r0,r0[0x0]
80004252:	3e 20       	mov	r0,-30
80004254:	80 00       	ld.sh	r0,r0[0x0]
80004256:	32 68       	mov	r8,38
80004258:	00 00       	add	r0,r0
8000425a:	06 50       	eor	r0,r3

8000425c <pdca_int_handler_USART>:

volatile U32 tc_tick = 0;


__attribute__((__interrupt__))
static void pdca_int_handler_USART(void){
8000425c:	d4 01       	pushm	lr
	Disable_global_interrupt();
8000425e:	d3 03       	ssrf	0x10
	pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);
80004260:	30 2c       	mov	r12,2
80004262:	f0 1f 00 06 	mcall	80004278 <pdca_int_handler_USART+0x1c>
	pdca_disable(PDCA_CHANNEL_USART_EXAMPLE);
80004266:	30 2c       	mov	r12,2
80004268:	f0 1f 00 05 	mcall	8000427c <pdca_int_handler_USART+0x20>
	end_of_transfer=1;
8000426c:	30 19       	mov	r9,1
8000426e:	48 58       	lddpc	r8,80004280 <pdca_int_handler_USART+0x24>
80004270:	91 09       	st.w	r8[0x0],r9
	Enable_global_interrupt();
80004272:	d5 03       	csrf	0x10
	
}
80004274:	d4 02       	popm	lr
80004276:	d6 03       	rete
80004278:	80 00       	ld.sh	r0,r0[0x0]
8000427a:	32 d8       	mov	r8,45
8000427c:	80 00       	ld.sh	r0,r0[0x0]
8000427e:	32 68       	mov	r8,38
80004280:	00 00       	add	r0,r0
80004282:	06 50       	eor	r0,r3

80004284 <init_Usart_DMA_RX>:
}




void init_Usart_DMA_RX(void){
80004284:	eb cd 40 80 	pushm	r7,lr
80004288:	20 dd       	sub	sp,52
	
	const gpio_map_t usart_gpio_map = {
		{EXAMPLE_USART_RX_PIN, EXAMPLE_USART_RX_FUNCTION},
		{EXAMPLE_USART_TX_PIN, EXAMPLE_USART_TX_FUNCTION}
	};
8000428a:	30 08       	mov	r8,0
8000428c:	50 98       	stdsp	sp[0x24],r8
8000428e:	50 a8       	stdsp	sp[0x28],r8
80004290:	30 19       	mov	r9,1
80004292:	50 b9       	stdsp	sp[0x2c],r9
80004294:	50 c8       	stdsp	sp[0x30],r8
		.baudrate     = 57600,
		.charlength   = 8,
		.paritytype   = USART_NO_PARITY,
		.stopbits     = USART_1_STOPBIT,
		.channelmode  = USART_NORMAL_CHMODE,
	};
80004296:	49 99       	lddpc	r9,800042f8 <init_Usart_DMA_RX+0x74>
80004298:	fa c7 ff e8 	sub	r7,sp,-24
8000429c:	f2 ea 00 00 	ld.d	r10,r9[0]
800042a0:	ee eb 00 00 	st.d	r7[0],r10
800042a4:	72 29       	ld.w	r9,r9[0x8]
800042a6:	8f 29       	st.w	r7[0x8],r9
		.size = 200, //6 
		/* Next memory address */
		.r_addr = NULL,
		/* Next transfer counter */
		.r_size = 0,
	};
800042a8:	49 59       	lddpc	r9,800042fc <init_Usart_DMA_RX+0x78>
800042aa:	72 09       	ld.w	r9,r9[0x0]
800042ac:	50 09       	stdsp	sp[0x0],r9
800042ae:	e0 69 00 c8 	mov	r9,200
800042b2:	50 19       	stdsp	sp[0x4],r9
800042b4:	50 28       	stdsp	sp[0x8],r8
800042b6:	50 38       	stdsp	sp[0xc],r8
800042b8:	30 a9       	mov	r9,10
800042ba:	50 49       	stdsp	sp[0x10],r9
800042bc:	50 58       	stdsp	sp[0x14],r8

	/* Assign GPIO pins to USART. */
	gpio_enable_module(usart_gpio_map,
800042be:	30 2b       	mov	r11,2
800042c0:	fa cc ff dc 	sub	r12,sp,-36
800042c4:	f0 1f 00 0f 	mcall	80004300 <init_Usart_DMA_RX+0x7c>
			sizeof(usart_gpio_map) / sizeof(usart_gpio_map[0]));
	/* Initialize the USART in RS232 mode. */
	usart_init_rs232(EXAMPLE_USART, &usart_options,FREQ);
800042c8:	e0 6a 76 00 	mov	r10,30208
800042cc:	ea 1a 03 b3 	orh	r10,0x3b3
800042d0:	0e 9b       	mov	r11,r7
800042d2:	fe 7c 14 00 	mov	r12,-60416
800042d6:	f0 1f 00 0c 	mcall	80004304 <init_Usart_DMA_RX+0x80>
	/* Initialize the PDCA channel with the requested options. */
	pdca_init_channel(PDCA_CHANNEL_USART_EXAMPLE, &PDCA_OPTIONS);
800042da:	1a 9b       	mov	r11,sp
800042dc:	30 2c       	mov	r12,2
800042de:	f0 1f 00 0b 	mcall	80004308 <init_Usart_DMA_RX+0x84>
	INTC_register_interrupt(&pdca_int_handler_USART, AVR32_PDCA_IRQ_2,AVR32_INTC_INT3);
800042e2:	30 3a       	mov	r10,3
800042e4:	36 2b       	mov	r11,98
800042e6:	48 ac       	lddpc	r12,8000430c <init_Usart_DMA_RX+0x88>
800042e8:	f0 1f 00 0a 	mcall	80004310 <init_Usart_DMA_RX+0x8c>
	/* Enable PDCA interrupt each time the reload counter reaches zero, i.e.
	 * each time half of the ASCII animation (either anim1 or anim2) is
	 * transferred. */
	//pdca_enable_interrupt_reload_counter_zero(PDCA_CHANNEL_USART_EXAMPLE);
	
	pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);
800042ec:	30 2c       	mov	r12,2
800042ee:	f0 1f 00 0a 	mcall	80004314 <init_Usart_DMA_RX+0x90>

}
800042f2:	2f 3d       	sub	sp,-52
800042f4:	e3 cd 80 80 	ldm	sp++,r7,pc
800042f8:	80 00       	ld.sh	r0,r0[0x0]
800042fa:	57 78       	stdsp	sp[0x1dc],r8
800042fc:	00 00       	add	r0,r0
800042fe:	0a dc       	st.w	--r5,r12
80004300:	80 00       	ld.sh	r0,r0[0x0]
80004302:	30 28       	mov	r8,2
80004304:	80 00       	ld.sh	r0,r0[0x0]
80004306:	3d 14       	mov	r4,-47
80004308:	80 00       	ld.sh	r0,r0[0x0]
8000430a:	33 58       	mov	r8,53
8000430c:	80 00       	ld.sh	r0,r0[0x0]
8000430e:	42 5c       	lddsp	r12,sp[0x94]
80004310:	80 00       	ld.sh	r0,r0[0x0]
80004312:	31 48       	mov	r8,20
80004314:	80 00       	ld.sh	r0,r0[0x0]
80004316:	32 88       	mov	r8,40

80004318 <main>:
}

 volatile avr32_tc_t *tc =  (&AVR32_TC);
// Main function
int main(void)
{
80004318:	d4 31       	pushm	r0-r7,lr
8000431a:	20 dd       	sub	sp,52
  
  init_sys_clocks();
8000431c:	f0 1f 00 8f 	mcall	80004558 <main+0x240>

  gpio_enable_gpio_pin(LED0_GPIO);
80004320:	33 bc       	mov	r12,59
80004322:	f0 1f 00 8f 	mcall	8000455c <main+0x244>
  gpio_enable_gpio_pin(LED1_GPIO);
80004326:	33 cc       	mov	r12,60
80004328:	f0 1f 00 8d 	mcall	8000455c <main+0x244>
  gpio_enable_gpio_pin(LED2_GPIO);
8000432c:	30 5c       	mov	r12,5
8000432e:	f0 1f 00 8c 	mcall	8000455c <main+0x244>
  gpio_enable_gpio_pin(LED3_GPIO);
80004332:	30 6c       	mov	r12,6
80004334:	f0 1f 00 8a 	mcall	8000455c <main+0x244>
  //Interrupciones
  
  Disable_global_interrupt();
80004338:	d3 03       	ssrf	0x10

  INTC_init_interrupts();
8000433a:	f0 1f 00 8a 	mcall	80004560 <main+0x248>
  setUpGpioInterrupt();
8000433e:	f0 1f 00 8a 	mcall	80004564 <main+0x24c>
  setupCTC();
80004342:	f0 1f 00 8a 	mcall	80004568 <main+0x250>
  init_Usart_DMA_RX();
80004346:	f0 1f 00 8a 	mcall	8000456c <main+0x254>
  init_SD_DMA_RX();
8000434a:	f0 1f 00 8a 	mcall	80004570 <main+0x258>

  Enable_global_interrupt();
8000434e:	d5 03       	csrf	0x10
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 1
	};
80004350:	fe f8 02 24 	ld.w	r8,pc[548]
80004354:	fa c7 ff f0 	sub	r7,sp,-16
80004358:	f0 ea 00 00 	ld.d	r10,r8[0]
8000435c:	ee eb 00 00 	st.d	r7[0],r10
80004360:	f0 e8 00 08 	ld.d	r8,r8[8]
80004364:	ee e9 00 08 	st.d	r7[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(SD_MMC_SPI_GPIO_MAP,
80004368:	30 4b       	mov	r11,4
8000436a:	fe fc 02 0e 	ld.w	r12,pc[526]
8000436e:	f0 1f 00 84 	mcall	8000457c <main+0x264>
	sizeof(SD_MMC_SPI_GPIO_MAP) / sizeof(SD_MMC_SPI_GPIO_MAP[0]));

	// Initialize as master.
	spi_initMaster(SD_MMC_SPI, &spiOptions);
80004372:	0e 9b       	mov	r11,r7
80004374:	fe 7c 24 00 	mov	r12,-56320
80004378:	f0 1f 00 82 	mcall	80004580 <main+0x268>

	// Set SPI selection mode: variable_ps, pcs_decode, delay.
	spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
8000437c:	30 09       	mov	r9,0
8000437e:	12 9a       	mov	r10,r9
80004380:	12 9b       	mov	r11,r9
80004382:	fe 7c 24 00 	mov	r12,-56320
80004386:	f0 1f 00 80 	mcall	80004584 <main+0x26c>

	// Enable SPI module.
	spi_enable(SD_MMC_SPI);
8000438a:	fe 7c 24 00 	mov	r12,-56320
8000438e:	f0 1f 00 7f 	mcall	80004588 <main+0x270>

	// Initialize SD/MMC driver with SPI clock (PBA).
	sd_mmc_spi_init(spiOptions, FREQ);
80004392:	20 4d       	sub	sp,16
80004394:	ee e8 00 00 	ld.d	r8,r7[0]
80004398:	fa e9 00 00 	st.d	sp[0],r8
8000439c:	ee e8 00 08 	ld.d	r8,r7[8]
800043a0:	fa e9 00 08 	st.d	sp[8],r8
800043a4:	e0 6c 76 00 	mov	r12,30208
800043a8:	ea 1c 03 b3 	orh	r12,0x3b3
800043ac:	f0 1f 00 78 	mcall	8000458c <main+0x274>
800043b0:	2f cd       	sub	sp,-16
  Enable_global_interrupt();
  
  // Initialize SD/MMC driver resources: GPIO, SPI and SD/MMC.
  sd_mmc_resources_init();
//espera a que se inserte la SD
  while (!sd_mmc_spi_mem_check());
800043b2:	f0 1f 00 78 	mcall	80004590 <main+0x278>
800043b6:	cf e0       	breq	800043b2 <main+0x9a>
 coordenas = (uint8_t*)malloc(sizeof(uint8_t)*512);//2
800043b8:	e0 6c 02 00 	mov	r12,512
800043bc:	f0 1f 00 76 	mcall	80004594 <main+0x27c>
800043c0:	4f 64       	lddpc	r4,80004598 <main+0x280>
800043c2:	89 0c       	st.w	r4[0x0],r12
 adelante = (uint8_t*)malloc(sizeof(uint8_t)*512);//3
800043c4:	e0 6c 02 00 	mov	r12,512
800043c8:	f0 1f 00 73 	mcall	80004594 <main+0x27c>
800043cc:	4f 46       	lddpc	r6,8000459c <main+0x284>
800043ce:	8d 0c       	st.w	r6[0x0],r12
 atras = (uint8_t*)malloc(sizeof(uint8_t)*512);//4
800043d0:	e0 6c 02 00 	mov	r12,512
800043d4:	f0 1f 00 70 	mcall	80004594 <main+0x27c>
800043d8:	4f 27       	lddpc	r7,800045a0 <main+0x288>
800043da:	8f 0c       	st.w	r7[0x0],r12
 izquierda = (uint8_t*)malloc(sizeof(uint8_t)*512);//5
800043dc:	e0 6c 02 00 	mov	r12,512
800043e0:	f0 1f 00 6d 	mcall	80004594 <main+0x27c>
800043e4:	4f 05       	lddpc	r5,800045a4 <main+0x28c>
800043e6:	8b 0c       	st.w	r5[0x0],r12
 derecha = (uint8_t*)malloc(sizeof(uint8_t)*512);//6
800043e8:	e0 6c 02 00 	mov	r12,512
800043ec:	f0 1f 00 6a 	mcall	80004594 <main+0x27c>
800043f0:	4e e8       	lddpc	r8,800045a8 <main+0x290>
800043f2:	91 0c       	st.w	r8[0x0],r12
 
 uint8_t* datos[]={coordenas,adelante,atras,izquierda,derecha};
800043f4:	6c 0a       	ld.w	r10,r6[0x0]
800043f6:	6e 09       	ld.w	r9,r7[0x0]
800043f8:	6a 08       	ld.w	r8,r5[0x0]
800043fa:	68 0b       	ld.w	r11,r4[0x0]
800043fc:	50 8b       	stdsp	sp[0x20],r11
800043fe:	50 9a       	stdsp	sp[0x24],r10
80004400:	50 a9       	stdsp	sp[0x28],r9
80004402:	50 b8       	stdsp	sp[0x2c],r8
80004404:	50 cc       	stdsp	sp[0x30],r12
80004406:	fa c4 ff e0 	sub	r4,sp,-32
8000440a:	30 26       	mov	r6,2
 
 //Copia los datos de la SD a arreglos dentro de la RAM
 for(int j = 2; j <= 6; j++)
 {
	 // Configure the PDCA channel: the address of memory ram_buffer to receive the data at sector address j
	 pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_RX,
8000440c:	4e 80       	lddpc	r0,800045ac <main+0x294>
8000440e:	e0 63 02 00 	mov	r3,512
80004412:	30 07       	mov	r7,0
	 &ram_buffer,//RAM
	 512);

	 pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_TX,
80004414:	30 15       	mov	r5,1
	 // open sector number j
	 if(sd_mmc_spi_read_open_PDCA (j))
	 {
		 //spi_write(SD_MMC_SPI,0xFF); // Write a first dummy data to synchronize transfer
		 pdca_enable_interrupt_transfer_complete(AVR32_PDCA_CHANNEL_SPI_RX);
		 pdca_channelrx =(volatile avr32_pdca_channel_t*) pdca_get_handler(AVR32_PDCA_CHANNEL_SPI_RX); // get the correct PDCA channel pointer
80004416:	4e 72       	lddpc	r2,800045b0 <main+0x298>
		 pdca_channeltx =(volatile avr32_pdca_channel_t*) pdca_get_handler(AVR32_PDCA_CHANNEL_SPI_TX); // get the correct PDCA channel pointer
80004418:	4e 71       	lddpc	r1,800045b4 <main+0x29c>
 
 //Copia los datos de la SD a arreglos dentro de la RAM
 for(int j = 2; j <= 6; j++)
 {
	 // Configure the PDCA channel: the address of memory ram_buffer to receive the data at sector address j
	 pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_RX,
8000441a:	06 9a       	mov	r10,r3
8000441c:	00 9b       	mov	r11,r0
8000441e:	0e 9c       	mov	r12,r7
80004420:	f0 1f 00 66 	mcall	800045b8 <main+0x2a0>
	 &ram_buffer,//RAM
	 512);

	 pdca_load_channel( AVR32_PDCA_CHANNEL_SPI_TX,
80004424:	06 9a       	mov	r10,r3
80004426:	4e 6b       	lddpc	r11,800045bc <main+0x2a4>
80004428:	0a 9c       	mov	r12,r5
8000442a:	f0 1f 00 64 	mcall	800045b8 <main+0x2a0>
	 (void *)&dummy_data,
	 512); //send dummy to activate the clock

	 end_of_transfer = 0;
8000442e:	4e 59       	lddpc	r9,800045c0 <main+0x2a8>
80004430:	93 07       	st.w	r9[0x0],r7
	 // open sector number j
	 if(sd_mmc_spi_read_open_PDCA (j))
80004432:	0c 9c       	mov	r12,r6
80004434:	f0 1f 00 64 	mcall	800045c4 <main+0x2ac>
80004438:	c1 90       	breq	8000446a <main+0x152>
	 {
		 //spi_write(SD_MMC_SPI,0xFF); // Write a first dummy data to synchronize transfer
		 pdca_enable_interrupt_transfer_complete(AVR32_PDCA_CHANNEL_SPI_RX);
8000443a:	0e 9c       	mov	r12,r7
8000443c:	f0 1f 00 63 	mcall	800045c8 <main+0x2b0>
		 pdca_channelrx =(volatile avr32_pdca_channel_t*) pdca_get_handler(AVR32_PDCA_CHANNEL_SPI_RX); // get the correct PDCA channel pointer
80004440:	0e 9c       	mov	r12,r7
80004442:	f0 1f 00 63 	mcall	800045cc <main+0x2b4>
80004446:	85 0c       	st.w	r2[0x0],r12
		 pdca_channeltx =(volatile avr32_pdca_channel_t*) pdca_get_handler(AVR32_PDCA_CHANNEL_SPI_TX); // get the correct PDCA channel pointer
80004448:	0a 9c       	mov	r12,r5
8000444a:	f0 1f 00 61 	mcall	800045cc <main+0x2b4>
8000444e:	83 0c       	st.w	r1[0x0],r12
		 pdca_channelrx->cr = AVR32_PDCA_TEN_MASK; // Enable RX PDCA transfer first
80004450:	64 08       	ld.w	r8,r2[0x0]
80004452:	91 55       	st.w	r8[0x14],r5
		 pdca_channeltx->cr = AVR32_PDCA_TEN_MASK; // and TX PDCA transfer
80004454:	62 08       	ld.w	r8,r1[0x0]
80004456:	91 55       	st.w	r8[0x14],r5
		  while(!end_of_transfer);
80004458:	4d a9       	lddpc	r9,800045c0 <main+0x2a8>
8000445a:	72 08       	ld.w	r8,r9[0x0]
8000445c:	58 08       	cp.w	r8,0
8000445e:	cf d0       	breq	80004458 <main+0x140>
		  memcpy(ram_buffer,datos[j-2],512);
80004460:	06 9a       	mov	r10,r3
80004462:	68 0b       	ld.w	r11,r4[0x0]
80004464:	00 9c       	mov	r12,r0
80004466:	f0 1f 00 5b 	mcall	800045d0 <main+0x2b8>
 derecha = (uint8_t*)malloc(sizeof(uint8_t)*512);//6
 
 uint8_t* datos[]={coordenas,adelante,atras,izquierda,derecha};
 
 //Copia los datos de la SD a arreglos dentro de la RAM
 for(int j = 2; j <= 6; j++)
8000446a:	2f f6       	sub	r6,-1
8000446c:	2f c4       	sub	r4,-4
8000446e:	58 76       	cp.w	r6,7
80004470:	cd 51       	brne	8000441a <main+0x102>
		  while(!end_of_transfer);
		  memcpy(ram_buffer,datos[j-2],512);
	 }
 }
 
 pdca_disable(AVR32_PDCA_CHANNEL_SPI_RX);
80004472:	30 0c       	mov	r12,0
80004474:	f0 1f 00 58 	mcall	800045d4 <main+0x2bc>
 pdca_disable(AVR32_PDCA_CHANNEL_SPI_TX);
80004478:	30 1c       	mov	r12,1
8000447a:	f0 1f 00 57 	mcall	800045d4 <main+0x2bc>
 
 setupSPI(); //habilita SPI para el acelerometro
8000447e:	f0 1f 00 57 	mcall	800045d8 <main+0x2c0>
{
	const gpio_map_t TPA6130_TWI_GPIO_MAP =
	{
		{TPA6130_TWI_SCL_PIN, TPA6130_TWI_SCL_FUNCTION},
		{TPA6130_TWI_SDA_PIN, TPA6130_TWI_SDA_FUNCTION}
	};
80004482:	4d 78       	lddpc	r8,800045dc <main+0x2c4>
80004484:	1a 9c       	mov	r12,sp
80004486:	f0 ea 00 00 	ld.d	r10,r8[0]
8000448a:	fa eb 00 00 	st.d	sp[0],r10
8000448e:	f0 e8 00 08 	ld.d	r8,r8[8]
80004492:	fa e9 00 08 	st.d	sp[8],r8
	const twi_options_t TPA6130_TWI_OPTIONS =
	{
		.pba_hz = FREQ,
		.speed  = TPA6130_TWI_MASTER_SPEED,
		.chip   = TPA6130_TWI_ADDRESS
	};
80004496:	4d 38       	lddpc	r8,800045e0 <main+0x2c8>
80004498:	fa c7 ff f0 	sub	r7,sp,-16
8000449c:	f0 ea 00 00 	ld.d	r10,r8[0]
800044a0:	ee eb 00 00 	st.d	r7[0],r10
800044a4:	70 28       	ld.w	r8,r8[0x8]
800044a6:	8f 28       	st.w	r7[0x8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(TPA6130_TWI_GPIO_MAP,
800044a8:	30 2b       	mov	r11,2
800044aa:	f0 1f 00 35 	mcall	8000457c <main+0x264>
	sizeof(TPA6130_TWI_GPIO_MAP) / sizeof(TPA6130_TWI_GPIO_MAP[0]));

	// Initialize as master.
	twi_master_init(TPA6130_TWI, &TPA6130_TWI_OPTIONS);
800044ae:	0e 9b       	mov	r11,r7
800044b0:	fe 7c 2c 00 	mov	r12,-54272
800044b4:	f0 1f 00 4c 	mcall	800045e4 <main+0x2cc>
 
 setupSPI(); //habilita SPI para el acelerometro
  // Configure TWI as master
  twi_init();
  // Initialize TPA6130
  tpa6130_init();
800044b8:	f0 1f 00 4c 	mcall	800045e8 <main+0x2d0>
  // Initialize DAC that send audio to TPA6130
  tpa6130_dac_start(DEFAULT_DAC_SAMPLE_RATE_HZ,
800044bc:	e0 68 76 00 	mov	r8,30208
800044c0:	ea 18 03 b3 	orh	r8,0x3b3
800044c4:	1a d8       	st.w	--sp,r8
800044c6:	30 38       	mov	r8,3
800044c8:	1a d8       	st.w	--sp,r8
800044ca:	4c 98       	lddpc	r8,800045ec <main+0x2d4>
800044cc:	30 09       	mov	r9,0
800044ce:	31 0a       	mov	r10,16
800044d0:	30 2b       	mov	r11,2
800044d2:	e0 6c 2b 11 	mov	r12,11025
800044d6:	f0 1f 00 47 	mcall	800045f0 <main+0x2d8>
  DEFAULT_DAC_SWAP_CHANNELS,
  master_callback,
  AUDIO_DAC_OUT_OF_SAMPLE_CB
  | AUDIO_DAC_RELOAD_CB,
  FREQ);
  tpa6130_set_volume(0x2F);
800044da:	32 fc       	mov	r12,47
800044dc:	f0 1f 00 46 	mcall	800045f4 <main+0x2dc>
  tpa6130_get_volume();
800044e0:	f0 1f 00 46 	mcall	800045f8 <main+0x2e0>
  
  gpio_clr_gpio_pin(LED2_GPIO);//vehiculo detenido
800044e4:	30 5c       	mov	r12,5
800044e6:	f0 1f 00 46 	mcall	800045fc <main+0x2e4>
  gpio_set_gpio_pin(LED0_GPIO);
800044ea:	33 bc       	mov	r12,59
800044ec:	f0 1f 00 45 	mcall	80004600 <main+0x2e8>
800044f0:	2f ed       	sub	sp,-8

while (1)
{
	enter=0;
800044f2:	4c 56       	lddpc	r6,80004604 <main+0x2ec>
800044f4:	30 03       	mov	r3,0
800044f6:	06 94       	mov	r4,r3
	fin=0;
800044f8:	4c 47       	lddpc	r7,80004608 <main+0x2f0>
	while(!enter);//espera que se presione center
	gpio_clr_gpio_pin(LED0_GPIO);//vehiculo en movimiento
800044fa:	33 b2       	mov	r2,59
	gpio_set_gpio_pin(LED2_GPIO);
800044fc:	30 51       	mov	r1,5
	while(!fin);//despues de que pasen las 100 coordenadas, se activa fin
	pdca_load_channel( PDCA_CHANNEL_USART_EXAMPLE,&coordenas[0],200);
	pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);
	pdca_channel_usart =(volatile avr32_pdca_channel_t*) pdca_get_handler(PDCA_CHANNEL_USART_EXAMPLE); // get the correct PDCA channel pointer
	pdca_channel_usart->cr = AVR32_PDCA_TEN_MASK; // Enable TX PDCA transfer first
	end_of_transfer=0;
800044fe:	4b 15       	lddpc	r5,800045c0 <main+0x2a8>
  gpio_clr_gpio_pin(LED2_GPIO);//vehiculo detenido
  gpio_set_gpio_pin(LED0_GPIO);

while (1)
{
	enter=0;
80004500:	8d 04       	st.w	r6[0x0],r4
	fin=0;
80004502:	8f 04       	st.w	r7[0x0],r4
	while(!enter);//espera que se presione center
80004504:	6c 08       	ld.w	r8,r6[0x0]
80004506:	58 08       	cp.w	r8,0
80004508:	cf e0       	breq	80004504 <main+0x1ec>
	gpio_clr_gpio_pin(LED0_GPIO);//vehiculo en movimiento
8000450a:	04 9c       	mov	r12,r2
8000450c:	f0 1f 00 3c 	mcall	800045fc <main+0x2e4>
	gpio_set_gpio_pin(LED2_GPIO);
80004510:	02 9c       	mov	r12,r1
80004512:	f0 1f 00 3c 	mcall	80004600 <main+0x2e8>
	tc_start(tc, 1); //empieza el timer para interrupcion cada segundo
80004516:	30 1b       	mov	r11,1
80004518:	4b d8       	lddpc	r8,8000460c <main+0x2f4>
8000451a:	70 0c       	ld.w	r12,r8[0x0]
8000451c:	f0 1f 00 3d 	mcall	80004610 <main+0x2f8>
	while(!fin);//despues de que pasen las 100 coordenadas, se activa fin
80004520:	6e 08       	ld.w	r8,r7[0x0]
80004522:	58 08       	cp.w	r8,0
80004524:	cf e0       	breq	80004520 <main+0x208>
	pdca_load_channel( PDCA_CHANNEL_USART_EXAMPLE,&coordenas[0],200);
80004526:	e0 6a 00 c8 	mov	r10,200
8000452a:	49 c8       	lddpc	r8,80004598 <main+0x280>
8000452c:	70 0b       	ld.w	r11,r8[0x0]
8000452e:	30 2c       	mov	r12,2
80004530:	f0 1f 00 22 	mcall	800045b8 <main+0x2a0>
	pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);
80004534:	30 2c       	mov	r12,2
80004536:	f0 1f 00 25 	mcall	800045c8 <main+0x2b0>
	pdca_channel_usart =(volatile avr32_pdca_channel_t*) pdca_get_handler(PDCA_CHANNEL_USART_EXAMPLE); // get the correct PDCA channel pointer
8000453a:	30 2c       	mov	r12,2
8000453c:	f0 1f 00 24 	mcall	800045cc <main+0x2b4>
80004540:	4b 58       	lddpc	r8,80004614 <main+0x2fc>
80004542:	91 0c       	st.w	r8[0x0],r12
	pdca_channel_usart->cr = AVR32_PDCA_TEN_MASK; // Enable TX PDCA transfer first
80004544:	30 18       	mov	r8,1
80004546:	99 58       	st.w	r12[0x14],r8
	end_of_transfer=0;
80004548:	8b 03       	st.w	r5[0x0],r3
	while (!end_of_transfer);
8000454a:	6a 08       	ld.w	r8,r5[0x0]
8000454c:	58 08       	cp.w	r8,0
8000454e:	cf e0       	breq	8000454a <main+0x232>
	pdca_disable(PDCA_CHANNEL_USART_EXAMPLE);
80004550:	30 2c       	mov	r12,2
80004552:	f0 1f 00 21 	mcall	800045d4 <main+0x2bc>
}
80004556:	cd 5b       	rjmp	80004500 <main+0x1e8>
80004558:	80 00       	ld.sh	r0,r0[0x0]
8000455a:	3f 68       	mov	r8,-10
8000455c:	80 00       	ld.sh	r0,r0[0x0]
8000455e:	30 58       	mov	r8,5
80004560:	80 00       	ld.sh	r0,r0[0x0]
80004562:	31 c8       	mov	r8,28
80004564:	80 00       	ld.sh	r0,r0[0x0]
80004566:	3e 48       	mov	r8,-28
80004568:	80 00       	ld.sh	r0,r0[0x0]
8000456a:	40 5c       	lddsp	r12,sp[0x14]
8000456c:	80 00       	ld.sh	r0,r0[0x0]
8000456e:	42 84       	lddsp	r4,sp[0xa0]
80004570:	80 00       	ld.sh	r0,r0[0x0]
80004572:	41 a8       	lddsp	r8,sp[0x68]
80004574:	80 00       	ld.sh	r0,r0[0x0]
80004576:	53 3c       	stdsp	sp[0xcc],r12
80004578:	80 00       	ld.sh	r0,r0[0x0]
8000457a:	52 d8       	stdsp	sp[0xb4],r8
8000457c:	80 00       	ld.sh	r0,r0[0x0]
8000457e:	30 28       	mov	r8,2
80004580:	80 00       	ld.sh	r0,r0[0x0]
80004582:	35 ac       	mov	r12,90
80004584:	80 00       	ld.sh	r0,r0[0x0]
80004586:	35 e4       	mov	r4,94
80004588:	80 00       	ld.sh	r0,r0[0x0]
8000458a:	37 3c       	mov	r12,115
8000458c:	80 00       	ld.sh	r0,r0[0x0]
8000458e:	2c bc       	sub	r12,-53
80004590:	80 00       	ld.sh	r0,r0[0x0]
80004592:	2c 94       	sub	r4,-55
80004594:	80 00       	ld.sh	r0,r0[0x0]
80004596:	46 78       	lddsp	r8,sp[0x19c]
80004598:	00 00       	add	r0,r0
8000459a:	0a dc       	st.w	--r5,r12
8000459c:	00 00       	add	r0,r0
8000459e:	08 cc       	st.b	r4++,r12
800045a0:	00 00       	add	r0,r0
800045a2:	08 c0       	st.b	r4++,r0
800045a4:	00 00       	add	r0,r0
800045a6:	0e e0       	st.h	--r7,r0
800045a8:	00 00       	add	r0,r0
800045aa:	08 c8       	st.b	r4++,r8
800045ac:	00 00       	add	r0,r0
800045ae:	08 d8       	st.w	--r4,r8
800045b0:	00 00       	add	r0,r0
800045b2:	08 d4       	st.w	--r4,r4
800045b4:	00 00       	add	r0,r0
800045b6:	08 d0       	st.w	--r4,r0
800045b8:	80 00       	ld.sh	r0,r0[0x0]
800045ba:	33 28       	mov	r8,50
800045bc:	80 00       	ld.sh	r0,r0[0x0]
800045be:	53 74       	stdsp	sp[0xdc],r4
800045c0:	00 00       	add	r0,r0
800045c2:	06 50       	eor	r0,r3
800045c4:	80 00       	ld.sh	r0,r0[0x0]
800045c6:	26 e8       	sub	r8,110
800045c8:	80 00       	ld.sh	r0,r0[0x0]
800045ca:	32 88       	mov	r8,40
800045cc:	80 00       	ld.sh	r0,r0[0x0]
800045ce:	32 54       	mov	r4,37
800045d0:	80 00       	ld.sh	r0,r0[0x0]
800045d2:	4a a4       	lddpc	r4,80004678 <malloc>
800045d4:	80 00       	ld.sh	r0,r0[0x0]
800045d6:	32 68       	mov	r8,38
800045d8:	80 00       	ld.sh	r0,r0[0x0]
800045da:	3e f0       	mov	r0,-17
800045dc:	80 00       	ld.sh	r0,r0[0x0]
800045de:	53 64       	stdsp	sp[0xd8],r4
800045e0:	80 00       	ld.sh	r0,r0[0x0]
800045e2:	53 08       	stdsp	sp[0xc0],r8
800045e4:	80 00       	ld.sh	r0,r0[0x0]
800045e6:	3b f8       	mov	r8,-65
800045e8:	80 00       	ld.sh	r0,r0[0x0]
800045ea:	22 28       	sub	r8,34
800045ec:	80 00       	ld.sh	r0,r0[0x0]
800045ee:	3e 44       	mov	r4,-28
800045f0:	80 00       	ld.sh	r0,r0[0x0]
800045f2:	23 10       	sub	r0,49
800045f4:	80 00       	ld.sh	r0,r0[0x0]
800045f6:	20 b4       	sub	r4,11
800045f8:	80 00       	ld.sh	r0,r0[0x0]
800045fa:	21 90       	sub	r0,25
800045fc:	80 00       	ld.sh	r0,r0[0x0]
800045fe:	30 b4       	mov	r4,11
80004600:	80 00       	ld.sh	r0,r0[0x0]
80004602:	30 98       	mov	r8,9
80004604:	00 00       	add	r0,r0
80004606:	06 54       	eor	r4,r3
80004608:	00 00       	add	r0,r0
8000460a:	06 48       	or	r8,r3
8000460c:	00 00       	add	r0,r0
8000460e:	00 0c       	add	r12,r0
80004610:	80 00       	ld.sh	r0,r0[0x0]
80004612:	38 1a       	mov	r10,-127
80004614:	00 00       	add	r0,r0
80004616:	08 c4       	st.b	r4++,r4

80004618 <tecla_lrc_isr>:
 uint8_t* adelante;
 uint8_t* atras;
 uint8_t* izquierda;
 uint8_t* derecha;

__attribute__ ((__interrupt__)) void tecla_lrc_isr(void){//handler teclas left, right o center
80004618:	d4 01       	pushm	lr
	
	if (gpio_get_pin_interrupt_flag (QT1081_TOUCH_SENSOR_LEFT))
8000461a:	33 9c       	mov	r12,57
8000461c:	f0 1f 00 14 	mcall	8000466c <tecla_lrc_isr+0x54>
80004620:	c0 40       	breq	80004628 <tecla_lrc_isr+0x10>
	{
		gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_LEFT);
80004622:	33 9c       	mov	r12,57
80004624:	f0 1f 00 13 	mcall	80004670 <tecla_lrc_isr+0x58>
	}

	if (gpio_get_pin_interrupt_flag (QT1081_TOUCH_SENSOR_RIGHT))
80004628:	33 8c       	mov	r12,56
8000462a:	f0 1f 00 11 	mcall	8000466c <tecla_lrc_isr+0x54>
8000462e:	c0 40       	breq	80004636 <tecla_lrc_isr+0x1e>
	{	
		gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_RIGHT);	
80004630:	33 8c       	mov	r12,56
80004632:	f0 1f 00 10 	mcall	80004670 <tecla_lrc_isr+0x58>
	}
	if (gpio_get_pin_interrupt_flag(QT1081_TOUCH_SENSOR_UP))
80004636:	33 6c       	mov	r12,54
80004638:	f0 1f 00 0d 	mcall	8000466c <tecla_lrc_isr+0x54>
8000463c:	c0 40       	breq	80004644 <tecla_lrc_isr+0x2c>
	{
		gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_UP);	  
8000463e:	33 6c       	mov	r12,54
80004640:	f0 1f 00 0c 	mcall	80004670 <tecla_lrc_isr+0x58>
	}
	
	if (gpio_get_pin_interrupt_flag(QT1081_TOUCH_SENSOR_DOWN))
80004644:	33 7c       	mov	r12,55
80004646:	f0 1f 00 0a 	mcall	8000466c <tecla_lrc_isr+0x54>
8000464a:	c0 40       	breq	80004652 <tecla_lrc_isr+0x3a>
	{
		gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_DOWN);
8000464c:	33 7c       	mov	r12,55
8000464e:	f0 1f 00 09 	mcall	80004670 <tecla_lrc_isr+0x58>
	}
	
	if (gpio_get_pin_interrupt_flag (QT1081_TOUCH_SENSOR_ENTER))
80004652:	33 ac       	mov	r12,58
80004654:	f0 1f 00 06 	mcall	8000466c <tecla_lrc_isr+0x54>
80004658:	c0 70       	breq	80004666 <tecla_lrc_isr+0x4e>
	{
		gpio_clear_pin_interrupt_flag(QT1081_TOUCH_SENSOR_ENTER);	
8000465a:	33 ac       	mov	r12,58
8000465c:	f0 1f 00 05 	mcall	80004670 <tecla_lrc_isr+0x58>
		enter=1;
80004660:	30 19       	mov	r9,1
80004662:	48 58       	lddpc	r8,80004674 <tecla_lrc_isr+0x5c>
80004664:	91 09       	st.w	r8[0x0],r9
	}
}
80004666:	d4 02       	popm	lr
80004668:	d6 03       	rete
8000466a:	00 00       	add	r0,r0
8000466c:	80 00       	ld.sh	r0,r0[0x0]
8000466e:	31 16       	mov	r6,17
80004670:	80 00       	ld.sh	r0,r0[0x0]
80004672:	31 2e       	mov	lr,18
80004674:	00 00       	add	r0,r0
80004676:	06 54       	eor	r4,r3

80004678 <malloc>:
80004678:	d4 01       	pushm	lr
8000467a:	e0 68 05 10 	mov	r8,1296
8000467e:	18 9b       	mov	r11,r12
80004680:	70 0c       	ld.w	r12,r8[0x0]
80004682:	c0 3c       	rcall	80004688 <_malloc_r>
80004684:	d8 02       	popm	pc
80004686:	d7 03       	nop

80004688 <_malloc_r>:
80004688:	d4 31       	pushm	r0-r7,lr
8000468a:	f6 c8 ff f5 	sub	r8,r11,-11
8000468e:	18 95       	mov	r5,r12
80004690:	10 97       	mov	r7,r8
80004692:	e0 17 ff f8 	andl	r7,0xfff8
80004696:	59 68       	cp.w	r8,22
80004698:	f9 b7 08 10 	movls	r7,16
8000469c:	16 37       	cp.w	r7,r11
8000469e:	5f 38       	srlo	r8
800046a0:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
800046a4:	c0 50       	breq	800046ae <_malloc_r+0x26>
800046a6:	30 c8       	mov	r8,12
800046a8:	99 38       	st.w	r12[0xc],r8
800046aa:	e0 8f 01 ee 	bral	80004a86 <_malloc_r+0x3fe>
800046ae:	e0 a0 02 9f 	rcall	80004bec <__malloc_lock>
800046b2:	e0 47 01 f7 	cp.w	r7,503
800046b6:	e0 8b 00 1c 	brhi	800046ee <_malloc_r+0x66>
800046ba:	ee 03 16 03 	lsr	r3,r7,0x3
800046be:	31 08       	mov	r8,16
800046c0:	f0 03 00 38 	add	r8,r8,r3<<0x3
800046c4:	70 36       	ld.w	r6,r8[0xc]
800046c6:	10 36       	cp.w	r6,r8
800046c8:	c0 61       	brne	800046d4 <_malloc_r+0x4c>
800046ca:	ec c8 ff f8 	sub	r8,r6,-8
800046ce:	70 36       	ld.w	r6,r8[0xc]
800046d0:	10 36       	cp.w	r6,r8
800046d2:	c0 c0       	breq	800046ea <_malloc_r+0x62>
800046d4:	6c 18       	ld.w	r8,r6[0x4]
800046d6:	e0 18 ff fc 	andl	r8,0xfffc
800046da:	6c 3a       	ld.w	r10,r6[0xc]
800046dc:	ec 08 00 09 	add	r9,r6,r8
800046e0:	0a 9c       	mov	r12,r5
800046e2:	6c 28       	ld.w	r8,r6[0x8]
800046e4:	95 28       	st.w	r10[0x8],r8
800046e6:	91 3a       	st.w	r8[0xc],r10
800046e8:	c4 68       	rjmp	80004774 <_malloc_r+0xec>
800046ea:	2f e3       	sub	r3,-2
800046ec:	c4 c8       	rjmp	80004784 <_malloc_r+0xfc>
800046ee:	ee 03 16 09 	lsr	r3,r7,0x9
800046f2:	c0 41       	brne	800046fa <_malloc_r+0x72>
800046f4:	ee 03 16 03 	lsr	r3,r7,0x3
800046f8:	c2 68       	rjmp	80004744 <_malloc_r+0xbc>
800046fa:	58 43       	cp.w	r3,4
800046fc:	e0 8b 00 06 	brhi	80004708 <_malloc_r+0x80>
80004700:	ee 03 16 06 	lsr	r3,r7,0x6
80004704:	2c 83       	sub	r3,-56
80004706:	c1 f8       	rjmp	80004744 <_malloc_r+0xbc>
80004708:	59 43       	cp.w	r3,20
8000470a:	e0 8b 00 04 	brhi	80004712 <_malloc_r+0x8a>
8000470e:	2a 53       	sub	r3,-91
80004710:	c1 a8       	rjmp	80004744 <_malloc_r+0xbc>
80004712:	e0 43 00 54 	cp.w	r3,84
80004716:	e0 8b 00 06 	brhi	80004722 <_malloc_r+0x9a>
8000471a:	ee 03 16 0c 	lsr	r3,r7,0xc
8000471e:	29 23       	sub	r3,-110
80004720:	c1 28       	rjmp	80004744 <_malloc_r+0xbc>
80004722:	e0 43 01 54 	cp.w	r3,340
80004726:	e0 8b 00 06 	brhi	80004732 <_malloc_r+0xaa>
8000472a:	ee 03 16 0f 	lsr	r3,r7,0xf
8000472e:	28 93       	sub	r3,-119
80004730:	c0 a8       	rjmp	80004744 <_malloc_r+0xbc>
80004732:	e0 43 05 54 	cp.w	r3,1364
80004736:	e0 88 00 04 	brls	8000473e <_malloc_r+0xb6>
8000473a:	37 e3       	mov	r3,126
8000473c:	c0 48       	rjmp	80004744 <_malloc_r+0xbc>
8000473e:	ee 03 16 12 	lsr	r3,r7,0x12
80004742:	28 43       	sub	r3,-124
80004744:	31 0a       	mov	r10,16
80004746:	f4 03 00 3a 	add	r10,r10,r3<<0x3
8000474a:	74 36       	ld.w	r6,r10[0xc]
8000474c:	c1 98       	rjmp	8000477e <_malloc_r+0xf6>
8000474e:	6c 19       	ld.w	r9,r6[0x4]
80004750:	e0 19 ff fc 	andl	r9,0xfffc
80004754:	f2 07 01 0b 	sub	r11,r9,r7
80004758:	58 fb       	cp.w	r11,15
8000475a:	e0 8a 00 04 	brle	80004762 <_malloc_r+0xda>
8000475e:	20 13       	sub	r3,1
80004760:	c1 18       	rjmp	80004782 <_malloc_r+0xfa>
80004762:	6c 38       	ld.w	r8,r6[0xc]
80004764:	58 0b       	cp.w	r11,0
80004766:	c0 b5       	brlt	8000477c <_malloc_r+0xf4>
80004768:	6c 2a       	ld.w	r10,r6[0x8]
8000476a:	ec 09 00 09 	add	r9,r6,r9
8000476e:	0a 9c       	mov	r12,r5
80004770:	91 2a       	st.w	r8[0x8],r10
80004772:	95 38       	st.w	r10[0xc],r8
80004774:	72 18       	ld.w	r8,r9[0x4]
80004776:	a1 a8       	sbr	r8,0x0
80004778:	93 18       	st.w	r9[0x4],r8
8000477a:	cb 88       	rjmp	800048ea <_malloc_r+0x262>
8000477c:	10 96       	mov	r6,r8
8000477e:	14 36       	cp.w	r6,r10
80004780:	ce 71       	brne	8000474e <_malloc_r+0xc6>
80004782:	2f f3       	sub	r3,-1
80004784:	31 0a       	mov	r10,16
80004786:	f4 cc ff f8 	sub	r12,r10,-8
8000478a:	78 26       	ld.w	r6,r12[0x8]
8000478c:	18 36       	cp.w	r6,r12
8000478e:	c6 a0       	breq	80004862 <_malloc_r+0x1da>
80004790:	6c 19       	ld.w	r9,r6[0x4]
80004792:	e0 19 ff fc 	andl	r9,0xfffc
80004796:	f2 07 01 08 	sub	r8,r9,r7
8000479a:	58 f8       	cp.w	r8,15
8000479c:	e0 89 00 8c 	brgt	800048b4 <_malloc_r+0x22c>
800047a0:	99 3c       	st.w	r12[0xc],r12
800047a2:	99 2c       	st.w	r12[0x8],r12
800047a4:	58 08       	cp.w	r8,0
800047a6:	c0 55       	brlt	800047b0 <_malloc_r+0x128>
800047a8:	ec 09 00 09 	add	r9,r6,r9
800047ac:	0a 9c       	mov	r12,r5
800047ae:	ce 3b       	rjmp	80004774 <_malloc_r+0xec>
800047b0:	e0 49 01 ff 	cp.w	r9,511
800047b4:	e0 8b 00 13 	brhi	800047da <_malloc_r+0x152>
800047b8:	a3 99       	lsr	r9,0x3
800047ba:	f4 09 00 38 	add	r8,r10,r9<<0x3
800047be:	70 2b       	ld.w	r11,r8[0x8]
800047c0:	8d 38       	st.w	r6[0xc],r8
800047c2:	8d 2b       	st.w	r6[0x8],r11
800047c4:	97 36       	st.w	r11[0xc],r6
800047c6:	91 26       	st.w	r8[0x8],r6
800047c8:	a3 49       	asr	r9,0x2
800047ca:	74 18       	ld.w	r8,r10[0x4]
800047cc:	30 1b       	mov	r11,1
800047ce:	f6 09 09 49 	lsl	r9,r11,r9
800047d2:	f1 e9 10 09 	or	r9,r8,r9
800047d6:	95 19       	st.w	r10[0x4],r9
800047d8:	c4 58       	rjmp	80004862 <_malloc_r+0x1da>
800047da:	f2 0a 16 09 	lsr	r10,r9,0x9
800047de:	58 4a       	cp.w	r10,4
800047e0:	e0 8b 00 06 	brhi	800047ec <_malloc_r+0x164>
800047e4:	f2 0a 16 06 	lsr	r10,r9,0x6
800047e8:	2c 8a       	sub	r10,-56
800047ea:	c1 f8       	rjmp	80004828 <_malloc_r+0x1a0>
800047ec:	59 4a       	cp.w	r10,20
800047ee:	e0 8b 00 04 	brhi	800047f6 <_malloc_r+0x16e>
800047f2:	2a 5a       	sub	r10,-91
800047f4:	c1 a8       	rjmp	80004828 <_malloc_r+0x1a0>
800047f6:	e0 4a 00 54 	cp.w	r10,84
800047fa:	e0 8b 00 06 	brhi	80004806 <_malloc_r+0x17e>
800047fe:	f2 0a 16 0c 	lsr	r10,r9,0xc
80004802:	29 2a       	sub	r10,-110
80004804:	c1 28       	rjmp	80004828 <_malloc_r+0x1a0>
80004806:	e0 4a 01 54 	cp.w	r10,340
8000480a:	e0 8b 00 06 	brhi	80004816 <_malloc_r+0x18e>
8000480e:	f2 0a 16 0f 	lsr	r10,r9,0xf
80004812:	28 9a       	sub	r10,-119
80004814:	c0 a8       	rjmp	80004828 <_malloc_r+0x1a0>
80004816:	e0 4a 05 54 	cp.w	r10,1364
8000481a:	e0 88 00 04 	brls	80004822 <_malloc_r+0x19a>
8000481e:	37 ea       	mov	r10,126
80004820:	c0 48       	rjmp	80004828 <_malloc_r+0x1a0>
80004822:	f2 0a 16 12 	lsr	r10,r9,0x12
80004826:	28 4a       	sub	r10,-124
80004828:	31 0b       	mov	r11,16
8000482a:	f6 0a 00 34 	add	r4,r11,r10<<0x3
8000482e:	68 28       	ld.w	r8,r4[0x8]
80004830:	08 38       	cp.w	r8,r4
80004832:	c0 e1       	brne	8000484e <_malloc_r+0x1c6>
80004834:	76 19       	ld.w	r9,r11[0x4]
80004836:	a3 4a       	asr	r10,0x2
80004838:	30 1e       	mov	lr,1
8000483a:	fc 0a 09 4a 	lsl	r10,lr,r10
8000483e:	f3 ea 10 0a 	or	r10,r9,r10
80004842:	10 99       	mov	r9,r8
80004844:	97 1a       	st.w	r11[0x4],r10
80004846:	c0 a8       	rjmp	8000485a <_malloc_r+0x1d2>
80004848:	70 28       	ld.w	r8,r8[0x8]
8000484a:	08 38       	cp.w	r8,r4
8000484c:	c0 60       	breq	80004858 <_malloc_r+0x1d0>
8000484e:	70 1a       	ld.w	r10,r8[0x4]
80004850:	e0 1a ff fc 	andl	r10,0xfffc
80004854:	14 39       	cp.w	r9,r10
80004856:	cf 93       	brcs	80004848 <_malloc_r+0x1c0>
80004858:	70 39       	ld.w	r9,r8[0xc]
8000485a:	8d 39       	st.w	r6[0xc],r9
8000485c:	8d 28       	st.w	r6[0x8],r8
8000485e:	91 36       	st.w	r8[0xc],r6
80004860:	93 26       	st.w	r9[0x8],r6
80004862:	e6 08 14 02 	asr	r8,r3,0x2
80004866:	30 1b       	mov	r11,1
80004868:	31 04       	mov	r4,16
8000486a:	f6 08 09 4b 	lsl	r11,r11,r8
8000486e:	68 18       	ld.w	r8,r4[0x4]
80004870:	10 3b       	cp.w	r11,r8
80004872:	e0 8b 00 69 	brhi	80004944 <_malloc_r+0x2bc>
80004876:	f7 e8 00 09 	and	r9,r11,r8
8000487a:	c0 b1       	brne	80004890 <_malloc_r+0x208>
8000487c:	e0 13 ff fc 	andl	r3,0xfffc
80004880:	a1 7b       	lsl	r11,0x1
80004882:	2f c3       	sub	r3,-4
80004884:	c0 38       	rjmp	8000488a <_malloc_r+0x202>
80004886:	2f c3       	sub	r3,-4
80004888:	a1 7b       	lsl	r11,0x1
8000488a:	f7 e8 00 09 	and	r9,r11,r8
8000488e:	cf c0       	breq	80004886 <_malloc_r+0x1fe>
80004890:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80004894:	06 92       	mov	r2,r3
80004896:	1c 91       	mov	r1,lr
80004898:	62 36       	ld.w	r6,r1[0xc]
8000489a:	c2 d8       	rjmp	800048f4 <_malloc_r+0x26c>
8000489c:	6c 1a       	ld.w	r10,r6[0x4]
8000489e:	e0 1a ff fc 	andl	r10,0xfffc
800048a2:	f4 07 01 08 	sub	r8,r10,r7
800048a6:	58 f8       	cp.w	r8,15
800048a8:	e0 8a 00 15 	brle	800048d2 <_malloc_r+0x24a>
800048ac:	6c 3a       	ld.w	r10,r6[0xc]
800048ae:	6c 29       	ld.w	r9,r6[0x8]
800048b0:	95 29       	st.w	r10[0x8],r9
800048b2:	93 3a       	st.w	r9[0xc],r10
800048b4:	0e 99       	mov	r9,r7
800048b6:	ec 07 00 07 	add	r7,r6,r7
800048ba:	a1 a9       	sbr	r9,0x0
800048bc:	99 37       	st.w	r12[0xc],r7
800048be:	99 27       	st.w	r12[0x8],r7
800048c0:	8d 19       	st.w	r6[0x4],r9
800048c2:	ee 08 09 08 	st.w	r7[r8],r8
800048c6:	8f 2c       	st.w	r7[0x8],r12
800048c8:	8f 3c       	st.w	r7[0xc],r12
800048ca:	a1 a8       	sbr	r8,0x0
800048cc:	0a 9c       	mov	r12,r5
800048ce:	8f 18       	st.w	r7[0x4],r8
800048d0:	c0 d8       	rjmp	800048ea <_malloc_r+0x262>
800048d2:	6c 39       	ld.w	r9,r6[0xc]
800048d4:	58 08       	cp.w	r8,0
800048d6:	c0 e5       	brlt	800048f2 <_malloc_r+0x26a>
800048d8:	ec 0a 00 0a 	add	r10,r6,r10
800048dc:	74 18       	ld.w	r8,r10[0x4]
800048de:	a1 a8       	sbr	r8,0x0
800048e0:	0a 9c       	mov	r12,r5
800048e2:	95 18       	st.w	r10[0x4],r8
800048e4:	6c 28       	ld.w	r8,r6[0x8]
800048e6:	93 28       	st.w	r9[0x8],r8
800048e8:	91 39       	st.w	r8[0xc],r9
800048ea:	c8 2d       	rcall	80004bee <__malloc_unlock>
800048ec:	ec cc ff f8 	sub	r12,r6,-8
800048f0:	d8 32       	popm	r0-r7,pc
800048f2:	12 96       	mov	r6,r9
800048f4:	02 36       	cp.w	r6,r1
800048f6:	cd 31       	brne	8000489c <_malloc_r+0x214>
800048f8:	2f f2       	sub	r2,-1
800048fa:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
800048fe:	c0 30       	breq	80004904 <_malloc_r+0x27c>
80004900:	2f 81       	sub	r1,-8
80004902:	cc bb       	rjmp	80004898 <_malloc_r+0x210>
80004904:	1c 98       	mov	r8,lr
80004906:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000490a:	c0 81       	brne	8000491a <_malloc_r+0x292>
8000490c:	68 19       	ld.w	r9,r4[0x4]
8000490e:	f6 08 11 ff 	rsub	r8,r11,-1
80004912:	f3 e8 00 08 	and	r8,r9,r8
80004916:	89 18       	st.w	r4[0x4],r8
80004918:	c0 78       	rjmp	80004926 <_malloc_r+0x29e>
8000491a:	f0 c9 00 08 	sub	r9,r8,8
8000491e:	20 13       	sub	r3,1
80004920:	70 08       	ld.w	r8,r8[0x0]
80004922:	12 38       	cp.w	r8,r9
80004924:	cf 10       	breq	80004906 <_malloc_r+0x27e>
80004926:	a1 7b       	lsl	r11,0x1
80004928:	68 18       	ld.w	r8,r4[0x4]
8000492a:	10 3b       	cp.w	r11,r8
8000492c:	e0 8b 00 0c 	brhi	80004944 <_malloc_r+0x2bc>
80004930:	58 0b       	cp.w	r11,0
80004932:	c0 90       	breq	80004944 <_malloc_r+0x2bc>
80004934:	04 93       	mov	r3,r2
80004936:	c0 38       	rjmp	8000493c <_malloc_r+0x2b4>
80004938:	2f c3       	sub	r3,-4
8000493a:	a1 7b       	lsl	r11,0x1
8000493c:	f7 e8 00 09 	and	r9,r11,r8
80004940:	ca 81       	brne	80004890 <_malloc_r+0x208>
80004942:	cf bb       	rjmp	80004938 <_malloc_r+0x2b0>
80004944:	68 23       	ld.w	r3,r4[0x8]
80004946:	66 12       	ld.w	r2,r3[0x4]
80004948:	e0 12 ff fc 	andl	r2,0xfffc
8000494c:	0e 32       	cp.w	r2,r7
8000494e:	5f 39       	srlo	r9
80004950:	e4 07 01 08 	sub	r8,r2,r7
80004954:	58 f8       	cp.w	r8,15
80004956:	5f aa       	srle	r10
80004958:	f5 e9 10 09 	or	r9,r10,r9
8000495c:	e0 80 00 96 	breq	80004a88 <_malloc_r+0x400>
80004960:	e0 68 06 64 	mov	r8,1636
80004964:	70 01       	ld.w	r1,r8[0x0]
80004966:	e0 68 04 1c 	mov	r8,1052
8000496a:	2f 01       	sub	r1,-16
8000496c:	70 08       	ld.w	r8,r8[0x0]
8000496e:	0e 01       	add	r1,r7
80004970:	5b f8       	cp.w	r8,-1
80004972:	c0 40       	breq	8000497a <_malloc_r+0x2f2>
80004974:	28 11       	sub	r1,-127
80004976:	e0 11 ff 80 	andl	r1,0xff80
8000497a:	02 9b       	mov	r11,r1
8000497c:	0a 9c       	mov	r12,r5
8000497e:	c3 9d       	rcall	80004bf0 <_sbrk_r>
80004980:	18 96       	mov	r6,r12
80004982:	5b fc       	cp.w	r12,-1
80004984:	c7 30       	breq	80004a6a <_malloc_r+0x3e2>
80004986:	e6 02 00 08 	add	r8,r3,r2
8000498a:	10 3c       	cp.w	r12,r8
8000498c:	c0 32       	brcc	80004992 <_malloc_r+0x30a>
8000498e:	08 33       	cp.w	r3,r4
80004990:	c6 d1       	brne	80004a6a <_malloc_r+0x3e2>
80004992:	e0 6a 06 68 	mov	r10,1640
80004996:	74 09       	ld.w	r9,r10[0x0]
80004998:	e2 09 00 09 	add	r9,r1,r9
8000499c:	95 09       	st.w	r10[0x0],r9
8000499e:	10 36       	cp.w	r6,r8
800049a0:	c0 a1       	brne	800049b4 <_malloc_r+0x32c>
800049a2:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
800049a6:	c0 71       	brne	800049b4 <_malloc_r+0x32c>
800049a8:	e2 02 00 02 	add	r2,r1,r2
800049ac:	68 28       	ld.w	r8,r4[0x8]
800049ae:	a1 a2       	sbr	r2,0x0
800049b0:	91 12       	st.w	r8[0x4],r2
800049b2:	c4 d8       	rjmp	80004a4c <_malloc_r+0x3c4>
800049b4:	e0 6a 04 1c 	mov	r10,1052
800049b8:	74 0b       	ld.w	r11,r10[0x0]
800049ba:	5b fb       	cp.w	r11,-1
800049bc:	c0 31       	brne	800049c2 <_malloc_r+0x33a>
800049be:	95 06       	st.w	r10[0x0],r6
800049c0:	c0 78       	rjmp	800049ce <_malloc_r+0x346>
800049c2:	ec 09 00 09 	add	r9,r6,r9
800049c6:	e0 6a 06 68 	mov	r10,1640
800049ca:	10 19       	sub	r9,r8
800049cc:	95 09       	st.w	r10[0x0],r9
800049ce:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
800049d2:	f0 09 11 08 	rsub	r9,r8,8
800049d6:	58 08       	cp.w	r8,0
800049d8:	f2 08 17 10 	movne	r8,r9
800049dc:	ed d8 e1 06 	addne	r6,r6,r8
800049e0:	28 08       	sub	r8,-128
800049e2:	ec 01 00 01 	add	r1,r6,r1
800049e6:	0a 9c       	mov	r12,r5
800049e8:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
800049ec:	f0 01 01 01 	sub	r1,r8,r1
800049f0:	02 9b       	mov	r11,r1
800049f2:	cf fc       	rcall	80004bf0 <_sbrk_r>
800049f4:	e0 68 06 68 	mov	r8,1640
800049f8:	5b fc       	cp.w	r12,-1
800049fa:	ec 0c 17 00 	moveq	r12,r6
800049fe:	f9 b1 00 00 	moveq	r1,0
80004a02:	70 09       	ld.w	r9,r8[0x0]
80004a04:	0c 1c       	sub	r12,r6
80004a06:	89 26       	st.w	r4[0x8],r6
80004a08:	02 0c       	add	r12,r1
80004a0a:	12 01       	add	r1,r9
80004a0c:	a1 ac       	sbr	r12,0x0
80004a0e:	91 01       	st.w	r8[0x0],r1
80004a10:	8d 1c       	st.w	r6[0x4],r12
80004a12:	08 33       	cp.w	r3,r4
80004a14:	c1 c0       	breq	80004a4c <_malloc_r+0x3c4>
80004a16:	58 f2       	cp.w	r2,15
80004a18:	e0 8b 00 05 	brhi	80004a22 <_malloc_r+0x39a>
80004a1c:	30 18       	mov	r8,1
80004a1e:	8d 18       	st.w	r6[0x4],r8
80004a20:	c2 58       	rjmp	80004a6a <_malloc_r+0x3e2>
80004a22:	30 59       	mov	r9,5
80004a24:	20 c2       	sub	r2,12
80004a26:	e0 12 ff f8 	andl	r2,0xfff8
80004a2a:	e6 02 00 08 	add	r8,r3,r2
80004a2e:	91 29       	st.w	r8[0x8],r9
80004a30:	91 19       	st.w	r8[0x4],r9
80004a32:	66 18       	ld.w	r8,r3[0x4]
80004a34:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004a38:	e5 e8 10 08 	or	r8,r2,r8
80004a3c:	87 18       	st.w	r3[0x4],r8
80004a3e:	58 f2       	cp.w	r2,15
80004a40:	e0 88 00 06 	brls	80004a4c <_malloc_r+0x3c4>
80004a44:	e6 cb ff f8 	sub	r11,r3,-8
80004a48:	0a 9c       	mov	r12,r5
80004a4a:	c4 9d       	rcall	80004cdc <_free_r>
80004a4c:	e0 69 06 60 	mov	r9,1632
80004a50:	72 0a       	ld.w	r10,r9[0x0]
80004a52:	e0 68 06 68 	mov	r8,1640
80004a56:	70 08       	ld.w	r8,r8[0x0]
80004a58:	14 38       	cp.w	r8,r10
80004a5a:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80004a5e:	e0 69 06 5c 	mov	r9,1628
80004a62:	72 0a       	ld.w	r10,r9[0x0]
80004a64:	14 38       	cp.w	r8,r10
80004a66:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80004a6a:	68 28       	ld.w	r8,r4[0x8]
80004a6c:	70 18       	ld.w	r8,r8[0x4]
80004a6e:	e0 18 ff fc 	andl	r8,0xfffc
80004a72:	0e 38       	cp.w	r8,r7
80004a74:	5f 39       	srlo	r9
80004a76:	0e 18       	sub	r8,r7
80004a78:	58 f8       	cp.w	r8,15
80004a7a:	5f aa       	srle	r10
80004a7c:	f5 e9 10 09 	or	r9,r10,r9
80004a80:	c0 40       	breq	80004a88 <_malloc_r+0x400>
80004a82:	0a 9c       	mov	r12,r5
80004a84:	cb 5c       	rcall	80004bee <__malloc_unlock>
80004a86:	d8 3a       	popm	r0-r7,pc,r12=0
80004a88:	68 26       	ld.w	r6,r4[0x8]
80004a8a:	a1 a8       	sbr	r8,0x0
80004a8c:	0e 99       	mov	r9,r7
80004a8e:	a1 a9       	sbr	r9,0x0
80004a90:	8d 19       	st.w	r6[0x4],r9
80004a92:	ec 07 00 07 	add	r7,r6,r7
80004a96:	0a 9c       	mov	r12,r5
80004a98:	89 27       	st.w	r4[0x8],r7
80004a9a:	8f 18       	st.w	r7[0x4],r8
80004a9c:	ca 9c       	rcall	80004bee <__malloc_unlock>
80004a9e:	ec cc ff f8 	sub	r12,r6,-8
80004aa2:	d8 32       	popm	r0-r7,pc

80004aa4 <memcpy>:
80004aa4:	58 8a       	cp.w	r10,8
80004aa6:	c2 f5       	brlt	80004b04 <memcpy+0x60>
80004aa8:	f9 eb 10 09 	or	r9,r12,r11
80004aac:	e2 19 00 03 	andl	r9,0x3,COH
80004ab0:	e0 81 00 97 	brne	80004bde <memcpy+0x13a>
80004ab4:	e0 4a 00 20 	cp.w	r10,32
80004ab8:	c3 b4       	brge	80004b2e <memcpy+0x8a>
80004aba:	f4 08 14 02 	asr	r8,r10,0x2
80004abe:	f0 09 11 08 	rsub	r9,r8,8
80004ac2:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80004ac6:	76 69       	ld.w	r9,r11[0x18]
80004ac8:	99 69       	st.w	r12[0x18],r9
80004aca:	76 59       	ld.w	r9,r11[0x14]
80004acc:	99 59       	st.w	r12[0x14],r9
80004ace:	76 49       	ld.w	r9,r11[0x10]
80004ad0:	99 49       	st.w	r12[0x10],r9
80004ad2:	76 39       	ld.w	r9,r11[0xc]
80004ad4:	99 39       	st.w	r12[0xc],r9
80004ad6:	76 29       	ld.w	r9,r11[0x8]
80004ad8:	99 29       	st.w	r12[0x8],r9
80004ada:	76 19       	ld.w	r9,r11[0x4]
80004adc:	99 19       	st.w	r12[0x4],r9
80004ade:	76 09       	ld.w	r9,r11[0x0]
80004ae0:	99 09       	st.w	r12[0x0],r9
80004ae2:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80004ae6:	f8 08 00 28 	add	r8,r12,r8<<0x2
80004aea:	e0 1a 00 03 	andl	r10,0x3
80004aee:	f4 0a 11 04 	rsub	r10,r10,4
80004af2:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80004af6:	17 a9       	ld.ub	r9,r11[0x2]
80004af8:	b0 a9       	st.b	r8[0x2],r9
80004afa:	17 99       	ld.ub	r9,r11[0x1]
80004afc:	b0 99       	st.b	r8[0x1],r9
80004afe:	17 89       	ld.ub	r9,r11[0x0]
80004b00:	b0 89       	st.b	r8[0x0],r9
80004b02:	5e fc       	retal	r12
80004b04:	f4 0a 11 09 	rsub	r10,r10,9
80004b08:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80004b0c:	17 f9       	ld.ub	r9,r11[0x7]
80004b0e:	b8 f9       	st.b	r12[0x7],r9
80004b10:	17 e9       	ld.ub	r9,r11[0x6]
80004b12:	b8 e9       	st.b	r12[0x6],r9
80004b14:	17 d9       	ld.ub	r9,r11[0x5]
80004b16:	b8 d9       	st.b	r12[0x5],r9
80004b18:	17 c9       	ld.ub	r9,r11[0x4]
80004b1a:	b8 c9       	st.b	r12[0x4],r9
80004b1c:	17 b9       	ld.ub	r9,r11[0x3]
80004b1e:	b8 b9       	st.b	r12[0x3],r9
80004b20:	17 a9       	ld.ub	r9,r11[0x2]
80004b22:	b8 a9       	st.b	r12[0x2],r9
80004b24:	17 99       	ld.ub	r9,r11[0x1]
80004b26:	b8 99       	st.b	r12[0x1],r9
80004b28:	17 89       	ld.ub	r9,r11[0x0]
80004b2a:	b8 89       	st.b	r12[0x0],r9
80004b2c:	5e fc       	retal	r12
80004b2e:	eb cd 40 c0 	pushm	r6-r7,lr
80004b32:	18 99       	mov	r9,r12
80004b34:	22 0a       	sub	r10,32
80004b36:	b7 07       	ld.d	r6,r11++
80004b38:	b3 26       	st.d	r9++,r6
80004b3a:	b7 07       	ld.d	r6,r11++
80004b3c:	b3 26       	st.d	r9++,r6
80004b3e:	b7 07       	ld.d	r6,r11++
80004b40:	b3 26       	st.d	r9++,r6
80004b42:	b7 07       	ld.d	r6,r11++
80004b44:	b3 26       	st.d	r9++,r6
80004b46:	22 0a       	sub	r10,32
80004b48:	cf 74       	brge	80004b36 <memcpy+0x92>
80004b4a:	2f 0a       	sub	r10,-16
80004b4c:	c0 65       	brlt	80004b58 <memcpy+0xb4>
80004b4e:	b7 07       	ld.d	r6,r11++
80004b50:	b3 26       	st.d	r9++,r6
80004b52:	b7 07       	ld.d	r6,r11++
80004b54:	b3 26       	st.d	r9++,r6
80004b56:	21 0a       	sub	r10,16
80004b58:	5c 3a       	neg	r10
80004b5a:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80004b5e:	d7 03       	nop
80004b60:	d7 03       	nop
80004b62:	f7 36 00 0e 	ld.ub	r6,r11[14]
80004b66:	f3 66 00 0e 	st.b	r9[14],r6
80004b6a:	f7 36 00 0d 	ld.ub	r6,r11[13]
80004b6e:	f3 66 00 0d 	st.b	r9[13],r6
80004b72:	f7 36 00 0c 	ld.ub	r6,r11[12]
80004b76:	f3 66 00 0c 	st.b	r9[12],r6
80004b7a:	f7 36 00 0b 	ld.ub	r6,r11[11]
80004b7e:	f3 66 00 0b 	st.b	r9[11],r6
80004b82:	f7 36 00 0a 	ld.ub	r6,r11[10]
80004b86:	f3 66 00 0a 	st.b	r9[10],r6
80004b8a:	f7 36 00 09 	ld.ub	r6,r11[9]
80004b8e:	f3 66 00 09 	st.b	r9[9],r6
80004b92:	f7 36 00 08 	ld.ub	r6,r11[8]
80004b96:	f3 66 00 08 	st.b	r9[8],r6
80004b9a:	f7 36 00 07 	ld.ub	r6,r11[7]
80004b9e:	f3 66 00 07 	st.b	r9[7],r6
80004ba2:	f7 36 00 06 	ld.ub	r6,r11[6]
80004ba6:	f3 66 00 06 	st.b	r9[6],r6
80004baa:	f7 36 00 05 	ld.ub	r6,r11[5]
80004bae:	f3 66 00 05 	st.b	r9[5],r6
80004bb2:	f7 36 00 04 	ld.ub	r6,r11[4]
80004bb6:	f3 66 00 04 	st.b	r9[4],r6
80004bba:	f7 36 00 03 	ld.ub	r6,r11[3]
80004bbe:	f3 66 00 03 	st.b	r9[3],r6
80004bc2:	f7 36 00 02 	ld.ub	r6,r11[2]
80004bc6:	f3 66 00 02 	st.b	r9[2],r6
80004bca:	f7 36 00 01 	ld.ub	r6,r11[1]
80004bce:	f3 66 00 01 	st.b	r9[1],r6
80004bd2:	f7 36 00 00 	ld.ub	r6,r11[0]
80004bd6:	f3 66 00 00 	st.b	r9[0],r6
80004bda:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004bde:	20 1a       	sub	r10,1
80004be0:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80004be4:	f8 0a 0b 09 	st.b	r12[r10],r9
80004be8:	cf b1       	brne	80004bde <memcpy+0x13a>
80004bea:	5e fc       	retal	r12

80004bec <__malloc_lock>:
80004bec:	5e fc       	retal	r12

80004bee <__malloc_unlock>:
80004bee:	5e fc       	retal	r12

80004bf0 <_sbrk_r>:
80004bf0:	d4 21       	pushm	r4-r7,lr
80004bf2:	30 08       	mov	r8,0
80004bf4:	18 97       	mov	r7,r12
80004bf6:	e0 66 0e e4 	mov	r6,3812
80004bfa:	16 9c       	mov	r12,r11
80004bfc:	8d 08       	st.w	r6[0x0],r8
80004bfe:	c0 9c       	rcall	80004c10 <_sbrk>
80004c00:	5b fc       	cp.w	r12,-1
80004c02:	c0 51       	brne	80004c0c <_sbrk_r+0x1c>
80004c04:	6c 08       	ld.w	r8,r6[0x0]
80004c06:	58 08       	cp.w	r8,0
80004c08:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004c0c:	d8 22       	popm	r4-r7,pc
80004c0e:	d7 03       	nop

80004c10 <_sbrk>:
80004c10:	d4 01       	pushm	lr
80004c12:	e0 68 06 90 	mov	r8,1680
80004c16:	70 09       	ld.w	r9,r8[0x0]
80004c18:	58 09       	cp.w	r9,0
80004c1a:	c0 41       	brne	80004c22 <_sbrk+0x12>
80004c1c:	e0 69 0e e8 	mov	r9,3816
80004c20:	91 09       	st.w	r8[0x0],r9
80004c22:	e0 69 06 90 	mov	r9,1680
80004c26:	e0 6a f0 00 	mov	r10,61440
80004c2a:	72 08       	ld.w	r8,r9[0x0]
80004c2c:	f0 0c 00 0c 	add	r12,r8,r12
80004c30:	14 3c       	cp.w	r12,r10
80004c32:	e0 8b 00 04 	brhi	80004c3a <_sbrk+0x2a>
80004c36:	93 0c       	st.w	r9[0x0],r12
80004c38:	c0 58       	rjmp	80004c42 <_sbrk+0x32>
80004c3a:	c0 7c       	rcall	80004c48 <__errno>
80004c3c:	30 c8       	mov	r8,12
80004c3e:	99 08       	st.w	r12[0x0],r8
80004c40:	3f f8       	mov	r8,-1
80004c42:	10 9c       	mov	r12,r8
80004c44:	d8 02       	popm	pc
80004c46:	d7 03       	nop

80004c48 <__errno>:
80004c48:	e0 68 05 10 	mov	r8,1296
80004c4c:	70 0c       	ld.w	r12,r8[0x0]
80004c4e:	2f 4c       	sub	r12,-12
80004c50:	5e fc       	retal	r12
80004c52:	d7 03       	nop

80004c54 <_malloc_trim_r>:
80004c54:	d4 21       	pushm	r4-r7,lr
80004c56:	16 95       	mov	r5,r11
80004c58:	18 97       	mov	r7,r12
80004c5a:	cc 9f       	rcall	80004bec <__malloc_lock>
80004c5c:	31 04       	mov	r4,16
80004c5e:	68 28       	ld.w	r8,r4[0x8]
80004c60:	70 16       	ld.w	r6,r8[0x4]
80004c62:	e0 16 ff fc 	andl	r6,0xfffc
80004c66:	ec c8 ff 91 	sub	r8,r6,-111
80004c6a:	f0 05 01 05 	sub	r5,r8,r5
80004c6e:	e0 15 ff 80 	andl	r5,0xff80
80004c72:	ea c5 00 80 	sub	r5,r5,128
80004c76:	e0 45 00 7f 	cp.w	r5,127
80004c7a:	e0 8a 00 22 	brle	80004cbe <_malloc_trim_r+0x6a>
80004c7e:	30 0b       	mov	r11,0
80004c80:	0e 9c       	mov	r12,r7
80004c82:	cb 7f       	rcall	80004bf0 <_sbrk_r>
80004c84:	68 28       	ld.w	r8,r4[0x8]
80004c86:	0c 08       	add	r8,r6
80004c88:	10 3c       	cp.w	r12,r8
80004c8a:	c1 a1       	brne	80004cbe <_malloc_trim_r+0x6a>
80004c8c:	ea 0b 11 00 	rsub	r11,r5,0
80004c90:	0e 9c       	mov	r12,r7
80004c92:	ca ff       	rcall	80004bf0 <_sbrk_r>
80004c94:	5b fc       	cp.w	r12,-1
80004c96:	c1 71       	brne	80004cc4 <_malloc_trim_r+0x70>
80004c98:	30 0b       	mov	r11,0
80004c9a:	0e 9c       	mov	r12,r7
80004c9c:	ca af       	rcall	80004bf0 <_sbrk_r>
80004c9e:	68 28       	ld.w	r8,r4[0x8]
80004ca0:	f8 08 01 09 	sub	r9,r12,r8
80004ca4:	58 f9       	cp.w	r9,15
80004ca6:	e0 8a 00 0c 	brle	80004cbe <_malloc_trim_r+0x6a>
80004caa:	a1 a9       	sbr	r9,0x0
80004cac:	91 19       	st.w	r8[0x4],r9
80004cae:	e0 68 04 1c 	mov	r8,1052
80004cb2:	70 09       	ld.w	r9,r8[0x0]
80004cb4:	e0 68 06 68 	mov	r8,1640
80004cb8:	f8 09 01 09 	sub	r9,r12,r9
80004cbc:	91 09       	st.w	r8[0x0],r9
80004cbe:	0e 9c       	mov	r12,r7
80004cc0:	c9 7f       	rcall	80004bee <__malloc_unlock>
80004cc2:	d8 2a       	popm	r4-r7,pc,r12=0
80004cc4:	68 28       	ld.w	r8,r4[0x8]
80004cc6:	0a 16       	sub	r6,r5
80004cc8:	a1 a6       	sbr	r6,0x0
80004cca:	91 16       	st.w	r8[0x4],r6
80004ccc:	e0 68 06 68 	mov	r8,1640
80004cd0:	70 09       	ld.w	r9,r8[0x0]
80004cd2:	0a 19       	sub	r9,r5
80004cd4:	0e 9c       	mov	r12,r7
80004cd6:	91 09       	st.w	r8[0x0],r9
80004cd8:	c8 bf       	rcall	80004bee <__malloc_unlock>
80004cda:	da 2a       	popm	r4-r7,pc,r12=1

80004cdc <_free_r>:
80004cdc:	d4 21       	pushm	r4-r7,lr
80004cde:	16 96       	mov	r6,r11
80004ce0:	18 97       	mov	r7,r12
80004ce2:	58 0b       	cp.w	r11,0
80004ce4:	e0 80 00 bb 	breq	80004e5a <_free_r+0x17e>
80004ce8:	c8 2f       	rcall	80004bec <__malloc_lock>
80004cea:	20 86       	sub	r6,8
80004cec:	31 0a       	mov	r10,16
80004cee:	6c 18       	ld.w	r8,r6[0x4]
80004cf0:	74 2e       	ld.w	lr,r10[0x8]
80004cf2:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80004cf6:	a1 c8       	cbr	r8,0x0
80004cf8:	ec 08 00 09 	add	r9,r6,r8
80004cfc:	72 1b       	ld.w	r11,r9[0x4]
80004cfe:	e0 1b ff fc 	andl	r11,0xfffc
80004d02:	1c 39       	cp.w	r9,lr
80004d04:	c1 d1       	brne	80004d3e <_free_r+0x62>
80004d06:	f6 08 00 08 	add	r8,r11,r8
80004d0a:	58 0c       	cp.w	r12,0
80004d0c:	c0 81       	brne	80004d1c <_free_r+0x40>
80004d0e:	6c 09       	ld.w	r9,r6[0x0]
80004d10:	12 16       	sub	r6,r9
80004d12:	12 08       	add	r8,r9
80004d14:	6c 3b       	ld.w	r11,r6[0xc]
80004d16:	6c 29       	ld.w	r9,r6[0x8]
80004d18:	97 29       	st.w	r11[0x8],r9
80004d1a:	93 3b       	st.w	r9[0xc],r11
80004d1c:	10 99       	mov	r9,r8
80004d1e:	95 26       	st.w	r10[0x8],r6
80004d20:	a1 a9       	sbr	r9,0x0
80004d22:	8d 19       	st.w	r6[0x4],r9
80004d24:	e0 69 04 18 	mov	r9,1048
80004d28:	72 09       	ld.w	r9,r9[0x0]
80004d2a:	12 38       	cp.w	r8,r9
80004d2c:	c0 63       	brcs	80004d38 <_free_r+0x5c>
80004d2e:	e0 68 06 64 	mov	r8,1636
80004d32:	0e 9c       	mov	r12,r7
80004d34:	70 0b       	ld.w	r11,r8[0x0]
80004d36:	c8 ff       	rcall	80004c54 <_malloc_trim_r>
80004d38:	0e 9c       	mov	r12,r7
80004d3a:	c5 af       	rcall	80004bee <__malloc_unlock>
80004d3c:	d8 22       	popm	r4-r7,pc
80004d3e:	93 1b       	st.w	r9[0x4],r11
80004d40:	58 0c       	cp.w	r12,0
80004d42:	c0 30       	breq	80004d48 <_free_r+0x6c>
80004d44:	30 0c       	mov	r12,0
80004d46:	c1 08       	rjmp	80004d66 <_free_r+0x8a>
80004d48:	6c 0e       	ld.w	lr,r6[0x0]
80004d4a:	f4 c5 ff f8 	sub	r5,r10,-8
80004d4e:	1c 16       	sub	r6,lr
80004d50:	1c 08       	add	r8,lr
80004d52:	6c 2e       	ld.w	lr,r6[0x8]
80004d54:	0a 3e       	cp.w	lr,r5
80004d56:	f9 bc 00 01 	moveq	r12,1
80004d5a:	ed f5 10 03 	ld.wne	r5,r6[0xc]
80004d5e:	eb fe 1a 02 	st.wne	r5[0x8],lr
80004d62:	fd f5 1a 03 	st.wne	lr[0xc],r5
80004d66:	f2 0b 00 0e 	add	lr,r9,r11
80004d6a:	7c 1e       	ld.w	lr,lr[0x4]
80004d6c:	ed be 00 00 	bld	lr,0x0
80004d70:	c1 30       	breq	80004d96 <_free_r+0xba>
80004d72:	16 08       	add	r8,r11
80004d74:	58 0c       	cp.w	r12,0
80004d76:	c0 c1       	brne	80004d8e <_free_r+0xb2>
80004d78:	31 0e       	mov	lr,16
80004d7a:	72 2b       	ld.w	r11,r9[0x8]
80004d7c:	2f 8e       	sub	lr,-8
80004d7e:	1c 3b       	cp.w	r11,lr
80004d80:	c0 71       	brne	80004d8e <_free_r+0xb2>
80004d82:	97 36       	st.w	r11[0xc],r6
80004d84:	97 26       	st.w	r11[0x8],r6
80004d86:	8d 2b       	st.w	r6[0x8],r11
80004d88:	8d 3b       	st.w	r6[0xc],r11
80004d8a:	30 1c       	mov	r12,1
80004d8c:	c0 58       	rjmp	80004d96 <_free_r+0xba>
80004d8e:	72 2b       	ld.w	r11,r9[0x8]
80004d90:	72 39       	ld.w	r9,r9[0xc]
80004d92:	93 2b       	st.w	r9[0x8],r11
80004d94:	97 39       	st.w	r11[0xc],r9
80004d96:	10 99       	mov	r9,r8
80004d98:	ec 08 09 08 	st.w	r6[r8],r8
80004d9c:	a1 a9       	sbr	r9,0x0
80004d9e:	8d 19       	st.w	r6[0x4],r9
80004da0:	58 0c       	cp.w	r12,0
80004da2:	c5 a1       	brne	80004e56 <_free_r+0x17a>
80004da4:	e0 48 01 ff 	cp.w	r8,511
80004da8:	e0 8b 00 13 	brhi	80004dce <_free_r+0xf2>
80004dac:	a3 98       	lsr	r8,0x3
80004dae:	f4 08 00 39 	add	r9,r10,r8<<0x3
80004db2:	72 2b       	ld.w	r11,r9[0x8]
80004db4:	8d 39       	st.w	r6[0xc],r9
80004db6:	8d 2b       	st.w	r6[0x8],r11
80004db8:	97 36       	st.w	r11[0xc],r6
80004dba:	93 26       	st.w	r9[0x8],r6
80004dbc:	a3 48       	asr	r8,0x2
80004dbe:	74 19       	ld.w	r9,r10[0x4]
80004dc0:	30 1b       	mov	r11,1
80004dc2:	f6 08 09 48 	lsl	r8,r11,r8
80004dc6:	f3 e8 10 08 	or	r8,r9,r8
80004dca:	95 18       	st.w	r10[0x4],r8
80004dcc:	c4 58       	rjmp	80004e56 <_free_r+0x17a>
80004dce:	f0 0b 16 09 	lsr	r11,r8,0x9
80004dd2:	58 4b       	cp.w	r11,4
80004dd4:	e0 8b 00 06 	brhi	80004de0 <_free_r+0x104>
80004dd8:	f0 0b 16 06 	lsr	r11,r8,0x6
80004ddc:	2c 8b       	sub	r11,-56
80004dde:	c2 08       	rjmp	80004e1e <_free_r+0x142>
80004de0:	59 4b       	cp.w	r11,20
80004de2:	e0 8b 00 04 	brhi	80004dea <_free_r+0x10e>
80004de6:	2a 5b       	sub	r11,-91
80004de8:	c1 b8       	rjmp	80004e1e <_free_r+0x142>
80004dea:	e0 4b 00 54 	cp.w	r11,84
80004dee:	e0 8b 00 06 	brhi	80004dfa <_free_r+0x11e>
80004df2:	f0 0b 16 0c 	lsr	r11,r8,0xc
80004df6:	29 2b       	sub	r11,-110
80004df8:	c1 38       	rjmp	80004e1e <_free_r+0x142>
80004dfa:	e0 4b 01 54 	cp.w	r11,340
80004dfe:	e0 8b 00 06 	brhi	80004e0a <_free_r+0x12e>
80004e02:	f0 0b 16 0f 	lsr	r11,r8,0xf
80004e06:	28 9b       	sub	r11,-119
80004e08:	c0 b8       	rjmp	80004e1e <_free_r+0x142>
80004e0a:	e0 4b 05 54 	cp.w	r11,1364
80004e0e:	e0 88 00 05 	brls	80004e18 <_free_r+0x13c>
80004e12:	37 eb       	mov	r11,126
80004e14:	c0 58       	rjmp	80004e1e <_free_r+0x142>
80004e16:	d7 03       	nop
80004e18:	f0 0b 16 12 	lsr	r11,r8,0x12
80004e1c:	28 4b       	sub	r11,-124
80004e1e:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
80004e22:	78 29       	ld.w	r9,r12[0x8]
80004e24:	18 39       	cp.w	r9,r12
80004e26:	c0 e1       	brne	80004e42 <_free_r+0x166>
80004e28:	74 18       	ld.w	r8,r10[0x4]
80004e2a:	a3 4b       	asr	r11,0x2
80004e2c:	30 1c       	mov	r12,1
80004e2e:	f8 0b 09 4b 	lsl	r11,r12,r11
80004e32:	f1 eb 10 0b 	or	r11,r8,r11
80004e36:	12 98       	mov	r8,r9
80004e38:	95 1b       	st.w	r10[0x4],r11
80004e3a:	c0 a8       	rjmp	80004e4e <_free_r+0x172>
80004e3c:	72 29       	ld.w	r9,r9[0x8]
80004e3e:	18 39       	cp.w	r9,r12
80004e40:	c0 60       	breq	80004e4c <_free_r+0x170>
80004e42:	72 1a       	ld.w	r10,r9[0x4]
80004e44:	e0 1a ff fc 	andl	r10,0xfffc
80004e48:	14 38       	cp.w	r8,r10
80004e4a:	cf 93       	brcs	80004e3c <_free_r+0x160>
80004e4c:	72 38       	ld.w	r8,r9[0xc]
80004e4e:	8d 38       	st.w	r6[0xc],r8
80004e50:	8d 29       	st.w	r6[0x8],r9
80004e52:	93 36       	st.w	r9[0xc],r6
80004e54:	91 26       	st.w	r8[0x8],r6
80004e56:	0e 9c       	mov	r12,r7
80004e58:	cc be       	rcall	80004bee <__malloc_unlock>
80004e5a:	d8 22       	popm	r4-r7,pc

Disassembly of section .exception:

80005000 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80005000:	c0 08       	rjmp	80005000 <_evba>
	...

80005004 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80005004:	c0 08       	rjmp	80005004 <_handle_TLB_Multiple_Hit>
	...

80005008 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80005008:	c0 08       	rjmp	80005008 <_handle_Bus_Error_Data_Fetch>
	...

8000500c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000500c:	c0 08       	rjmp	8000500c <_handle_Bus_Error_Instruction_Fetch>
	...

80005010 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80005010:	c0 08       	rjmp	80005010 <_handle_NMI>
	...

80005014 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80005014:	c0 08       	rjmp	80005014 <_handle_Instruction_Address>
	...

80005018 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80005018:	c0 08       	rjmp	80005018 <_handle_ITLB_Protection>
	...

8000501c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000501c:	c0 08       	rjmp	8000501c <_handle_Breakpoint>
	...

80005020 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80005020:	c0 08       	rjmp	80005020 <_handle_Illegal_Opcode>
	...

80005024 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80005024:	c0 08       	rjmp	80005024 <_handle_Unimplemented_Instruction>
	...

80005028 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80005028:	c0 08       	rjmp	80005028 <_handle_Privilege_Violation>
	...

8000502c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000502c:	c0 08       	rjmp	8000502c <_handle_Floating_Point>
	...

80005030 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80005030:	c0 08       	rjmp	80005030 <_handle_Coprocessor_Absent>
	...

80005034 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80005034:	c0 08       	rjmp	80005034 <_handle_Data_Address_Read>
	...

80005038 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80005038:	c0 08       	rjmp	80005038 <_handle_Data_Address_Write>
	...

8000503c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000503c:	c0 08       	rjmp	8000503c <_handle_DTLB_Protection_Read>
	...

80005040 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80005040:	c0 08       	rjmp	80005040 <_handle_DTLB_Protection_Write>
	...

80005044 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80005044:	c0 08       	rjmp	80005044 <_handle_DTLB_Modified>
	...

80005050 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80005050:	c0 08       	rjmp	80005050 <_handle_ITLB_Miss>
	...

80005060 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80005060:	c0 08       	rjmp	80005060 <_handle_DTLB_Miss_Read>
	...

80005070 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80005070:	c0 08       	rjmp	80005070 <_handle_DTLB_Miss_Write>
	...

80005100 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80005100:	c0 08       	rjmp	80005100 <_handle_Supervisor_Call>
80005102:	d7 03       	nop

80005104 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80005104:	30 0c       	mov	r12,0
80005106:	fe b0 f0 8b 	rcall	8000321c <_get_interrupt_handler>
8000510a:	58 0c       	cp.w	r12,0
8000510c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80005110:	d6 03       	rete

80005112 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80005112:	30 1c       	mov	r12,1
80005114:	fe b0 f0 84 	rcall	8000321c <_get_interrupt_handler>
80005118:	58 0c       	cp.w	r12,0
8000511a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000511e:	d6 03       	rete

80005120 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80005120:	30 2c       	mov	r12,2
80005122:	fe b0 f0 7d 	rcall	8000321c <_get_interrupt_handler>
80005126:	58 0c       	cp.w	r12,0
80005128:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000512c:	d6 03       	rete

8000512e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000512e:	30 3c       	mov	r12,3
80005130:	fe b0 f0 76 	rcall	8000321c <_get_interrupt_handler>
80005134:	58 0c       	cp.w	r12,0
80005136:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000513a:	d6 03       	rete
8000513c:	d7 03       	nop
8000513e:	d7 03       	nop
80005140:	d7 03       	nop
80005142:	d7 03       	nop
80005144:	d7 03       	nop
80005146:	d7 03       	nop
80005148:	d7 03       	nop
8000514a:	d7 03       	nop
8000514c:	d7 03       	nop
8000514e:	d7 03       	nop
80005150:	d7 03       	nop
80005152:	d7 03       	nop
80005154:	d7 03       	nop
80005156:	d7 03       	nop
80005158:	d7 03       	nop
8000515a:	d7 03       	nop
8000515c:	d7 03       	nop
8000515e:	d7 03       	nop
80005160:	d7 03       	nop
80005162:	d7 03       	nop
80005164:	d7 03       	nop
80005166:	d7 03       	nop
80005168:	d7 03       	nop
8000516a:	d7 03       	nop
8000516c:	d7 03       	nop
8000516e:	d7 03       	nop
80005170:	d7 03       	nop
80005172:	d7 03       	nop
80005174:	d7 03       	nop
80005176:	d7 03       	nop
80005178:	d7 03       	nop
8000517a:	d7 03       	nop
8000517c:	d7 03       	nop
8000517e:	d7 03       	nop
80005180:	d7 03       	nop
80005182:	d7 03       	nop
80005184:	d7 03       	nop
80005186:	d7 03       	nop
80005188:	d7 03       	nop
8000518a:	d7 03       	nop
8000518c:	d7 03       	nop
8000518e:	d7 03       	nop
80005190:	d7 03       	nop
80005192:	d7 03       	nop
80005194:	d7 03       	nop
80005196:	d7 03       	nop
80005198:	d7 03       	nop
8000519a:	d7 03       	nop
8000519c:	d7 03       	nop
8000519e:	d7 03       	nop
800051a0:	d7 03       	nop
800051a2:	d7 03       	nop
800051a4:	d7 03       	nop
800051a6:	d7 03       	nop
800051a8:	d7 03       	nop
800051aa:	d7 03       	nop
800051ac:	d7 03       	nop
800051ae:	d7 03       	nop
800051b0:	d7 03       	nop
800051b2:	d7 03       	nop
800051b4:	d7 03       	nop
800051b6:	d7 03       	nop
800051b8:	d7 03       	nop
800051ba:	d7 03       	nop
800051bc:	d7 03       	nop
800051be:	d7 03       	nop
800051c0:	d7 03       	nop
800051c2:	d7 03       	nop
800051c4:	d7 03       	nop
800051c6:	d7 03       	nop
800051c8:	d7 03       	nop
800051ca:	d7 03       	nop
800051cc:	d7 03       	nop
800051ce:	d7 03       	nop
800051d0:	d7 03       	nop
800051d2:	d7 03       	nop
800051d4:	d7 03       	nop
800051d6:	d7 03       	nop
800051d8:	d7 03       	nop
800051da:	d7 03       	nop
800051dc:	d7 03       	nop
800051de:	d7 03       	nop
800051e0:	d7 03       	nop
800051e2:	d7 03       	nop
800051e4:	d7 03       	nop
800051e6:	d7 03       	nop
800051e8:	d7 03       	nop
800051ea:	d7 03       	nop
800051ec:	d7 03       	nop
800051ee:	d7 03       	nop
800051f0:	d7 03       	nop
800051f2:	d7 03       	nop
800051f4:	d7 03       	nop
800051f6:	d7 03       	nop
800051f8:	d7 03       	nop
800051fa:	d7 03       	nop
800051fc:	d7 03       	nop
800051fe:	d7 03       	nop
