Release 11.5 - par L.70 (lin)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Wed Apr 20 13:43:14 2011

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   xps_bram_if_cntlr_0_port_BRAM_Addr<30>
   xps_bram_if_cntlr_0_port_BRAM_Addr<31>


