--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1756 paths analyzed, 452 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.569ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_20 (SLICE_X7Y114.A3), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_16 (FF)
  Destination:          comm_fpga_fx2/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.524ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_16 to comm_fpga_fx2/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y113.AQ      Tcko                  0.391   comm_fpga_fx2/count<17>
                                                       comm_fpga_fx2/count_16
    SLICE_X26Y113.A2     net (fanout=3)        3.607   comm_fpga_fx2/count<16>
    SLICE_X26Y113.COUT   Topcya                0.379   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<16>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y114.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y114.AMUX   Tcina                 0.202   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X7Y114.A3      net (fanout=1)        3.620   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<20>
    SLICE_X7Y114.CLK     Tas                   0.322   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/Mmux_count_next242
                                                       comm_fpga_fx2/count_20
    -------------------------------------------------  ---------------------------
    Total                                      8.524ns (1.294ns logic, 7.230ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_13 (FF)
  Destination:          comm_fpga_fx2/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.337ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_13 to comm_fpga_fx2/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y112.CQ      Tcko                  0.391   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/count_13
    SLICE_X26Y112.B4     net (fanout=3)        3.340   comm_fpga_fx2/count<13>
    SLICE_X26Y112.COUT   Topcyb                0.380   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<13>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y113.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y113.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y114.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y114.AMUX   Tcina                 0.202   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X7Y114.A3      net (fanout=1)        3.620   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<20>
    SLICE_X7Y114.CLK     Tas                   0.322   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/Mmux_count_next242
                                                       comm_fpga_fx2/count_20
    -------------------------------------------------  ---------------------------
    Total                                      8.337ns (1.371ns logic, 6.966ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_17 (FF)
  Destination:          comm_fpga_fx2/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.202ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_17 to comm_fpga_fx2/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y113.CQ      Tcko                  0.391   comm_fpga_fx2/count<17>
                                                       comm_fpga_fx2/count_17
    SLICE_X26Y113.B4     net (fanout=3)        3.284   comm_fpga_fx2/count<17>
    SLICE_X26Y113.COUT   Topcyb                0.380   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<17>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y114.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y114.AMUX   Tcina                 0.202   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X7Y114.A3      net (fanout=1)        3.620   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<20>
    SLICE_X7Y114.CLK     Tas                   0.322   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/Mmux_count_next242
                                                       comm_fpga_fx2/count_20
    -------------------------------------------------  ---------------------------
    Total                                      8.202ns (1.295ns logic, 6.907ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_21 (SLICE_X7Y114.C3), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_16 (FF)
  Destination:          comm_fpga_fx2/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.496ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_16 to comm_fpga_fx2/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y113.AQ      Tcko                  0.391   comm_fpga_fx2/count<17>
                                                       comm_fpga_fx2/count_16
    SLICE_X26Y113.A2     net (fanout=3)        3.607   comm_fpga_fx2/count<16>
    SLICE_X26Y113.COUT   Topcya                0.379   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<16>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y114.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y114.BMUX   Tcinb                 0.292   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X7Y114.C3      net (fanout=1)        3.502   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<21>
    SLICE_X7Y114.CLK     Tas                   0.322   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/Mmux_count_next262
                                                       comm_fpga_fx2/count_21
    -------------------------------------------------  ---------------------------
    Total                                      8.496ns (1.384ns logic, 7.112ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_13 (FF)
  Destination:          comm_fpga_fx2/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.309ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_13 to comm_fpga_fx2/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y112.CQ      Tcko                  0.391   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/count_13
    SLICE_X26Y112.B4     net (fanout=3)        3.340   comm_fpga_fx2/count<13>
    SLICE_X26Y112.COUT   Topcyb                0.380   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<13>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y113.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y113.COUT   Tbyp                  0.076   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y114.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y114.BMUX   Tcinb                 0.292   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X7Y114.C3      net (fanout=1)        3.502   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<21>
    SLICE_X7Y114.CLK     Tas                   0.322   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/Mmux_count_next262
                                                       comm_fpga_fx2/count_21
    -------------------------------------------------  ---------------------------
    Total                                      8.309ns (1.461ns logic, 6.848ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_17 (FF)
  Destination:          comm_fpga_fx2/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.174ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_17 to comm_fpga_fx2/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y113.CQ      Tcko                  0.391   comm_fpga_fx2/count<17>
                                                       comm_fpga_fx2/count_17
    SLICE_X26Y113.B4     net (fanout=3)        3.284   comm_fpga_fx2/count<17>
    SLICE_X26Y113.COUT   Topcyb                0.380   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<17>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y114.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X26Y114.BMUX   Tcinb                 0.292   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X7Y114.C3      net (fanout=1)        3.502   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<21>
    SLICE_X7Y114.CLK     Tas                   0.322   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/Mmux_count_next262
                                                       comm_fpga_fx2/count_21
    -------------------------------------------------  ---------------------------
    Total                                      8.174ns (1.385ns logic, 6.789ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_17 (SLICE_X7Y113.C6), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_16 (FF)
  Destination:          comm_fpga_fx2/count_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.128ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_16 to comm_fpga_fx2/count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y113.AQ      Tcko                  0.391   comm_fpga_fx2/count<17>
                                                       comm_fpga_fx2/count_16
    SLICE_X26Y113.A2     net (fanout=3)        3.607   comm_fpga_fx2/count<16>
    SLICE_X26Y113.BMUX   Topab                 0.439   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<16>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X7Y113.C6      net (fanout=1)        3.369   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<17>
    SLICE_X7Y113.CLK     Tas                   0.322   comm_fpga_fx2/count<17>
                                                       comm_fpga_fx2/Mmux_count_next172
                                                       comm_fpga_fx2/count_17
    -------------------------------------------------  ---------------------------
    Total                                      8.128ns (1.152ns logic, 6.976ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_13 (FF)
  Destination:          comm_fpga_fx2/count_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.097ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_13 to comm_fpga_fx2/count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y112.CQ      Tcko                  0.391   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/count_13
    SLICE_X26Y112.B4     net (fanout=3)        3.340   comm_fpga_fx2/count<13>
    SLICE_X26Y112.COUT   Topcyb                0.380   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<13>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y113.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y113.BMUX   Tcinb                 0.292   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X7Y113.C6      net (fanout=1)        3.369   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<17>
    SLICE_X7Y113.CLK     Tas                   0.322   comm_fpga_fx2/count<17>
                                                       comm_fpga_fx2/Mmux_count_next172
                                                       comm_fpga_fx2/count_17
    -------------------------------------------------  ---------------------------
    Total                                      8.097ns (1.385ns logic, 6.712ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_12 (FF)
  Destination:          comm_fpga_fx2/count_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.867ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_12 to comm_fpga_fx2/count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y112.AQ      Tcko                  0.391   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/count_12
    SLICE_X26Y112.A4     net (fanout=3)        3.111   comm_fpga_fx2/count<12>
    SLICE_X26Y112.COUT   Topcya                0.379   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<15>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_lut<12>_INV_0
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y113.CIN    net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<15>
    SLICE_X26Y113.BMUX   Tcinb                 0.292   comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_6_o_GND_6_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X7Y113.C6      net (fanout=1)        3.369   comm_fpga_fx2/GND_6_o_GND_6_o_sub_18_OUT<17>
    SLICE_X7Y113.CLK     Tas                   0.322   comm_fpga_fx2/count<17>
                                                       comm_fpga_fx2/Mmux_count_next172
                                                       comm_fpga_fx2/count_17
    -------------------------------------------------  ---------------------------
    Total                                      7.867ns (1.384ns logic, 6.483ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_25 (SLICE_X54Y115.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_25 (FF)
  Destination:          comm_fpga_fx2/count_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_25 to comm_fpga_fx2/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y115.AQ     Tcko                  0.200   comm_fpga_fx2/count<24>
                                                       comm_fpga_fx2/count_25
    SLICE_X54Y115.A6     net (fanout=4)        0.037   comm_fpga_fx2/count<25>
    SLICE_X54Y115.CLK    Tah         (-Th)    -0.190   comm_fpga_fx2/count<24>
                                                       comm_fpga_fx2/Mmux_count_next32
                                                       comm_fpga_fx2/count_25
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Paths for end point reg2_7 (SLICE_X5Y89.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg2_7 (FF)
  Destination:          reg2_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg2_7 to reg2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y89.DQ       Tcko                  0.198   reg2<7>
                                                       reg2_7
    SLICE_X5Y89.D6       net (fanout=2)        0.025   reg2<7>
    SLICE_X5Y89.CLK      Tah         (-Th)    -0.215   reg2<7>
                                                       reg2_7_dpot1
                                                       reg2_7
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_29 (SLICE_X29Y116.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_29 (FF)
  Destination:          comm_fpga_fx2/count_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_29 to comm_fpga_fx2/count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y116.AQ     Tcko                  0.198   comm_fpga_fx2/count<28>
                                                       comm_fpga_fx2/count_29
    SLICE_X29Y116.A6     net (fanout=4)        0.029   comm_fpga_fx2/count<29>
    SLICE_X29Y116.CLK    Tah         (-Th)    -0.215   comm_fpga_fx2/count<28>
                                                       comm_fpga_fx2/Mmux_count_next36
                                                       comm_fpga_fx2/count_29
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.413ns logic, 0.029ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: comm_fpga_fx2/count<7>/CLK
  Logical resource: comm_fpga_fx2/count_6/CK
  Location pin: SLICE_X12Y110.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: comm_fpga_fx2/count<7>/CLK
  Logical resource: comm_fpga_fx2/count_7/CK
  Location pin: SLICE_X12Y110.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    8.569|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1756 paths, 0 nets, and 673 connections

Design statistics:
   Minimum period:   8.569ns{1}   (Maximum frequency: 116.700MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 09 19:38:26 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 188 MB



