\doxysection{GPIOx\+\_\+\+Reg\+Def\+\_\+t Struct Reference}
\hypertarget{struct_g_p_i_ox___reg_def__t}{}\label{struct_g_p_i_ox___reg_def__t}\index{GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}}


{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___reg_def__t_a7131c3ab513a84fc69270888ddbe561d}{MODER}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___reg_def__t_a487e307dd27a1a694f8a52f1a2df6ce6}{OTYPER}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___reg_def__t_a3b356447d7a412130d1bc5b33cb4b7a0}{OSPEEDR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___reg_def__t_a9e83c5fefbd8c0caff3dc3dccd4cfa6f}{PUPDR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___reg_def__t_a6e89a0ca7efb4878fed5adafca726873}{IDR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___reg_def__t_acf54c3304e180a735525c8a2e7e29f40}{ODR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___reg_def__t_af84cc0f5fe70f7b86aee081a67b810a2}{BSRR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___reg_def__t_a1a673ed7c22b58995a083291e0e19bff}{LCKR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___reg_def__t_a126fbbca62fb9da89d8784bbdca0d6d1}{AFRL}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_ox___reg_def__t_a7bb86e1aa7bfba5dea71646b1c2fd754}{AFRH}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00234}{234}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_g_p_i_ox___reg_def__t_doc-variable-members}
\doxysubsection{Member Data Documentation}
\Hypertarget{struct_g_p_i_ox___reg_def__t_a7bb86e1aa7bfba5dea71646b1c2fd754}\index{GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}!AFRH@{AFRH}}
\index{AFRH@{AFRH}!GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{AFRH}{AFRH}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___reg_def__t_a7bb86e1aa7bfba5dea71646b1c2fd754} 
volatile uint32\+\_\+t GPIOx\+\_\+\+Reg\+Def\+\_\+t\+::\+AFRH}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000022}{Todo}}]Add Explanation \end{DoxyRefDesc}


\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000086}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00244}{244}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_g_p_i_ox___reg_def__t_a126fbbca62fb9da89d8784bbdca0d6d1}\index{GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}!AFRL@{AFRL}}
\index{AFRL@{AFRL}!GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{AFRL}{AFRL}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___reg_def__t_a126fbbca62fb9da89d8784bbdca0d6d1} 
volatile uint32\+\_\+t GPIOx\+\_\+\+Reg\+Def\+\_\+t\+::\+AFRL}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000021}{Todo}}]Add Explanation \end{DoxyRefDesc}


\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000085}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00243}{243}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_g_p_i_ox___reg_def__t_af84cc0f5fe70f7b86aee081a67b810a2}\index{GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}!BSRR@{BSRR}}
\index{BSRR@{BSRR}!GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{BSRR}{BSRR}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___reg_def__t_af84cc0f5fe70f7b86aee081a67b810a2} 
volatile uint32\+\_\+t GPIOx\+\_\+\+Reg\+Def\+\_\+t\+::\+BSRR}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000019}{Todo}}]Add Explanation \end{DoxyRefDesc}


\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000083}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00241}{241}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_g_p_i_ox___reg_def__t_a6e89a0ca7efb4878fed5adafca726873}\index{GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}!IDR@{IDR}}
\index{IDR@{IDR}!GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___reg_def__t_a6e89a0ca7efb4878fed5adafca726873} 
volatile uint32\+\_\+t GPIOx\+\_\+\+Reg\+Def\+\_\+t\+::\+IDR}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000017}{Todo}}]Add Explanation \end{DoxyRefDesc}


\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000081}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00239}{239}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_g_p_i_ox___reg_def__t_a1a673ed7c22b58995a083291e0e19bff}\index{GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}!LCKR@{LCKR}}
\index{LCKR@{LCKR}!GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{LCKR}{LCKR}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___reg_def__t_a1a673ed7c22b58995a083291e0e19bff} 
volatile uint32\+\_\+t GPIOx\+\_\+\+Reg\+Def\+\_\+t\+::\+LCKR}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000020}{Todo}}]Add Explanation \end{DoxyRefDesc}


\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000084}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00242}{242}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_g_p_i_ox___reg_def__t_a7131c3ab513a84fc69270888ddbe561d}\index{GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}!MODER@{MODER}}
\index{MODER@{MODER}!GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{MODER}{MODER}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___reg_def__t_a7131c3ab513a84fc69270888ddbe561d} 
volatile uint32\+\_\+t GPIOx\+\_\+\+Reg\+Def\+\_\+t\+::\+MODER}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000013}{Todo}}]Add Explanation, Also explain why its volatile \end{DoxyRefDesc}


\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000077}{Todo}}]Add Explanation, Also explain why its volatile \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00235}{235}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_g_p_i_ox___reg_def__t_acf54c3304e180a735525c8a2e7e29f40}\index{GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}!ODR@{ODR}}
\index{ODR@{ODR}!GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{ODR}{ODR}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___reg_def__t_acf54c3304e180a735525c8a2e7e29f40} 
volatile uint32\+\_\+t GPIOx\+\_\+\+Reg\+Def\+\_\+t\+::\+ODR}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000018}{Todo}}]Add Explanation \end{DoxyRefDesc}


\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000082}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00240}{240}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_g_p_i_ox___reg_def__t_a3b356447d7a412130d1bc5b33cb4b7a0}\index{GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}!OSPEEDR@{OSPEEDR}}
\index{OSPEEDR@{OSPEEDR}!GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{OSPEEDR}{OSPEEDR}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___reg_def__t_a3b356447d7a412130d1bc5b33cb4b7a0} 
volatile uint32\+\_\+t GPIOx\+\_\+\+Reg\+Def\+\_\+t\+::\+OSPEEDR}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000015}{Todo}}]Add Explanation \end{DoxyRefDesc}


\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000079}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00237}{237}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_g_p_i_ox___reg_def__t_a487e307dd27a1a694f8a52f1a2df6ce6}\index{GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}!OTYPER@{OTYPER}}
\index{OTYPER@{OTYPER}!GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{OTYPER}{OTYPER}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___reg_def__t_a487e307dd27a1a694f8a52f1a2df6ce6} 
volatile uint32\+\_\+t GPIOx\+\_\+\+Reg\+Def\+\_\+t\+::\+OTYPER}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000014}{Todo}}]Add Explanation \end{DoxyRefDesc}


\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000078}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00236}{236}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_g_p_i_ox___reg_def__t_a9e83c5fefbd8c0caff3dc3dccd4cfa6f}\index{GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}!PUPDR@{PUPDR}}
\index{PUPDR@{PUPDR}!GPIOx\_RegDef\_t@{GPIOx\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{PUPDR}{PUPDR}}
{\footnotesize\ttfamily \label{struct_g_p_i_ox___reg_def__t_a9e83c5fefbd8c0caff3dc3dccd4cfa6f} 
volatile uint32\+\_\+t GPIOx\+\_\+\+Reg\+Def\+\_\+t\+::\+PUPDR}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000016}{Todo}}]Add Explanation \end{DoxyRefDesc}


\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000080}{Todo}}]Add Explanation \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00238}{238}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
STM32\+F4xx\+\_\+\+DRIVERS/\+Inc/\mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h}{stm32f407xx.\+h}}\item 
Projects/003\+\_\+\+Testing\+\_\+stm32f407xx\+\_\+drivers/\+Drivers/\+Inc/\mbox{\hyperlink{_projects_2003___testing__stm32f407xx__drivers_2_drivers_2_inc_2stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
