InsMem.v,verilog,xil_defaultlib,../../../../lab5_pipeline.srcs/sources_1/ip/InsMem/sim/InsMem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
