Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Feb 13 16:14:04 2026
| Host         : Croci running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file can_node_loopback_timing_summary_routed.rpt -pb can_node_loopback_timing_summary_routed.pb -rpx can_node_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : can_node_loopback
| Device       : 7a50t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (43)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.121        0.000                      0                 2146        0.052        0.000                      0                 2146        1.250        0.000                       0                  1006  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.121        0.000                      0                 2146        0.052        0.000                      0                 2146        1.250        0.000                       0                  1006  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.310ns (27.239%)  route 3.499ns (72.761%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 9.757 - 5.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.505 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.549     5.054    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X29Y63         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.456     5.510 f  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[5]/Q
                         net (fo=117, routed)         0.962     6.472    u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg_n_0_[5]
    SLICE_X35Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.622 f  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[22]_i_8/O
                         net (fo=42, routed)          0.810     7.432    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[22]_i_8_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.332     7.764 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[20]_i_4/O
                         net (fo=5, routed)           0.686     8.451    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[20]_i_4_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.575 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[15]_i_8/O
                         net (fo=4, routed)           0.329     8.904    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[15]_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.028 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[15]_i_3/O
                         net (fo=2, routed)           0.712     9.739    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[15]_i_3_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.863 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.863    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[15]_i_1_n_0
    SLICE_X38Y62         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    N17                                               0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     6.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.431     9.757    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X38Y62         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[15]/C
                         clock pessimism              0.186     9.943    
                         clock uncertainty           -0.035     9.907    
    SLICE_X38Y62         FDCE (Setup_fdce_C_D)        0.077     9.984    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          9.984    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 0.952ns (19.691%)  route 3.883ns (80.309%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 9.761 - 5.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.505 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.551     5.056    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X36Y60         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.456     5.512 r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep/Q
                         net (fo=91, routed)          1.347     6.859    u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_5/O
                         net (fo=1, routed)           0.792     7.775    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_5_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_4/O
                         net (fo=6, routed)           0.794     8.693    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_4_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.817 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[32]_i_3/O
                         net (fo=4, routed)           0.950     9.767    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[32]_i_3_n_0
    SLICE_X36Y56         LUT5 (Prop_lut5_I2_O)        0.124     9.891 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     9.891    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[24]_i_1_n_0
    SLICE_X36Y56         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    N17                                               0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     6.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.435     9.761    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X36Y56         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[24]/C
                         clock pessimism              0.272    10.033    
                         clock uncertainty           -0.035     9.998    
    SLICE_X36Y56         FDCE (Setup_fdce_C_D)        0.031    10.029    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.304ns (27.005%)  route 3.525ns (72.995%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.505 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.549     5.054    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X32Y62         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[6]/Q
                         net (fo=116, routed)         0.970     6.480    u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg_n_0_[6]
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.150     6.630 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[93]_i_9/O
                         net (fo=60, routed)          0.703     7.333    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[93]_i_9_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.326     7.659 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[76]_i_6/O
                         net (fo=6, routed)           0.757     8.416    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[76]_i_6_n_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I4_O)        0.124     8.540 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[71]_i_9/O
                         net (fo=4, routed)           0.605     9.146    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[71]_i_9_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.270 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[67]_i_3/O
                         net (fo=2, routed)           0.489     9.759    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[67]_i_3_n_0
    SLICE_X31Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.883 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[65]_i_1/O
                         net (fo=1, routed)           0.000     9.883    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[65]_i_1_n_0
    SLICE_X31Y57         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    N17                                               0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     6.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.434     9.760    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X31Y57         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[65]/C
                         clock pessimism              0.272    10.032    
                         clock uncertainty           -0.035     9.997    
    SLICE_X31Y57         FDCE (Setup_fdce_C_D)        0.029    10.026    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.076ns (22.316%)  route 3.746ns (77.684%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 9.756 - 5.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.505 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.551     5.056    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X36Y60         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.456     5.512 r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep/Q
                         net (fo=91, routed)          1.347     6.859    u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_5/O
                         net (fo=1, routed)           0.792     7.775    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_5_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_4/O
                         net (fo=6, routed)           0.794     8.693    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_4_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.817 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[32]_i_3/O
                         net (fo=4, routed)           0.510     9.327    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[32]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.451 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[28]_i_4/O
                         net (fo=1, routed)           0.303     9.754    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[28]_i_4_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.878 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     9.878    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[28]_i_1_n_0
    SLICE_X36Y63         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    N17                                               0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     6.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.430     9.756    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X36Y63         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[28]/C
                         clock pessimism              0.272    10.028    
                         clock uncertainty           -0.035     9.993    
    SLICE_X36Y63         FDCE (Setup_fdce_C_D)        0.029    10.022    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 1.076ns (22.340%)  route 3.740ns (77.660%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 9.757 - 5.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.505 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.551     5.056    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X36Y60         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.456     5.512 r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep/Q
                         net (fo=91, routed)          1.347     6.859    u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_5/O
                         net (fo=1, routed)           0.792     7.775    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_5_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_4/O
                         net (fo=6, routed)           0.794     8.693    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_4_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.817 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[32]_i_3/O
                         net (fo=4, routed)           0.513     9.330    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[32]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.454 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[26]_i_3/O
                         net (fo=1, routed)           0.294     9.748    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[26]_i_3_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.124     9.872 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     9.872    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[26]_i_1_n_0
    SLICE_X37Y62         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    N17                                               0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     6.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.431     9.757    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X37Y62         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[26]/C
                         clock pessimism              0.272    10.029    
                         clock uncertainty           -0.035     9.994    
    SLICE_X37Y62         FDCE (Setup_fdce_C_D)        0.029    10.023    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         10.023    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.076ns (22.599%)  route 3.685ns (77.401%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 9.755 - 5.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.505 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.551     5.056    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X36Y60         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.456     5.512 r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep/Q
                         net (fo=91, routed)          1.347     6.859    u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[0]_rep_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.983 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_5/O
                         net (fo=1, routed)           0.792     7.775    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_5_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124     7.899 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_4/O
                         net (fo=6, routed)           0.915     8.815    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[36]_i_4_n_0
    SLICE_X35Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.939 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[31]_i_3/O
                         net (fo=3, routed)           0.325     9.263    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[31]_i_3_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.387 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[30]_i_4/O
                         net (fo=1, routed)           0.306     9.693    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[30]_i_4_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I2_O)        0.124     9.817 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     9.817    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[30]_i_1_n_0
    SLICE_X34Y63         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    N17                                               0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     6.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.429     9.755    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X34Y63         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[30]/C
                         clock pessimism              0.186     9.941    
                         clock uncertainty           -0.035     9.905    
    SLICE_X34Y63         FDCE (Setup_fdce_C_D)        0.077     9.982    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.982    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 u_controller_can/u_rx_module/u_fsm_rx/ram_addrID_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.155ns (26.156%)  route 3.261ns (73.844%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 9.759 - 5.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.505 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.553     5.058    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X44Y60         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/ram_addrID_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456     5.514 r  u_controller_can/u_rx_module/u_fsm_rx/ram_addrID_reg[2]/Q
                         net (fo=1, routed)           0.471     5.985    u_controller_can/u_rx_module/ram_addrID_fsm[2]
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.119     6.104 r  u_controller_can/u_rx_module/u_ram_filter_i_6/O
                         net (fo=37, routed)          1.147     7.252    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_0_2/ADDRC2
    SLICE_X42Y59         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.332     7.584 r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.788     8.371    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_0_2_n_2
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.495 r  u_controller_can/u_rx_module/u_ram_filter/dout_reg[2]_i_1/O
                         net (fo=2, routed)           0.320     8.815    u_controller_can/u_rx_module/u_ram_filter/p_1_out[2]
    SLICE_X44Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.939 r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.535     9.474    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/DIC
    SLICE_X42Y62         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    N17                                               0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     6.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.433     9.759    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/WCLK
    SLICE_X42Y62         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMC/CLK
                         clock pessimism              0.257    10.016    
                         clock uncertainty           -0.035     9.981    
    SLICE_X42Y62         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.650    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          9.650    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.180ns (25.109%)  route 3.519ns (74.891%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 9.755 - 5.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.505 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.552     5.057    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X37Y58         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDCE (Prop_fdce_C_Q)         0.456     5.513 r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[3]_rep/Q
                         net (fo=120, routed)         1.239     6.752    u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[3]_rep_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.150     6.902 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[75]_i_9/O
                         net (fo=18, routed)          0.982     7.884    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[75]_i_9_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.326     8.210 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[63]_i_8/O
                         net (fo=1, routed)           0.645     8.855    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[63]_i_8_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.979 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[63]_i_4/O
                         net (fo=3, routed)           0.654     9.633    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[63]_i_4_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.757 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[63]_i_1/O
                         net (fo=1, routed)           0.000     9.757    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[63]_i_1_n_0
    SLICE_X33Y65         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    N17                                               0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     6.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.429     9.755    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X33Y65         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[63]/C
                         clock pessimism              0.186     9.941    
                         clock uncertainty           -0.035     9.905    
    SLICE_X33Y65         FDCE (Setup_fdce_C_D)        0.029     9.934    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[63]
  -------------------------------------------------------------------
                         required time                          9.934    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 u_controller_can/u_rx_module/u_fsm_rx/ram_addrID_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.155ns (26.169%)  route 3.259ns (73.831%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 9.760 - 5.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.505 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.553     5.058    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X44Y60         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/ram_addrID_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.456     5.514 r  u_controller_can/u_rx_module/u_fsm_rx/ram_addrID_reg[2]/Q
                         net (fo=1, routed)           0.471     5.985    u_controller_can/u_rx_module/ram_addrID_fsm[2]
    SLICE_X44Y60         LUT3 (Prop_lut3_I1_O)        0.119     6.104 r  u_controller_can/u_rx_module/u_ram_filter_i_6/O
                         net (fo=37, routed)          1.147     7.252    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_0_2/ADDRC2
    SLICE_X42Y59         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.332     7.584 r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_0_2/RAMC/O
                         net (fo=1, routed)           0.788     8.371    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_0_2_n_2
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.495 r  u_controller_can/u_rx_module/u_ram_filter/dout_reg[2]_i_1/O
                         net (fo=2, routed)           0.320     8.815    u_controller_can/u_rx_module/u_ram_filter/p_1_out[2]
    SLICE_X44Y59         LUT4 (Prop_lut4_I1_O)        0.124     8.939 r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2_i_3/O
                         net (fo=4, routed)           0.533     9.472    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_0_2/DIC
    SLICE_X42Y61         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    N17                                               0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     6.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.434     9.760    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_0_2/WCLK
    SLICE_X42Y61         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_0_2/RAMC/CLK
                         clock pessimism              0.257    10.017    
                         clock uncertainty           -0.035     9.982    
    SLICE_X42Y61         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.651    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          9.651    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.310ns (27.871%)  route 3.390ns (72.129%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 9.759 - 5.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.505 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.549     5.054    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X29Y63         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDCE (Prop_fdce_C_Q)         0.456     5.510 f  u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg[5]/Q
                         net (fo=117, routed)         0.962     6.472    u_controller_can/u_rx_module/u_fsm_rx/crc_cnt_reg_n_0_[5]
    SLICE_X35Y59         LUT2 (Prop_lut2_I0_O)        0.150     6.622 f  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[22]_i_8/O
                         net (fo=42, routed)          0.810     7.432    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[22]_i_8_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.332     7.764 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[20]_i_4/O
                         net (fo=5, routed)           0.686     8.451    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[20]_i_4_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.575 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[15]_i_8/O
                         net (fo=4, routed)           0.329     8.904    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[15]_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.028 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[15]_i_3/O
                         net (fo=2, routed)           0.603     9.630    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[15]_i_3_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.754 r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     9.754    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg[13]_i_1_n_0
    SLICE_X40Y62         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    N17                                               0.000     5.000 r  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     6.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.433     9.759    u_controller_can/u_rx_module/u_fsm_rx/clock
    SLICE_X40Y62         FDCE                                         r  u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[13]/C
                         clock pessimism              0.186     9.945    
                         clock uncertainty           -0.035     9.909    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.029     9.938    u_controller_can/u_rx_module/u_fsm_rx/dividend_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  0.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_controller_can/u_rx_module/u_can_rx_module/u_deserial/sv_data_field_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_rx_module/u_can_rx_module/u_deserial/frame_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.891%)  route 0.210ns (56.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.562     1.428    u_controller_can/u_rx_module/u_can_rx_module/u_deserial/clock
    SLICE_X38Y51         FDCE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_deserial/sv_data_field_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164     1.592 r  u_controller_can/u_rx_module/u_can_rx_module/u_deserial/sv_data_field_reg[8]/Q
                         net (fo=2, routed)           0.210     1.801    u_controller_can/u_rx_module/u_can_rx_module/u_deserial/in17[9]
    SLICE_X34Y51         FDCE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_deserial/frame_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.829     1.941    u_controller_can/u_rx_module/u_can_rx_module/u_deserial/clock
    SLICE_X34Y51         FDCE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_deserial/frame_reg[33]/C
                         clock pessimism             -0.250     1.690    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.059     1.749    u_controller_can/u_rx_module/u_can_rx_module/u_deserial/frame_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_controller_can/u_fifo_tx/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_fifo_tx/mem_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.370%)  route 0.170ns (54.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.566     1.432    u_controller_can/u_fifo_tx/clock
    SLICE_X48Y44         FDCE                                         r  u_controller_can/u_fifo_tx/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  u_controller_can/u_fifo_tx/wr_ptr_reg[0]/Q
                         net (fo=6, routed)           0.170     1.742    u_controller_can/u_fifo_tx/wr_ptr_reg[0]
    RAMB18_X1Y16         RAMB18E1                                     r  u_controller_can/u_fifo_tx/mem_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.877     1.988    u_controller_can/u_fifo_tx/clock
    RAMB18_X1Y16         RAMB18E1                                     r  u_controller_can/u_fifo_tx/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.499     1.489    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.672    u_controller_can/u_fifo_tx/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_controller_can/u_rx_module/u_can_rx_module/u_deserial/sv_data_field_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_rx_module/u_can_rx_module/u_deserial/frame_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.847%)  route 0.210ns (62.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.557     1.423    u_controller_can/u_rx_module/u_can_rx_module/u_deserial/clock
    SLICE_X39Y65         FDCE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_deserial/sv_data_field_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.128     1.551 r  u_controller_can/u_rx_module/u_can_rx_module/u_deserial/sv_data_field_reg[15]/Q
                         net (fo=2, routed)           0.210     1.761    u_controller_can/u_rx_module/u_can_rx_module/u_deserial/in17[16]
    SLICE_X34Y64         FDCE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_deserial/frame_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.823     1.935    u_controller_can/u_rx_module/u_can_rx_module/u_deserial/clock
    SLICE_X34Y64         FDCE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_deserial/frame_reg[40]/C
                         clock pessimism             -0.250     1.684    
    SLICE_X34Y64         FDCE (Hold_fdce_C_D)         0.005     1.689    u_controller_can/u_rx_module/u_can_rx_module/u_deserial/frame_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_loopback/frame_tx_in_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_fifo_tx/mem_reg_1/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.121%)  route 0.133ns (50.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.565     1.431    u_loopback/clock
    SLICE_X48Y42         FDPE                                         r  u_loopback/frame_tx_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDPE (Prop_fdpe_C_Q)         0.128     1.559 r  u_loopback/frame_tx_in_reg[31]/Q
                         net (fo=83, routed)          0.133     1.691    u_controller_can/u_fifo_tx/frame_in[31]
    RAMB18_X1Y16         RAMB18E1                                     r  u_controller_can/u_fifo_tx/mem_reg_1/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.877     1.988    u_controller_can/u_fifo_tx/clock
    RAMB18_X1Y16         RAMB18E1                                     r  u_controller_can/u_fifo_tx/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.499     1.489    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.102     1.591    u_controller_can/u_fifo_tx/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_controller_can/u_tx_module/u_builder_tx/frame_tx_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_tx_module/u_arbiter/frame_tx_out_reg[99]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.095%)  route 0.271ns (67.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.565     1.431    u_controller_can/u_tx_module/u_builder_tx/clock
    SLICE_X47Y48         FDCE                                         r  u_controller_can/u_tx_module/u_builder_tx/frame_tx_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.128     1.559 r  u_controller_can/u_tx_module/u_builder_tx/frame_tx_reg[99]/Q
                         net (fo=2, routed)           0.271     1.829    u_controller_can/u_tx_module/u_arbiter/id_tx[3]
    SLICE_X48Y50         FDPE                                         r  u_controller_can/u_tx_module/u_arbiter/frame_tx_out_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.834     1.946    u_controller_can/u_tx_module/u_arbiter/clock
    SLICE_X48Y50         FDPE                                         r  u_controller_can/u_tx_module/u_arbiter/frame_tx_out_reg[99]/C
                         clock pessimism             -0.245     1.700    
    SLICE_X48Y50         FDPE (Hold_fdpe_C_D)         0.018     1.718    u_controller_can/u_tx_module/u_arbiter/frame_tx_out_reg[99]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_controller_can/u_tx_module/u_builder_tx/frame_tx_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_tx_module/u_arbiter/frame_tx_out_reg[67]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.145%)  route 0.261ns (63.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.565     1.431    u_controller_can/u_tx_module/u_builder_tx/clock
    SLICE_X46Y48         FDCE                                         r  u_controller_can/u_tx_module/u_builder_tx/frame_tx_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDCE (Prop_fdce_C_Q)         0.148     1.579 r  u_controller_can/u_tx_module/u_builder_tx/frame_tx_reg[67]/Q
                         net (fo=1, routed)           0.261     1.840    u_controller_can/u_tx_module/u_arbiter/frame_tx[67]
    SLICE_X48Y50         FDPE                                         r  u_controller_can/u_tx_module/u_arbiter/frame_tx_out_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.834     1.946    u_controller_can/u_tx_module/u_arbiter/clock
    SLICE_X48Y50         FDPE                                         r  u_controller_can/u_tx_module/u_arbiter/frame_tx_out_reg[67]/C
                         clock pessimism             -0.245     1.700    
    SLICE_X48Y50         FDPE (Hold_fdpe_C_D)         0.017     1.717    u_controller_can/u_tx_module/u_arbiter/frame_tx_out_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_controller_can/u_tx_module/u_can_readTX/u_ff/sl_ff1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_tx_module/u_can_readTX/u_ff/sl_ff2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.562     1.428    u_controller_can/u_tx_module/u_can_readTX/u_ff/clock
    SLICE_X51Y61         FDPE                                         r  u_controller_can/u_tx_module/u_can_readTX/u_ff/sl_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.569 r  u_controller_can/u_tx_module/u_can_readTX/u_ff/sl_ff1_reg/Q
                         net (fo=1, routed)           0.056     1.625    u_controller_can/u_tx_module/u_can_readTX/u_ff/sl_ff1
    SLICE_X51Y61         FDPE                                         r  u_controller_can/u_tx_module/u_can_readTX/u_ff/sl_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.832     1.944    u_controller_can/u_tx_module/u_can_readTX/u_ff/clock
    SLICE_X51Y61         FDPE                                         r  u_controller_can/u_tx_module/u_can_readTX/u_ff/sl_ff2_reg/C
                         clock pessimism             -0.516     1.428    
    SLICE_X51Y61         FDPE (Hold_fdpe_C_D)         0.071     1.499    u_controller_can/u_tx_module/u_can_readTX/u_ff/sl_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_controller_can/u_fifo_tx/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_fifo_tx/mem_reg_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.911%)  route 0.231ns (62.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.566     1.432    u_controller_can/u_fifo_tx/clock
    SLICE_X48Y44         FDCE                                         r  u_controller_can/u_fifo_tx/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  u_controller_can/u_fifo_tx/wr_ptr_reg[2]/Q
                         net (fo=4, routed)           0.231     1.803    u_controller_can/u_fifo_tx/wr_ptr_reg[2]
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.878     1.989    u_controller_can/u_fifo_tx/clock
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.499     1.490    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.673    u_controller_can/u_fifo_tx/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_controller_can/u_tx_module/u_builder_tx/frame_tx_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_tx_module/u_arbiter/frame_tx_out_reg[38]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.567     1.433    u_controller_can/u_tx_module/u_builder_tx/clock
    SLICE_X48Y49         FDCE                                         r  u_controller_can/u_tx_module/u_builder_tx/frame_tx_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  u_controller_can/u_tx_module/u_builder_tx/frame_tx_reg[38]/Q
                         net (fo=1, routed)           0.051     1.624    u_controller_can/u_tx_module/u_arbiter/frame_tx[38]
    SLICE_X49Y49         FDPE                                         r  u_controller_can/u_tx_module/u_arbiter/frame_tx_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.837     1.948    u_controller_can/u_tx_module/u_arbiter/clock
    SLICE_X49Y49         FDPE                                         r  u_controller_can/u_tx_module/u_arbiter/frame_tx_out_reg[38]/C
                         clock pessimism             -0.502     1.446    
    SLICE_X49Y49         FDPE (Hold_fdpe_C_D)         0.047     1.493    u_controller_can/u_tx_module/u_arbiter/frame_tx_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_controller_can/u_tx_module/u_builder_tx/sv_frame_tx_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_controller_can/u_tx_module/u_builder_tx/frame_tx_reg[104]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.504%)  route 0.338ns (64.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.567     1.433    u_controller_can/u_tx_module/u_builder_tx/clock
    SLICE_X49Y47         FDCE                                         r  u_controller_can/u_tx_module/u_builder_tx/sv_frame_tx_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  u_controller_can/u_tx_module/u_builder_tx/sv_frame_tx_reg[104]/Q
                         net (fo=1, routed)           0.338     1.911    u_controller_can/u_tx_module/u_builder_tx/sv_frame_tx[104]
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.956 r  u_controller_can/u_tx_module/u_builder_tx/frame_tx[104]_i_1/O
                         net (fo=1, routed)           0.000     1.956    u_controller_can/u_tx_module/u_builder_tx/frame_tx[104]_i_1_n_0
    SLICE_X50Y50         FDCE                                         r  u_controller_can/u_tx_module/u_builder_tx/frame_tx_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.835     1.947    u_controller_can/u_tx_module/u_builder_tx/clock
    SLICE_X50Y50         FDCE                                         r  u_controller_can/u_tx_module/u_builder_tx/frame_tx_reg[104]/C
                         clock pessimism             -0.245     1.701    
    SLICE_X50Y50         FDCE (Hold_fdce_C_D)         0.121     1.822    u_controller_can/u_tx_module/u_builder_tx/frame_tx_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y9    u_controller_can/u_fifo_tx/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y9    u_controller_can/u_fifo_tx/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y16   u_controller_can/u_fifo_tx/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X1Y16   u_controller_can/u_fifo_tx/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X50Y54   u_controller_can/FSM_sequential_state_can_node_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X48Y55   u_controller_can/FSM_sequential_state_can_node_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X48Y55   u_controller_can/sl_last_end_tx_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X48Y55   u_controller_can/sl_last_frame_rdy_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X50Y54   u_controller_can/sl_last_lost_arb_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X46Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X46Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X42Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X46Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.500       1.250      SLICE_X46Y62   u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_3_5/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay          1104 Endpoints
Min Delay          1104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_fifo_tx/mem_reg_0/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.299ns  (logic 1.579ns (16.979%)  route 7.720ns (83.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  reset_IBUF_inst/O
                         net (fo=866, routed)         6.826     8.281    u_controller_can/u_fifo_tx/reset
    SLICE_X51Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.405 r  u_controller_can/u_fifo_tx/mem_reg_1_i_3/O
                         net (fo=14, routed)          0.894     9.299    u_controller_can/u_fifo_tx/mem_reg_1_i_3_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.489     4.815    u_controller_can/u_fifo_tx/clock
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.192ns  (logic 1.579ns (17.177%)  route 7.613ns (82.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  reset_IBUF_inst/O
                         net (fo=866, routed)         6.826     8.281    u_controller_can/u_fifo_tx/reset
    SLICE_X51Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.405 r  u_controller_can/u_fifo_tx/mem_reg_1_i_3/O
                         net (fo=14, routed)          0.787     9.192    u_controller_can/u_fifo_tx/mem_reg_1_i_3_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.494     4.820    u_controller_can/u_fifo_tx/clock
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.192ns  (logic 1.579ns (17.177%)  route 7.613ns (82.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  reset_IBUF_inst/O
                         net (fo=866, routed)         6.826     8.281    u_controller_can/u_fifo_tx/reset
    SLICE_X51Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.405 r  u_controller_can/u_fifo_tx/mem_reg_1_i_3/O
                         net (fo=14, routed)          0.787     9.192    u_controller_can/u_fifo_tx/mem_reg_1_i_3_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.494     4.820    u_controller_can/u_fifo_tx/clock
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.192ns  (logic 1.579ns (17.177%)  route 7.613ns (82.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  reset_IBUF_inst/O
                         net (fo=866, routed)         6.826     8.281    u_controller_can/u_fifo_tx/reset
    SLICE_X51Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.405 r  u_controller_can/u_fifo_tx/mem_reg_1_i_3/O
                         net (fo=14, routed)          0.787     9.192    u_controller_can/u_fifo_tx/mem_reg_1_i_3_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.494     4.820    u_controller_can/u_fifo_tx/clock
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.192ns  (logic 1.579ns (17.177%)  route 7.613ns (82.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  reset_IBUF_inst/O
                         net (fo=866, routed)         6.826     8.281    u_controller_can/u_fifo_tx/reset
    SLICE_X51Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.405 r  u_controller_can/u_fifo_tx/mem_reg_1_i_3/O
                         net (fo=14, routed)          0.787     9.192    u_controller_can/u_fifo_tx/mem_reg_1_i_3_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.494     4.820    u_controller_can/u_fifo_tx/clock
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_fifo_tx/mem_reg_1/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.177ns  (logic 1.579ns (17.204%)  route 7.599ns (82.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  reset_IBUF_inst/O
                         net (fo=866, routed)         6.826     8.281    u_controller_can/u_fifo_tx/reset
    SLICE_X51Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.405 r  u_controller_can/u_fifo_tx/mem_reg_1_i_3/O
                         net (fo=14, routed)          0.773     9.177    u_controller_can/u_fifo_tx/mem_reg_1_i_3_n_0
    RAMB18_X1Y16         RAMB18E1                                     r  u_controller_can/u_fifo_tx/mem_reg_1/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.488     4.814    u_controller_can/u_fifo_tx/clock
    RAMB18_X1Y16         RAMB18E1                                     r  u_controller_can/u_fifo_tx/mem_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.095ns  (logic 1.579ns (17.359%)  route 7.516ns (82.641%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  reset_IBUF_inst/O
                         net (fo=866, routed)         6.826     8.281    u_controller_can/u_fifo_tx/reset
    SLICE_X51Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.405 r  u_controller_can/u_fifo_tx/mem_reg_1_i_3/O
                         net (fo=14, routed)          0.691     9.095    u_controller_can/u_fifo_tx/mem_reg_1_i_3_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.494     4.820    u_controller_can/u_fifo_tx/clock
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.095ns  (logic 1.579ns (17.359%)  route 7.516ns (82.641%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  reset_IBUF_inst/O
                         net (fo=866, routed)         6.826     8.281    u_controller_can/u_fifo_tx/reset
    SLICE_X51Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.405 r  u_controller_can/u_fifo_tx/mem_reg_1_i_3/O
                         net (fo=14, routed)          0.691     9.095    u_controller_can/u_fifo_tx/mem_reg_1_i_3_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.494     4.820    u_controller_can/u_fifo_tx/clock
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.095ns  (logic 1.579ns (17.359%)  route 7.516ns (82.641%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  reset_IBUF_inst/O
                         net (fo=866, routed)         6.826     8.281    u_controller_can/u_fifo_tx/reset
    SLICE_X51Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.405 r  u_controller_can/u_fifo_tx/mem_reg_1_i_3/O
                         net (fo=14, routed)          0.691     9.095    u_controller_can/u_fifo_tx/mem_reg_1_i_3_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.494     4.820    u_controller_can/u_fifo_tx/clock
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.095ns  (logic 1.579ns (17.359%)  route 7.516ns (82.641%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  reset_IBUF_inst/O
                         net (fo=866, routed)         6.826     8.281    u_controller_can/u_fifo_tx/reset
    SLICE_X51Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.405 r  u_controller_can/u_fifo_tx/mem_reg_1_i_3/O
                         net (fo=14, routed)          0.691     9.095    u_controller_can/u_fifo_tx/mem_reg_1_i_3_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.494     4.820    u_controller_can/u_fifo_tx/clock
    RAMB36_X1Y9          RAMB36E1                                     r  u_controller_can/u_fifo_tx/mem_reg_0/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_can_rx_module/u_ff/sl_ff1_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.223ns (21.605%)  route 0.809ns (78.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  reset_IBUF_inst/O
                         net (fo=866, routed)         0.809     1.032    u_controller_can/u_rx_module/u_can_rx_module/u_ff/reset
    SLICE_X50Y66         FDPE                                         f  u_controller_can/u_rx_module/u_can_rx_module/u_ff/sl_ff1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.827     1.939    u_controller_can/u_rx_module/u_can_rx_module/u_ff/clock
    SLICE_X50Y66         FDPE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_ff/sl_ff1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_can_rx_module/u_ff/sl_ff2_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.223ns (21.605%)  route 0.809ns (78.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  reset_IBUF_inst/O
                         net (fo=866, routed)         0.809     1.032    u_controller_can/u_rx_module/u_can_rx_module/u_ff/reset
    SLICE_X50Y66         FDPE                                         f  u_controller_can/u_rx_module/u_can_rx_module/u_ff/sl_ff2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.827     1.939    u_controller_can/u_rx_module/u_can_rx_module/u_ff/clock
    SLICE_X50Y66         FDPE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_ff/sl_ff2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/s_bit_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.223ns (17.912%)  route 1.022ns (82.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  reset_IBUF_inst/O
                         net (fo=866, routed)         1.022     1.245    u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/reset
    SLICE_X50Y63         FDCE                                         f  u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/s_bit_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.829     1.941    u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/clock
    SLICE_X50Y63         FDCE                                         r  u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/s_bit_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.223ns (17.707%)  route 1.036ns (82.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  reset_IBUF_inst/O
                         net (fo=866, routed)         1.036     1.259    u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/reset
    SLICE_X51Y62         FDCE                                         f  u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.830     1.942    u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/clock
    SLICE_X51Y62         FDCE                                         r  u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/id_bit_valid_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.223ns (17.707%)  route 1.036ns (82.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  reset_IBUF_inst/O
                         net (fo=866, routed)         1.036     1.259    u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/reset
    SLICE_X50Y62         FDCE                                         f  u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/id_bit_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.830     1.942    u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/clock
    SLICE_X50Y62         FDCE                                         r  u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/id_bit_valid_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.223ns (17.165%)  route 1.076ns (82.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  reset_IBUF_inst/O
                         net (fo=866, routed)         1.076     1.299    u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/reset
    SLICE_X52Y62         FDCE                                         f  u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.830     1.942    u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/clock
    SLICE_X52Y62         FDCE                                         r  u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.223ns (17.165%)  route 1.076ns (82.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  reset_IBUF_inst/O
                         net (fo=866, routed)         1.076     1.299    u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/reset
    SLICE_X52Y62         FDCE                                         f  u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.830     1.942    u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/clock
    SLICE_X52Y62         FDCE                                         r  u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.223ns (17.165%)  route 1.076ns (82.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  reset_IBUF_inst/O
                         net (fo=866, routed)         1.076     1.299    u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/reset
    SLICE_X52Y62         FDCE                                         f  u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.830     1.942    u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/clock
    SLICE_X52Y62         FDCE                                         r  u_controller_can/u_tx_module/u_can_readTX/u_deserializerTX/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_error_manager/REC_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.223ns (16.995%)  route 1.089ns (83.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  reset_IBUF_inst/O
                         net (fo=866, routed)         1.089     1.312    u_controller_can/u_error_manager/reset
    SLICE_X50Y56         FDCE                                         f  u_controller_can/u_error_manager/REC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.834     1.946    u_controller_can/u_error_manager/clock
    SLICE_X50Y56         FDCE                                         r  u_controller_can/u_error_manager/REC_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u_controller_can/u_error_manager/REC_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.223ns (16.995%)  route 1.089ns (83.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  reset_IBUF_inst/O
                         net (fo=866, routed)         1.089     1.312    u_controller_can/u_error_manager/reset
    SLICE_X50Y56         FDCE                                         f  u_controller_can/u_error_manager/REC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.834     1.946    u_controller_can/u_error_manager/clock
    SLICE_X50Y56         FDCE                                         r  u_controller_can/u_error_manager/REC_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_controller_can/FSM_sequential_state_can_node_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_bit_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.861ns  (logic 4.534ns (51.176%)  route 4.326ns (48.824%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.409    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.505 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.559     5.064    u_controller_can/clock
    SLICE_X50Y54         FDCE                                         r  u_controller_can/FSM_sequential_state_can_node_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.478     5.542 r  u_controller_can/FSM_sequential_state_can_node_reg[0]/Q
                         net (fo=134, routed)         1.087     6.629    u_controller_can/u_tx_module/u_driver_tx/state_can[1]
    SLICE_X49Y55         LUT4 (Prop_lut4_I1_O)        0.321     6.950 f  u_controller_can/u_tx_module/u_driver_tx/enz_0_INST_0/O
                         net (fo=2, routed)           3.239    10.189    u_controller_can/u_tx_module/bus_line_TRI
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.735    13.925 r  u_controller_can/u_tx_module/bus_line_OBUFT_inst/O
                         net (fo=0)                   0.000    13.925    tx_bit_out
    M3                                                                r  tx_bit_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_controller_can/u_rx_module/u_can_rx_module/u_deserial/ack_slot_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_bit_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.743ns  (logic 1.104ns (40.251%)  route 1.639ns (59.749%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.840    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.866 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.562     1.428    u_controller_can/u_rx_module/u_can_rx_module/u_deserial/clock
    SLICE_X46Y55         FDCE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_deserial/ack_slot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.164     1.592 f  u_controller_can/u_rx_module/u_can_rx_module/u_deserial/ack_slot_reg/Q
                         net (fo=2, routed)           0.275     1.867    u_controller_can/u_tx_module/u_driver_tx/ack_slot
    SLICE_X49Y55         LUT4 (Prop_lut4_I3_O)        0.049     1.916 r  u_controller_can/u_tx_module/u_driver_tx/enz_0_INST_0/O
                         net (fo=2, routed)           1.364     3.279    u_controller_can/u_tx_module/bus_line_TRI
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.891     4.170 r  u_controller_can/u_tx_module/bus_line_OBUFT_inst/O
                         net (fo=0)                   0.000     4.170    tx_bit_out
    M3                                                                r  tx_bit_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           404 Endpoints
Min Delay           404 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.623ns  (logic 3.249ns (27.952%)  route 8.374ns (72.048%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=9, routed)           5.154     6.606    u_controller_can/u_tx_module/u_btu_tx/phase_seg1[0]
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.150     6.756 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22/O
                         net (fo=2, routed)           1.048     7.804    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22_n_0
    SLICE_X53Y56         LUT4 (Prop_lut4_I3_O)        0.326     8.130 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25/O
                         net (fo=1, routed)           0.000     8.130    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.680    u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.993 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_11/O[3]
                         net (fo=1, routed)           0.779     9.772    u_controller_can/u_tx_module/u_btu_tx/minusOp0_in[7]
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.306    10.078 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_7/O
                         net (fo=9, routed)           1.393    11.471    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_7_n_0
    SLICE_X58Y54         LUT5 (Prop_lut5_I4_O)        0.152    11.623 r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    11.623    u_controller_can/u_tx_module/u_btu_tx/p_0_in[1]
    SLICE_X58Y54         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.508     4.834    u_controller_can/u_tx_module/u_btu_tx/clock
    SLICE_X58Y54         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[1]/C

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.595ns  (logic 3.221ns (27.778%)  route 8.374ns (72.222%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=9, routed)           5.154     6.606    u_controller_can/u_tx_module/u_btu_tx/phase_seg1[0]
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.150     6.756 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22/O
                         net (fo=2, routed)           1.048     7.804    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22_n_0
    SLICE_X53Y56         LUT4 (Prop_lut4_I3_O)        0.326     8.130 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25/O
                         net (fo=1, routed)           0.000     8.130    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.680    u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.993 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_11/O[3]
                         net (fo=1, routed)           0.779     9.772    u_controller_can/u_tx_module/u_btu_tx/minusOp0_in[7]
    SLICE_X56Y57         LUT4 (Prop_lut4_I3_O)        0.306    10.078 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_7/O
                         net (fo=9, routed)           1.393    11.471    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_7_n_0
    SLICE_X58Y54         LUT4 (Prop_lut4_I3_O)        0.124    11.595 r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    11.595    u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt[0]_i_1_n_0
    SLICE_X58Y54         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.508     4.834    u_controller_can/u_tx_module/u_btu_tx/clock
    SLICE_X58Y54         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[0]/C

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.438ns  (logic 3.124ns (27.311%)  route 8.314ns (72.689%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=9, routed)           5.154     6.606    u_controller_can/u_tx_module/u_btu_tx/phase_seg1[0]
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.150     6.756 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22/O
                         net (fo=2, routed)           1.048     7.804    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22_n_0
    SLICE_X53Y56         LUT4 (Prop_lut4_I3_O)        0.326     8.130 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25/O
                         net (fo=1, routed)           0.000     8.130    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.680    u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.903 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_11/O[0]
                         net (fo=1, routed)           0.981     9.884    u_controller_can/u_tx_module/u_btu_tx/minusOp0_in[4]
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.299    10.183 f  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_6/O
                         net (fo=9, routed)           1.132    11.314    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_6_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.438 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_1/O
                         net (fo=1, routed)           0.000    11.438    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_1_n_0
    SLICE_X56Y54         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.443     4.769    u_controller_can/u_tx_module/u_btu_tx/clock
    SLICE_X56Y54         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg/C

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.322ns  (logic 3.124ns (27.591%)  route 8.198ns (72.409%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=9, routed)           5.154     6.606    u_controller_can/u_tx_module/u_btu_tx/phase_seg1[0]
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.150     6.756 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22/O
                         net (fo=2, routed)           1.048     7.804    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22_n_0
    SLICE_X53Y56         LUT4 (Prop_lut4_I3_O)        0.326     8.130 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25/O
                         net (fo=1, routed)           0.000     8.130    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.680    u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.903 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_11/O[0]
                         net (fo=1, routed)           0.981     9.884    u_controller_can/u_tx_module/u_btu_tx/minusOp0_in[4]
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.299    10.183 f  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_6/O
                         net (fo=9, routed)           1.016    11.198    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_6_n_0
    SLICE_X57Y55         LUT5 (Prop_lut5_I3_O)        0.124    11.322 r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    11.322    u_controller_can/u_tx_module/u_btu_tx/p_0_in[4]
    SLICE_X57Y55         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.443     4.769    u_controller_can/u_tx_module/u_btu_tx/clock
    SLICE_X57Y55         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[4]/C

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.320ns  (logic 3.124ns (27.596%)  route 8.196ns (72.404%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=9, routed)           5.154     6.606    u_controller_can/u_tx_module/u_btu_tx/phase_seg1[0]
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.150     6.756 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22/O
                         net (fo=2, routed)           1.048     7.804    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22_n_0
    SLICE_X53Y56         LUT4 (Prop_lut4_I3_O)        0.326     8.130 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25/O
                         net (fo=1, routed)           0.000     8.130    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.680    u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.903 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_11/O[0]
                         net (fo=1, routed)           0.981     9.884    u_controller_can/u_tx_module/u_btu_tx/minusOp0_in[4]
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.299    10.183 f  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_6/O
                         net (fo=9, routed)           1.014    11.196    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_6_n_0
    SLICE_X57Y55         LUT6 (Prop_lut6_I4_O)        0.124    11.320 r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    11.320    u_controller_can/u_tx_module/u_btu_tx/p_0_in[2]
    SLICE_X57Y55         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.443     4.769    u_controller_can/u_tx_module/u_btu_tx/clock
    SLICE_X57Y55         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[2]/C

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.298ns  (logic 3.124ns (27.650%)  route 8.174ns (72.350%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=9, routed)           5.154     6.606    u_controller_can/u_tx_module/u_btu_tx/phase_seg1[0]
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.150     6.756 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22/O
                         net (fo=2, routed)           1.048     7.804    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22_n_0
    SLICE_X53Y56         LUT4 (Prop_lut4_I3_O)        0.326     8.130 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25/O
                         net (fo=1, routed)           0.000     8.130    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.680    u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.903 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_11/O[0]
                         net (fo=1, routed)           0.981     9.884    u_controller_can/u_tx_module/u_btu_tx/minusOp0_in[4]
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.299    10.183 f  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_6/O
                         net (fo=9, routed)           0.992    11.174    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_6_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I3_O)        0.124    11.298 r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    11.298    u_controller_can/u_tx_module/u_btu_tx/p_0_in[5]
    SLICE_X56Y55         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.443     4.769    u_controller_can/u_tx_module/u_btu_tx/clock
    SLICE_X56Y55         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[5]/C

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_can_rx_module/u_btu/s_tq_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.284ns  (logic 3.086ns (27.349%)  route 8.198ns (72.651%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=9, routed)           4.861     6.313    u_controller_can/u_rx_module/u_can_rx_module/u_btu/phase_seg1[0]
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.152     6.465 r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_29/O
                         net (fo=2, routed)           0.863     7.328    u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_29_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.326     7.654 r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_32/O
                         net (fo=1, routed)           0.000     7.654    u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_32_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.234 r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_reg_i_15/O[2]
                         net (fo=1, routed)           0.941     9.175    u_controller_can/u_rx_module/u_can_rx_module/u_btu/minusOp0_in[2]
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.302     9.477 f  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_9/O
                         net (fo=1, routed)           0.407     9.884    u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_9_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124    10.008 f  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_3/O
                         net (fo=9, routed)           1.126    11.134    u_controller_can/u_rx_module/u_can_rx_module/u_btu/bit_tick0
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.150    11.284 r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/s_tq_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    11.284    u_controller_can/u_rx_module/u_can_rx_module/u_btu/p_0_in[7]
    SLICE_X46Y56         FDCE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/s_tq_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.438     4.764    u_controller_can/u_rx_module/u_can_rx_module/u_btu/clock
    SLICE_X46Y56         FDCE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/s_tq_cnt_reg[7]/C

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_can_rx_module/u_btu/s_tq_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.258ns  (logic 3.060ns (27.181%)  route 8.198ns (72.819%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=9, routed)           4.861     6.313    u_controller_can/u_rx_module/u_can_rx_module/u_btu/phase_seg1[0]
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.152     6.465 r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_29/O
                         net (fo=2, routed)           0.863     7.328    u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_29_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.326     7.654 r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_32/O
                         net (fo=1, routed)           0.000     7.654    u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_32_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.234 r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_reg_i_15/O[2]
                         net (fo=1, routed)           0.941     9.175    u_controller_can/u_rx_module/u_can_rx_module/u_btu/minusOp0_in[2]
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.302     9.477 f  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_9/O
                         net (fo=1, routed)           0.407     9.884    u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_9_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124    10.008 f  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_3/O
                         net (fo=9, routed)           1.126    11.134    u_controller_can/u_rx_module/u_can_rx_module/u_btu/bit_tick0
    SLICE_X46Y56         LUT4 (Prop_lut4_I0_O)        0.124    11.258 r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/s_tq_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    11.258    u_controller_can/u_rx_module/u_can_rx_module/u_btu/p_0_in[6]
    SLICE_X46Y56         FDCE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/s_tq_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.438     4.764    u_controller_can/u_rx_module/u_can_rx_module/u_btu/clock
    SLICE_X46Y56         FDCE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/s_tq_cnt_reg[6]/C

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.950ns  (logic 3.060ns (27.944%)  route 7.890ns (72.056%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=9, routed)           4.861     6.313    u_controller_can/u_rx_module/u_can_rx_module/u_btu/phase_seg1[0]
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.152     6.465 r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_29/O
                         net (fo=2, routed)           0.863     7.328    u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_29_n_0
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.326     7.654 r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_32/O
                         net (fo=1, routed)           0.000     7.654    u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_32_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.234 r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_reg_i_15/O[2]
                         net (fo=1, routed)           0.941     9.175    u_controller_can/u_rx_module/u_can_rx_module/u_btu/minusOp0_in[2]
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.302     9.477 f  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_9/O
                         net (fo=1, routed)           0.407     9.884    u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_9_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124    10.008 f  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_3/O
                         net (fo=9, routed)           0.819    10.826    u_controller_can/u_rx_module/u_can_rx_module/u_btu/bit_tick0
    SLICE_X45Y56         LUT4 (Prop_lut4_I3_O)        0.124    10.950 r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_1/O
                         net (fo=1, routed)           0.000    10.950    u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_i_1_n_0
    SLICE_X45Y56         FDCE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.438     4.764    u_controller_can/u_rx_module/u_can_rx_module/u_btu/clock
    SLICE_X45Y56         FDCE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_btu/sample_tick_reg/C

Slack:                    inf
  Source:                 phase_seg1[0]
                            (input port)
  Destination:            u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.939ns  (logic 3.124ns (28.557%)  route 7.815ns (71.443%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  phase_seg1[0] (IN)
                         net (fo=0)                   0.000     0.000    phase_seg1[0]
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  phase_seg1_IBUF[0]_inst/O
                         net (fo=9, routed)           5.154     6.606    u_controller_can/u_tx_module/u_btu_tx/phase_seg1[0]
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.150     6.756 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22/O
                         net (fo=2, routed)           1.048     7.804    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_22_n_0
    SLICE_X53Y56         LUT4 (Prop_lut4_I3_O)        0.326     8.130 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25/O
                         net (fo=1, routed)           0.000     8.130    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_25_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.680 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.680    u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_10_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.903 r  u_controller_can/u_tx_module/u_btu_tx/sample_tick_reg_i_11/O[0]
                         net (fo=1, routed)           0.981     9.884    u_controller_can/u_tx_module/u_btu_tx/minusOp0_in[4]
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.299    10.183 f  u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_6/O
                         net (fo=9, routed)           0.633    10.815    u_controller_can/u_tx_module/u_btu_tx/sample_tick_i_6_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I3_O)        0.124    10.939 r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    10.939    u_controller_can/u_tx_module/u_btu_tx/p_0_in[6]
    SLICE_X56Y56         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.235    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.326 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        1.443     4.769    u_controller_can/u_tx_module/u_btu_tx/clock
    SLICE_X56Y56         FDCE                                         r  u_controller_can/u_tx_module/u_btu_tx/s_tq_cnt_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_bit_in
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_can_rx_module/u_ff/sl_ff1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.225ns (21.728%)  route 0.809ns (78.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  rx_bit_in (IN)
                         net (fo=0)                   0.000     0.000    rx_bit_in
    M2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rx_bit_in_IBUF_inst/O
                         net (fo=1, routed)           0.809     1.034    u_controller_can/u_rx_module/u_can_rx_module/u_ff/rx_in
    SLICE_X50Y66         FDPE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_ff/sl_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.827     1.939    u_controller_can/u_rx_module/u_can_rx_module/u_ff/clock
    SLICE_X50Y66         FDPE                                         r  u_controller_can/u_rx_module/u_can_rx_module/u_ff/sl_ff1_reg/C

Slack:                    inf
  Source:                 we_memID
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.267ns (16.580%)  route 1.345ns (83.420%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  we_memID (IN)
                         net (fo=0)                   0.000     0.000    we_memID
    N2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  we_memID_IBUF_inst/O
                         net (fo=16, routed)          1.265     1.488    u_controller_can/u_rx_module/u_ram_filter/we
    SLICE_X47Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.533 r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_3_5_i_2/O
                         net (fo=4, routed)           0.080     1.612    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_3_5/DIB
    SLICE_X46Y58         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.831     1.942    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_3_5/WCLK
    SLICE_X46Y58         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_3_5/RAMB/CLK

Slack:                    inf
  Source:                 ram_dinID[5]
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.269ns (16.480%)  route 1.362ns (83.520%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ram_dinID[5] (IN)
                         net (fo=0)                   0.000     0.000    ram_dinID[5]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  ram_dinID_IBUF[5]_inst/O
                         net (fo=1, routed)           1.227     1.451    u_controller_can/u_rx_module/u_ram_filter/din[5]
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.496 r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_3_5_i_3/O
                         net (fo=4, routed)           0.135     1.630    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_3_5/DIC
    SLICE_X46Y60         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.830     1.941    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_3_5/WCLK
    SLICE_X46Y60         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_3_5/RAMC/CLK

Slack:                    inf
  Source:                 we_memID
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.267ns (16.336%)  route 1.369ns (83.664%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  we_memID (IN)
                         net (fo=0)                   0.000     0.000    we_memID
    N2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  we_memID_IBUF_inst/O
                         net (fo=16, routed)          1.181     1.403    u_controller_can/u_rx_module/u_ram_filter/we
    SLICE_X47Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.448 r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_3_5_i_1/O
                         net (fo=4, routed)           0.188     1.637    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_3_5/DIA
    SLICE_X46Y58         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.831     1.942    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_3_5/WCLK
    SLICE_X46Y58         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_3_5/RAMA/CLK

Slack:                    inf
  Source:                 ram_dinID[1]
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.641ns  (logic 0.280ns (17.040%)  route 1.361ns (82.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  ram_dinID[1] (IN)
                         net (fo=0)                   0.000     0.000    ram_dinID[1]
    L1                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  ram_dinID_IBUF[1]_inst/O
                         net (fo=1, routed)           1.223     1.458    u_controller_can/u_rx_module/u_ram_filter/din[1]
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.045     1.503 r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2_i_2/O
                         net (fo=4, routed)           0.138     1.641    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_0_2/DIB
    SLICE_X46Y59         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.831     1.942    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_0_2/WCLK
    SLICE_X46Y59         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_0_2/RAMB/CLK

Slack:                    inf
  Source:                 we_memID
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.267ns (16.265%)  route 1.376ns (83.735%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  we_memID (IN)
                         net (fo=0)                   0.000     0.000    we_memID
    N2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  we_memID_IBUF_inst/O
                         net (fo=16, routed)          1.181     1.403    u_controller_can/u_rx_module/u_ram_filter/we
    SLICE_X47Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.448 r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_3_5_i_1/O
                         net (fo=4, routed)           0.195     1.644    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_3_5/DIA
    SLICE_X46Y61         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.830     1.941    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_3_5/RAMA/CLK

Slack:                    inf
  Source:                 we_memID
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.267ns (16.256%)  route 1.377ns (83.744%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  we_memID (IN)
                         net (fo=0)                   0.000     0.000    we_memID
    N2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  we_memID_IBUF_inst/O
                         net (fo=16, routed)          1.230     1.452    u_controller_can/u_rx_module/u_ram_filter/we
    SLICE_X45Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.497 r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_0_2_i_1/O
                         net (fo=4, routed)           0.148     1.645    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_0_2/DIA
    SLICE_X42Y59         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.830     1.941    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_0_2/WCLK
    SLICE_X42Y59         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_192_255_0_2/RAMA/CLK

Slack:                    inf
  Source:                 we_memID
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_6_7/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.267ns (16.206%)  route 1.382ns (83.794%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  we_memID (IN)
                         net (fo=0)                   0.000     0.000    we_memID
    N2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  we_memID_IBUF_inst/O
                         net (fo=16, routed)          1.232     1.454    u_controller_can/u_rx_module/u_ram_filter/we
    SLICE_X45Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.499 r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_6_7_i_1/O
                         net (fo=4, routed)           0.151     1.650    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_6_7/DIA
    SLICE_X42Y58         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.830     1.941    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_6_7/WCLK
    SLICE_X42Y58         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_6_7/RAMA/CLK

Slack:                    inf
  Source:                 we_memID
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.267ns (16.192%)  route 1.384ns (83.808%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  we_memID (IN)
                         net (fo=0)                   0.000     0.000    we_memID
    N2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  we_memID_IBUF_inst/O
                         net (fo=16, routed)          1.181     1.403    u_controller_can/u_rx_module/u_ram_filter/we
    SLICE_X47Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.448 r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_3_5_i_1/O
                         net (fo=4, routed)           0.203     1.651    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_3_5/DIA
    SLICE_X46Y60         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.830     1.941    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_3_5/WCLK
    SLICE_X46Y60         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_128_191_3_5/RAMA/CLK

Slack:                    inf
  Source:                 ram_dinID[5]
                            (input port)
  Destination:            u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.269ns (16.028%)  route 1.408ns (83.972%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ram_dinID[5] (IN)
                         net (fo=0)                   0.000     0.000    ram_dinID[5]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  ram_dinID_IBUF[5]_inst/O
                         net (fo=1, routed)           1.227     1.451    u_controller_can/u_rx_module/u_ram_filter/din[5]
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.496 r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_0_63_3_5_i_3/O
                         net (fo=4, routed)           0.181     1.676    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_3_5/DIC
    SLICE_X46Y61         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    N17                  IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.082    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.111 r  clock_IBUF_BUFG_inst/O
                         net (fo=1005, routed)        0.830     1.941    u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_3_5/WCLK
    SLICE_X46Y61         RAMD64E                                      r  u_controller_can/u_rx_module/u_ram_filter/RAM_reg_64_127_3_5/RAMC/CLK





