// Simulation_Level = Estimation/Behavior/Circuit
// Target_Outputs = Area/Latency/Power/Energy for estimation
// Target_Outputs = Voltage/Current/Resistence/Function for behavior & circuit


config {
	Simulation_Level Estimation
	Target_Outputs Energy
	Application CNN
	Application_Scale 9
	Weight_Polarity 2
	Cell_Type 0T1R
	RRAM_Model ideal
	RRAM_Bit_Levels 8
	Transistor_Tech(nm) 130
	Min_Crossbar_Size 256
	Max_Crossbar_Size 256
	Write_Method ideal
	Line_Tech 22
	Action_Type Calculation
	Pipeline 0
}

Layer1 {
	Name Conv
	Inputsize 112
	Outputsize 55
	Kernelsize 11
	Stride 4
	Inputchannel 3
	Outputchannel 96
}

Layer2 {
	Name Conv
	Inputsize 54
	Outputsize 27
	Kernelsize 5
	Stride 1
	Inputchannel 96
	Outputchannel 256
}

Layer3 {
	Name Conv
	Inputsize 13
	Outputsize 13
	Kernelsize 3
	Stride 1
	Inputchannel 256
	Outputchannel 384
}

Layer3 {
	Name Conv
	Inputsize 13
	Outputsize 13
	Kernelsize 3
	Stride 1
	Inputchannel 256
	Outputchannel 384
}

Layer4 {
	Name Conv
	Inputsize 13
	Outputsize 13
	Kernelsize 3
	Stride 1
	Inputchannel 384
	Outputchannel 384
}

Layer5 {
	Name Conv
	Inputsize 13
	Outputsize 13
	Kernelsize 3
	Stride 1
	Inputchannel 384
	Outputchannel 256
}

Layer6 {
	Name FC
	Inputlength 9216
	Outputlength 4096
}

Layer7 {
	Name FC
	Inputlength 4096
	Outputlength 4096
}

Layer8 {
	Name FC
	Inputlength 4096
	Outputlength 1000
}

Layer9 {
	Name FC
	Inputlength 1000
	Outputlength 10
}
