
*** Running vivado
    with args -log MainProgram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainProgram.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MainProgram.tcl -notrace
Command: synth_design -top MainProgram -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 469.008 ; gain = 97.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MainProgram' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd:25' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd:32]
INFO: [Synth 8-3491] module 'c_counter_binary_1' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.runs/synth_1/.Xil/Vivado-49176-Zephyrus-G16/realtime/c_counter_binary_1_stub.v:6' bound to instance 'U_BinCounter' of component 'c_counter_binary_1' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd:50]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_1' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.runs/synth_1/.Xil/Vivado-49176-Zephyrus-G16/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_1' (1#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.runs/synth_1/.Xil/Vivado-49176-Zephyrus-G16/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (2#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd:32]
INFO: [Synth 8-3491] module 'Nanoprocessor' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:35' bound to instance 'Nanoprocessor_0' of component 'Nanoprocessor' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:77]
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:45]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Program_Counter.vhd:44]
INFO: [Synth 8-3491] module 'c_counter_binary_0' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.runs/synth_1/.Xil/Vivado-49176-Zephyrus-G16/realtime/c_counter_binary_0_stub.v:6' bound to instance 'PC_Inst' of component 'c_counter_binary_0' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Program_Counter.vhd:59]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.runs/synth_1/.Xil/Vivado-49176-Zephyrus-G16/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (3#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.runs/synth_1/.Xil/Vivado-49176-Zephyrus-G16/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (4#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Program_Counter.vhd:44]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Program_ROM.vhd:35' bound to instance 'Program_Rom_0' of component 'Program_ROM' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (5#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Program_ROM.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-226] default block is never used [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (6#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:35' bound to instance 'Register_Bank_0' of component 'Register_Bank' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (7#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd:51]
INFO: [Synth 8-3491] module 'Add_Sub_Unit' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd:34' bound to instance 'Add_Sub_Unit_0' of component 'Add_Sub_Unit' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:189]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_Unit' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd:43]
INFO: [Synth 8-3491] module 'c_addsub_0' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.runs/synth_1/.Xil/Vivado-49176-Zephyrus-G16/realtime/c_addsub_0_stub.v:6' bound to instance 'c_addsub' of component 'c_addsub_0' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd:60]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.runs/synth_1/.Xil/Vivado-49176-Zephyrus-G16/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (8#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.runs/synth_1/.Xil/Vivado-49176-Zephyrus-G16/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_Unit' (9#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor' (10#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd:45]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/LUT_16_7.vhd:34' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:85]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (11#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'MainProgram' (12#1) [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/new/MainProgram.vhd:44]
WARNING: [Synth 8-3917] design MainProgram has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design MainProgram has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design MainProgram has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design MainProgram has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 524.246 ; gain = 152.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 524.246 ; gain = 152.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 524.246 ; gain = 152.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'Nanoprocessor_0/Add_Sub_Unit_0/c_addsub'
Finished Parsing XDC File [c:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'Nanoprocessor_0/Add_Sub_Unit_0/c_addsub'
Parsing XDC File [c:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'Nanoprocessor_0/Program_Counter_0/PC_Inst'
Finished Parsing XDC File [c:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'Nanoprocessor_0/Program_Counter_0/PC_Inst'
Parsing XDC File [c:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_1_in_context.xdc] for cell 'Slow_Clk_0/U_BinCounter'
Finished Parsing XDC File [c:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_1_in_context.xdc] for cell 'Slow_Clk_0/U_BinCounter'
Parsing XDC File [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/constrs_1/new/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.srcs/constrs_1/new/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MainProgram_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MainProgram_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 855.039 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'Nanoprocessor_0/Program_Counter_0/PC_Inst' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'Slow_Clk_0/U_BinCounter' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 856.168 ; gain = 484.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 856.168 ; gain = 484.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Nanoprocessor_0/Add_Sub_Unit_0/c_addsub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Nanoprocessor_0/Program_Counter_0/PC_Inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Slow_Clk_0/U_BinCounter. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 856.168 ; gain = 484.250
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump_Flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Regs_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 856.168 ; gain = 484.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 7     
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Instruction_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module Register_Bank 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module Add_Sub_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Nanoprocessor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design MainProgram has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design MainProgram has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design MainProgram has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design MainProgram has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 856.168 ; gain = 484.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 856.168 ; gain = 484.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 856.168 ; gain = 484.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[3][0]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[3][1]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[3][2]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[3][3]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][0]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[4][0]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[5][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[5][0] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][1]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[4][1]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[5][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[5][1] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][2]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[4][2]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[5][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[5][2] )
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[6][3]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'Nanoprocessor_0/Register_Bank_0/Regs_reg[4][3]' (FDRE) to 'Nanoprocessor_0/Register_Bank_0/Regs_reg[5][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Nanoprocessor_0/Register_Bank_0/Regs_reg[5][3] )
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[5][0]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[5][1]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[5][2]) is unused and will be removed from module MainProgram.
WARNING: [Synth 8-3332] Sequential element (Nanoprocessor_0/Register_Bank_0/Regs_reg[5][3]) is unused and will be removed from module MainProgram.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 861.590 ; gain = 489.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 861.590 ; gain = 489.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 861.590 ; gain = 489.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 861.590 ; gain = 489.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 861.590 ; gain = 489.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 861.590 ; gain = 489.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 861.590 ; gain = 489.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |c_addsub_0         |         1|
|2     |c_counter_binary_0 |         1|
|3     |c_counter_binary_1 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |c_addsub_0         |     1|
|2     |c_counter_binary_0 |     1|
|3     |c_counter_binary_1 |     1|
|4     |LUT3               |     9|
|5     |LUT4               |     9|
|6     |LUT5               |    10|
|7     |FDRE               |    12|
|8     |IBUF               |     2|
|9     |OBUF               |    17|
+------+-------------------+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                |    93|
|2     |  Nanoprocessor_0     |Nanoprocessor   |    48|
|3     |    Add_Sub_Unit_0    |Add_Sub_Unit    |     6|
|4     |    Program_Counter_0 |Program_Counter |    23|
|5     |    Register_Bank_0   |Register_Bank   |    19|
|6     |  Slow_Clk_0          |Slow_Clk        |    26|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 861.590 ; gain = 489.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 861.590 ; gain = 157.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 861.590 ; gain = 489.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 865.305 ; gain = 504.906
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/janit/OneDrive/Desktop/Vivado/Nanoprocessor - Optimized - Copy/Nanoprocessor.runs/synth_1/MainProgram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainProgram_utilization_synth.rpt -pb MainProgram_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 865.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 25 01:45:10 2025...
