// Seed: 3450005675
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  logic [7:0][1 : -1] id_7;
  assign id_3 = id_5.id_4 ? id_5 : id_4;
endmodule
program module_1 (
    output uwire id_0,
    output tri0 id_1,
    output wire id_2,
    output uwire id_3,
    input uwire id_4,
    output logic id_5,
    input wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    output supply0 id_9,
    output supply0 id_10,
    input wor id_11,
    output tri id_12,
    input supply1 id_13,
    output tri0 id_14,
    input uwire id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  assign id_0.id_15 = 1;
  wire id_18;
  always id_5 <= "";
  wire id_19, id_20;
endmodule
