============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jul  5 11:03:07 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/cal_gain.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/calculator.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/successive.v
RUN-1001 : Project manager successfully analyzed 47 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.610544s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (51.4%)

RUN-1004 : used memory is 310 MB, reserved memory is 288 MB, peak memory is 316 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 130850473639936"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 130850473639936"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 120156005072896"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/IRQ[31] will be merged to another kept net IRQ[31]
SYN-5055 WARNING: The kept net IRQ[31] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net u_logic/IRQ[30] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net IRQ[30] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net u_logic/IRQ[29] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net IRQ[29] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net u_logic/IRQ[28] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net IRQ[28] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net u_logic/IRQ[27] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net IRQ[27] will be merged to another kept net IRQ[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 14680/56 useful/useless nets, 12503/47 useful/useless insts
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 12503 instances
RUN-0007 : 7391 luts, 3548 seqs, 934 mslices, 496 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 14680 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 9382 nets have 2 pins
RUN-1001 : 3677 nets have [3 - 5] pins
RUN-1001 : 857 nets have [6 - 10] pins
RUN-1001 : 498 nets have [11 - 20] pins
RUN-1001 : 248 nets have [21 - 99] pins
RUN-1001 : 17 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     352     
RUN-1001 :   No   |  No   |  Yes  |    1347     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     919     
RUN-1001 :   Yes  |  No   |  Yes  |     898     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  76   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 96
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12501 instances, 7391 luts, 3548 seqs, 1430 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 60932, tnet num: 14678, tinst num: 12501, tnode num: 72888, tedge num: 102788.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14678 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.211995s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (29.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.40332e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12501.
PHY-3001 : Level 1 #clusters 1878.
PHY-3001 : End clustering;  0.099775s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (47.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.09124e+06, overlap = 456.5
PHY-3002 : Step(2): len = 950159, overlap = 545.125
PHY-3002 : Step(3): len = 668755, overlap = 647.844
PHY-3002 : Step(4): len = 613690, overlap = 719.531
PHY-3002 : Step(5): len = 502490, overlap = 831.062
PHY-3002 : Step(6): len = 438736, overlap = 872.281
PHY-3002 : Step(7): len = 341229, overlap = 992.25
PHY-3002 : Step(8): len = 306222, overlap = 1044.66
PHY-3002 : Step(9): len = 254103, overlap = 1080.94
PHY-3002 : Step(10): len = 235991, overlap = 1127.88
PHY-3002 : Step(11): len = 202299, overlap = 1172.84
PHY-3002 : Step(12): len = 188495, overlap = 1173.62
PHY-3002 : Step(13): len = 171941, overlap = 1185.59
PHY-3002 : Step(14): len = 160492, overlap = 1192.97
PHY-3002 : Step(15): len = 150246, overlap = 1222.72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.74399e-06
PHY-3002 : Step(16): len = 166318, overlap = 1175.5
PHY-3002 : Step(17): len = 209536, overlap = 1088.53
PHY-3002 : Step(18): len = 225186, overlap = 986.438
PHY-3002 : Step(19): len = 236284, overlap = 952.562
PHY-3002 : Step(20): len = 233860, overlap = 896.625
PHY-3002 : Step(21): len = 228478, overlap = 874.406
PHY-3002 : Step(22): len = 220957, overlap = 892.312
PHY-3002 : Step(23): len = 216306, overlap = 906.281
PHY-3002 : Step(24): len = 213034, overlap = 916.188
PHY-3002 : Step(25): len = 211561, overlap = 931.906
PHY-3002 : Step(26): len = 208591, overlap = 942
PHY-3002 : Step(27): len = 206857, overlap = 976.906
PHY-3002 : Step(28): len = 204688, overlap = 982.312
PHY-3002 : Step(29): len = 202900, overlap = 969.875
PHY-3002 : Step(30): len = 201219, overlap = 953.656
PHY-3002 : Step(31): len = 199352, overlap = 973.312
PHY-3002 : Step(32): len = 197643, overlap = 941.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.48798e-06
PHY-3002 : Step(33): len = 206607, overlap = 927.812
PHY-3002 : Step(34): len = 221369, overlap = 894.531
PHY-3002 : Step(35): len = 227867, overlap = 901.125
PHY-3002 : Step(36): len = 231334, overlap = 881.625
PHY-3002 : Step(37): len = 231209, overlap = 885.312
PHY-3002 : Step(38): len = 231680, overlap = 869.688
PHY-3002 : Step(39): len = 230096, overlap = 873.219
PHY-3002 : Step(40): len = 230021, overlap = 877.188
PHY-3002 : Step(41): len = 228859, overlap = 897.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.97596e-06
PHY-3002 : Step(42): len = 245337, overlap = 884.406
PHY-3002 : Step(43): len = 263691, overlap = 793.781
PHY-3002 : Step(44): len = 271818, overlap = 736.562
PHY-3002 : Step(45): len = 274813, overlap = 698.625
PHY-3002 : Step(46): len = 274849, overlap = 719.281
PHY-3002 : Step(47): len = 275776, overlap = 721.906
PHY-3002 : Step(48): len = 274888, overlap = 727.812
PHY-3002 : Step(49): len = 275564, overlap = 733.938
PHY-3002 : Step(50): len = 275488, overlap = 723.094
PHY-3002 : Step(51): len = 276869, overlap = 707.406
PHY-3002 : Step(52): len = 276717, overlap = 697.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.39519e-05
PHY-3002 : Step(53): len = 297068, overlap = 661.781
PHY-3002 : Step(54): len = 317204, overlap = 615.75
PHY-3002 : Step(55): len = 327298, overlap = 559.906
PHY-3002 : Step(56): len = 330227, overlap = 532.312
PHY-3002 : Step(57): len = 329311, overlap = 526.844
PHY-3002 : Step(58): len = 330118, overlap = 521.562
PHY-3002 : Step(59): len = 329594, overlap = 539.812
PHY-3002 : Step(60): len = 329389, overlap = 559.219
PHY-3002 : Step(61): len = 328859, overlap = 573.219
PHY-3002 : Step(62): len = 328979, overlap = 553.781
PHY-3002 : Step(63): len = 328299, overlap = 563.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.79039e-05
PHY-3002 : Step(64): len = 348674, overlap = 488.406
PHY-3002 : Step(65): len = 366176, overlap = 471.281
PHY-3002 : Step(66): len = 370336, overlap = 437.312
PHY-3002 : Step(67): len = 371888, overlap = 448.312
PHY-3002 : Step(68): len = 374018, overlap = 453.781
PHY-3002 : Step(69): len = 376317, overlap = 463.562
PHY-3002 : Step(70): len = 375930, overlap = 477.406
PHY-3002 : Step(71): len = 376107, overlap = 478.344
PHY-3002 : Step(72): len = 374769, overlap = 463.719
PHY-3002 : Step(73): len = 374777, overlap = 474.281
PHY-3002 : Step(74): len = 374225, overlap = 463.938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.58077e-05
PHY-3002 : Step(75): len = 395254, overlap = 421.094
PHY-3002 : Step(76): len = 408034, overlap = 417.031
PHY-3002 : Step(77): len = 409198, overlap = 408.406
PHY-3002 : Step(78): len = 410514, overlap = 415.156
PHY-3002 : Step(79): len = 410844, overlap = 411.688
PHY-3002 : Step(80): len = 411912, overlap = 402.406
PHY-3002 : Step(81): len = 409960, overlap = 375.656
PHY-3002 : Step(82): len = 410545, overlap = 376.844
PHY-3002 : Step(83): len = 411702, overlap = 354.438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000111615
PHY-3002 : Step(84): len = 429793, overlap = 329
PHY-3002 : Step(85): len = 440376, overlap = 331.219
PHY-3002 : Step(86): len = 440795, overlap = 327.531
PHY-3002 : Step(87): len = 442372, overlap = 327.406
PHY-3002 : Step(88): len = 447827, overlap = 317.25
PHY-3002 : Step(89): len = 452864, overlap = 294.188
PHY-3002 : Step(90): len = 450923, overlap = 288.938
PHY-3002 : Step(91): len = 449535, overlap = 289.969
PHY-3002 : Step(92): len = 450353, overlap = 290.344
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000223231
PHY-3002 : Step(93): len = 463383, overlap = 271.219
PHY-3002 : Step(94): len = 471619, overlap = 269.906
PHY-3002 : Step(95): len = 471020, overlap = 266.125
PHY-3002 : Step(96): len = 472967, overlap = 270.156
PHY-3002 : Step(97): len = 479051, overlap = 262.781
PHY-3002 : Step(98): len = 484365, overlap = 266.656
PHY-3002 : Step(99): len = 485426, overlap = 260.5
PHY-3002 : Step(100): len = 485728, overlap = 250.812
PHY-3002 : Step(101): len = 487234, overlap = 251.062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000446462
PHY-3002 : Step(102): len = 496166, overlap = 221.438
PHY-3002 : Step(103): len = 501761, overlap = 218.031
PHY-3002 : Step(104): len = 502171, overlap = 220.844
PHY-3002 : Step(105): len = 503916, overlap = 207.031
PHY-3002 : Step(106): len = 508377, overlap = 206.438
PHY-3002 : Step(107): len = 512611, overlap = 189.281
PHY-3002 : Step(108): len = 512452, overlap = 191.469
PHY-3002 : Step(109): len = 512650, overlap = 192.625
PHY-3002 : Step(110): len = 515280, overlap = 188.469
PHY-3002 : Step(111): len = 515815, overlap = 183.906
PHY-3002 : Step(112): len = 513028, overlap = 191.938
PHY-3002 : Step(113): len = 512036, overlap = 194.281
PHY-3002 : Step(114): len = 512260, overlap = 201.688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000892923
PHY-3002 : Step(115): len = 517612, overlap = 183.406
PHY-3002 : Step(116): len = 521834, overlap = 176.469
PHY-3002 : Step(117): len = 522762, overlap = 173.844
PHY-3002 : Step(118): len = 523454, overlap = 172.031
PHY-3002 : Step(119): len = 524212, overlap = 172.969
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00172618
PHY-3002 : Step(120): len = 527876, overlap = 168.875
PHY-3002 : Step(121): len = 531177, overlap = 164.469
PHY-3002 : Step(122): len = 531683, overlap = 154.844
PHY-3002 : Step(123): len = 532433, overlap = 152.594
PHY-3002 : Step(124): len = 534162, overlap = 150.906
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018792s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14680.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 681064, over cnt = 1795(5%), over = 10105, worst = 46
PHY-1001 : End global iterations;  0.369585s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (33.8%)

PHY-1001 : Congestion index: top1 = 100.00, top5 = 74.06, top10 = 61.42, top15 = 54.35.
PHY-3001 : End congestion estimation;  0.510679s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (45.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14678 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.528761s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (59.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000181196
PHY-3002 : Step(125): len = 576950, overlap = 98.1562
PHY-3002 : Step(126): len = 582282, overlap = 81.75
PHY-3002 : Step(127): len = 578735, overlap = 72.7188
PHY-3002 : Step(128): len = 576120, overlap = 64.25
PHY-3002 : Step(129): len = 576090, overlap = 52.875
PHY-3002 : Step(130): len = 575700, overlap = 50.375
PHY-3002 : Step(131): len = 575783, overlap = 42
PHY-3002 : Step(132): len = 577620, overlap = 39.75
PHY-3002 : Step(133): len = 576345, overlap = 39.5312
PHY-3002 : Step(134): len = 573680, overlap = 36.7188
PHY-3002 : Step(135): len = 571540, overlap = 36.6562
PHY-3002 : Step(136): len = 569147, overlap = 36.625
PHY-3002 : Step(137): len = 566361, overlap = 37.4688
PHY-3002 : Step(138): len = 565527, overlap = 39.5938
PHY-3002 : Step(139): len = 562991, overlap = 40.9375
PHY-3002 : Step(140): len = 560287, overlap = 44.4375
PHY-3002 : Step(141): len = 559673, overlap = 44.125
PHY-3002 : Step(142): len = 557759, overlap = 45.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000362392
PHY-3002 : Step(143): len = 562156, overlap = 43.4688
PHY-3002 : Step(144): len = 568884, overlap = 42.7188
PHY-3002 : Step(145): len = 569791, overlap = 43.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000710996
PHY-3002 : Step(146): len = 582672, overlap = 44.0625
PHY-3002 : Step(147): len = 595522, overlap = 44
PHY-3002 : Step(148): len = 595259, overlap = 43.375
PHY-3002 : Step(149): len = 594101, overlap = 42.3438
PHY-3002 : Step(150): len = 593354, overlap = 47.5625
PHY-3002 : Step(151): len = 594105, overlap = 46.6562
PHY-3002 : Step(152): len = 596698, overlap = 49.8125
PHY-3002 : Step(153): len = 597697, overlap = 54.5
PHY-3002 : Step(154): len = 597012, overlap = 56.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00142199
PHY-3002 : Step(155): len = 598291, overlap = 55.6562
PHY-3002 : Step(156): len = 600884, overlap = 54.4688
PHY-3002 : Step(157): len = 603844, overlap = 53
PHY-3002 : Step(158): len = 604905, overlap = 53
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00284398
PHY-3002 : Step(159): len = 606238, overlap = 52.7188
PHY-3002 : Step(160): len = 607730, overlap = 53.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 212/14680.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 728600, over cnt = 2474(7%), over = 10829, worst = 39
PHY-1001 : End global iterations;  0.462310s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (60.8%)

PHY-1001 : Congestion index: top1 = 88.00, top5 = 68.28, top10 = 59.28, top15 = 53.55.
PHY-3001 : End congestion estimation;  0.612130s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (51.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14678 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.543948s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (63.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000173185
PHY-3002 : Step(161): len = 602519, overlap = 148.875
PHY-3002 : Step(162): len = 595672, overlap = 126.719
PHY-3002 : Step(163): len = 586708, overlap = 125.906
PHY-3002 : Step(164): len = 577083, overlap = 108.938
PHY-3002 : Step(165): len = 570544, overlap = 115.094
PHY-3002 : Step(166): len = 564624, overlap = 104.531
PHY-3002 : Step(167): len = 558033, overlap = 99.5938
PHY-3002 : Step(168): len = 553274, overlap = 101.719
PHY-3002 : Step(169): len = 548811, overlap = 109.812
PHY-3002 : Step(170): len = 545207, overlap = 112.781
PHY-3002 : Step(171): len = 542070, overlap = 111.719
PHY-3002 : Step(172): len = 538917, overlap = 112.938
PHY-3002 : Step(173): len = 536285, overlap = 112.656
PHY-3002 : Step(174): len = 534452, overlap = 113.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00034637
PHY-3002 : Step(175): len = 539895, overlap = 102.875
PHY-3002 : Step(176): len = 545015, overlap = 100.594
PHY-3002 : Step(177): len = 548589, overlap = 95.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00069274
PHY-3002 : Step(178): len = 554448, overlap = 92.8438
PHY-3002 : Step(179): len = 565761, overlap = 84.5625
PHY-3002 : Step(180): len = 570374, overlap = 80.9688
PHY-3002 : Step(181): len = 570780, overlap = 81.375
PHY-3002 : Step(182): len = 571277, overlap = 82.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00131008
PHY-3002 : Step(183): len = 574678, overlap = 79.6875
PHY-3002 : Step(184): len = 577420, overlap = 70.7812
PHY-3002 : Step(185): len = 582770, overlap = 71.5938
PHY-3002 : Step(186): len = 587653, overlap = 69.1875
PHY-3002 : Step(187): len = 588183, overlap = 70.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 60932, tnet num: 14678, tinst num: 12501, tnode num: 72888, tedge num: 102788.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 312.19 peak overflow 2.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 433/14680.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 739008, over cnt = 2780(7%), over = 9967, worst = 31
PHY-1001 : End global iterations;  0.538412s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (37.7%)

PHY-1001 : Congestion index: top1 = 75.26, top5 = 60.32, top10 = 53.67, top15 = 49.67.
PHY-1001 : End incremental global routing;  0.708317s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (44.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14678 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.519809s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (57.1%)

OPT-1001 : 12 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12385 has valid locations, 103 needs to be replaced
PHY-3001 : design contains 12592 instances, 7442 luts, 3588 seqs, 1430 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 595979
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12390/14771.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 745712, over cnt = 2790(7%), over = 10026, worst = 31
PHY-1001 : End global iterations;  0.110317s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (56.7%)

PHY-1001 : Congestion index: top1 = 75.32, top5 = 60.46, top10 = 53.79, top15 = 49.83.
PHY-3001 : End congestion estimation;  0.293523s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (74.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 61262, tnet num: 14769, tinst num: 12592, tnode num: 73338, tedge num: 103266.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14769 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.469138s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (54.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(188): len = 595426, overlap = 0
PHY-3002 : Step(189): len = 595126, overlap = 0
PHY-3002 : Step(190): len = 595269, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12406/14771.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 743800, over cnt = 2808(7%), over = 10079, worst = 31
PHY-1001 : End global iterations;  0.098611s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (63.4%)

PHY-1001 : Congestion index: top1 = 75.17, top5 = 60.49, top10 = 53.82, top15 = 49.82.
PHY-3001 : End congestion estimation;  0.287070s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (87.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14769 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.556965s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (58.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000793421
PHY-3002 : Step(191): len = 595253, overlap = 71.5
PHY-3002 : Step(192): len = 595396, overlap = 71.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00158684
PHY-3002 : Step(193): len = 595464, overlap = 71.2188
PHY-3002 : Step(194): len = 595464, overlap = 71.2188
PHY-3001 : Final: Len = 595464, Over = 71.2188
PHY-3001 : End incremental placement;  3.041678s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (57.5%)

OPT-1001 : Total overflow 313.72 peak overflow 2.62
OPT-1001 : End high-fanout net optimization;  4.584319s wall, 2.484375s user + 0.046875s system = 2.531250s CPU (55.2%)

OPT-1001 : Current memory(MB): used = 603, reserve = 594, peak = 615.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12413/14771.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 744608, over cnt = 2787(7%), over = 9829, worst = 31
PHY-1002 : len = 792632, over cnt = 1908(5%), over = 4790, worst = 31
PHY-1002 : len = 822256, over cnt = 830(2%), over = 1978, worst = 17
PHY-1002 : len = 843368, over cnt = 80(0%), over = 136, worst = 10
PHY-1002 : len = 845632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.995012s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (102.1%)

PHY-1001 : Congestion index: top1 = 57.93, top5 = 50.97, top10 = 47.41, top15 = 45.13.
OPT-1001 : End congestion update;  1.183137s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (97.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14769 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.447351s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (69.9%)

OPT-0007 : Start: WNS -2668 TNS -430656 NUM_FEPS 417
OPT-0007 : Iter 1: improved WNS -2268 TNS -300456 NUM_FEPS 417 with 30 cells processed and 2000 slack improved
OPT-0007 : Iter 2: improved WNS -2268 TNS -300406 NUM_FEPS 417 with 8 cells processed and 50 slack improved
OPT-1001 : End global optimization;  1.653876s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (89.8%)

OPT-1001 : Current memory(MB): used = 600, reserve = 591, peak = 615.
OPT-1001 : End physical optimization;  7.444082s wall, 4.734375s user + 0.046875s system = 4.781250s CPU (64.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7442 LUT to BLE ...
SYN-4008 : Packed 7442 LUT and 1481 SEQ to BLE.
SYN-4003 : Packing 2107 remaining SEQ's ...
SYN-4005 : Packed 1585 SEQ with LUT/SLICE
SYN-4006 : 4517 single LUT's are left
SYN-4006 : 522 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7964/9904 primitive instances ...
PHY-3001 : End packing;  0.556951s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (61.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5915 instances
RUN-1001 : 2891 mslices, 2890 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 13530 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7852 nets have 2 pins
RUN-1001 : 3870 nets have [3 - 5] pins
RUN-1001 : 962 nets have [6 - 10] pins
RUN-1001 : 544 nets have [11 - 20] pins
RUN-1001 : 294 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 5913 instances, 5781 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : After packing: Len = 611987, Over = 168.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7056/13530.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 816928, over cnt = 1804(5%), over = 2856, worst = 6
PHY-1002 : len = 823896, over cnt = 1050(2%), over = 1427, worst = 6
PHY-1002 : len = 833736, over cnt = 415(1%), over = 553, worst = 5
PHY-1002 : len = 840312, over cnt = 92(0%), over = 122, worst = 5
PHY-1002 : len = 842320, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  1.050482s wall, 0.875000s user + 0.031250s system = 0.906250s CPU (86.3%)

PHY-1001 : Congestion index: top1 = 59.50, top5 = 51.65, top10 = 47.71, top15 = 45.19.
PHY-3001 : End congestion estimation;  1.286017s wall, 1.062500s user + 0.031250s system = 1.093750s CPU (85.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57599, tnet num: 13528, tinst num: 5913, tnode num: 67082, tedge num: 100262.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.073906s wall, 0.593750s user + 0.062500s system = 0.656250s CPU (61.1%)

RUN-1004 : used memory is 550 MB, reserved memory is 546 MB, peak memory is 615 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13528 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.617666s wall, 1.015625s user + 0.062500s system = 1.078125s CPU (66.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.31293e-05
PHY-3002 : Step(195): len = 598741, overlap = 157
PHY-3002 : Step(196): len = 588173, overlap = 168.25
PHY-3002 : Step(197): len = 581665, overlap = 177.5
PHY-3002 : Step(198): len = 575666, overlap = 189.75
PHY-3002 : Step(199): len = 571549, overlap = 197.75
PHY-3002 : Step(200): len = 568630, overlap = 200.75
PHY-3002 : Step(201): len = 566661, overlap = 203.25
PHY-3002 : Step(202): len = 564855, overlap = 204.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000146259
PHY-3002 : Step(203): len = 574442, overlap = 187.75
PHY-3002 : Step(204): len = 581303, overlap = 167.5
PHY-3002 : Step(205): len = 581547, overlap = 161.75
PHY-3002 : Step(206): len = 581944, overlap = 163
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000281456
PHY-3002 : Step(207): len = 591577, overlap = 147.25
PHY-3002 : Step(208): len = 603570, overlap = 134.25
PHY-3002 : Step(209): len = 609521, overlap = 133.25
PHY-3002 : Step(210): len = 606679, overlap = 133.75
PHY-3002 : Step(211): len = 604298, overlap = 132.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.819405s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (3.8%)

PHY-3001 : Trial Legalized: Len = 652530
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 676/13530.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 812096, over cnt = 2399(6%), over = 4160, worst = 8
PHY-1002 : len = 831920, over cnt = 1319(3%), over = 1875, worst = 6
PHY-1002 : len = 848752, over cnt = 406(1%), over = 569, worst = 6
PHY-1002 : len = 857592, over cnt = 32(0%), over = 38, worst = 3
PHY-1002 : len = 858368, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.301373s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (62.4%)

PHY-1001 : Congestion index: top1 = 54.94, top5 = 50.38, top10 = 47.58, top15 = 45.63.
PHY-3001 : End congestion estimation;  1.569878s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (61.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13528 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.552036s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (70.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161363
PHY-3002 : Step(212): len = 635219, overlap = 20.5
PHY-3002 : Step(213): len = 624985, overlap = 34
PHY-3002 : Step(214): len = 616794, overlap = 48.25
PHY-3002 : Step(215): len = 609584, overlap = 63.75
PHY-3002 : Step(216): len = 605861, overlap = 73.25
PHY-3002 : Step(217): len = 603489, overlap = 83.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000322725
PHY-3002 : Step(218): len = 611188, overlap = 77.75
PHY-3002 : Step(219): len = 615932, overlap = 74
PHY-3002 : Step(220): len = 619519, overlap = 71.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00064545
PHY-3002 : Step(221): len = 625521, overlap = 68.75
PHY-3002 : Step(222): len = 635324, overlap = 64
PHY-3002 : Step(223): len = 637077, overlap = 65.5
PHY-3002 : Step(224): len = 638702, overlap = 69
PHY-3002 : Step(225): len = 640588, overlap = 70.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012243s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 657205, Over = 0
PHY-3001 : Spreading special nets. 34 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.039099s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.0%)

PHY-3001 : 52 instances has been re-located, deltaX = 7, deltaY = 26, maxDist = 1.
PHY-3001 : Final: Len = 657773, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57599, tnet num: 13528, tinst num: 5913, tnode num: 67082, tedge num: 100262.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.201035s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (69.0%)

RUN-1004 : used memory is 552 MB, reserved memory is 544 MB, peak memory is 632 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3817/13530.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 833544, over cnt = 2114(6%), over = 3333, worst = 7
PHY-1002 : len = 845008, over cnt = 1204(3%), over = 1676, worst = 6
PHY-1002 : len = 859576, over cnt = 388(1%), over = 509, worst = 4
PHY-1002 : len = 865904, over cnt = 93(0%), over = 123, worst = 4
PHY-1002 : len = 867600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.218182s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (60.3%)

PHY-1001 : Congestion index: top1 = 54.61, top5 = 49.62, top10 = 46.79, top15 = 44.90.
PHY-1001 : End incremental global routing;  1.470718s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (61.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13528 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.556081s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (56.2%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5807 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 5918 instances, 5786 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 658680
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12338/13534.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 868480, over cnt = 35(0%), over = 37, worst = 2
PHY-1002 : len = 868608, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 868712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.346334s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (58.6%)

PHY-1001 : Congestion index: top1 = 54.61, top5 = 49.66, top10 = 46.84, top15 = 44.96.
PHY-3001 : End congestion estimation;  0.605895s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (59.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57660, tnet num: 13532, tinst num: 5918, tnode num: 67157, tedge num: 100356.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.181317s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (67.5%)

RUN-1004 : used memory is 579 MB, reserved memory is 568 MB, peak memory is 636 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13532 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.750202s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (61.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(226): len = 658392, overlap = 0
PHY-3002 : Step(227): len = 658172, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12332/13534.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 867976, over cnt = 26(0%), over = 34, worst = 4
PHY-1002 : len = 868136, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 868224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.358267s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (52.3%)

PHY-1001 : Congestion index: top1 = 54.61, top5 = 49.62, top10 = 46.81, top15 = 44.93.
PHY-3001 : End congestion estimation;  0.603242s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (62.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13532 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.568207s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (49.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00049558
PHY-3002 : Step(228): len = 658139, overlap = 0.5
PHY-3002 : Step(229): len = 658123, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003864s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 658123, Over = 0
PHY-3001 : End spreading;  0.034236s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.3%)

PHY-3001 : Final: Len = 658123, Over = 0
PHY-3001 : End incremental placement;  3.890317s wall, 2.234375s user + 0.000000s system = 2.234375s CPU (57.4%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  6.267377s wall, 3.671875s user + 0.015625s system = 3.687500s CPU (58.8%)

OPT-1001 : Current memory(MB): used = 644, reserve = 643, peak = 646.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12328/13534.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 868112, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 868120, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 868144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.360902s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (52.0%)

PHY-1001 : Congestion index: top1 = 54.61, top5 = 49.62, top10 = 46.81, top15 = 44.93.
OPT-1001 : End congestion update;  0.613325s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (48.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13532 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.452138s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (55.3%)

OPT-0007 : Start: WNS -2317 TNS -233425 NUM_FEPS 304
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5814 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5918 instances, 5786 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Initial: Len = 666429, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 666429, Over = 0
PHY-3001 : End incremental legalization;  0.259409s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (6.0%)

OPT-0007 : Iter 1: improved WNS -2267 TNS -161446 NUM_FEPS 306 with 129 cells processed and 18470 slack improved
OPT-0007 : Iter 2: improved WNS -2267 TNS -161446 NUM_FEPS 306 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.511095s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (43.4%)

OPT-1001 : Current memory(MB): used = 643, reserve = 642, peak = 646.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13532 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.457703s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (47.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11931/13534.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 874784, over cnt = 139(0%), over = 203, worst = 4
PHY-1002 : len = 875536, over cnt = 61(0%), over = 86, worst = 4
PHY-1002 : len = 876408, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 876504, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 876504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.728226s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (32.2%)

PHY-1001 : Congestion index: top1 = 54.70, top5 = 49.64, top10 = 46.83, top15 = 44.94.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13532 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.469397s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (56.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2267 TNS -161596 NUM_FEPS 306
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 54.206897
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2267ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 13534 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 13534 nets
OPT-1001 : End physical optimization;  11.147328s wall, 6.015625s user + 0.015625s system = 6.031250s CPU (54.1%)

RUN-1003 : finish command "place" in  35.413162s wall, 18.062500s user + 0.609375s system = 18.671875s CPU (52.7%)

RUN-1004 : used memory is 538 MB, reserved memory is 528 MB, peak memory is 646 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.356928s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (71.4%)

RUN-1004 : used memory is 538 MB, reserved memory is 529 MB, peak memory is 646 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5920 instances
RUN-1001 : 2894 mslices, 2892 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 13534 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7846 nets have 2 pins
RUN-1001 : 3874 nets have [3 - 5] pins
RUN-1001 : 964 nets have [6 - 10] pins
RUN-1001 : 546 nets have [11 - 20] pins
RUN-1001 : 296 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57660, tnet num: 13532, tinst num: 5918, tnode num: 67157, tedge num: 100356.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.048422s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (32.8%)

RUN-1004 : used memory is 559 MB, reserved memory is 563 MB, peak memory is 646 MB
PHY-1001 : 2894 mslices, 2892 lslices, 102 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13532 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 818184, over cnt = 2293(6%), over = 3981, worst = 8
PHY-1002 : len = 837240, over cnt = 1258(3%), over = 1811, worst = 7
PHY-1002 : len = 852928, over cnt = 408(1%), over = 570, worst = 6
PHY-1002 : len = 861688, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 861768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.175600s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (49.2%)

PHY-1001 : Congestion index: top1 = 54.83, top5 = 49.09, top10 = 46.27, top15 = 44.30.
PHY-1001 : End global routing;  1.418242s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (49.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 639, reserve = 639, peak = 646.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 903, reserve = 903, peak = 903.
PHY-1001 : End build detailed router design. 2.898837s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (55.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 132832, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.227695s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (42.0%)

PHY-1001 : Current memory(MB): used = 939, reserve = 939, peak = 939.
PHY-1001 : End phase 1; 1.233420s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (41.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 2.10662e+06, over cnt = 1693(0%), over = 1707, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 944, reserve = 943, peak = 944.
PHY-1001 : End initial routed; 25.439101s wall, 14.421875s user + 0.140625s system = 14.562500s CPU (57.2%)

PHY-1001 : Update timing.....
PHY-1001 : 230/12256(1%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.377   |  -1002.890  |  356  
RUN-1001 :   Hold   |   0.088   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.021527s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (40.2%)

PHY-1001 : Current memory(MB): used = 951, reserve = 950, peak = 951.
PHY-1001 : End phase 2; 27.460697s wall, 15.218750s user + 0.156250s system = 15.375000s CPU (56.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 41 pins with SWNS -4.068ns STNS -992.254ns FEP 356.
PHY-1001 : End OPT Iter 1; 0.229980s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (40.8%)

PHY-1022 : len = 2.10686e+06, over cnt = 1731(0%), over = 1746, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.394711s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (47.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.05994e+06, over cnt = 739(0%), over = 740, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.331287s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (104.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.04865e+06, over cnt = 166(0%), over = 166, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.949715s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (75.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.04817e+06, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.356133s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (52.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.04807e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.201157s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (31.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.0481e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.228578s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (41.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.0481e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.217070s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (28.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.0481e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.300191s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (46.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.04813e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.139363s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (78.5%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.04818e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.126467s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (61.8%)

PHY-1001 : Update timing.....
PHY-1001 : 233/12256(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.068   |  -997.445  |  356  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.042083s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (20.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 507 feed throughs used by 329 nets
PHY-1001 : End commit to database; 1.449095s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (19.4%)

PHY-1001 : Current memory(MB): used = 1031, reserve = 1032, peak = 1031.
PHY-1001 : End phase 3; 7.968253s wall, 3.828125s user + 0.015625s system = 3.843750s CPU (48.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 27 pins with SWNS -4.068ns STNS -993.117ns FEP 356.
PHY-1001 : End OPT Iter 1; 0.215181s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (58.1%)

PHY-1022 : len = 2.04823e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.385444s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (40.5%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.068ns, -993.117ns, 356}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.04816e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.132094s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (47.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.0481e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.121808s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (51.3%)

PHY-1001 : Update timing.....
PHY-1001 : 222/12256(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.068   |  -996.151  |  356  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.043192s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (42.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 508 feed throughs used by 330 nets
PHY-1001 : End commit to database; 1.496348s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (58.5%)

PHY-1001 : Current memory(MB): used = 1038, reserve = 1040, peak = 1038.
PHY-1001 : End phase 4; 4.212503s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (48.2%)

PHY-1003 : Routed, final wirelength = 2.0481e+06
PHY-1001 : Current memory(MB): used = 1040, reserve = 1042, peak = 1040.
PHY-1001 : End export database. 0.037225s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.9%)

PHY-1001 : End detail routing;  44.074303s wall, 23.328125s user + 0.187500s system = 23.515625s CPU (53.4%)

RUN-1003 : finish command "route" in  47.199138s wall, 24.843750s user + 0.203125s system = 25.046875s CPU (53.1%)

RUN-1004 : used memory is 1034 MB, reserved memory is 1036 MB, peak memory is 1040 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                    10724   out of  19600   54.71%
#reg                     3815   out of  19600   19.46%
#le                     11241
  #lut only              7426   out of  11241   66.06%
  #reg only               517   out of  11241    4.60%
  #lut&reg               3298   out of  11241   29.34%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  2047
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    257
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    253
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 82
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    60


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |11241  |9294    |1430    |3829    |25      |3       |
|  ISP                       |AHBISP                                          |3839   |2459    |1028    |1346    |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |579    |266     |142     |325     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |62     |33      |18      |36      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |4      |4       |0       |4       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |73     |26      |18      |46      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |1       |0       |6       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |69     |32      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |2       |0       |6       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |64     |27      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |4      |4       |0       |4       |2       |0       |
|    u_CC                    |CC                                              |201    |162     |38      |99      |0       |0       |
|    u_bypass                |bypass                                          |122    |82      |40      |33      |0       |0       |
|    u_cal_gain              |cal_gain                                        |2249   |1495    |658     |447     |0       |0       |
|      u_calculator          |calculator                                      |2166   |1422    |652     |386     |0       |0       |
|        u_b_successive      |successive                                      |654    |446     |206     |82      |0       |0       |
|        u_g_successive      |successive                                      |653    |428     |207     |97      |0       |0       |
|        u_r_successive      |successive                                      |660    |445     |206     |88      |0       |0       |
|    u_demosaic              |demosaic                                        |441    |217     |145     |279     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |109    |46      |31      |80      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |75     |34      |27      |47      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |73     |36      |30      |46      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |88     |42      |33      |68      |0       |0       |
|    u_gamma                 |gamma                                           |28     |28      |0       |14      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |8      |8       |0       |4       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |4      |4       |0       |0       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |16     |9       |7       |6       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |16     |9       |7       |6       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |11     |11      |0       |11      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |26     |26      |0       |18      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |6      |6       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |4      |4       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |30     |12      |0       |30      |0       |0       |
|  U_APB_UART                |APB_UART                                        |14     |14      |0       |5       |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |4      |4       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |6      |6       |0       |6       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                             |6      |6       |0       |3       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |146    |86      |30      |106     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |8      |8       |0       |8       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |38     |20      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |33     |21      |0       |33      |0       |0       |
|  kb                        |Keyboard                                        |107    |91      |16      |47      |0       |0       |
|  sd_reader                 |sd_reader                                       |745    |633     |100     |331     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |312    |276     |34      |149     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |768    |585     |119     |406     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |427    |290     |73      |287     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |144    |100     |21      |116     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |14     |10      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |38     |31      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |36     |35      |0       |36      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |169    |98      |30      |131     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |27     |9       |0       |27      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |43     |29      |0       |43      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |29     |22      |0       |29      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |341    |295     |46      |119     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |60     |48      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |65     |65      |0       |10      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |44     |40      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |99     |81      |18      |29      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |73     |61      |12      |29      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5209   |5128    |51      |1376    |0       |3       |
|  u_rs232                   |rs232                                           |90     |82      |8       |59      |0       |0       |
|    uart_rx_inst            |uart_rx                                         |50     |46      |4       |35      |0       |0       |
|    uart_tx_inst            |uart_tx                                         |40     |36      |4       |24      |0       |0       |
|  vga_ctrl_inst             |vga_ctrl                                        |151    |85      |65      |25      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7799  
    #2          2       2439  
    #3          3       781   
    #4          4       653   
    #5        5-10      1021  
    #6        11-50     765   
    #7       51-100      18   
    #8       101-500     2    
  Average     3.07            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.669523s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (106.7%)

RUN-1004 : used memory is 1029 MB, reserved memory is 1031 MB, peak memory is 1086 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57660, tnet num: 13532, tinst num: 5918, tnode num: 67157, tedge num: 100356.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.060225s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (50.1%)

RUN-1004 : used memory is 1028 MB, reserved memory is 1029 MB, peak memory is 1086 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13532 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5918
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 13534, pip num: 147613
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 508
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3163 valid insts, and 413462 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  20.911661s wall, 111.515625s user + 1.156250s system = 112.671875s CPU (538.8%)

RUN-1004 : used memory is 1054 MB, reserved memory is 1064 MB, peak memory is 1238 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_110307.log"
