#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug 23 18:02:28 2020
# Process ID: 2772
# Current directory: C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3248 C:\DESD\Projects\LAB0_01_ShiftRegister_project.xpr\LAB0_ShiftRegister_project\LAB0_ShiftRegister_project.xpr
# Log file: C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/vivado.log
# Journal file: C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 772.441 ; gain = 123.383
update_compile_order -fileset sources_1
current_fileset -simset [ get_filesets sim_1 ]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ShiftRegister_v0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ShiftRegister_v0_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sources_1/new/ShiftRegister_v0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ShiftRegister_v0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_1/new/tb_ShiftRegister_v0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ShiftRegister_v0'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.sim/sim_1/behav/xsim'
"xelab -wto c228c2e156544634a44905bb8a85a28b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ShiftRegister_v0_behav xil_defaultlib.tb_ShiftRegister_v0 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c228c2e156544634a44905bb8a85a28b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ShiftRegister_v0_behav xil_defaultlib.tb_ShiftRegister_v0 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister_v0 [shiftregister_v0_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shiftregister_v0
Built simulation snapshot tb_ShiftRegister_v0_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.sim/sim_1/behav/xsim/xsim.dir/tb_ShiftRegister_v0_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.sim/sim_1/behav/xsim/xsim.dir/tb_ShiftRegister_v0_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Aug 23 18:06:08 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 92.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 23 18:06:08 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 823.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ShiftRegister_v0_behav -key {Behavioral:sim_1:Functional:tb_ShiftRegister_v0} -tclbatch {tb_ShiftRegister_v0.tcl} -view {C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_1/new/dut0_tb_ShiftRegister_v0_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_1/new/dut0_tb_ShiftRegister_v0_behav.wcfg
source tb_ShiftRegister_v0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 857.789 ; gain = 30.863
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ShiftRegister_v0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 857.789 ; gain = 34.484
set_property top ShiftRegister_v2 [current_fileset]
update_compile_order -fileset sources_1
current_fileset -simset [ get_filesets sim_3 ]
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ShiftRegister_v2' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.sim/sim_3/behav/xsim'
"xvhdl --incr --relax -prj tb_ShiftRegister_v2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sources_1/new/ShiftRegister_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ShiftRegister_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/tb_ShiftRegister_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ShiftRegister_v2'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.sim/sim_3/behav/xsim'
"xelab -wto c228c2e156544634a44905bb8a85a28b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ShiftRegister_v2_behav xil_defaultlib.tb_ShiftRegister_v2 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c228c2e156544634a44905bb8a85a28b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ShiftRegister_v2_behav xil_defaultlib.tb_ShiftRegister_v2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ShiftRegister_v2 [\ShiftRegister_v2(sr_depth=1)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_shiftregister_v2
Built simulation snapshot tb_ShiftRegister_v2_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.sim/sim_3/behav/xsim/xsim.dir/tb_ShiftRegister_v2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.sim/sim_3/behav/xsim/xsim.dir/tb_ShiftRegister_v2_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Aug 23 18:10:44 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 92.262 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sun Aug 23 18:10:44 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 858.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ShiftRegister_v2_behav -key {Behavioral:sim_3:Functional:tb_ShiftRegister_v2} -tclbatch {tb_ShiftRegister_v2.tcl} -view {C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/dut2_tb_ShiftRegister_v2_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/DESD/Projects/LAB0_01_ShiftRegister_project.xpr/LAB0_ShiftRegister_project/LAB0_ShiftRegister_project.srcs/sim_3/new/dut2_tb_ShiftRegister_v2_behav.wcfg
source tb_ShiftRegister_v2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ShiftRegister_v2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 858.375 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 866.746 ; gain = 8.188
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 866.746 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 23 18:12:29 2020...
