Analysis & Synthesis report for Lab3
Tue May 25 12:52:58 2021
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |Lab3_top|Lab3_1:Lab3_1_inst|my_master:my_master_0|fsm_MM
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_cmd_demux:cmd_demux
 16. Source assignments for Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_demux:rsp_demux
 17. Source assignments for Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_demux:rsp_demux_001
 18. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|my_master:my_master_0
 19. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:my_master_0_m0_translator
 20. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_0_s0_translator
 21. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_0_s0_translator
 22. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_0_m0_agent
 23. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent
 24. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 25. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo
 26. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent
 27. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 28. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo
 29. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router:router|Lab3_1_mm_interconnect_0_router_default_decode:the_default_decode
 30. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_001:router_001|Lab3_1_mm_interconnect_0_router_001_default_decode:the_default_decode
 31. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_002:router_002|Lab3_1_mm_interconnect_0_router_002_default_decode:the_default_decode
 32. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_0_s0_burst_adapter
 33. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_0_s0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 34. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 35. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 36. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter
 37. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 38. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter
 39. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 40. Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
 41. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter"
 42. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
 43. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter"
 44. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 45. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_002:router_002|Lab3_1_mm_interconnect_0_router_002_default_decode:the_default_decode"
 46. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_001:router_001|Lab3_1_mm_interconnect_0_router_001_default_decode:the_default_decode"
 47. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router:router|Lab3_1_mm_interconnect_0_router_default_decode:the_default_decode"
 48. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo"
 49. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent"
 50. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo"
 51. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent"
 52. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_0_m0_agent"
 53. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_0_s0_translator"
 54. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_0_s0_translator"
 55. Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:my_master_0_m0_translator"
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages
 59. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 25 12:52:58 2021       ;
; Quartus Prime Version              ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                      ; Lab3                                        ;
; Top-level Entity Name              ; Lab3_top                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 34                                          ;
;     Total combinational functions  ; 32                                          ;
;     Dedicated logic registers      ; 28                                          ;
; Total registers                    ; 28                                          ;
; Total pins                         ; 42                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; Lab3_top           ; Lab3               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                ; Library ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; Lab3_1/synthesis/Lab3_1.v                                                                     ; yes             ; User Verilog HDL File        ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/Lab3_1.v                                                                     ; Lab3_1  ;
; Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File        ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v                                        ; Lab3_1  ;
; Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File        ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001.v                  ; Lab3_1  ;
; Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; Lab3_1  ;
; Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File        ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter.v                      ; Lab3_1  ;
; Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; Lab3_1  ;
; Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv                                    ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv                                    ; Lab3_1  ;
; Lab3_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; Lab3_1  ;
; Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_rsp_mux.sv                               ; Lab3_1  ;
; Lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; Lab3_1  ;
; Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_rsp_demux.sv                             ; Lab3_1  ;
; Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_cmd_mux.sv                               ; Lab3_1  ;
; Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_cmd_demux.sv                             ; Lab3_1  ;
; Lab3_1/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; Lab3_1  ;
; Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; Lab3_1  ;
; Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv                            ; Lab3_1  ;
; Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv                            ; Lab3_1  ;
; Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv                                ; Lab3_1  ;
; Lab3_1/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; User Verilog HDL File        ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; Lab3_1  ;
; Lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; Lab3_1  ;
; Lab3_1/synthesis/submodules/altera_merlin_master_agent.sv                                     ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_master_agent.sv                                     ; Lab3_1  ;
; Lab3_1/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; Lab3_1  ;
; Lab3_1/synthesis/submodules/altera_merlin_master_translator.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_master_translator.sv                                ; Lab3_1  ;
; Lab3_1/synthesis/submodules/my_slave.sv                                                       ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/my_slave.sv                                                       ; Lab3_1  ;
; Lab3_1/synthesis/submodules/my_slaveWS.sv                                                     ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/my_slaveWS.sv                                                     ; Lab3_1  ;
; Lab3_1/synthesis/submodules/my_master.sv                                                      ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/my_master.sv                                                      ; Lab3_1  ;
; Lab3_top.sv                                                                                   ; yes             ; User SystemVerilog HDL File  ; C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv                                                                                   ;         ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 34          ;
;                                             ;             ;
; Total combinational functions               ; 32          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 9           ;
;     -- 3 input functions                    ; 9           ;
;     -- <=2 input functions                  ; 14          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 32          ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 28          ;
;     -- Dedicated logic registers            ; 28          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 42          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 30          ;
; Total fan-out                               ; 244         ;
; Average fan-out                             ; 1.69        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Entity Name                 ; Library Name ;
+------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |Lab3_top                                                              ; 32 (1)              ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 42   ; 0            ; |Lab3_top                                                                                                                           ; Lab3_top                    ; work         ;
;    |Lab3_1:Lab3_1_inst|                                                ; 31 (0)              ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3_top|Lab3_1:Lab3_1_inst                                                                                                        ; Lab3_1                      ; Lab3_1       ;
;       |Lab3_1_mm_interconnect_0:mm_interconnect_0|                     ; 13 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0                                                             ; Lab3_1_mm_interconnect_0    ; Lab3_1       ;
;          |altera_merlin_master_agent:my_master_0_m0_agent|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_0_m0_agent             ; altera_merlin_master_agent  ; Lab3_1       ;
;          |altera_merlin_slave_agent:my_slave_0_s0_agent|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent               ; altera_merlin_slave_agent   ; Lab3_1       ;
;          |altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter| ; 12 (12)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter ; altera_merlin_width_adapter ; Lab3_1       ;
;       |my_master:my_master_0|                                          ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3_top|Lab3_1:Lab3_1_inst|my_master:my_master_0                                                                                  ; my_master                   ; Lab3_1       ;
;       |my_slave:my_slave_0|                                            ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3_top|Lab3_1:Lab3_1_inst|my_slave:my_slave_0                                                                                    ; my_slave                    ; Lab3_1       ;
;       |my_slaveWS:my_slavews_0|                                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3_top|Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0                                                                                ; my_slaveWS                  ; Lab3_1       ;
+------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                             ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst                                                                                                                                                                                                ; Lab3_1.qsys     ;
; Altera ; altera_mm_interconnect          ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                     ; Lab3_1.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                        ; Lab3_1.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; Lab3_1.qsys     ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                ; Lab3_1.qsys     ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 ; Lab3_1.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                        ; Lab3_1.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                            ; Lab3_1.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                        ; Lab3_1.qsys     ;
; Altera ; altera_merlin_master_agent      ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_0_m0_agent                                                                                                     ; Lab3_1.qsys     ;
; Altera ; altera_merlin_master_translator ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:my_master_0_m0_translator                                                                                           ; Lab3_1.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent                                                                                                       ; Lab3_1.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo                                                                                                  ; Lab3_1.qsys     ;
; Altera ; altera_merlin_burst_adapter     ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_0_s0_burst_adapter                                                                                             ; Lab3_1.qsys     ;
; Altera ; altera_merlin_width_adapter     ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter                                                                                         ; Lab3_1.qsys     ;
; Altera ; altera_merlin_width_adapter     ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter                                                                                         ; Lab3_1.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_0_s0_translator                                                                                             ; Lab3_1.qsys     ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent                                                                                                     ; Lab3_1.qsys     ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo                                                                                                ; Lab3_1.qsys     ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_0_s0_translator                                                                                           ; Lab3_1.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router:router                                                                                                              ; Lab3_1.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_001:router_001                                                                                                      ; Lab3_1.qsys     ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_002:router_002                                                                                                      ; Lab3_1.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                        ; Lab3_1.qsys     ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                    ; Lab3_1.qsys     ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                            ; Lab3_1.qsys     ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |Lab3_top|Lab3_1:Lab3_1_inst|my_master:my_master_0|fsm_MM                            ;
+---------------+--------------+-------------+-------------+-------------+-------------+---------------+
; Name          ; fsm_MM.ended ; fsm_MM.wr2D ; fsm_MM.del2 ; fsm_MM.wr1D ; fsm_MM.del1 ; fsm_MM.initSM ;
+---------------+--------------+-------------+-------------+-------------+-------------+---------------+
; fsm_MM.initSM ; 0            ; 0           ; 0           ; 0           ; 0           ; 0             ;
; fsm_MM.del1   ; 0            ; 0           ; 0           ; 0           ; 1           ; 1             ;
; fsm_MM.wr1D   ; 0            ; 0           ; 0           ; 1           ; 0           ; 1             ;
; fsm_MM.del2   ; 0            ; 0           ; 1           ; 0           ; 0           ; 1             ;
; fsm_MM.wr2D   ; 0            ; 1           ; 0           ; 0           ; 0           ; 1             ;
; fsm_MM.ended  ; 1            ; 0           ; 0           ; 0           ; 0           ; 1             ;
+---------------+--------------+-------------+-------------+-------------+-------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                               ; Reason for Removal                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_use_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port clock_enable                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port clock_enable                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_0_s0_translator|waitrequest_reset_override                                                          ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_0_s0_translator|read_latency_shift_reg[0]                                                           ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_0_s0_translator|waitrequest_reset_override                                                            ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_0_s0_translator|read_latency_shift_reg[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[0][87]                                                                               ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[0][70]                                                                               ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][60]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][43]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][76]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,1]                ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][74]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][73]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][72]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|address_reg[0..31]                                                                ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_reg_endofpacket                                                                ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_reg_address_field[0,1]                                                         ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                       ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_reg_channel[0]                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                       ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[1][87]                                                                               ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[1][70]                                                                               ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][53]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][52]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][51]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][50]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][40]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][39]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][38]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][37]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][36]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][35]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][34]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][33]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][32]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][31]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][30]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][29]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][28]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][27]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][26]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][25]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][24]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][23]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][22]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][21]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][20]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][19]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][18]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][17]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][16]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][15]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][14]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][13]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][12]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][11]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][10]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][9]                                                                                  ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][76]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][74]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][73]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][72]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][60]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][53]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][52]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][51]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][50]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][43]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][40]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][39]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][38]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][37]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][36]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][35]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][34]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][33]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][32]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][31]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][30]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][29]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][28]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][27]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][26]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][25]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][24]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][23]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][22]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][21]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][20]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][19]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][18]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][17]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][16]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][15]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][14]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][13]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][12]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][11]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][10]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][9]                                                                                  ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]            ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[17..19,21,22]                                                            ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[23] ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|byteen_reg[3]                                                                     ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[23] ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[16]                                                                      ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[20] ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[1][74]                                                                               ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[1][75]          ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[1][68]                                                                               ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[1][75]          ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][48]                                                                                 ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][49]            ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][41]                                                                                 ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][49]            ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[10,11,14]                                                                ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[15] ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[9]                                                                       ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[13] ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[8]                                                                       ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[12] ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[2,3,6]                                                                   ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[7]  ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[1]                                                                       ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[5]  ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[0]                                                                       ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[4]  ;
; Lab3_1:Lab3_1_inst|my_slave:my_slave_0|coe_s0_Dout[4]                                                                                                                                                       ; Merged with Lab3_1:Lab3_1_inst|my_slave:my_slave_0|coe_s0_Dout[0]                                                                                  ;
; Lab3_1:Lab3_1_inst|my_slave:my_slave_0|coe_s0_Dout[5]                                                                                                                                                       ; Merged with Lab3_1:Lab3_1_inst|my_slave:my_slave_0|coe_s0_Dout[1]                                                                                  ;
; Lab3_1:Lab3_1_inst|my_slave:my_slave_0|coe_s0_Dout[6]                                                                                                                                                       ; Merged with Lab3_1:Lab3_1_inst|my_slave:my_slave_0|coe_s0_Dout[2]                                                                                  ;
; Lab3_1:Lab3_1_inst|my_slave:my_slave_0|coe_s0_Dout[7]                                                                                                                                                       ; Merged with Lab3_1:Lab3_1_inst|my_slave:my_slave_0|coe_s0_Dout[3]                                                                                  ;
; Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[4]                                                                                                                                                   ; Merged with Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[0]                                                                              ;
; Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[3,5,7]                                                                                                                                               ; Merged with Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[1]                                                                              ;
; Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[6]                                                                                                                                                   ; Merged with Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[2]                                                                              ;
; Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[8,17,21,24,28]                                                                                                                                       ; Merged with Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[12]                                                                             ;
; Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[9]                                                                                                                                                   ; Merged with Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[13]                                                                             ;
; Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[11,14,15]                                                                                                                                            ; Merged with Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[10]                                                                             ;
; Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[18..20,22,23,25..27,29..31]                                                                                                                          ; Merged with Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[16]                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][48]                                                                                 ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][41]            ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][49]                                                                                 ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][41]            ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[0][74]                                                                               ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[0][68]          ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[0][75]                                                                               ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[0][68]          ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[23]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[1][75]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][49]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[16]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[0][68]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                           ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]             ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][41]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                             ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]               ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[15]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[13]                                                                      ; Merged with Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[20] ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[1][76]                                                                               ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][47]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|endofpacket_reg                                                                   ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem_used[1]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem_used[1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem_used[0]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem_used[0]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][75]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[1][102]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[0][102]                                                                              ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][75]                                                                                 ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|my_master:my_master_0|fsm_MM~2                                                                                                                                                           ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|my_master:my_master_0|fsm_MM~3                                                                                                                                                           ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|my_master:my_master_0|fsm_MM~4                                                                                                                                                           ; Lost fanout                                                                                                                                        ;
; Lab3_1:Lab3_1_inst|my_master:my_master_0|fsm_MM.ended                                                                                                                                                       ; Lost fanout                                                                                                                                        ;
; Total Number of Removed Registers = 261                                                                                                                                                                     ;                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_use_reg                                                          ; Stuck at GND                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][43],                                                                              ;
;                                                                                                                                                                                               ; due to stuck port data_in      ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_reg_address_field[0],                                                        ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_reg_channel[0],                                                              ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                       ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                       ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                       ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][43],                                                                              ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][41],                                                                              ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],               ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],               ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],               ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem_used[1],                                                                             ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][75]                                                                               ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_0_s0_translator|read_latency_shift_reg[0]                                             ; Stuck at GND                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[0][68],                                                                            ;
;                                                                                                                                                                                               ; due to stuck port data_in      ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],             ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],             ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],             ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],             ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem_used[1],                                                                           ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[0][102]                                                                            ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ; Stuck at GND                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                               ; due to stuck port clock_enable ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][76]                                                                   ; Lost Fanouts                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][76],                                                                              ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|endofpacket_reg                                                                 ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]    ; Lost Fanouts                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][50],                                                                              ;
;                                                                                                                                                                                               ;                                ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][10]                                                                               ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_0_s0_translator|read_latency_shift_reg[0]                                               ; Stuck at GND                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                           ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[0][87]                                                                 ; Lost Fanouts                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[1][87]                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[0][70]                                                                 ; Lost Fanouts                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo|mem[1][70]                                                                             ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][60]                                                                   ; Lost Fanouts                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][60]                                                                               ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]    ; Lost Fanouts                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][9]                                                                                ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][74]                                                                   ; Lost Fanouts                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][74]                                                                               ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][73]                                                                   ; Lost Fanouts                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][73]                                                                               ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[0][72]                                                                   ; Lost Fanouts                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo|mem[1][72]                                                                               ;
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[23]                                                        ; Stuck at GND                   ; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[15]                                                                    ;
;                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                           ;
; Lab3_1:Lab3_1_inst|my_master:my_master_0|fsm_MM~2                                                                                                                                             ; Lost Fanouts                   ; Lab3_1:Lab3_1_inst|my_master:my_master_0|fsm_MM.ended                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 28    ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 12    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_0_m0_agent|hold_waitrequest ; 9       ;
; Total number of inverted registers = 1                                                                                         ;         ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Lab3_top|Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0|coe_s0_Dout[0]                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|count[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[7]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|byteen_reg[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab3_top|Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter|data_reg[4]   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab3_top|Lab3_1:Lab3_1_inst|my_slave:my_slave_0|coe_s0_Dout[0]                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|my_master:my_master_0 ;
+----------------+-----------+----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                     ;
+----------------+-----------+----------------------------------------------------------+
; address_1      ; 0         ; Signed Integer                                           ;
; data_1         ; 287454020 ; Signed Integer                                           ;
; address_2      ; 4         ; Signed Integer                                           ;
; data_2         ; 61166     ; Signed Integer                                           ;
+----------------+-----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:my_master_0_m0_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_0_s0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_0_s0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_0_m0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                         ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                         ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                         ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 60    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 61    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 61    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 65    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 63    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 76    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 76    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 76    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router:router|Lab3_1_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_001:router_001|Lab3_1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_002:router_002|Lab3_1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_0_s0_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_0_s0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 49    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L ; 47    ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                      ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                      ;
; ST_DATA_W      ; 75    ; Signed Integer                                                                                                                                                                                                                                      ;
; ST_CHANNEL_W   ; 2     ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                 ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 50    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 51    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 53    ; Signed Integer                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 70    ; Signed Integer                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 71    ; Signed Integer                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 54    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 55    ; Signed Integer                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 72    ; Signed Integer                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 74    ; Signed Integer                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                 ;
; IN_ST_DATA_W                  ; 75    ; Signed Integer                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                 ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                 ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 77    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 78    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 80    ; Signed Integer                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 81    ; Signed Integer                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 82    ; Signed Integer                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                 ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                 ;
; OUT_ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                     ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                  ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                     ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_002:router_002|Lab3_1_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_001:router_001|Lab3_1_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router:router|Lab3_1_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_0_m0_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                       ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_0_s0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_0_s0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:my_master_0_m0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 42                          ;
; cycloneiii_ff         ; 28                          ;
;     CLR               ; 10                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 5                           ;
;     ENA CLR SLD       ; 1                           ;
;     ENA SCLR          ; 3                           ;
;     SCLR              ; 4                           ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 32                          ;
;     normal            ; 32                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Tue May 25 12:52:44 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/lab3_1.v
    Info (12023): Found entity 1: Lab3_1 File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/Lab3_1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0.v
    Info (12023): Found entity 1: Lab3_1_mm_interconnect_0 File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: Lab3_1_mm_interconnect_0_avalon_st_adapter_001 File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Lab3_1_mm_interconnect_0_avalon_st_adapter File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Lab3_1_mm_interconnect_0_rsp_mux File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Lab3_1_mm_interconnect_0_rsp_demux File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Lab3_1_mm_interconnect_0_cmd_mux File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Lab3_1_mm_interconnect_0_cmd_demux File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Lab3_1_mm_interconnect_0_router_002_default_decode File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Lab3_1_mm_interconnect_0_router_002 File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Lab3_1_mm_interconnect_0_router_001_default_decode File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Lab3_1_mm_interconnect_0_router_001 File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab3_1/synthesis/submodules/lab3_1_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Lab3_1_mm_interconnect_0_router_default_decode File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Lab3_1_mm_interconnect_0_router File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/my_slave.sv
    Info (12023): Found entity 1: my_slave File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/my_slave.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/my_slavews.sv
    Info (12023): Found entity 1: my_slaveWS File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/my_slaveWS.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab3_1/synthesis/submodules/my_master.sv
    Info (12023): Found entity 1: my_master File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/my_master.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab3_top.sv
    Info (12023): Found entity 1: Lab3_top File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 2
Info (12127): Elaborating entity "Lab3_top" for the top level hierarchy
Info (12128): Elaborating entity "Lab3_1" for hierarchy "Lab3_1:Lab3_1_inst" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 13
Info (12128): Elaborating entity "my_master" for hierarchy "Lab3_1:Lab3_1_inst|my_master:my_master_0" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/Lab3_1.v Line: 36
Info (10264): Verilog HDL Case Statement information at my_master.sv(33): all case item expressions in this case statement are onehot File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/my_master.sv Line: 33
Info (12128): Elaborating entity "my_slaveWS" for hierarchy "Lab3_1:Lab3_1_inst|my_slaveWS:my_slavews_0" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/Lab3_1.v Line: 45
Info (12128): Elaborating entity "my_slave" for hierarchy "Lab3_1:Lab3_1_inst|my_slave:my_slave_0" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/Lab3_1.v Line: 54
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/Lab3_1.v Line: 69
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:my_master_0_m0_translator" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 243
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slave_0_s0_translator" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 307
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_slavews_0_s0_translator" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 371
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:my_master_0_m0_agent" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 452
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 536
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slave_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slave_0_s0_agent_rsp_fifo" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 577
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 661
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_slavews_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_slavews_0_s0_agent_rsp_fifo" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 702
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_router" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router:router" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 718
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_router_default_decode" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router:router|Lab3_1_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router.sv Line: 185
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_router_001" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_001:router_001" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 734
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_router_001_default_decode" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_001:router_001|Lab3_1_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_001.sv Line: 178
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_router_002" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_002:router_002" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 750
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_router_002_default_decode" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_router_002:router_002|Lab3_1_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_0_s0_burst_adapter" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 800
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:my_slave_0_s0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_cmd_demux" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 823
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_cmd_mux" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 840
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_rsp_demux" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 874
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_rsp_mux" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 914
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_rsp_width_adapter" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 980
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:my_slave_0_s0_cmd_width_adapter" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 1046
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_avalon_st_adapter" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 1075
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Lab3_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0.v Line: 1104
Info (12128): Elaborating entity "Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "Lab3_1:Lab3_1_inst|Lab3_1_mm_interconnect_0:mm_interconnect_0|Lab3_1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|Lab3_1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/Lab3_1_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (13000): Registers with preset signals will power-up high File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_1/synthesis/submodules/altera_merlin_master_agent.sv Line: 239
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ledB[16]" is stuck at GND File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 7
    Warning (13410): Pin "ledB[18]" is stuck at GND File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 7
    Warning (13410): Pin "ledB[19]" is stuck at GND File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 7
    Warning (13410): Pin "ledB[20]" is stuck at GND File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 7
    Warning (13410): Pin "ledB[22]" is stuck at GND File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 7
    Warning (13410): Pin "ledB[23]" is stuck at GND File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 7
    Warning (13410): Pin "ledB[25]" is stuck at GND File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 7
    Warning (13410): Pin "ledB[26]" is stuck at GND File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 7
    Warning (13410): Pin "ledB[27]" is stuck at GND File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 7
    Warning (13410): Pin "ledB[29]" is stuck at GND File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 7
    Warning (13410): Pin "ledB[30]" is stuck at GND File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 7
    Warning (13410): Pin "ledB[31]" is stuck at GND File: C:/Intel_trn/Baraev/Q_PD/Lab3/Lab3_top.sv Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17049): 175 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Intel_trn/Baraev/Q_PD/Lab3/output_files/Lab3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 76 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 34 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 628 megabytes
    Info: Processing ended: Tue May 25 12:52:58 2021
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Intel_trn/Baraev/Q_PD/Lab3/output_files/Lab3.map.smsg.


