$date
	Sun May 11 12:55:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module eje7_tb $end
$var parameter 32 ! DURATION $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$var integer 32 ( n [31:0] $end
$scope module UUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ) F2 $end
$var wire 1 * F2_optimizada $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 + y $end
$var wire 1 , y_optimizada $end
$var wire 1 - z $end
$var wire 1 . z_optimizada $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100100 !
$end
#0
$dumpvars
x.
x-
x,
x+
x*
x)
bx (
1'
0&
x%
x$
x#
x"
$end
#100000
0+
0)
0*
0,
0-
0.
0"
0#
0$
0%
b0 (
0'
#200000
1+
1,
1%
b1 (
#300000
0+
1)
1*
0,
1$
0%
b10 (
#400000
1+
1,
1%
b11 (
#500000
0+
0)
0*
0,
1#
0$
0%
b100 (
#600000
1+
1,
1-
1.
1%
b101 (
#700000
0+
1)
1*
0,
0-
0.
1$
0%
b110 (
#800000
1+
1,
1-
1.
1%
b111 (
#900000
0+
0,
0-
0.
1"
0#
0$
0%
b1000 (
#1000000
1+
1,
1-
1.
1%
b1001 (
#1100000
0-
0.
1$
0%
b1010 (
#1200000
1%
b1011 (
#1300000
0)
0*
0+
0,
1#
0$
0%
b1100 (
#1400000
1+
1,
1-
1.
1%
b1101 (
#1500000
0+
0,
0-
0.
1$
0%
b1110 (
#1600000
1+
1,
1-
1.
1%
b1111 (
#1700000
b10000 (
#11700000
