// Seed: 1455843108
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output tri id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_14 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    output logic id_4
);
  wire id_6;
  ;
  always @(posedge 1 or posedge id_2) begin : LABEL_0
    id_4 <= id_1;
    id_4 = id_2;
  end
  wire id_7;
  assign id_6 = id_7;
  assign id_6 = 1;
  wire id_8 = id_3 & id_2;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_9,
      id_6,
      id_6,
      id_7,
      id_7,
      id_8,
      id_7,
      id_9,
      id_6,
      id_6,
      id_7,
      id_8,
      id_7
  );
endmodule
