Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 16 15:38:11 2025
| Host         : ShanesDELL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file six_bit_ripple_adder_timing_summary_routed.rpt -pb six_bit_ripple_adder_timing_summary_routed.pb -rpx six_bit_ripple_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : six_bit_ripple_adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.821ns  (logic 5.341ns (41.660%)  route 7.480ns (58.340%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sel_IBUF_inst/O
                         net (fo=9, routed)           3.651     5.120    sel_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.124     5.244 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.003     6.246    carry_1
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  sum_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.753     7.124    carry_3
    SLICE_X0Y12          LUT6 (Prop_lut6_I4_O)        0.124     7.248 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.073     9.321    overflow_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.821 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    12.821    overflow
    V14                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.772ns  (logic 5.355ns (41.930%)  route 7.416ns (58.070%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sel_IBUF_inst/O
                         net (fo=9, routed)           3.651     5.120    sel_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.124     5.244 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.003     6.246    carry_1
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  sum_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.747     7.117    carry_3
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     7.241 r  sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.016     9.257    sum_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.772 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.772    sum[5]
    U15                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.581ns  (logic 5.347ns (42.500%)  route 7.234ns (57.500%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sel_IBUF_inst/O
                         net (fo=9, routed)           3.651     5.120    sel_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.124     5.244 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.003     6.246    carry_1
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  sum_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.659     7.029    carry_3
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.124     7.153 r  c_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.922     9.075    c_out_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.581 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.581    c_out
    U14                                                               r  c_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.384ns  (logic 5.349ns (43.194%)  route 7.035ns (56.806%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sel_IBUF_inst/O
                         net (fo=9, routed)           3.651     5.120    sel_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.124     5.244 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           1.003     6.246    carry_1
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124     6.370 r  sum_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.514     6.884    carry_3
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.124     7.008 r  sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.868     8.876    sum_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.384 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.384    sum[4]
    W18                                                               r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.711ns  (logic 5.352ns (45.704%)  route 6.358ns (54.296%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sel_IBUF_inst/O
                         net (fo=9, routed)           3.651     5.120    sel_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.152     5.272 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.707     7.979    sum_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    11.711 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.711    sum[1]
    E19                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.563ns  (logic 5.226ns (45.193%)  route 6.337ns (54.807%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sel_IBUF_inst/O
                         net (fo=9, routed)           3.651     5.120    sel_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.124     5.244 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.823     6.067    carry_1
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.124     6.191 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863     8.054    sum_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.563 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.563    sum[3]
    V19                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.468ns  (logic 5.218ns (45.498%)  route 6.250ns (54.502%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sel_IBUF_inst/O
                         net (fo=9, routed)           3.651     5.120    sel_IBUF
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.124     5.244 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.588     5.832    carry_1
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.124     5.956 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.011     7.967    sum_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.468 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.468    sum[2]
    U19                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 5.079ns (61.780%)  route 3.142ns (38.220%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  y[0] (IN)
                         net (fo=0)                   0.000     0.000    y[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  y_IBUF[0]_inst/O
                         net (fo=3, routed)           1.268     2.718    y_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     2.842 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.874     4.716    sum_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.220 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.220    sum[0]
    U16                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.472ns (65.541%)  route 0.774ns (34.459%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           0.353     0.574    x_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.045     0.619 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.421     1.040    sum_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.246 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.246    sum[0]
    U16                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.487ns (63.429%)  route 0.857ns (36.571%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.456     0.688    x_IBUF[2]
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.733 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.134    sum_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.344 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.344    sum[3]
    V19                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.471ns (62.323%)  route 0.889ns (37.677%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  x_IBUF[4]_inst/O
                         net (fo=4, routed)           0.440     0.659    x_IBUF[4]
    SLICE_X0Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.704 r  c_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.450     1.153    c_out_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.361 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.361    c_out
    U14                                                               r  c_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.479ns (62.547%)  route 0.886ns (37.453%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.410     0.642    x_IBUF[2]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.045     0.687 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.162    sum_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.365 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.365    sum[2]
    U19                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            sum[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.474ns (60.013%)  route 0.982ns (39.987%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  x_IBUF[4]_inst/O
                         net (fo=4, routed)           0.565     0.784    x_IBUF[4]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.045     0.829 r  sum_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.246    sum_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.455 r  sum_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.455    sum[4]
    W18                                                               r  sum[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.495ns (60.484%)  route 0.976ns (39.516%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  x_IBUF[5]_inst/O
                         net (fo=3, routed)           0.492     0.726    x_IBUF[5]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.771 r  sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.484     1.255    sum_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.471 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.471    sum[5]
    U15                                                               r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.481ns (59.673%)  route 1.001ns (40.327%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  x_IBUF[5]_inst/O
                         net (fo=3, routed)           0.496     0.730    x_IBUF[5]
    SLICE_X0Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.775 r  overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.505     1.280    overflow_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.482 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     2.482    overflow
    V14                                                               r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.564ns (56.559%)  route 1.201ns (43.441%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  x_IBUF[1]_inst/O
                         net (fo=2, routed)           0.407     0.636    x_IBUF[1]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.042     0.678 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.794     1.473    sum_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.765 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.765    sum[1]
    E19                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





