
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.115054                       # Number of seconds simulated
sim_ticks                                115053985500                       # Number of ticks simulated
final_tick                               115053985500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 505328                       # Simulator instruction rate (inst/s)
host_op_rate                                   525788                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              144356593                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676348                       # Number of bytes of host memory used
host_seconds                                   797.01                       # Real time elapsed on the host
sim_insts                                   402752346                       # Number of instructions simulated
sim_ops                                     419059294                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           66432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           37376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        97472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             201280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        66432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         66432                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3145                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             577399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             324856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        847185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1749440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        577399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           577399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            577399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            324856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       847185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1749440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3145                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3145                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 201280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  201280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  115053917500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3145                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    382.167939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   217.782939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.954867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          168     32.06%     32.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          123     23.47%     55.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           43      8.21%     63.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           36      6.87%     70.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      2.86%     73.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      2.67%     76.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.95%     77.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.76%     77.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          116     22.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          524                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    135847667                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               194816417                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15725000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43194.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61944.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2616                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   36583121.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1913520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1005675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12102300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         161650320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             44278740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             10668480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       310936710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       254194080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      27304641300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            28101391125                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            244.245263                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         114929071993                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     21775000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      68872000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 113585255750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    661963937                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      34230257                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    681888556                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1863540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   982905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10353000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         165338160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43216830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10810080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       339723990                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       243341760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      27297847680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            28113477945                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            244.350316                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         114930902047                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     22374500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      70432000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 113552353250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    633705000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      30101703                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    745019047                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                60066934                       # Number of BP lookups
system.cpu.branchPred.condPredicted          51278380                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2282297                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             44177790                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                43737099                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.002460                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3890395                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             107022                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          244868                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             213161                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            31707                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          607                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        230107972                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2253132                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      466217183                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    60066934                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           47840655                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     225422877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4628110                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  749                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           322                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1273                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 141770698                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1063                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          229992408                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.127069                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.017133                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8299716      3.61%      3.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 81315573     35.36%     38.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13237295      5.76%     44.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                127139824     55.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            229992408                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.261038                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.026080                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  8274965                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10668948                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 203801475                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5003991                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2243029                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             42251756                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 71086                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              469657571                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               9787696                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2243029                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 17492250                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2906742                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2153056                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 199565839                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5631492                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              460303965                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               4478819                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                376224                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3093691                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    667                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  41661                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           638447360                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2294637343                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        764424091                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576946516                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 61500844                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             155379                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          31611                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9031317                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             39650825                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            38557192                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            318600                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            86058                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  455883285                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               32194                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 432067280                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2816667                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        36856184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    117393424                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             86                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     229992408                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.878615                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.882110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            24499972     10.65%     10.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            31239517     13.58%     24.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           122325224     53.19%     77.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            51533483     22.41%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              394194      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  18      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       229992408                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                69628330     85.19%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5331140      6.52%     91.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6776299      8.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             353200729     81.75%     81.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1724358      0.40%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.04%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38945096      9.01%     91.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            38042400      8.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              432067280                       # Type of FU issued
system.cpu.iq.rate                           1.877672                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    81735804                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.189174                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1178679393                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         492772492                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    428609663                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              513803054                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           305458                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2462163                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1364                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          846                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       855058                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        36106                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2048                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2243029                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2708987                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   386                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           455915496                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              39650825                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             38557192                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              31610                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     73                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    90                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            846                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1398970                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       894771                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2293741                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             429142640                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              38039234                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2924640                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            17                       # number of nop insts executed
system.cpu.iew.exec_refs                     75936307                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 49873205                       # Number of branches executed
system.cpu.iew.exec_stores                   37897073                       # Number of stores executed
system.cpu.iew.exec_rate                     1.864962                       # Inst execution rate
system.cpu.iew.wb_sent                      428618164                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     428609679                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 316389454                       # num instructions producing a value
system.cpu.iew.wb_consumers                 774368740                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.862646                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.408577                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        31971027                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2211271                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    225047295                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.862094                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.015898                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     57613339     25.60%     25.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     61375671     27.27%     52.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     62217282     27.65%     80.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8887152      3.95%     84.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4904960      2.18%     86.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     17208428      7.65%     94.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       573643      0.25%     94.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       650795      0.29%     94.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11616025      5.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    225047295                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752346                       # Number of instructions committed
system.cpu.commit.committedOps              419059294                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890796                       # Number of memory references committed
system.cpu.commit.loads                      37188662                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961033                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724609                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239996                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342416928     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188662      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702118      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059294                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11616025                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    664430471                       # The number of ROB reads
system.cpu.rob.rob_writes                   906974878                       # The number of ROB writes
system.cpu.timesIdled                             805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          115564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752346                       # Number of Instructions Simulated
system.cpu.committedOps                     419059294                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.571339                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.571339                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.750276                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.750276                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                700964281                       # number of integer regfile reads
system.cpu.int_regfile_writes               302551180                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1402750399                       # number of cc regfile reads
system.cpu.cc_regfile_writes                289241382                       # number of cc regfile writes
system.cpu.misc_regfile_reads                75674130                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  32092                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              6003                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.125048                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58641374                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7027                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8345.150704                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         867762000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.125048                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          309                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117346557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117346557                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     36962314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36962314                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21677903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21677903                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          574                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          574                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      58640217                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58640217                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     58640217                       # number of overall hits
system.cpu.dcache.overall_hits::total        58640217                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4920                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23457                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           14                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28377                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28377                       # number of overall misses
system.cpu.dcache.overall_misses::total         28377                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    169054500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    169054500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    212735500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    212735500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       179500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       179500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    381790000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    381790000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    381790000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    381790000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     36967234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36967234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     58668594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58668594                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     58668594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58668594                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000133                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001081                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.023810                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.023810                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000484                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000484                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000484                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000484                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34360.670732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34360.670732                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9069.169118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9069.169118                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 12821.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12821.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13454.205871                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13454.205871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13454.205871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13454.205871                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21353                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2187                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.763603                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6003                       # number of writebacks
system.cpu.dcache.writebacks::total              6003                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1613                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1613                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        19737                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19737                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           14                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21350                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21350                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3307                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3720                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3720                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7027                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    122434000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    122434000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     43429000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43429000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    165863000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    165863000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    165863000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    165863000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 37022.679165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37022.679165                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11674.462366                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11674.462366                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23603.671553                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23603.671553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23603.671553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23603.671553                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1708                       # number of replacements
system.cpu.icache.tags.tagsinuse           449.051303                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           141768106                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2196                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64557.425319                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   449.051303                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.877053                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.877053                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         283543578                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        283543578                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    141768106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       141768106                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     141768106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        141768106                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    141768106                       # number of overall hits
system.cpu.icache.overall_hits::total       141768106                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2585                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2585                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2585                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2585                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2585                       # number of overall misses
system.cpu.icache.overall_misses::total          2585                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    142488476                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142488476                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    142488476                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142488476                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    142488476                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142488476                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    141770691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    141770691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    141770691                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    141770691                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    141770691                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    141770691                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55121.267311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55121.267311                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55121.267311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55121.267311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55121.267311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55121.267311                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        38374                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               355                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   108.095775                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1708                       # number of writebacks
system.cpu.icache.writebacks::total              1708                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          387                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          387                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          387                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          387                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          387                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          387                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2198                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2198                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2198                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2198                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2198                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2198                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    117420483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117420483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    117420483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117420483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    117420483                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117420483                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53421.511829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53421.511829                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53421.511829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53421.511829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53421.511829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53421.511829                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18272                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18272                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2224                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   674.020036                       # Cycle average of tags in use
system.l2.tags.total_refs                        3523                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1289                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.733126                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      655.030772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.989264                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.019990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020569                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1270                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          521                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          280                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000580                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.038757                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    141545                       # Number of tag accesses
system.l2.tags.data_accesses                   141545                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5002                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5002                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2356                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2356                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3594                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3594                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1158                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2811                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2811                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1158                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6405                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7563                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1158                       # number of overall hits
system.l2.overall_hits::cpu.data                 6405                       # number of overall hits
system.l2.overall_hits::total                    7563                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 126                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1040                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             496                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1040                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 622                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1662                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1040                       # number of overall misses
system.l2.overall_misses::cpu.data                622                       # number of overall misses
system.l2.overall_misses::total                  1662                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     14030000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14030000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    107682500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107682500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     99154500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     99154500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     107682500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     113184500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        220867000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    107682500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    113184500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       220867000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2356                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2356                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2198                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2198                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2198                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9225                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2198                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9225                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.033871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033871                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.473157                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.473157                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.149985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.149985                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.473157                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.088516                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180163                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.473157                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.088516                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180163                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 111349.206349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111349.206349                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 103540.865385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103540.865385                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 199908.266129                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 199908.266129                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 103540.865385                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 181968.649518                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132892.298436                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 103540.865385                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 181968.649518                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132892.298436                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            29                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               29                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  39                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 39                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3277                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3277                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           97                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             97                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1039                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1039                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          487                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          487                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1623                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4900                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     93379917                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     93379917                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12451000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12451000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    101389000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    101389000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     95668500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     95668500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    101389000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    108119500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    209508500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    101389000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    108119500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     93379917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    302888417                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.026075                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.026075                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.472702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.472702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.147263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.147263                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.472702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.083108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.175935                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.472702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.083108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.531165                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 28495.549893                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 28495.549893                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 128360.824742                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 128360.824742                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 97583.253128                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97583.253128                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 196444.558522                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 196444.558522                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 97583.253128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 185136.130137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 129087.184227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 97583.253128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 185136.130137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 28495.549893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61813.962653                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3145                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3048                       # Transaction distribution
system.membus.trans_dist::ReadExReq                97                       # Transaction distribution
system.membus.trans_dist::ReadExResp               97                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3048                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       201280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  201280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3145                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3145    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3145                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4653687                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16498767                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        16936                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         7727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          353                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1754                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1754                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 115053985500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2709                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3506                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3720                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3720                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2198                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3307                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        20057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 26159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       249856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       833920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1083776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3506                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12731                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.166758                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.372775                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10608     83.32%     83.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2123     16.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12731                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           16179000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3295497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10544991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
