<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Daily Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-05-31T01:56:41Z</updated>
  <subtitle>Daily Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>The-OpenROAD-Project/OpenLane</title>
    <updated>2022-05-31T01:56:41Z</updated>
    <id>tag:github.com,2022-05-31:/The-OpenROAD-Project/OpenLane</id>
    <link href="https://github.com/The-OpenROAD-Project/OpenLane" rel="alternate"></link>
    <summary type="html">&lt;p&gt;OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>The-OpenROAD-Project/OpenROAD-flow-scripts</title>
    <updated>2022-05-31T01:56:41Z</updated>
    <id>tag:github.com,2022-05-31:/The-OpenROAD-Project/OpenROAD-flow-scripts</id>
    <link href="https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts" rel="alternate"></link>
    <summary type="html">&lt;p&gt;&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>The-OpenROAD-Project/OpenROAD</title>
    <updated>2022-05-31T01:56:41Z</updated>
    <id>tag:github.com,2022-05-31:/The-OpenROAD-Project/OpenROAD</id>
    <link href="https://github.com/The-OpenROAD-Project/OpenROAD" rel="alternate"></link>
    <summary type="html">&lt;p&gt;OpenROAD&#39;s unified application implementing an RTL-to-GDS Flow&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>alexforencich/verilog-ethernet</title>
    <updated>2022-05-31T01:56:41Z</updated>
    <id>tag:github.com,2022-05-31:/alexforencich/verilog-ethernet</id>
    <link href="https://github.com/alexforencich/verilog-ethernet" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Verilog Ethernet components for FPGA implementation&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>YosysHQ/picorv32</title>
    <updated>2022-05-31T01:56:41Z</updated>
    <id>tag:github.com,2022-05-31:/YosysHQ/picorv32</id>
    <link href="https://github.com/YosysHQ/picorv32" rel="alternate"></link>
    <summary type="html">&lt;p&gt;PicoRV32 - A Size-Optimized RISC-V CPU&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>darklife/darkriscv</title>
    <updated>2022-05-31T01:56:41Z</updated>
    <id>tag:github.com,2022-05-31:/darklife/darkriscv</id>
    <link href="https://github.com/darklife/darkriscv" rel="alternate"></link>
    <summary type="html">&lt;p&gt;opensouce RISC-V cpu core implemented in Verilog from scratch in one night!&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>chipsalliance/yosys-f4pga-plugins</title>
    <updated>2022-05-31T01:56:41Z</updated>
    <id>tag:github.com,2022-05-31:/chipsalliance/yosys-f4pga-plugins</id>
    <link href="https://github.com/chipsalliance/yosys-f4pga-plugins" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Plugins for Yosys developed as part of the F4PGA project.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>pConst/basic_verilog</title>
    <updated>2022-05-31T01:56:41Z</updated>
    <id>tag:github.com,2022-05-31:/pConst/basic_verilog</id>
    <link href="https://github.com/pConst/basic_verilog" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Must-have verilog systemverilog modules&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>codedchip/AMSGateArray</title>
    <updated>2022-05-31T01:56:41Z</updated>
    <id>tag:github.com,2022-05-31:/codedchip/AMSGateArray</id>
    <link href="https://github.com/codedchip/AMSGateArray" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Prototype boards and verilog for development of Xilinx CPLD replacements for the Amstrad 40010 and 40007 gate array chips.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>bespoke-silicon-group/basejump_stl</title>
    <updated>2022-05-31T01:56:41Z</updated>
    <id>tag:github.com,2022-05-31:/bespoke-silicon-group/basejump_stl</id>
    <link href="https://github.com/bespoke-silicon-group/basejump_stl" rel="alternate"></link>
    <summary type="html">&lt;p&gt;BaseJump STL: A Standard Template Library for SystemVerilog&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>riscv-mcu/e203_hbirdv2</title>
    <updated>2022-05-31T01:56:41Z</updated>
    <id>tag:github.com,2022-05-31:/riscv-mcu/e203_hbirdv2</id>
    <link href="https://github.com/riscv-mcu/e203_hbirdv2" rel="alternate"></link>
    <summary type="html">&lt;p&gt;The Ultra-Low Power RISC-V Core&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>