Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Apr  4 21:33:03 2025
| Host         : VLSI-HPC running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ripple_adder_top_timing_summary_routed.rpt -pb ripple_adder_top_timing_summary_routed.pb -rpx ripple_adder_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ripple_adder_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.272        0.000                      0                   49        0.263        0.000                      0                   49        3.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.272        0.000                      0                   49        0.263        0.000                      0                   49        3.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 2.284ns (60.985%)  route 1.461ns (39.015%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.478     6.608 f  debounce_counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.270    debounce_counter[1]
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.295     7.565 r  debounce_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.565    debounce_counter[4]_i_6_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.097 r  debounce_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.097    debounce_counter_reg[4]_i_2_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.211 r  debounce_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.211    debounce_counter_reg[8]_i_2_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.325 r  debounce_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    debounce_counter_reg[12]_i_2_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  debounce_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    debounce_counter_reg[16]_i_2_n_0
    SLICE_X113Y112       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.773 r  debounce_counter_reg[19]_i_6/O[1]
                         net (fo=1, routed)           0.799     9.572    debounce_counter0[18]
    SLICE_X112Y112       LUT2 (Prop_lut2_I0_O)        0.303     9.875 r  debounce_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.875    debounce_counter[18]_i_1_n_0
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.856    13.621    clk_IBUF_BUFG
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[18]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X112Y112       FDRE (Setup_fdre_C_D)        0.081    14.147    debounce_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.147    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 2.078ns (55.643%)  route 1.657ns (44.357%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.478     6.608 f  debounce_counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.270    debounce_counter[1]
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.295     7.565 r  debounce_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.565    debounce_counter[4]_i_6_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.097 r  debounce_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.097    debounce_counter_reg[4]_i_2_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.211 r  debounce_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.211    debounce_counter_reg[8]_i_2_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.325 r  debounce_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    debounce_counter_reg[12]_i_2_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.547 r  debounce_counter_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.994     9.541    debounce_counter0[13]
    SLICE_X112Y111       LUT2 (Prop_lut2_I0_O)        0.323     9.864 r  debounce_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.864    debounce_counter[13]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.857    13.622    clk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[13]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X112Y111       FDRE (Setup_fdre_C_D)        0.118    14.185    debounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 2.170ns (59.335%)  route 1.487ns (40.665%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.478     6.608 f  debounce_counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.270    debounce_counter[1]
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.295     7.565 r  debounce_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.565    debounce_counter[4]_i_6_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.097 r  debounce_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.097    debounce_counter_reg[4]_i_2_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.211 r  debounce_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.211    debounce_counter_reg[8]_i_2_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.325 r  debounce_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    debounce_counter_reg[12]_i_2_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.659 r  debounce_counter_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.825     9.484    debounce_counter0[14]
    SLICE_X112Y112       LUT2 (Prop_lut2_I0_O)        0.303     9.787 r  debounce_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.787    debounce_counter[14]_i_1_n_0
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.856    13.621    clk_IBUF_BUFG
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[14]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X112Y112       FDRE (Setup_fdre_C_D)        0.077    14.143    debounce_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 2.064ns (56.925%)  route 1.562ns (43.074%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.478     6.608 f  debounce_counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.270    debounce_counter[1]
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.295     7.565 r  debounce_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.565    debounce_counter[4]_i_6_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.097 r  debounce_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.097    debounce_counter_reg[4]_i_2_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.211 r  debounce_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.211    debounce_counter_reg[8]_i_2_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.524 r  debounce_counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.900     9.423    debounce_counter0[12]
    SLICE_X112Y111       LUT2 (Prop_lut2_I0_O)        0.332     9.755 r  debounce_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.755    debounce_counter[12]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.857    13.622    clk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[12]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X112Y111       FDRE (Setup_fdre_C_D)        0.118    14.185    debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 2.192ns (61.437%)  route 1.376ns (38.563%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.478     6.608 f  debounce_counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.270    debounce_counter[1]
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.295     7.565 r  debounce_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.565    debounce_counter[4]_i_6_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.097 r  debounce_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.097    debounce_counter_reg[4]_i_2_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.211 r  debounce_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.211    debounce_counter_reg[8]_i_2_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.325 r  debounce_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    debounce_counter_reg[12]_i_2_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  debounce_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    debounce_counter_reg[16]_i_2_n_0
    SLICE_X113Y112       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.661 r  debounce_counter_reg[19]_i_6/O[0]
                         net (fo=1, routed)           0.714     9.375    debounce_counter0[17]
    SLICE_X112Y112       LUT2 (Prop_lut2_I0_O)        0.323     9.698 r  debounce_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.698    debounce_counter[17]_i_1_n_0
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.856    13.621    clk_IBUF_BUFG
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[17]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X112Y112       FDRE (Setup_fdre_C_D)        0.118    14.184    debounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.966ns (55.629%)  route 1.568ns (44.371%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.478     6.608 f  debounce_counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.270    debounce_counter[1]
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.295     7.565 r  debounce_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.565    debounce_counter[4]_i_6_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.097 r  debounce_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.097    debounce_counter_reg[4]_i_2_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.211 r  debounce_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.211    debounce_counter_reg[8]_i_2_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.433 r  debounce_counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.906     9.339    debounce_counter0[9]
    SLICE_X112Y109       LUT2 (Prop_lut2_I0_O)        0.325     9.664 r  debounce_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.664    debounce_counter[9]_i_1_n_0
    SLICE_X112Y109       FDRE                                         r  debounce_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  debounce_counter_reg[9]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X112Y109       FDRE (Setup_fdre_C_D)        0.118    14.186    debounce_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 2.181ns (62.588%)  route 1.304ns (37.412%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.478     6.608 f  debounce_counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.270    debounce_counter[1]
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.295     7.565 r  debounce_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.565    debounce_counter[4]_i_6_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.097 r  debounce_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.097    debounce_counter_reg[4]_i_2_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.211 r  debounce_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.211    debounce_counter_reg[8]_i_2_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.325 r  debounce_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    debounce_counter_reg[12]_i_2_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.638 r  debounce_counter_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.641     9.279    debounce_counter0[16]
    SLICE_X112Y111       LUT2 (Prop_lut2_I0_O)        0.335     9.614 r  debounce_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.614    debounce_counter[16]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.857    13.622    clk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[16]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X112Y111       FDRE (Setup_fdre_C_D)        0.118    14.185    debounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 1.942ns (56.930%)  route 1.469ns (43.070%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.478     6.608 f  debounce_counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.270    debounce_counter[1]
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.295     7.565 r  debounce_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.565    debounce_counter[4]_i_6_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.097 r  debounce_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.097    debounce_counter_reg[4]_i_2_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.431 r  debounce_counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.807     9.238    debounce_counter0[6]
    SLICE_X112Y109       LUT2 (Prop_lut2_I0_O)        0.303     9.541 r  debounce_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.541    debounce_counter[6]_i_1_n_0
    SLICE_X112Y109       FDRE                                         r  debounce_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  debounce_counter_reg[6]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X112Y109       FDRE (Setup_fdre_C_D)        0.077    14.145    debounce_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 2.074ns (61.039%)  route 1.324ns (38.961%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.478     6.608 f  debounce_counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.270    debounce_counter[1]
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.295     7.565 r  debounce_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.565    debounce_counter[4]_i_6_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.097 r  debounce_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.097    debounce_counter_reg[4]_i_2_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.211 r  debounce_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.211    debounce_counter_reg[8]_i_2_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.325 r  debounce_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    debounce_counter_reg[12]_i_2_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.564 r  debounce_counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.662     9.225    debounce_counter0[15]
    SLICE_X112Y111       LUT2 (Prop_lut2_I0_O)        0.302     9.527 r  debounce_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.527    debounce_counter[15]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.857    13.622    clk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[15]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X112Y111       FDRE (Setup_fdre_C_D)        0.079    14.146    debounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 2.214ns (65.147%)  route 1.184ns (34.853%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.478     6.608 f  debounce_counter_reg[1]/Q
                         net (fo=4, routed)           0.662     7.270    debounce_counter[1]
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.295     7.565 r  debounce_counter[4]_i_6/O
                         net (fo=1, routed)           0.000     7.565    debounce_counter[4]_i_6_n_0
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.097 r  debounce_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.097    debounce_counter_reg[4]_i_2_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.211 r  debounce_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.211    debounce_counter_reg[8]_i_2_n_0
    SLICE_X113Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.325 r  debounce_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.325    debounce_counter_reg[12]_i_2_n_0
    SLICE_X113Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  debounce_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.439    debounce_counter_reg[16]_i_2_n_0
    SLICE_X113Y112       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.678 r  debounce_counter_reg[19]_i_6/O[2]
                         net (fo=1, routed)           0.522     9.200    debounce_counter0[19]
    SLICE_X112Y112       LUT2 (Prop_lut2_I0_O)        0.328     9.528 r  debounce_counter[19]_i_2/O
                         net (fo=1, routed)           0.000     9.528    debounce_counter[19]_i_2_n_0
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.856    13.621    clk_IBUF_BUFG
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[19]/C
                         clock pessimism              0.481    14.102    
                         clock uncertainty           -0.035    14.066    
    SLICE_X112Y112       FDRE (Setup_fdre_C_D)        0.118    14.184    debounce_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  4.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 input_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            input_select_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  input_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  input_select_reg/Q
                         net (fo=10, routed)          0.168     2.112    input_select
    SLICE_X111Y110       LUT3 (Prop_lut3_I0_O)        0.045     2.157 r  input_select_i_1/O
                         net (fo=1, routed)           0.000     2.157    input_select_i_1_n_0
    SLICE_X111Y110       FDRE                                         r  input_select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  input_select_reg/C
                         clock pessimism             -0.532     1.803    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.091     1.894    input_select_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 input_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.989%)  route 0.141ns (50.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  input_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  input_select_reg/Q
                         net (fo=10, routed)          0.141     2.085    input_select
    SLICE_X112Y110       FDRE                                         r  b_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  b_reg_reg[3]/C
                         clock pessimism             -0.516     1.819    
    SLICE_X112Y110       FDRE (Hold_fdre_C_CE)       -0.016     1.803    b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 input_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.657%)  route 0.206ns (59.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  input_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  input_select_reg/Q
                         net (fo=10, routed)          0.206     2.149    input_select
    SLICE_X113Y111       FDRE                                         r  b_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y111       FDRE                                         r  b_reg_reg[0]/C
                         clock pessimism             -0.516     1.819    
    SLICE_X113Y111       FDRE (Hold_fdre_C_CE)       -0.039     1.780    b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 input_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.657%)  route 0.206ns (59.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  input_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  input_select_reg/Q
                         net (fo=10, routed)          0.206     2.149    input_select
    SLICE_X113Y111       FDRE                                         r  b_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y111       FDRE                                         r  b_reg_reg[1]/C
                         clock pessimism             -0.516     1.819    
    SLICE_X113Y111       FDRE (Hold_fdre_C_CE)       -0.039     1.780    b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 input_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.330%)  route 0.270ns (65.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  input_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  input_select_reg/Q
                         net (fo=10, routed)          0.270     2.213    input_select
    SLICE_X113Y112       FDRE                                         r  b_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.990     2.332    clk_IBUF_BUFG
    SLICE_X113Y112       FDRE                                         r  b_reg_reg[2]/C
                         clock pessimism             -0.516     1.817    
    SLICE_X113Y112       FDRE (Hold_fdre_C_CE)       -0.039     1.778    b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 debounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.383ns (61.502%)  route 0.240ns (38.498%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  debounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.164     1.968 f  debounce_counter_reg[7]/Q
                         net (fo=3, routed)           0.074     2.041    debounce_counter[7]
    SLICE_X113Y109       LUT1 (Prop_lut1_I0_O)        0.045     2.086 r  debounce_counter[8]_i_4/O
                         net (fo=1, routed)           0.000     2.086    debounce_counter[8]_i_4_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.152 r  debounce_counter_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.166     2.318    debounce_counter0[7]
    SLICE_X112Y109       LUT2 (Prop_lut2_I0_O)        0.108     2.426 r  debounce_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.426    debounce_counter[7]_i_1_n_0
    SLICE_X112Y109       FDRE                                         r  debounce_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  debounce_counter_reg[7]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.121     1.925    debounce_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.209ns (31.914%)  route 0.446ns (68.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 f  debounce_counter_reg[0]/Q
                         net (fo=4, routed)           0.446     2.413    debounce_counter[0]
    SLICE_X112Y108       LUT2 (Prop_lut2_I1_O)        0.045     2.458 r  debounce_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.458    debounce_counter[0]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[0]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y108       FDRE (Hold_fdre_C_D)         0.120     1.924    debounce_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 debounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.418ns (60.343%)  route 0.275ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDRE (Prop_fdre_C_Q)         0.164     1.967 r  debounce_counter_reg[10]/Q
                         net (fo=3, routed)           0.124     2.091    debounce_counter[10]
    SLICE_X113Y110       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.237 r  debounce_counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.151     2.387    debounce_counter0[11]
    SLICE_X112Y111       LUT2 (Prop_lut2_I0_O)        0.108     2.495 r  debounce_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.495    debounce_counter[11]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[11]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X112Y111       FDRE (Hold_fdre_C_D)         0.121     1.924    debounce_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.417ns (58.342%)  route 0.298ns (41.658%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  debounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.164     1.968 f  debounce_counter_reg[7]/Q
                         net (fo=3, routed)           0.074     2.041    debounce_counter[7]
    SLICE_X113Y109       LUT1 (Prop_lut1_I0_O)        0.045     2.086 r  debounce_counter[8]_i_4/O
                         net (fo=1, routed)           0.000     2.086    debounce_counter[8]_i_4_n_0
    SLICE_X113Y109       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.185 r  debounce_counter_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.224     2.409    debounce_counter0[8]
    SLICE_X112Y109       LUT2 (Prop_lut2_I0_O)        0.109     2.518 r  debounce_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.518    debounce_counter[8]_i_1_n_0
    SLICE_X112Y109       FDRE                                         r  debounce_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  debounce_counter_reg[8]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y109       FDRE (Hold_fdre_C_D)         0.131     1.935    debounce_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 debounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.416ns (57.701%)  route 0.305ns (42.299%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  debounce_counter_reg[2]/Q
                         net (fo=3, routed)           0.139     2.106    debounce_counter[2]
    SLICE_X113Y108       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.252 r  debounce_counter_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.166     2.419    debounce_counter0[3]
    SLICE_X112Y108       LUT2 (Prop_lut2_I0_O)        0.106     2.525 r  debounce_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.525    debounce_counter[3]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[3]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y108       FDRE (Hold_fdre_C_D)         0.131     1.935    debounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.590    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y110  a_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y110  a_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y113  a_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y110  a_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y111  b_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y111  b_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y112  b_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y110  b_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y108  debounce_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  a_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  a_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  a_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  a_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y113  a_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y113  a_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  a_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  a_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y111  b_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y111  b_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  a_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  a_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  a_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  a_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y113  a_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y113  a_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  a_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  a_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y111  b_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y111  b_reg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 4.285ns (54.953%)  route 3.513ns (45.047%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.054     6.128    clk_IBUF_BUFG
    SLICE_X113Y111       FDRE                                         r  b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  b_reg_reg[1]/Q
                         net (fo=3, routed)           0.971     7.555    b_reg[1]
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.124     7.679 r  led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.811     8.490    led_OBUF[3]_inst_i_2_n_0
    SLICE_X112Y110       LUT4 (Prop_lut4_I1_O)        0.124     8.614 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.730    10.344    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    13.925 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.925    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.645ns  (logic 4.338ns (56.740%)  route 3.307ns (43.260%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.054     6.128    clk_IBUF_BUFG
    SLICE_X113Y111       FDRE                                         r  b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.456     6.584 r  b_reg_reg[0]/Q
                         net (fo=4, routed)           0.820     7.403    b_reg[0]
    SLICE_X112Y110       LUT3 (Prop_lut3_I0_O)        0.148     7.551 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.488    10.039    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.734    13.773 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.773    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 4.137ns (54.502%)  route 3.454ns (45.498%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  a_reg_reg[1]/Q
                         net (fo=3, routed)           1.124     7.709    a_reg[1]
    SLICE_X112Y110       LUT4 (Prop_lut4_I2_O)        0.124     7.833 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.330    10.163    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    13.720 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.720    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.067ns  (logic 4.152ns (58.754%)  route 2.915ns (41.246%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  a_reg_reg[1]/Q
                         net (fo=3, routed)           1.010     7.595    a_reg[1]
    SLICE_X112Y112       LUT6 (Prop_lut6_I2_O)        0.124     7.719 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.905     9.624    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    13.196 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.196    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.490ns (73.798%)  route 0.529ns (26.202%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y110       FDRE (Prop_fdre_C_Q)         0.164     1.967 r  b_reg_reg[3]/Q
                         net (fo=1, routed)           0.163     2.130    b_reg[3]
    SLICE_X112Y110       LUT4 (Prop_lut4_I2_O)        0.045     2.175 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.366     2.541    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.822 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.822    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.459ns (71.256%)  route 0.588ns (28.744%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y111       FDRE                                         r  b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  b_reg_reg[0]/Q
                         net (fo=4, routed)           0.171     2.114    b_reg[0]
    SLICE_X112Y112       LUT6 (Prop_lut6_I1_O)        0.045     2.159 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.577    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.850 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.850    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.486ns (65.840%)  route 0.771ns (34.160%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  a_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  a_reg_reg[0]/Q
                         net (fo=1, routed)           0.087     2.031    a_reg[0]
    SLICE_X112Y110       LUT3 (Prop_lut3_I2_O)        0.048     2.079 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.684     2.762    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.297     4.059 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.059    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.444ns (63.229%)  route 0.840ns (36.771%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X111Y110       FDRE                                         r  input_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  input_select_reg/Q
                         net (fo=10, routed)          0.225     2.169    input_select
    SLICE_X112Y110       LUT4 (Prop_lut4_I0_O)        0.045     2.214 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.615     2.828    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.086 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.086    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            debounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.782ns (36.949%)  route 3.040ns (63.051%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.130     3.638    sw_IBUF[3]
    SLICE_X112Y109       LUT6 (Prop_lut6_I2_O)        0.124     3.762 r  debounce_counter[19]_i_7/O
                         net (fo=21, routed)          0.910     4.672    debounce_counter[19]_i_7_n_0
    SLICE_X112Y111       LUT2 (Prop_lut2_I1_O)        0.150     4.822 r  debounce_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     4.822    debounce_counter[13]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.857     5.622    clk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[13]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            debounce_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 1.784ns (37.052%)  route 3.030ns (62.948%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.130     3.638    sw_IBUF[3]
    SLICE_X112Y109       LUT6 (Prop_lut6_I2_O)        0.124     3.762 r  debounce_counter[19]_i_7/O
                         net (fo=21, routed)          0.900     4.662    debounce_counter[19]_i_7_n_0
    SLICE_X112Y111       LUT2 (Prop_lut2_I1_O)        0.152     4.814 r  debounce_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     4.814    debounce_counter[12]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.857     5.622    clk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[12]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            debounce_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 1.785ns (37.181%)  route 3.015ns (62.819%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.130     3.638    sw_IBUF[3]
    SLICE_X112Y109       LUT6 (Prop_lut6_I2_O)        0.124     3.762 r  debounce_counter[19]_i_7/O
                         net (fo=21, routed)          0.885     4.647    debounce_counter[19]_i_7_n_0
    SLICE_X112Y111       LUT2 (Prop_lut2_I1_O)        0.153     4.800 r  debounce_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     4.800    debounce_counter[16]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.857     5.622    clk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[16]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            debounce_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.796ns  (logic 1.756ns (36.607%)  route 3.040ns (63.393%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.130     3.638    sw_IBUF[3]
    SLICE_X112Y109       LUT6 (Prop_lut6_I2_O)        0.124     3.762 r  debounce_counter[19]_i_7/O
                         net (fo=21, routed)          0.910     4.672    debounce_counter[19]_i_7_n_0
    SLICE_X112Y111       LUT2 (Prop_lut2_I1_O)        0.124     4.796 r  debounce_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     4.796    debounce_counter[10]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.857     5.622    clk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[10]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            debounce_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.792ns  (logic 1.784ns (37.219%)  route 3.009ns (62.781%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.130     3.638    sw_IBUF[3]
    SLICE_X112Y109       LUT6 (Prop_lut6_I2_O)        0.124     3.762 r  debounce_counter[19]_i_7/O
                         net (fo=21, routed)          0.878     4.640    debounce_counter[19]_i_7_n_0
    SLICE_X112Y108       LUT2 (Prop_lut2_I1_O)        0.152     4.792 r  debounce_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     4.792    debounce_counter[3]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.859     5.624    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[3]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            debounce_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.756ns (36.683%)  route 3.030ns (63.317%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.130     3.638    sw_IBUF[3]
    SLICE_X112Y109       LUT6 (Prop_lut6_I2_O)        0.124     3.762 r  debounce_counter[19]_i_7/O
                         net (fo=21, routed)          0.900     4.662    debounce_counter[19]_i_7_n_0
    SLICE_X112Y111       LUT2 (Prop_lut2_I1_O)        0.124     4.786 r  debounce_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     4.786    debounce_counter[11]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.857     5.622    clk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[11]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            debounce_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.771ns  (logic 1.756ns (36.799%)  route 3.015ns (63.201%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.130     3.638    sw_IBUF[3]
    SLICE_X112Y109       LUT6 (Prop_lut6_I2_O)        0.124     3.762 r  debounce_counter[19]_i_7/O
                         net (fo=21, routed)          0.885     4.647    debounce_counter[19]_i_7_n_0
    SLICE_X112Y111       LUT2 (Prop_lut2_I1_O)        0.124     4.771 r  debounce_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     4.771    debounce_counter[15]_i_1_n_0
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.857     5.622    clk_IBUF_BUFG
    SLICE_X112Y111       FDRE                                         r  debounce_counter_reg[15]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            debounce_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.764ns  (logic 1.756ns (36.850%)  route 3.009ns (63.150%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.130     3.638    sw_IBUF[3]
    SLICE_X112Y109       LUT6 (Prop_lut6_I2_O)        0.124     3.762 r  debounce_counter[19]_i_7/O
                         net (fo=21, routed)          0.878     4.640    debounce_counter[19]_i_7_n_0
    SLICE_X112Y108       LUT2 (Prop_lut2_I1_O)        0.124     4.764 r  debounce_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.764    debounce_counter[2]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.859     5.624    clk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  debounce_counter_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            debounce_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.743ns  (logic 1.782ns (37.564%)  route 2.961ns (62.436%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.130     3.638    sw_IBUF[3]
    SLICE_X112Y109       LUT6 (Prop_lut6_I2_O)        0.124     3.762 r  debounce_counter[19]_i_7/O
                         net (fo=21, routed)          0.831     4.593    debounce_counter[19]_i_7_n_0
    SLICE_X112Y112       LUT2 (Prop_lut2_I1_O)        0.150     4.743 r  debounce_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     4.743    debounce_counter[17]_i_1_n_0
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.856     5.621    clk_IBUF_BUFG
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[17]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            debounce_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.740ns  (logic 1.782ns (37.587%)  route 2.958ns (62.413%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           2.130     3.638    sw_IBUF[3]
    SLICE_X112Y109       LUT6 (Prop_lut6_I2_O)        0.124     3.762 r  debounce_counter[19]_i_7/O
                         net (fo=21, routed)          0.828     4.590    debounce_counter[19]_i_7_n_0
    SLICE_X112Y112       LUT2 (Prop_lut2_I1_O)        0.150     4.740 r  debounce_counter[19]_i_2/O
                         net (fo=1, routed)           0.000     4.740    debounce_counter[19]_i_2_n_0
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.856     5.621    clk_IBUF_BUFG
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.331ns (36.297%)  route 0.580ns (63.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.580     0.911    sw_IBUF[2]
    SLICE_X113Y113       FDRE                                         r  a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.989     2.331    clk_IBUF_BUFG
    SLICE_X113Y113       FDRE                                         r  a_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            b_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.309ns (28.922%)  route 0.761ns (71.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           0.761     1.070    sw_IBUF[0]
    SLICE_X113Y111       FDRE                                         r  b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y111       FDRE                                         r  b_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.275ns (25.664%)  route 0.797ns (74.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           0.797     1.072    sw_IBUF[3]
    SLICE_X113Y110       FDRE                                         r  a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  a_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            a_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.231ns (20.963%)  route 0.872ns (79.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.872     1.104    reset_IBUF
    SLICE_X113Y113       FDRE                                         r  a_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.989     2.331    clk_IBUF_BUFG
    SLICE_X113Y113       FDRE                                         r  a_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            b_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.300ns (26.619%)  route 0.827ns (73.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.827     1.127    sw_IBUF[1]
    SLICE_X113Y111       FDRE                                         r  b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y111       FDRE                                         r  b_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            b_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.331ns (29.147%)  route 0.804ns (70.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  sw_IBUF[2]_inst/O
                         net (fo=2, routed)           0.804     1.134    sw_IBUF[2]
    SLICE_X113Y112       FDRE                                         r  b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.990     2.332    clk_IBUF_BUFG
    SLICE_X113Y112       FDRE                                         r  b_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            a_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.300ns (25.883%)  route 0.859ns (74.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.859     1.159    sw_IBUF[1]
    SLICE_X113Y110       FDRE                                         r  a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  a_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            b_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.231ns (19.683%)  route 0.944ns (80.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.944     1.176    reset_IBUF
    SLICE_X113Y112       FDRE                                         r  b_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.990     2.332    clk_IBUF_BUFG
    SLICE_X113Y112       FDRE                                         r  b_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debounce_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.231ns (19.683%)  route 0.944ns (80.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.944     1.176    reset_IBUF
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.990     2.332    clk_IBUF_BUFG
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debounce_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.231ns (19.683%)  route 0.944ns (80.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.944     1.176    reset_IBUF
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.990     2.332    clk_IBUF_BUFG
    SLICE_X112Y112       FDRE                                         r  debounce_counter_reg[17]/C





