# “Smclic”核内中断控制器（CLIC）RISC-V 特权架构扩展

> "Smclic" Core-Local Interrupt Controller (CLIC) RISC-V Privileged Architecture Extension

> [原文](https://github.com/riscv/riscv-fast-interrupt/blob/a4dc0e2/clic.adoc)（未发布，这是翻译时的最新版本）

## 目录

> Table of Contents

1. [修订历史](#1-修订历史)
2. [背景和动机](#2-背景和动机)
   1. [原始的 RISC-V 基本本地中断（CLINT 模式）](#21-原始的-risc-v-基本本地中断clint模式)
   2. [对比 CLIC 模式和 CLINT 模式](#22-对比-clic-模式和-clint-模式)
   3. [对比 CLIC 和 PLIC](#23-对比-clic-和-plic)
   4. [对比 CLIC 和高级中断架构（AIA）](#24-对比-clic-和高级中断架构aia)
3. [CLIC 概述](#3-clic-概述)
   1. [中断抢占](#31-中断抢占)
   2. [CLIC 和其他本地中断的交互](#32-clic-和其他本地中断的交互)
4. [CLIC 的内存映射寄存器](#4-clic-的内存映射寄存器)
   1. [CLIC 内存映射](#41-clic-内存映射)
   2. [CLIC 配置（`cliccfg`）]
   3. [CLIC 中断挂起（`clicintip`）]
   4. [CLIC 中断使能（`clicintie`）]
   5. [CLIC 中断属性（`clicintattr`）]
   6. [CLIC 中断输入控制（`clicintctl`）]
   7. [CLIC 中断触发（`clicinttrig`）]
5. [CLIC 控制和状态寄存器]
   1. [`xstatus` 的变化]
   2. [代理（`xedeleg`/`xideleg`）寄存器的变化]
   3. [`xie`/`xip` 寄存器的变化]
   4. [用于 CLIC 的 `xtvec` 新模式]
   5. [新增的 `xtvt` 寄存器]
   6. [`xepc` 寄存器的变化]
   7. [{dpc} 寄存器的变化]
   8. [`xcause` 寄存器的变化]
   9. [下一个中断处理地址和中断使能寄存器（`xnxti`）]
   10. [新增的中断状态（`xintstatus`）寄存器]
   11. [新增的中断级别阈值（`xintthresh`）寄存器]
6. [CLIC 参数]
   1. [MCLICBASE]
   2. [NVBITS 参数 - 指定对选择性硬件中断向量的支持]
   3. [CLICINFO 参数]
   4. [其他 CLIC 参数]
7. [CLIC 复位行为]
   1. [CLIC 强制复位状态]
8. [CLIC 中断操作]
   1. [一般中断概述]
   2. [中断处理程序中的关键部分]
   3. [在等待中断（WFI）指令后导致硬件线程恢复执行的 CLIC 事件]
   4. [同步异常处理]
   5. [从处理程序返回]
9. [中断处理软件]
   1. [中断栈软件约定]
   2. [C 语言的内联中断处理程序和“中断属性”]
10. [调用 C-ABI 函数作为中断处理程序]
    1. [C-ABI 跳板代码]
    2. [为嵌入式 RISC-V 修订的 C-ABI]
    3. [C-ABI 跳板在最坏情况下的中断延迟的分析]
11. [中断驱动的 C-ABI 模型]
12. [用于软件向量的备用中断模型]
    1. [单特权模式下内联中断处理程序的 `gp` 跳板]
    2. [可抢占的内联处理程序的跳板]
13. [管理跨特权模式的中断栈]
    1. [交换软件特权栈]
    2. [多特权模式下可选的突发交换寄存器（`xscratchcsw`）]
14. [为每个中断级别分别设置栈]
    1. [不同中断级别可选的突发交换寄存器（`xscratchcswl`）]
15. [CLIC 中断 ID 排序建议]
    1. [保持中断 ID 兼容于 CLINT 模式的系统时，CLIC 模式的中断映射]
    2. [适用于带有 PLIC/APLIC 的单线程系统的 CLIC 模式中断映射建议]
    3. [适用于无 N 扩展、无 PLIC/APLIC 的 M/S/U 态单线程系统的 CLIC 模式中断映射建议]
    4. [适用于仅 M 态或 M/U 态的单线程系统的 CLIC 模式中断映射建议]

    附录A：附录

    - A.1. 原型 DTS 条目

16. 书目

索引

> 1. Revision History
> 2. Background and Motivation
>    1. Original RISC-V basic local Interrupts (CLINT mode)
>    2. CLIC mode compared to CLINT mode
>    3. CLIC compared to PLIC
>    4. CLIC compared to Advanced Interrupt Architecture
> 3. CLIC Overview
>    1. Interrupt Preemption
>    2. CLIC Interaction with Other Local Interrupts
> 4. CLIC Memory-Mapped Registers
>    1. CLIC Memory Map
>    2. CLIC Configuration (cliccfg)
>    3. CLIC Interrupt Pending (clicintip)
>    4. CLIC Interrupt Enable (clicintie)
>    5. CLIC Interrupt Attribute (clicintattr)
>    6. CLIC Interrupt Input Control (clicintctl)
>    7. CLIC Interrupt Trigger (clicinttrig)
> 5. CLIC CSRs
>    1. Changes to xstatus CSRs
>    2. Changes to Delegation (xedeleg/xideleg) CSRs
>    3. Changes to xie/xip CSRs
>    4. New xtvec CSR Mode for CLIC
>    5. New xtvt CSRs
>    6. Changes to xepc CSRs
>    7. Changes to {dpc} CSRs
>    8. Changes to xcause CSRs
>    9. Next Interrupt Handler Address and Interrupt-Enable CSRs (xnxti)
>    10. New Interrupt Status (xintstatus) CSRs
>    11. New Interrupt-Level Threshold (xintthresh) CSRs
> 6. CLIC Parameters
>    1. MCLICBASE
>    2. NVBITS Parameter - Specifying Support for Selective Interrupt Hardware Vectoring
>    3. CLICINFO Parameters
>    4. Additional CLIC Parameters
> 7. CLIC Reset Behavior
>    1. CLIC mandatory reset state
> 8. CLIC Interrupt Operation
>    1. General Interrupt Overview
>    2. Critical Sections in Interrupt Handlers
>    3. CLIC events that cause the hart to resume execution after Wait for Interrupt (WFI) Instruction
>    4. Synchronous Exception Handling
>    5. Returns from Handlers
> 9. Interrupt Handling Software
>    1. Interrupt Stack Software Conventions
>    2. Inline Interrupt Handlers and "Interrupt Attribute" for C
> 10. Calling C-ABI Functions as Interrupt Handlers
>     1. C-ABI Trampoline Code
>     2. Revised C-ABI for Embedded RISC-V
>     3. Analysis of Worst-Case Interrupt Latencies for C-ABI Trampoline
> 11. Interrupt-Driven C-ABI Model
> 12. Alternate Interrupt Models for Software Vectoring
>     1. gp Trampoline to Inline Interrupt Handlers in Single Privilege Mode
>     2. Trampoline for Preemptible Inline Handlers
> 13. Managing Interrupt Stacks Across Privilege Modes
>     1. Software Privileged Stack Swap
>     2. Optional Scratch Swap CSR (xscratchcsw) for Multiple Privilege Modes
> 14. Separating Stack per Interrupt Level
>     1. Optional Scratch Swap CSR (xscratchcswl) for Interrupt Levels
> 15. CLIC Interrupt ID ordering recommendations
>     1. CLIC-mode interrupt-map for systems retaining interrupt ID compatible with CLINT mode:
>     2. CLIC-mode interrupt-map recommendation for single-hart systems with PLIC/APLIC:
>     3. CLIC-mode interrupt-map recommendation for single-hart M/S/U systems without N extension with no PLIC/APLIC:
>     4. CLIC-mode interrupt-map recommendation for single-hart M-mode only or M/U mode
>
>     Appendix A: Appendix
>
>     - A.1. Prototype DTS Entry
>
> 16. Bibliography
>
> Index

使用的图形要么是明确免费提供的，要么是 RISC-V International 的资产，要么是用 Wavedrom 制作的。

> Graphics used are either explicitly available for free, are property of RISC-V International, or were created using Wavedrom.

## 1. 修订历史

## 2. 背景和动机

> 2\. Background and Motivation

“Smclic”核内中断控制器（CLIC）特权架构扩展旨在为 RISC-V 系统提供低延迟、向量化、抢占式的中断。激活后，CLIC 将取代原来的 RISC-V 基本本地中断方案。CLIC 有一个只需最少硬件的基本设计，但支持额外的扩展以提供硬件加速。CLIC 的目标是为各种软件 ABI 和中断模型提供支持，而无需影响高性能实现的复杂硬件。

> The "Smclic" Core-Local Interrupt Controller (CLIC) Privileged Architecture Extension is designed to provide low-latency, vectored, pre-emptive interrupts for RISC-V systems. When activated the CLIC subsumes and replaces the original RISC-V basic local interrupt scheme. The CLIC has a base design that requires minimal hardware, but supports additional extensions to provide hardware acceleration. The goal of the CLIC is to provide support for a variety of software ABI and interrupt models, without complex hardware that can impact high-performance implementations.

CLIC 还支持一种新的选择性硬件向量功能，允许用户优化每个中断以获得更快的响应或更小的代码大小。

> The CLIC also supports a new Selective Hardware Vectoring feature that allow users to optimize each interrupt for either faster response or smaller code size.

|注意|虽然目前的 CLIC 只提供硬件线程内中断控制，但未来可能还会支持将中断定向到同一个核芯内的硬件线程上，因此得名 CLIC（CLIC 也比 HLI 或 HIC 好听）。
|-|-

> | Note | While the current CLIC provides only hart-local interrupt control, future additions might also support directing interrupts to harts within a core, hence the name (also CLIC sounds better than HLIC or HIC).
> |-|-

### 2.1. 原始的 RISC-V 基本本地中断（CLINT模式）

> 2.1. Original RISC-V basic local Interrupts (CLINT mode)

RISC-V 特权架构规范定义了 `xip`、`xie`、`mideleg` CSR 和中断行为。为这种 RISC-V 中断方案提供处理器间中断和定时器功能的一类简单中断控制器称为 CLINT。当 `xtvec.mode` 设置为 `00` 或 `01` 时，本规范将使用术语“CLINT 模式”。

> The RISC-V Privileged Architecture specification defines CSRs xip, xie, mideleg and interrupt behavior. A simple interrupt controller that provides inter-processor interrupts and timer functionalities for this RISC-V interrupt scheme has been called CLINT. This specification will use the term CLINT mode when xtvec.mode is set to either 00 or 01.

CLINT 模式支持中断抢占，但必须基于权限模式。在任何时候，一个 RISC-V 硬件线程都运行在某个权限模式。全局中断使能位 MIE/SIE/UIE 分别保存在 `mstatus`/`sstatus`/`ustatus` 寄存器中，控制是否可以对当前或更高的权限模式进行中断；对于较低的权限模式，中断始终被禁用。任何来自更高权限模式且启用的中断将停止在当前权限模式下的执行过程，并以更高权限模式进入处理程序。每个特权模式都有自己的中断状态寄存器（M 模式的 `mepc`/`mcause`，S 模式的 `sepc`/`scause`，U 模式的 `uepc`/`ucause`）来支持抢占，或者通用于特权模式 `x` 的 `xepc`。被更高权限模式的中断抢占，也会把当前的权限模式和中断使能状态推到更高权限模式的 `xstatus` 寄存器中的 `xpp` 和 `xpie` 栈上。

> CLINT mode supports interrupt preemption, but only based on privilege mode. At any point in time, a RISC-V hart is running with a current privilege mode. The global interrupt enable bits, MIE/SIE/UIE, held in the mstatus/sstatus/ustatus registers respectively, control whether interrupts can be taken for the current or higher privilege modes; interrupts are always disabled for lower-privileged modes. Any enabled interrupt from a higher-privilege mode will stop execution at the current privilege mode, and enter the handler at the higher privilege mode. Each privilege mode has its own interrupt state registers (mepc/mcause for M-mode, sepc/scause for S-mode, uepc/ucause for U-mode) to support preemption, or generically xepc for privilege mode x. Preemption by a higher-privilege-mode interrupt also pushes current privilege mode and interrupt enable status onto the xpp and xpie stacks in the xstatus register of the higher-privilege mode.

`xtvec` 寄存器指定了中断模式和中断向量表的基址。WARL 的 `xtvec` 寄存器的低位表示支持的中断模型。将 `xtvec` 的模式设置为 CLINT 模式（`*00` 和 `*01`）表示使用基本向量模型，此时 4 字节（或更大）对齐的表基址保存在 `xtvec` 的高位，并将非向量化或向量化地转移到处理函数。

> The xtvec register specifies both the interrupt mode and the base address of the interrupt vector table. The low bits of the WARL xtvec register indicate what interrupt model is supported. The CLINT mode settings of xtvec mode (*00 and*01) indicate use of the basic interrupt model with either non-vectored or vectored transfer to a handler function, with the 4-byte (or greater) aligned table base address held in the upper bits of xtvec.

|注意|WARL 表示“Write Any, Read Legel”，表示可以尝试写入任何值，但实际上只会写入一些支持的值。
|-|-

> |Note|WARL means "Write Any, Read Legal" indicating that any value can be attempted to be written but only some supported values will actually be written.
> |-|-

|注意|值为 `11` 的 `xtvec` 模式设置和值为 `0000` 的新定义的 `xtvec` 子模式字段表示 CLIC 模式而非 CLINT 模式。详情请参考本规范中的 `xtvec` 部分。
|-|-

> |Note|The settings of xtvec mode with the value of 11 and a newly defined xtvec submode field with the value of 0000 indicate CLIC modes instead of CLINT modes. Refer to the xtvec section in this specification for details.
> |-|-

### 2.2. 对比 CLIC 模式和 CLINT 模式

> 2.2. CLIC mode compared to CLINT mode

CLINT 模式的中断控制器是一个小单元，它提供本地中断并管理软件、定时器和外部中断信号（`xip` 寄存器中的 `xsip`/`xtip`/`xeip` 信号）。这个基本的控制器还允许在 `xip` 寄存器的第 16 位及以上添加额外的自定义快速本地中断信号。

> A CLINT mode interrupt controller is a small unit that provides local interrupts and manages the software, timer, and external interrupt signals (xsip/xtip/xeip signals in the xip register). This basic controller also allows additional custom fast local interrupt signals to be added in bits 16 and up of the xip register.

本地中断的优先级是固定的。`xtvec` 模式可以被设置为所有的中断都是直接的，并将 pc 设置为相同的向量基址。`xtvec` 模式也可以被设置为所有的中断都使用由跳转指令组成的向量表定向。

> Priority for local interrupts is fixed. xtvec mode can be set so that all interrupts are direct and set the pc to the same vector base address. xtvec mode can also be set so that all interrupts are vectored using a vector table filled with jump instructions.

CLIC 允许软件控制中断模式、触发类型、优先级以及每个单独中断的 CLIC 模式向量行为。CLIC 模式的向量表保存地址，因此不受跳转指令 +/-1MB 的限制。CLIC 增加了对相同权限级别的中断抢占（水平中断）的支持，以及旨在减少中断处理程序中的内存或 CSR 访问次数的额外支持。

> CLIC allows software to control interrupt mode, trigger type, priority, and a CLIC mode vectoring behavior for each individual interrupt. The CLIC mode vector table holds addresses so does not have the +/-1MiB jump instruction limitation. CLIC adds support for same privilege level interrupt preemption (horizontal interrupts) and additional support to reduce the number of memory or CSR accesses within an interrupt handler.

平台配置可能需要支持 CLINT 和 CLIC 中断模式之一或同时支持二者。

> Platform profiles may require support for either or both of the CLINT and CLIC interrupt modes.

### 2.3. 对比 CLIC 和 PLIC

> 2.3. CLIC compared to PLIC

标准的 RISC-V 平台级中断控制器（PLIC）提供集中式中断优先级排序，并在多个硬件线程之间路由共享的平台级中断，但只向每个硬件线程的每个特权模式发送一个外部中断信号。

> The standard RISC-V platform-level interrupt controller (PLIC) provides centralized interrupt prioritization and routes shared platform-level interrupts among multiple harts, but sends only a single external interrupt signal per privilege mode to each hart.

PLIC 路由方案使用通知/声明/响应/完成序列将中断路由到各个硬件线程，这需要在中断处理程序中进行额外的内存访问。

> The PLIC routing scheme uses a notification/claim/response/completion sequence to route interrupts to individual harts which requires additional interrupt handler memory accesses.

CLIC 是对 PLIC 的补充。较小的单核系统可能只有一个 CLIC，而多核系统可能每核有一个 CLIC 再加上一个共享的 PLIC。PLIC 的 `xeip` 信号被每个核的 CLIC 视为线程本地的中断源。

> The CLIC complements the PLIC. Smaller single-core systems might have only a CLIC, while multicore systems might have a CLIC per-core and a single shared PLIC. The PLIC xeip signals are treated as hart-local interrupt sources by the CLIC at each core.

### 2.4. 对比 CLIC 和高级中断架构（AIA）

> 2.4. CLIC compared to Advanced Interrupt Architecture

高级中断架构（AIA）支持消息信号中断（MSI）和高级 PLIC（APLIC），目标是支持多个硬件线程，并支持虚拟化。与 CLIC 一样，可以配置所有中断（不仅仅是外部中断）的相对优先级。CLIC 的目标是每个核的核内中断控制，并可以选择为每个中断源提供一个单独的陷入入口地址、用可调的优先级阈值控制中断的抢占（嵌套），并支持减少背对背中断的上下文切换。

> Advanced interrupt Architecture (AIA) supports message-signaled interrupts (MSIs) and an Advanced PLIC (APLIC) and targeted to support multiple harts, and support for virtualization. Like CLIC, the relative priority of all interrupts (not just external) can be configured. CLIC is targeted at CLIC per-core and has the option to give each interrupt source a separate trap entry address, preemption (nesting) of interrupts with adjustable priority threshold control, and support for reduced context switching with back-to-back interrupts.

## 3. CLIC 概述

> 3\. CLIC Overview

本节介绍了核内中断控制器（CLIC）的概况，它接收中断信号并给出下一个要由硬件线程处理的中断。

> This section gives an overview for the Core-Local Interrupt Controller (CLIC) that receives interrupt signals and presents the next interrupt to be processed by the hart.

CLIC 支持每个硬件线程多达 4096 个中断输入。每个中断输入 *i* 有 4 个 8 位内存映射的控制寄存器：一个中断挂起位（`clicintip[i]`），一个中断使能位（`clicintie[i]`），中断属性（`clicintattr[i]`）以指定权限模式和触发类型，以及用于指定级别和优先级的中断控制位（`clicintctl[i]`）。

> The CLIC supports up to 4096 interrupt inputs per hart. Each interrupt input i has four 8-bit memory-mapped control registers: an interrupt-pending bit (clicintip[i]), an interrupt-enable bit (clicintie[i]), interrupt attributes (clicintattr[i]) to specify privilege mode and trigger type, and interrupt control bits to specify level and priority (clicintctl[i]).

当前 16 个中断输入被保留给存在于 `xip` 和 `xie` 寄存器低 16 位的 CLINT 模式中断时，最多可以增加 4080 个本地中断。

> When the first 16 interrupt inputs are reserved for the CLINT mode interrupts present in the low 16 bits of the xip and xie registers, up to 4080 local interrupts can be added.

### 3.1. 中断抢占

> 3.1. Interrupt Preemption

CLIC 扩展了中断抢占功能，为每种权限模式支持最多 256 个中断级别，其中编号较高的中断级别可以抢占编号较低的中断级别。中断级别 0 对应于中断处理程序之外的常规执行。级别 1-255 对应于中断处理程序级别。平台配置将决定必须支持多少个中断级别。

> The CLIC extends interrupt preemption to support up to 256 interrupt levels for each privilege mode, where higher-numbered interrupt levels can preempt lower-numbered interrupt levels. Interrupt level 0 corresponds to regular execution outside of an interrupt handler. Levels 1—​255 correspond to interrupt handler levels. Platform profiles will dictate how many interrupt levels must be supported.

具有较高中断级别的传入中断可以抢占在同一权限模式下以较低中断级别运行的活动中断处理程序，只要中断在该权限模式下被全局使能。

> Incoming interrupts with a higher interrupt level can preempt an active interrupt handler running at a lower interrupt level in the same privilege mode, provided interrupts are globally enabled in this privilege mode.

|注意|现有的 RISC-V 中断行为被保留，即较高权限模式的传入中断可以抢占在较低权限模式下运行的活动中断处理程序，而不考虑较低权限模式的全局中断使能。
|-|-

> |Note|Existing RISC-V interrupt behavior is retained, where incoming interrupts for a higher privilege mode can preempt an active interrupt handler running in a lower privilege mode, regardless of global interrupt enable in lower privilege mode.
> |-|-

### 3.2. CLIC 和其他本地中断的交互

> 3.2. CLIC Interaction with Other Local Interrupts

CLIC 取代了以前在 `xip`/`xie` 的第 16 位及以上提供的基本本地中断的功能，因此这些中断在 `xip`/`xie` 中不再可见。

> The CLIC subsumes the functionality of the basic local interrupts previously provided in bits 16 and up of xip/xie, so these are no longer visible in xip/xie.

现有的定时器（`mtip`/`stip`/`utip`）、软件（`msip`/`ssip`/`usip`）和外部中断输入（`meip`/`seip`/`ueip`）被视为额外的本地中断源，其中的权限模式、中断级别和优先级可以通过内存映射的 `clicintattr[i]` 和 `clicintctl[i]` 寄存器进行改变。

> The existing timer (mtip/stip/utip), software (msip/ssip/usip), and external interrupt inputs (meip/seip/ueip) are treated as additional local interrupt sources, where the privilege mode, interrupt level, and priority can be altered using memory-mapped clicintattr[i] and clicintctl[i] registers.

|注意|在 CLIC 模式下，这些信号的中断委托是通过改变 CLIC 中断属性寄存器（`clicintattr`）中的中断特权模式实现的，就像其他 CLIC 中断输入一样。
|-|-

> |Note|In CLIC mode, interrupt delegation for these signals is achieved via changing the interrupt’s privilege mode in the CLIC Interrupt Attribute Register (clicintattr), as with any other CLIC interrupt input.
> |-|-

## 4. CLIC 的内存映射寄存器

> 4\. CLIC Memory-Mapped Registers

### 4.1. CLIC 内存映射

> 4.1. CLIC Memory Map

每个硬件线程都有一个单独的 CLIC，通过一个单独的地址区域访问。M 态下的 CLIC 内存映射区域必须被运行在硬件线程上的M态软件所访问。

> Each hart has a separate CLIC accessed by a separate address region. The M-mode CLIC memory map region must be made accessible to the M-mode software running on the hart.

|注意|总线内存映射或锁定的 PMP 条目可能会阻止特定硬件线程上的 M 态软件访问 CLIC 内存映射。
|-|-

> |Note|A bus memory map or locked PMP entries could prevent M-mode software on a particular hart from reaching the CLIC memory map.
> |-|-

|注意|对于保留的内存区域，没有规定具体的陷入行为。根据系统总线结构，系统可以忽略访问（例如，读零/忽略写）或引发总线错误（通常是不精确的中断），或其他一些特定于平台的行为。这里的“保留”注释意味着未来的标准可能会在其中放置额外的标准寄存器，因此不建议将该空间用于非标准功能。
|-|-

> |Note|For reserved memory regions, specific trap behavior is not specified. Depending on system bus architecture, the system can ignore the access (e.g., read zero/write ignored) or cause a bus error (usually imprecise interrupt), or some other platform-specific behavior. The "reserved" annotation here implies that future standards might place additional standard registers in that space, and so using the space for non-standard features is inadvisable.
> |-|-

M 态的基址和任何其他特权模式的 CLIC 内存映射寄存器的基址是通过正在开发的一般 RISC-V 发现机制指定的。更多细节见 CLIC 参数部分。

> The base address of M-mode and the base addresses of any other privilege mode CLIC memory-mapped registers is specified via the general RISC-V discovery mechanism that is in development. See the CLIC Parameters section for additional detail.

CLIC 内存映射支持总计最多 4096 个中断输入。

> The CLIC memory map supports up to 4096 total interrupt inputs.

```plaintext
M-mode CLIC memory map
  Offset
  ###   0x0008-0x003F              reserved    ###
  ###   0x00C0-0x07FF              reserved    ###
  ###   0x0800-0x0FFF              custom      ###

  0x0000         1B          RW        cliccfg

  0x0040         4B          RW        clicinttrig[0]
  0x0044         4B          RW        clicinttrig[1]
  0x0048         4B          RW        clicinttrig[2]
  ...
  0x00B4         4B          RW        clicinttrig[29]
  0x00B8         4B          RW        clicinttrig[30]
  0x00BC         4B          RW        clicinttrig[31]

  0x1000+4*i     1B/input    R or RW   clicintip[i]
  0x1001+4*i     1B/input    RW        clicintie[i]
  0x1002+4*i     1B/input    RW        clicintattr[i]
  0x1003+4*i     1B/input    RW        clicintctl[i]
  ...
  0x4FFC         1B/input    R or RW   clicintip[4095]
  0x4FFD         1B/input    RW        clicintie[4095]
  0x4FFE         1B/input    RW        clicintattr[4095]
  0x4FFF         1B/input    RW        clicintctl[4095]
```

特权态的 CLIC 区域只暴露在 M 态 CLIC 区域中被配置为特权可访问的中断。

> Supervisor-mode CLIC regions only expose interrupts that have been configured to be supervisor-accessible via the M-mode CLIC region.

用户态的 CLIC 区域只暴露在 M 态 CLIC 区域中被配置为用户可访问的中断。

> User-mode CLIC regions only expose interrupts that have been configured to be user-accessible via the M-mode CLIC region.

S 态和 U 态 CLIC 区域的位置与 M 态 CLIC 区域的位置无关，其基址由平台规范指定，并通过该平台的发现机制可见。这些 CLIC 区域的基址必须开始于自然对齐的 4 KiB 边界。

> The location of the S-mode and U-mode CLIC regions are independent of the location of the M-mode CLIC region, and their base addresses are specified by the platform specification and made visible via the discovery mechanism for that platform. The base addresses of these CLIC regions must begin on naturally aligned 4KiB boundaries.

|注意|发现机制仍在开发中。
|-|-

> |Note|Discovery mechanisms are still in development.
> |-|-

8b、16b 和 32b 存储到 CLIC 内存映射的寄存器是原子性的，但是，没有规定各个字段更新生效的顺序。对于 RV64，还支持对 CLIC 内存映射寄存器的 64 位自然对齐内存访问，但 64b 访问可以按任何顺序分成两个 32b 的访问。

> 8b, 16b, and 32b stores to CLIC memory-mapped registers are atomic, however, there is no specified order in which the effects of the individual field updates take effect. For RV64, naturally aligned 64-bit memory accesses to the CLIC memory-mapped registers are additionally supported but 64b accesses can be broken into two 32b accesses in any order.

如果硬件不存在输入 *i*，相应的 `clicintip[i]`、`clicintie[i]`、`clicintattr[i]`、`clicintctl[i]` 内存位置体现为硬连线到零。

> If an input i is not present in the hardware, the corresponding clicintip[i], clicintie[i], clicintattr[i], clicintctl[i] memory locations appear hardwired to zero.

所有 CLIC 内存映射寄存器对 M 态可见。配置为 M 态中断的中断寄存器 `clicintip[i]`、`clicintie[i]`、`clicintattr[i]`、`clicintctl[i]` 不能从 S 态和 U 态访问。配置为 S 态中断的中断寄存器 `clicintip[i]`、`clicintie[i]`、`clicintattr[i]`、`clicintctl[i]` 不能 U 态访问。

> All CLIC-memory mapped registers are visible to M-mode. Interrupt registers clicintip[i], clicintie[i], clicintattr[i], clicintctl[i] configured as M-mode interrupts are not acessible to S-mode and U-mode. Interrupt registers clicintip[i], clicintie[i], clicintattr[i], clicintctl[i] configured as S-mode interrupts are not acessible to U-mode.

在 S 态下，任何不能被 S 态访问的中断 *i* 的 `clicintip[i]`、`clicintie[i]`、`clicintattr[i]`、`clicintctl[i]` 体现为硬连线到零。

> In S-mode, any interrupt i that is not accessible to S-mode appears as hard-wired zeros in clicintip[i], clicintie[i], clicintattr[i], and clicintctl[i].

同样，在 U 态下，任何不能被 U 态访问的中断 *i* 的 `clicintip[i]`、`clicintie[i]`、`clicintattr[i]`、`clicintctl[i]` 体现为硬连线到零。

> Likewise, in U-mode, any interrupt i that is not accessible to U-mode appears as hard-wired zeros in clicintip[i], clicintie[i], clicintattr[i], and clicintctl[i].

中断的权限模式由 `cliccfg.nmbits` 和 `clicintattr[i].mode` 控制，如下文指定中断权限模式部分所述。

> The privilege mode of an interrupt is controlled by both cliccfg.nmbits and clicintattr[i].mode as described in the Specifying Interrupt Privilege Mode section below.

>??? 我们不希望CLIC内存映射的中断区域的互连需要携带启动器的特权模式。CLIC内存映射的一种可能实现方式是将相同的物理CLIC内存映射寄存器别名为不同的地址范围，每个地址范围为每种特权模式提供不同的权限。被配置为M模式的中断在S模式的地址范围内显示为硬接线的零。同样，配置为M模式或S模式的中断在U模式的地址范围内会显示为硬接线零。

> It is not intended that the interconnect to the CLIC memory-mapped interrupt regions be required to carry the privilege mode of the initiator. A possible implementation of the CLIC memory map would be to alias the same physical CLIC memory-mapped registers to different address ranges, with each address range given different permissions for each privilege mode. Interrupts configured as M-mode interrupts appear as hard-wired zeros in the S-mode address range. Likewise interrupts configured as M-mode or S-mode would appear as hard-wired zeros in the U-mode address range.

其目的是利用系统的标准内存保护机制，使每个权限模式只能访问必要的地址区域。这可以使用微控制器系统中的 PMP，或者具有虚拟内存支持硬件线程中使用页表（和/或 PMP）来完成。

> The intent is that only the necessary address regions are made accessible to each privilege mode using the system’s standard memory protection mechanisms. This can be done either using PMPs in microcontroller systems, or page tables (and/or PMPs) in harts with virtual memory support.

CLIC 规范没有规定 CLIC 内存映射寄存器如何在 M/S/U 区域之间分割，也没有规定多个硬件线程的布局，因为这通常是一个平台问题，每个平台需要定义一个发现机制来确定内存映射位置。平台需要考虑的一些问题是选择允许有效的 PMP 和虚拟内存配置的区域。例如，可能希望每个 S/U 态的 CLIC 区域的基址是虚存页（4k）对齐的，这样它们就可以通过页表项进行映射。

> The CLIC specification does not dictate how CLIC memory-mapped registers are split between M/S/U regions as well as the layout of multiple harts as this is generally a platform issue and each platform needs to define a discovery mechanism to determine the memory map locations. Some considerations for platforms to consider are selecting regions that allow for efficient PMP and virtual memory configuration. For example, it may desired that the bases of each S/U-mode CLIC region is VM page (4k) aligned so they can be mapped through the TLBs.
