{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570895031838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570895031856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 10:43:51 2019 " "Processing started: Sat Oct 12 10:43:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570895031856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570895031856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica6 -c practica6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica6 -c practica6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570895031856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570895034399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570895034400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Users/angel/Desktop/p6/memoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073614 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/angel/Desktop/p6/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570895073614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxentradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxentradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxEntradas-Behavioral " "Found design unit 1: muxEntradas-Behavioral" {  } { { "muxEntradas.vhd" "" { Text "C:/Users/angel/Desktop/p6/muxEntradas.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073635 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxEntradas " "Found entity 1: muxEntradas" {  } { { "muxEntradas.vhd" "" { Text "C:/Users/angel/Desktop/p6/muxEntradas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570895073635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica-Behavioral " "Found design unit 1: logica-Behavioral" {  } { { "logica.vhd" "" { Text "C:/Users/angel/Desktop/p6/logica.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073654 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica " "Found entity 1: logica" {  } { { "logica.vhd" "" { Text "C:/Users/angel/Desktop/p6/logica.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570895073654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxestado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxestado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxEstado-Behavioral " "Found design unit 1: muxEstado-Behavioral" {  } { { "muxEstado.vhd" "" { Text "C:/Users/angel/Desktop/p6/muxEstado.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073676 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxEstado " "Found entity 1: muxEstado" {  } { { "muxEstado.vhd" "" { Text "C:/Users/angel/Desktop/p6/muxEstado.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570895073676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "C:/Users/angel/Desktop/p6/incrementador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073696 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/Users/angel/Desktop/p6/incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570895073696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-Behavioral " "Found design unit 1: registro-Behavioral" {  } { { "registro.vhd" "" { Text "C:/Users/angel/Desktop/p6/registro.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073715 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "C:/Users/angel/Desktop/p6/registro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570895073715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transformacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transformacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transformacion-Behavioral " "Found design unit 1: transformacion-Behavioral" {  } { { "transformacion.vhd" "" { Text "C:/Users/angel/Desktop/p6/transformacion.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073739 ""} { "Info" "ISGN_ENTITY_NAME" "1 transformacion " "Found entity 1: transformacion" {  } { { "transformacion.vhd" "" { Text "C:/Users/angel/Desktop/p6/transformacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570895073739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupcion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupcion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupcion-Behavioral " "Found design unit 1: interrupcion-Behavioral" {  } { { "interrupcion.vhd" "" { Text "C:/Users/angel/Desktop/p6/interrupcion.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073760 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupcion " "Found entity 1: interrupcion" {  } { { "interrupcion.vhd" "" { Text "C:/Users/angel/Desktop/p6/interrupcion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570895073760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsalidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regsalidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regSalidas-Behavioral " "Found design unit 1: regSalidas-Behavioral" {  } { { "regSalidas.vhd" "" { Text "C:/Users/angel/Desktop/p6/regSalidas.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073779 ""} { "Info" "ISGN_ENTITY_NAME" "1 regSalidas " "Found entity 1: regSalidas" {  } { { "regSalidas.vhd" "" { Text "C:/Users/angel/Desktop/p6/regSalidas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570895073779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica6 " "Found entity 1: practica6" {  } { { "practica6.bdf" "" { Schematic "C:/Users/angel/Desktop/p6/practica6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570895073796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570895073796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica6 " "Elaborating entity \"practica6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570895073990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regSalidas regSalidas:inst15 " "Elaborating entity \"regSalidas\" for hierarchy \"regSalidas:inst15\"" {  } { { "practica6.bdf" "inst15" { Schematic "C:/Users/angel/Desktop/p6/practica6.bdf" { { 160 1056 1272 336 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570895074088 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prueba regSalidas.vhd(26) " "VHDL Process Statement warning at regSalidas.vhd(26): signal \"prueba\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regSalidas.vhd" "" { Text "C:/Users/angel/Desktop/p6/regSalidas.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570895074173 "|practica6|regSalidas:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mi regSalidas.vhd(26) " "VHDL Process Statement warning at regSalidas.vhd(26): signal \"mi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regSalidas.vhd" "" { Text "C:/Users/angel/Desktop/p6/regSalidas.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570895074174 "|practica6|regSalidas:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vf regSalidas.vhd(27) " "VHDL Process Statement warning at regSalidas.vhd(27): signal \"vf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regSalidas.vhd" "" { Text "C:/Users/angel/Desktop/p6/regSalidas.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570895074174 "|practica6|regSalidas:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "liga regSalidas.vhd(27) " "VHDL Process Statement warning at regSalidas.vhd(27): signal \"liga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regSalidas.vhd" "" { Text "C:/Users/angel/Desktop/p6/regSalidas.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570895074174 "|practica6|regSalidas:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edoPresente regSalidas.vhd(29) " "VHDL Process Statement warning at regSalidas.vhd(29): signal \"edoPresente\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regSalidas.vhd" "" { Text "C:/Users/angel/Desktop/p6/regSalidas.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570895074174 "|practica6|regSalidas:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sal regSalidas.vhd(30) " "VHDL Process Statement warning at regSalidas.vhd(30): signal \"sal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regSalidas.vhd" "" { Text "C:/Users/angel/Desktop/p6/regSalidas.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570895074174 "|practica6|regSalidas:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst5 " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst5\"" {  } { { "practica6.bdf" "inst5" { Schematic "C:/Users/angel/Desktop/p6/practica6.bdf" { { 112 672 888 256 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570895074181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxEstado muxEstado:inst14 " "Elaborating entity \"muxEstado\" for hierarchy \"muxEstado:inst14\"" {  } { { "practica6.bdf" "inst14" { Schematic "C:/Users/angel/Desktop/p6/practica6.bdf" { { 168 248 472 312 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570895074189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupcion interrupcion:inst4 " "Elaborating entity \"interrupcion\" for hierarchy \"interrupcion:inst4\"" {  } { { "practica6.bdf" "inst4" { Schematic "C:/Users/angel/Desktop/p6/practica6.bdf" { { 320 56 208 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570895074200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:inst " "Elaborating entity \"registro\" for hierarchy \"registro:inst\"" {  } { { "practica6.bdf" "inst" { Schematic "C:/Users/angel/Desktop/p6/practica6.bdf" { { 56 88 328 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570895074209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador incrementador:inst1 " "Elaborating entity \"incrementador\" for hierarchy \"incrementador:inst1\"" {  } { { "practica6.bdf" "inst1" { Schematic "C:/Users/angel/Desktop/p6/practica6.bdf" { { 56 376 616 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570895074218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica logica:inst7 " "Elaborating entity \"logica\" for hierarchy \"logica:inst7\"" {  } { { "practica6.bdf" "inst7" { Schematic "C:/Users/angel/Desktop/p6/practica6.bdf" { { 400 472 648 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570895074228 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel logica.vhd(43) " "VHDL Process Statement warning at logica.vhd(43): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "logica.vhd" "" { Text "C:/Users/angel/Desktop/p6/logica.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570895074231 "|practica6|logica:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxEntradas muxEntradas:inst6 " "Elaborating entity \"muxEntradas\" for hierarchy \"muxEntradas:inst6\"" {  } { { "practica6.bdf" "inst6" { Schematic "C:/Users/angel/Desktop/p6/practica6.bdf" { { 280 672 840 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570895074237 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x muxEntradas.vhd(23) " "VHDL Process Statement warning at muxEntradas.vhd(23): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxEntradas.vhd" "" { Text "C:/Users/angel/Desktop/p6/muxEntradas.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570895074240 "|practica6|muxEntradas:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y muxEntradas.vhd(25) " "VHDL Process Statement warning at muxEntradas.vhd(25): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxEntradas.vhd" "" { Text "C:/Users/angel/Desktop/p6/muxEntradas.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570895074240 "|practica6|muxEntradas:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int muxEntradas.vhd(29) " "VHDL Process Statement warning at muxEntradas.vhd(29): signal \"int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxEntradas.vhd" "" { Text "C:/Users/angel/Desktop/p6/muxEntradas.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570895074241 "|practica6|muxEntradas:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel muxEntradas.vhd(34) " "VHDL Process Statement warning at muxEntradas.vhd(34): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxEntradas.vhd" "" { Text "C:/Users/angel/Desktop/p6/muxEntradas.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570895074241 "|practica6|muxEntradas:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transformacion transformacion:inst3 " "Elaborating entity \"transformacion\" for hierarchy \"transformacion:inst3\"" {  } { { "practica6.bdf" "inst3" { Schematic "C:/Users/angel/Desktop/p6/practica6.bdf" { { 240 16 208 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570895074247 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570895076313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570895077974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570895077974 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570895078206 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570895078206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570895078206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570895078206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570895078451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 10:44:38 2019 " "Processing ended: Sat Oct 12 10:44:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570895078451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570895078451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570895078451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570895078451 ""}
