# full-adder-vhdl
This project demonstrates the implementation of a 1-bit full adder in VHDL. A full adder adds three binary inputs: two significant bits (A, B) and a carry-in (Cin). It outputs a sum (Sum) and a carry-out (Cout).
