###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Tue Mar 22 18:36:17 2022
#  Design:            top
#  Command:           opt_design -post_cts
###############################################################
Path 1: MET (3.260 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.511
            Slack:=          3.260
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.276    1.155  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.412   0.321    1.476  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3451/Q                              -      B->Q    F     NO2X1           1  0.434   0.077    1.554  
  top_INST/CPU_REGS_regs_lo_n_32                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q    F     OR2X1           1  0.113   0.157    1.711  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.711  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.100    4.971  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      GN      F     DLLQX1         19  0.127   0.006    4.971  
#-----------------------------------------------------------------------------------------------------------------------
Path 2: MET (3.265 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.506
            Slack:=          3.265
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.276    1.155  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.412   0.320    1.476  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3452/Q                              -      B->Q    F     NO2X1           1  0.434   0.072    1.548  
  top_INST/CPU_REGS_regs_lo_n_16                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q    F     OR2X1           1  0.108   0.158    1.706  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D       F     DLLQX1          1  0.061   0.000    1.706  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.100    4.971  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      GN      F     DLLQX1         19  0.127   0.006    4.971  
#-----------------------------------------------------------------------------------------------------------------------
Path 3: MET (3.266 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.733 (P)          0.000 (I)
          Arrival:=          4.983              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.983
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.516
            Slack:=          3.266
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.276    1.155  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.412   0.321    1.476  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3473/Q                              -      B->Q    F     NO2I1X1         1  0.434   0.077    1.554  
  top_INST/CPU_REGS_regs_lo_n_36                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q    F     OR2X1           1  0.114   0.162    1.716  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D       F     DLLQX1          1  0.064   0.000    1.716  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      GN      F     DLLQX1         19  0.145   0.005    4.983  
#-----------------------------------------------------------------------------------------------------------------------
Path 4: MET (3.269 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.502
            Slack:=          3.269
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.276    1.155  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.412   0.321    1.476  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3460/Q                              -      B->Q    F     NO2X1           1  0.434   0.073    1.549  
  top_INST/CPU_REGS_regs_lo_n_28                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q    F     OR2X1           1  0.108   0.153    1.702  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.702  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.100    4.971  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      GN      F     DLLQX1         19  0.127   0.006    4.971  
#-----------------------------------------------------------------------------------------------------------------------
Path 5: MET (3.272 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.733 (P)          0.000 (I)
          Arrival:=          4.983              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.983
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.511
            Slack:=          3.272
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.276    1.155  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.412   0.321    1.476  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3459/Q                              -      B->Q    F     NO2I1X1         1  0.434   0.072    1.548  
  top_INST/CPU_REGS_regs_lo_n_12                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q    F     OR2X1           1  0.109   0.162    1.711  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D       F     DLLQX1          1  0.066   0.000    1.711  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      GN      F     DLLQX1         19  0.145   0.005    4.983  
#-----------------------------------------------------------------------------------------------------------------------
Path 6: MET (3.273 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.733 (P)          0.000 (I)
          Arrival:=          4.983              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.983
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.510
            Slack:=          3.273
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.276    1.156  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.412   0.319    1.475  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3464/Q                              -      B->Q    F     NO2X1           1  0.434   0.079    1.554  
  top_INST/CPU_REGS_regs_lo_n_20                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q    F     OR2X1           1  0.114   0.156    1.710  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.710  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      GN      F     DLLQX1         19  0.145   0.005    4.983  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (3.274 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.733 (P)          0.000 (I)
          Arrival:=          4.983              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.983
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.509
            Slack:=          3.274
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.276    1.155  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3502/Q                              -      AN->Q   R     NA2I1X1         7  0.412   0.321    1.476  
  top_INST/CPU_REGS_n_8197                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3471/Q                              -      B->Q    F     NO2I1X1         1  0.434   0.077    1.553  
  top_INST/CPU_REGS_regs_lo_n_24                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q    F     OR2X1           1  0.113   0.156    1.709  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.709  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      GN      F     DLLQX1         19  0.145   0.005    4.983  
#-----------------------------------------------------------------------------------------------------------------------
Path 8: MET (3.276 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.724 (P)          0.000 (I)
          Arrival:=          4.974              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.974
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.498
            Slack:=          3.276
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.262    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.294    1.435  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3458/Q                              -      B->Q    F     NO2I1X1         1  0.390   0.099    1.534  
  top_INST/CPU_REGS_regs_hi_n_12                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q    F     OR2X1           1  0.130   0.165    1.698  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    1.698  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      GN      F     DLLQX1         19  0.128   0.009    4.974  
#-----------------------------------------------------------------------------------------------------------------------
Path 9: MET (3.287 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.724 (P)          0.000 (I)
          Arrival:=          4.974              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.974
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.487
            Slack:=          3.287
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.262    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.293    1.434  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3449/Q                              -      B->Q    F     NO2X1           1  0.390   0.079    1.513  
  top_INST/CPU_REGS_regs_hi_n_16                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q    F     OR2X1           1  0.108   0.174    1.687  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D       F     DLLQX1          1  0.078   0.000    1.687  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      GN      F     DLLQX1         19  0.128   0.009    4.974  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (3.300 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.724 (P)          0.000 (I)
          Arrival:=          4.974              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.974
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.474
            Slack:=          3.300
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.262    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.294    1.435  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3470/Q                              -      B->Q    F     NO2I1X1         1  0.390   0.071    1.506  
  top_INST/CPU_REGS_regs_hi_n_24                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q    F     OR2X1           1  0.102   0.168    1.674  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D       F     DLLQX1          1  0.073   0.000    1.674  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      GN      F     DLLQX1         19  0.128   0.009    4.974  
#-----------------------------------------------------------------------------------------------------------------------
Path 11: MET (3.306 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.465
            Slack:=          3.306
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.276    1.156  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.412   0.176    1.332  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3453/Q                              -      B->Q    F     AND2X1          1  0.255   0.178    1.510  
  top_INST/CPU_REGS_regs_lo_n_18                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q    F     OR2X1           1  0.051   0.155    1.665  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D       F     DLLQX1          1  0.072   0.000    1.665  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.100    4.971  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      GN      F     DLLQX1         19  0.127   0.006    4.971  
#-----------------------------------------------------------------------------------------------------------------------
Path 12: MET (3.306 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.724 (P)          0.000 (I)
          Arrival:=          4.974              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.974
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.467
            Slack:=          3.306
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.262    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.294    1.435  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3456/Q                              -      B->Q    F     NO2X1           1  0.390   0.074    1.509  
  top_INST/CPU_REGS_regs_hi_n_28                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q    F     OR2X1           1  0.104   0.158    1.667  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    1.667  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      GN      F     DLLQX1         19  0.128   0.009    4.974  
#-----------------------------------------------------------------------------------------------------------------------
Path 13: MET (3.307 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.465
            Slack:=          3.307
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.276    1.156  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.412   0.176    1.332  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3455/Q                              -      AN->Q   F     NO2I1X1         1  0.255   0.176    1.508  
  top_INST/CPU_REGS_regs_lo_n_34                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q    F     OR2X1           1  0.091   0.157    1.665  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D       F     DLLQX1          1  0.064   0.000    1.665  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.100    4.971  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      GN      F     DLLQX1         19  0.127   0.006    4.971  
#-----------------------------------------------------------------------------------------------------------------------
Path 14: MET (3.309 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.724 (P)          0.000 (I)
          Arrival:=          4.974              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.974
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.465
            Slack:=          3.309
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.262    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.382   0.176    1.317  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3457/Q                              -      AN->Q   F     NO2I1X1         1  0.261   0.192    1.509  
  top_INST/CPU_REGS_regs_hi_n_30                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q    F     OR2X1           1  0.105   0.156    1.665  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D       F     DLLQX1          1  0.060   0.000    1.665  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      GN      F     DLLQX1         19  0.128   0.009    4.974  
#-----------------------------------------------------------------------------------------------------------------------
Path 15: MET (3.310 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.724 (P)          0.000 (I)
          Arrival:=          4.974              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.974
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.464
            Slack:=          3.310
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.262    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.294    1.435  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3472/Q                              -      B->Q    F     NO2I1X1         1  0.390   0.072    1.507  
  top_INST/CPU_REGS_regs_hi_n_36                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q    F     OR2X1           1  0.103   0.157    1.664  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D       F     DLLQX1          1  0.061   0.000    1.664  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      GN      F     DLLQX1         19  0.128   0.009    4.974  
#-----------------------------------------------------------------------------------------------------------------------
Path 16: MET (3.310 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.733 (P)          0.000 (I)
          Arrival:=          4.983              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.983
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.473
            Slack:=          3.310
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.276    1.156  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.412   0.176    1.332  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3474/Q                              -      AN->Q   F     NO2I1X1         1  0.255   0.184    1.516  
  top_INST/CPU_REGS_regs_lo_n_30                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q    F     OR2X1           1  0.097   0.157    1.673  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D       F     DLLQX1          1  0.063   0.000    1.673  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      GN      F     DLLQX1         19  0.145   0.005    4.983  
#-----------------------------------------------------------------------------------------------------------------------
Path 17: MET (3.312 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.722 (P)          0.000 (I)
          Arrival:=          4.972              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.972
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.460
            Slack:=          3.312
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.262    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.293    1.434  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3465/Q                              -      B->Q    F     NO2X1           1  0.390   0.073    1.507  
  top_INST/CPU_REGS_regs_hi_n_20                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q    F     OR2X1           1  0.103   0.153    1.660  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.660  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.101    4.972  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      GN      F     DLLQX1         19  0.128   0.007    4.972  
#-----------------------------------------------------------------------------------------------------------------------
Path 18: MET (3.313 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.723 (P)          0.000 (I)
          Arrival:=          4.973              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.973
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.461
            Slack:=          3.313
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.262    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.382   0.176    1.317  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3466/Q                              -      B->Q    F     AND2X1          1  0.261   0.181    1.498  
  top_INST/CPU_REGS_regs_hi_n_22                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q    F     OR2X1           1  0.052   0.163    1.661  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D       F     DLLQX1          1  0.079   0.000    1.661  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.103    4.973  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      GN      F     DLLQX1         19  0.128   0.008    4.973  
#-----------------------------------------------------------------------------------------------------------------------
Path 19: MET (3.316 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.721 (P)          0.000 (I)
          Arrival:=          4.971              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.971
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.455
            Slack:=          3.316
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.276    1.156  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.412   0.176    1.332  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3463/Q                              -      B->Q    F     AND2X1          1  0.255   0.178    1.510  
  top_INST/CPU_REGS_regs_lo_n_14                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q    F     OR2X1           1  0.051   0.146    1.655  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D       F     DLLQX1          1  0.061   0.000    1.655  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.100    4.971  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      GN      F     DLLQX1         19  0.127   0.006    4.971  
#-----------------------------------------------------------------------------------------------------------------------
Path 20: MET (3.316 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.723 (P)          0.000 (I)
          Arrival:=          4.973              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.973
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.457
            Slack:=          3.316
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.262    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g15415/Q                             -      AN->Q   R     NA2I1X1         7  0.382   0.293    1.435  
  top_INST/CPU_REGS_n_8321                               -      -       -     (net)           7      -       -        -  
  top_INST/CPU_REGS_g3448/Q                              -      B->Q    F     NO2X1           1  0.390   0.070    1.504  
  top_INST/CPU_REGS_regs_hi_n_32                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q    F     OR2X1           1  0.099   0.152    1.657  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.657  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.102    4.973  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      GN      F     DLLQX1         19  0.128   0.008    4.973  
#-----------------------------------------------------------------------------------------------------------------------
Path 21: MET (3.321 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.733 (P)          0.000 (I)
          Arrival:=          4.983              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.983
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.462
            Slack:=          3.321
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.276    1.156  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.412   0.176    1.331  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3467/Q                              -      B->Q    F     AND2X1          1  0.255   0.179    1.510  
  top_INST/CPU_REGS_regs_lo_n_22                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q    F     OR2X1           1  0.052   0.151    1.662  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D       F     DLLQX1          1  0.067   0.000    1.662  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      GN      F     DLLQX1         19  0.145   0.005    4.983  
#-----------------------------------------------------------------------------------------------------------------------
Path 22: MET (3.329 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.723 (P)          0.000 (I)
          Arrival:=          4.973              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.973
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.444
            Slack:=          3.329
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.880  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.262    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.382   0.176    1.317  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3454/Q                              -      AN->Q   F     NO2I1X1         1  0.261   0.179    1.496  
  top_INST/CPU_REGS_regs_hi_n_34                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q    F     OR2X1           1  0.092   0.148    1.644  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D       F     DLLQX1          1  0.054   0.000    1.644  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.102    4.973  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      GN      F     DLLQX1         19  0.128   0.008    4.973  
#-----------------------------------------------------------------------------------------------------------------------
Path 23: MET (3.331 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.723 (P)          0.000 (I)
          Arrival:=          4.973              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.973
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.442
            Slack:=          3.331
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.262    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.382   0.176    1.317  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3450/Q                              -      B->Q    F     AND2X1          1  0.261   0.181    1.498  
  top_INST/CPU_REGS_regs_hi_n_18                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q    F     OR2X1           1  0.052   0.144    1.642  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    1.642  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.102    4.973  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      GN      F     DLLQX1         19  0.128   0.008    4.973  
#-----------------------------------------------------------------------------------------------------------------------
Path 24: MET (3.332 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.733 (P)          0.000 (I)
          Arrival:=          4.983              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.983
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.451
            Slack:=          3.332
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                              -      B->Q    R     NA2X1           3  0.173   0.276    1.156  
  top_INST/CPU_REGS_n_8259                               -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3503/Q                              -      B->Q    F     NO2X1           6  0.412   0.176    1.332  
  top_INST/CPU_REGS_n_8200                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3469/Q                              -      B->Q    F     AND2X1          1  0.255   0.177    1.508  
  top_INST/CPU_REGS_regs_lo_n_26                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q    F     OR2X1           1  0.049   0.143    1.651  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.651  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                          -      A->Q    F     INX6           19  0.124   0.112    4.983  
  CLK_I__L2_N0                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      GN      F     DLLQX1         19  0.145   0.005    4.983  
#-----------------------------------------------------------------------------------------------------------------------
Path 25: MET (3.332 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.724 (P)          0.000 (I)
          Arrival:=          4.974              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.974
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.442
            Slack:=          3.332
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.262    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.382   0.176    1.317  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3462/Q                              -      B->Q    F     AND2X1          1  0.261   0.181    1.498  
  top_INST/CPU_REGS_regs_hi_n_14                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q    F     OR2X1           1  0.053   0.143    1.642  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.642  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.103    4.974  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      GN      F     DLLQX1         19  0.128   0.009    4.974  
#-----------------------------------------------------------------------------------------------------------------------
Path 26: MET (3.333 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.722 (P)          0.000 (I)
          Arrival:=          4.972              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.972
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.439
            Slack:=          3.333
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  WAIT                                                   -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                               -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                                 -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                              -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                               -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3521/Q                              -      B->Q    R     NA2X1           2  0.173   0.262    1.141  
  top_INST/CPU_REGS_n_8252                               -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3504/Q                              -      B->Q    F     NO2X1           6  0.382   0.176    1.317  
  top_INST/CPU_REGS_n_8203                               -      -       -     (net)           6      -       -        -  
  top_INST/CPU_REGS_g3468/Q                              -      B->Q    F     AND2X1          1  0.261   0.180    1.497  
  top_INST/CPU_REGS_regs_hi_n_26                         -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q    F     OR2X1           1  0.051   0.142    1.639  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D       F     DLLQX1          1  0.057   0.000    1.639  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  CLK                                                     -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                                 -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                                   -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I1/Q                                          -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N1                                            -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I1/Q                                          -      A->Q    F     INX6           19  0.124   0.101    4.972  
  CLK_I__L2_N1                                            -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      GN      F     DLLQX1         19  0.128   0.007    4.972  
#-----------------------------------------------------------------------------------------------------------------------
Path 27: MET (3.391 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.737 (P)          0.000 (I)
          Arrival:=          4.987              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.987
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.396
            Slack:=          3.391
     Timing Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  WAIT                                           -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                       -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                         -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                      -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                       -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q                      -      B->Q    R     NA2X1           3  0.173   0.274    1.153  
  top_INST/CPU_REGS_n_8259                       -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3447/Q                      -      B->Q    F     NO2X1           2  0.412   0.117    1.271  
  top_INST/CPU_REGS_n_138                        -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g3419/Q                      -      C->Q    F     AO21X1          1  0.150   0.181    1.451  
  top_INST/CPU_REGS_n_131                        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q    F     OR2X1           1  0.059   0.144    1.596  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.596  
#--------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  CLK                                             -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                             -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                         -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                           -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                  -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                    -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                  -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                                    -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      GN      F     DLLQX1         19  0.146   0.009    4.987  
#---------------------------------------------------------------------------------------------------------------
Path 28: MET (3.522 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.737 (P)          0.000 (I)
          Arrival:=          4.987              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.987
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.265
            Slack:=          3.522
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                               -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q            -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319             -      -       -     (net)           9      -       -        -  
  top_INST/g37243/Q                    -      B->Q    F     AND2X1          2  0.173   0.185    1.064  
  top_INST/n_1003                      -      -       -     (net)           2      -       -        -  
  top_INST/g13202/Q                    -      A->Q    R     INX1            1  0.084   0.043    1.107  
  top_INST/n_78                        -      -       -     (net)           1      -       -        -  
  top_INST/g13183/Q                    -      C->Q    F     ON21X1          2  0.048   0.062    1.170  
  top_INST/n_1032                      -      -       -     (net)           2      -       -        -  
  top_INST/g13182/Q                    -      A->Q    F     OR2X1           1  0.082   0.149    1.319  
  top_INST/n_1030                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST4/g7/Q       -      A->Q    F     OR2X1           1  0.058   0.146    1.465  
  top_INST/RC_CG_HIER_INST4/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/D  -      D       F     DLLQX1          1  0.059   0.000    1.465  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                 -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                          -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                        -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                          -      -       -     (net)          19      -       -        -  
  top_INST/RC_CG_HIER_INST4/enl_reg/GN  -      GN      F     DLLQX1         19  0.146   0.009    4.987  
#-----------------------------------------------------------------------------------------------------
Path 29: MET (3.661 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.737 (P)          0.000 (I)
          Arrival:=          4.987              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.987
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.125
            Slack:=          3.661
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                               -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q            -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319             -      -       -     (net)           9      -       -        -  
  top_INST/g37243/Q                    -      B->Q    F     AND2X1          2  0.173   0.185    1.064  
  top_INST/n_1003                      -      -       -     (net)           2      -       -        -  
  top_INST/g13202/Q                    -      A->Q    R     INX1            1  0.084   0.043    1.107  
  top_INST/n_78                        -      -       -     (net)           1      -       -        -  
  top_INST/g13183/Q                    -      C->Q    F     ON21X1          2  0.048   0.062    1.170  
  top_INST/n_1032                      -      -       -     (net)           2      -       -        -  
  top_INST/RC_CG_HIER_INST3/g7/Q       -      A->Q    F     OR2X1           1  0.082   0.156    1.325  
  top_INST/RC_CG_HIER_INST3/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/D  -      D       F     DLLQX1          1  0.065   0.000    1.325  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                 -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                          -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                        -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                          -      -       -     (net)          19      -       -        -  
  top_INST/RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         19  0.146   0.009    4.987  
#-----------------------------------------------------------------------------------------------------
Path 30: MET (3.776 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.737 (P)          0.000 (I)
          Arrival:=          4.987              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.987
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.011
            Slack:=          3.776
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                     -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                      -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3497/Q                     -      C->Q    F     AND3X1          1  0.173   0.184    1.063  
  top_INST/CPU_REGS_n_151                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q    F     OR2X1           1  0.055   0.147    1.211  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D       F     DLLQX1          1  0.062   0.000    1.211  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                          -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                   -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                 -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                                   -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      GN      F     DLLQX1         19  0.146   0.009    4.987  
#--------------------------------------------------------------------------------------------------------------
Path 31: MET (3.810 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.737 (P)          0.000 (I)
          Arrival:=          4.987              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.987
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.977
            Slack:=          3.810
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                     -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                      -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3519/Q                     -      B->Q    F     AND2X1          1  0.173   0.155    1.034  
  top_INST/CPU_REGS_n_125                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q    F     OR2X1           1  0.048   0.143    1.177  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    1.177  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                          -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                   -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                 -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                                   -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      GN      F     DLLQX1         19  0.146   0.009    4.987  
#--------------------------------------------------------------------------------------------------------------
Path 32: MET (3.813 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.737 (P)          0.000 (I)
          Arrival:=          4.987              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.987
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.974
            Slack:=          3.813
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q                     -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319                      -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g38012/Q                    -      B->Q    F     AND2X1          1  0.173   0.154    1.033  
  top_INST/CPU_REGS_n_126                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q    F     OR2X1           1  0.047   0.140    1.174  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.174  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                          -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                   -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                 -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                                   -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      GN      F     DLLQX1         19  0.146   0.009    4.987  
#--------------------------------------------------------------------------------------------------------------
Path 33: MET (3.822 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.737 (P)          0.000 (I)
          Arrival:=          4.987              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.987
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.965
            Slack:=          3.822
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                               -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q            -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319             -      -       -     (net)           9      -       -        -  
  top_INST/g36557/Q                    -      C->Q    F     OA21X1          1  0.173   0.141    1.020  
  top_INST/n_1031                      -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/g7/Q       -      A->Q    F     OR2X1           1  0.074   0.145    1.165  
  top_INST/RC_CG_HIER_INST2/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    1.165  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                 -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                          -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                        -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                          -      -       -     (net)          19      -       -        -  
  top_INST/RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         19  0.146   0.009    4.987  
#-----------------------------------------------------------------------------------------------------
Path 34: MET (3.939 ns) Latch Borrowed Time Check with Pin top_INST/RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.737 (P)          0.000 (I)
          Arrival:=          4.987              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.987
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.848
            Slack:=          3.939
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                 -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y             -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                               -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q            -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319             -      -       -     (net)           9      -       -        -  
  top_INST/RC_CG_HIER_INST1/g7/Q       -      A->Q    F     OR2X1           1  0.173   0.169    1.048  
  top_INST/RC_CG_HIER_INST1/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    1.048  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y               -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                 -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                        -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                          -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                        -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                          -      -       -     (net)          19      -       -        -  
  top_INST/RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         19  0.146   0.009    4.987  
#-----------------------------------------------------------------------------------------------------
Path 35: MET (3.980 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.737 (P)          0.000 (I)
          Arrival:=          4.987              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.987
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.807
            Slack:=          3.980
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.553    0.753  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/g37929/Q                             -      B->Q    F     NO3I1X1         1  0.092   0.064    0.817  
  top_INST/n_1244                               -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q    F     OR2X1           1  0.204   0.190    1.007  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D       F     DLLQX1          1  0.070   0.000    1.007  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                          -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                   -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                 -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                                   -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      GN      F     DLLQX1         19  0.146   0.009    4.987  
#--------------------------------------------------------------------------------------------------------------
Path 36: MET (4.024 ns) Latch Borrowed Time Check with Pin top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.737 (P)          0.000 (I)
          Arrival:=          4.987              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.987
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.763
            Slack:=          4.024
     Timing Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y                      -      PAD->Y  R     ICP            10  0.207   0.553    0.752  
  WAIT_I                                        -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3496/Q                     -      C->Q    F     NO3I1X1         1  0.092   0.062    0.814  
  top_INST/CPU_REGS_n_143                       -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q    F     OR2X1           1  0.081   0.149    0.963  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/n_0        -      -       -     (net)           1      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D       F     DLLQX1          1  0.058   0.000    0.963  
#-------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK     F     (arrival)       1  0.135   0.000    4.250  
  CLK                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                        -      PAD->Y  F     ICP            39  0.135   0.504    4.754  
  CLK_I                                          -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                                 -      A->Q    R     INX2            1  0.328   0.117    4.871  
  CLK_I__L1_N0                                   -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                                 -      A->Q    F     INX6           19  0.124   0.116    4.987  
  CLK_I__L2_N0                                   -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      GN      F     DLLQX1         19  0.146   0.009    4.987  
#--------------------------------------------------------------------------------------------------------------
Path 37: MET (7.532 ns) Setup Check with Pin top_INST/FNMI_reg/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(R) top_INST/FNMI_reg/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.880 (P)          0.000 (I)
          Arrival:=          9.380              0.000
 
            Setup:-          0.504
    Required Time:=          8.876
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.145
            Slack:=          7.532
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  WAIT                       -      WAIT    R     (arrival)       1  0.207   0.000    0.200  
  WAIT                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y   -      PAD->Y  R     ICP            10  0.207   0.552    0.752  
  WAIT_I                     -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q  -      A->Q    F     INX1            9  0.092   0.127    0.879  
  top_INST/CPU_REGS_n_8319   -      -       -     (net)           9      -       -        -  
  top_INST/g37243/Q          -      B->Q    F     AND2X1          2  0.173   0.185    1.064  
  top_INST/n_1003            -      -       -     (net)           2      -       -        -  
  top_INST/g13994/Q          -      B->Q    R     NO2X1           1  0.084   0.090    1.153  
  top_INST/n_28              -      -       -     (net)           1      -       -        -  
  top_INST/g13974/Q          -      A->Q    F     NO2X1           1  0.115   0.047    1.200  
  top_INST/n_44              -      -       -     (net)           1      -       -        -  
  top_INST/g13955/Q          -      D->Q    R     AN31X1          1  0.069   0.144    1.345  
  top_INST/n_58              -      -       -     (net)           1      -       -        -  
  top_INST/FNMI_reg/SE       -      SE      R     SDFRQX1         1  0.220   0.000    1.345  
#------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  CLK                              -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                              -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y          -      PAD->Y  R     ICP            39  0.207   0.647    9.147  
  CLK_I                            -      -       -     (net)          39      -       -        -  
  top_INST/RC_CG_HIER_INST1/g12/Q  -      A->Q    R     AND2X4          1  0.324   0.130    9.277  
  top_INST/rc_gclk                 -      -       -     (net)           1      -       -        -  
  top_INST/rc_gclk__L1_I0/Q        -      A->Q    R     BUX8           18  0.073   0.104    9.380  
  top_INST/rc_gclk__L1_N0          -      -       -     (net)          18      -       -        -  
  top_INST/FNMI_reg/C              -      C       R     SDFRQX1        18  0.088   0.003    9.380  
#------------------------------------------------------------------------------------------------
Path 38: MET (7.774 ns) Setup Check with Pin top_INST/CPU_REGS_r_reg[7]/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_r_reg[7]/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.861 (P)          0.000 (I)
          Arrival:=          9.361              0.000
 
            Setup:-          0.499
    Required Time:=          8.862
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.888
            Slack:=          7.774
     Timing Path:

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  WAIT                           -      WAIT    F     (arrival)       1  0.135   0.000    0.200  
  WAIT                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_wait_i/Y       -      PAD->Y  F     ICP            10  0.135   0.394    0.594  
  WAIT_I                         -      -       -     (net)          10      -       -        -  
  top_INST/CPU_REGS_g3544/Q      -      A->Q    R     INX1            9  0.093   0.138    0.732  
  top_INST/CPU_REGS_n_8319       -      -       -     (net)           9      -       -        -  
  top_INST/CPU_REGS_g3526/Q      -      B->Q    F     NA2X1           3  0.206   0.189    0.921  
  top_INST/CPU_REGS_n_8259       -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g3447/Q      -      B->Q    R     NO2X1           2  0.285   0.167    1.088  
  top_INST/CPU_REGS_n_138        -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_r_reg[7]/SE  -      SE      R     SDFRQX1         2  0.201   0.000    1.088  
#----------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                           -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y       -      PAD->Y  R     ICP            39  0.207   0.661    9.161  
  CLK_I                         -      -       -     (net)          39      -       -        -  
  CLK_I__L1_I0/Q                -      A->Q    F     INX2            1  0.325   0.090    9.250  
  CLK_I__L1_N0                  -      -       -     (net)           1      -       -        -  
  CLK_I__L2_I0/Q                -      A->Q    R     INX6           19  0.115   0.111    9.361  
  CLK_I__L2_N0                  -      -       -     (net)          19      -       -        -  
  top_INST/CPU_REGS_r_reg[7]/C  -      C       R     SDFRQX1        19  0.146   0.008    9.361  
#---------------------------------------------------------------------------------------------
Path 39: MET (7.813 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[4][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[4][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.841 (P)          0.000 (I)
          Arrival:=          9.341              0.000
 
            Setup:-          0.145
    Required Time:=          9.196
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.183
            Slack:=          7.813
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.737  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.067   0.115    0.853  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.097   0.530    1.383  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[4][3]/D  -      D       R     DFRQX1         13  0.854   0.010    1.383  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/Q  -      A->Q    R     AND2X4          8  0.325   0.177    9.341  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2139             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[4][3]/C         -      C       R     DFRQX1          8  0.149   0.001    9.341  
#------------------------------------------------------------------------------------------------------------------
Path 40: MET (7.816 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[5][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[5][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.845 (P)          0.000 (I)
          Arrival:=          9.345              0.000
 
            Setup:-          0.145
    Required Time:=          9.200
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.185
            Slack:=          7.816
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.737  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.067   0.115    0.853  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.097   0.532    1.385  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[5][3]/D  -      D       R     DFRQX1         13  0.854   0.012    1.385  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/Q  -      A->Q    R     AND2X4          8  0.325   0.181    9.345  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2141             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[5][3]/C         -      C       R     DFRQX1          8  0.158   0.003    9.345  
#------------------------------------------------------------------------------------------------------------------
Path 41: MET (7.819 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[8][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[8][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.849 (P)          0.000 (I)
          Arrival:=          9.349              0.000
 
            Setup:-          0.145
    Required Time:=          9.204
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.185
            Slack:=          7.819
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.737  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.067   0.115    0.853  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.097   0.532    1.385  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[8][3]/D  -      D       R     DFRQX1         13  0.854   0.012    1.385  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/Q  -      A->Q    R     AND2X4          8  0.325   0.185    9.349  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2151             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[8][3]/C         -      C       R     DFRQX1          8  0.163   0.002    9.349  
#------------------------------------------------------------------------------------------------------------------
Path 42: MET (7.819 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[12][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[12][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.848 (P)          0.000 (I)
          Arrival:=          9.348              0.000
 
            Setup:-          0.145
    Required Time:=          9.203
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.184
            Slack:=          7.819
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[3]                                        -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                     -      PAD->Y  R     ICP             3  0.207   0.538    0.737  
  DI_I[3]                                      -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                    -      B->Q    R     AND2X1          2  0.067   0.115    0.853  
  top_INST/CPU_REGS_n_4795                     -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                    -      C->Q    R     AO21X1         13  0.097   0.531    1.384  
  top_INST/CPU_REGS_n_4731                     -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[12][3]/D  -      D       R     DFRQX1         13  0.854   0.011    1.384  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/Q  -      A->Q    R     AND2X4          8  0.325   0.184    9.348  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2131             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[12][3]/C        -      C       R     DFRQX1          8  0.162   0.003    9.348  
#------------------------------------------------------------------------------------------------------------------
Path 43: MET (7.819 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[7][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[7][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.847 (P)          0.000 (I)
          Arrival:=          9.347              0.000
 
            Setup:-          0.145
    Required Time:=          9.202
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.184
            Slack:=          7.819
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.737  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.067   0.115    0.853  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.097   0.531    1.384  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[7][3]/D  -      D       R     DFRQX1         13  0.854   0.011    1.384  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.661    9.161  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/Q  -      A->Q    R     AND2X4          8  0.325   0.186    9.347  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2149             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[7][3]/C         -      C       R     DFRQX1          8  0.166   0.002    9.347  
#------------------------------------------------------------------------------------------------------------------
Path 44: MET (7.822 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[2][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[2][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.853 (P)          0.000 (I)
          Arrival:=          9.353              0.000
 
            Setup:-          0.145
    Required Time:=          9.208
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.185
            Slack:=          7.822
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.737  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.067   0.115    0.853  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.097   0.532    1.385  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[2][3]/D  -      D       R     DFRQX1         13  0.854   0.012    1.385  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/Q  -      A->Q    R     AND2X4          8  0.325   0.189    9.353  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2133             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[2][3]/C         -      C       R     DFRQX1          8  0.170   0.002    9.353  
#------------------------------------------------------------------------------------------------------------------
Path 45: MET (7.823 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[9][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[9][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.853 (P)          0.000 (I)
          Arrival:=          9.353              0.000
 
            Setup:-          0.145
    Required Time:=          9.208
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.185
            Slack:=          7.823
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.737  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.067   0.115    0.853  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.097   0.532    1.385  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[9][3]/D  -      D       R     DFRQX1         13  0.854   0.012    1.385  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/Q  -      A->Q    R     AND2X4          8  0.325   0.189    9.353  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2153             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[9][3]/C         -      C       R     DFRQX1          8  0.171   0.002    9.353  
#------------------------------------------------------------------------------------------------------------------
Path 46: MET (7.824 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[1][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[1][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.854 (P)          0.000 (I)
          Arrival:=          9.354              0.000
 
            Setup:-          0.145
    Required Time:=          9.209
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.185
            Slack:=          7.824
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.737  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.067   0.115    0.853  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.097   0.532    1.385  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[1][3]/D  -      D       R     DFRQX1         13  0.854   0.012    1.385  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          8  0.325   0.190    9.354  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2157             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[1][3]/C         -      C       R     DFRQX1          8  0.173   0.002    9.354  
#------------------------------------------------------------------------------------------------------------------
Path 47: MET (7.825 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[10][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[10][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.855 (P)          0.000 (I)
          Arrival:=          9.355              0.000
 
            Setup:-          0.145
    Required Time:=          9.210
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.185
            Slack:=          7.825
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  DI[3]                                        -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                        -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                     -      PAD->Y  R     ICP             3  0.207   0.538    0.737  
  DI_I[3]                                      -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                    -      B->Q    R     AND2X1          2  0.067   0.115    0.853  
  top_INST/CPU_REGS_n_4795                     -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                    -      C->Q    R     AO21X1         13  0.097   0.532    1.385  
  top_INST/CPU_REGS_n_4731                     -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[10][3]/D  -      D       R     DFRQX1         13  0.854   0.012    1.385  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.661    9.161  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/Q  -      A->Q    R     AND2X4          8  0.325   0.194    9.355  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2129             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[10][3]/C        -      C       R     DFRQX1          8  0.179   0.003    9.355  
#------------------------------------------------------------------------------------------------------------------
Path 48: MET (7.826 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[0][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[0][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.855 (P)          0.000 (I)
          Arrival:=          9.355              0.000
 
            Setup:-          0.145
    Required Time:=          9.210
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.184
            Slack:=          7.826
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.737  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.067   0.115    0.853  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.097   0.532    1.384  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[0][3]/D  -      D       R     DFRQX1         13  0.854   0.012    1.384  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.663    9.163  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/Q  -      A->Q    R     AND2X4          8  0.325   0.192    9.355  
  top_INST/CPU_REGS_regs_lo_rc_gclk                  -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[0][3]/C         -      C       R     DFRQX1          8  0.176   0.002    9.355  
#------------------------------------------------------------------------------------------------------------------
Path 49: MET (7.830 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[6][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[6][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.859 (P)          0.000 (I)
          Arrival:=          9.359              0.000
 
            Setup:-          0.145
    Required Time:=          9.214
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.184
            Slack:=          7.830
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.737  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.067   0.115    0.853  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.097   0.532    1.385  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[6][3]/D  -      D       R     DFRQX1         13  0.854   0.012    1.385  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.663    9.163  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/Q  -      A->Q    R     AND2X4          8  0.325   0.197    9.359  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2143             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[6][3]/C         -      C       R     DFRQX1          8  0.185   0.003    9.359  
#------------------------------------------------------------------------------------------------------------------
Path 50: MET (7.834 ns) Setup Check with Pin top_INST/CPU_REGS_regs_lo_data_reg[3][3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[3]
            Clock:(R) CLK
         Endpoint:(R) top_INST/CPU_REGS_regs_lo_data_reg[3][3]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.864 (P)          0.000 (I)
          Arrival:=          9.364              0.000
 
            Setup:-          0.145
    Required Time:=          9.219
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.185
            Slack:=          7.834
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  DI[3]                                       -      DI[3]   R     (arrival)       1  0.207   0.000    0.200  
  DI[3]                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_di_i_3/Y                    -      PAD->Y  R     ICP             3  0.207   0.538    0.737  
  DI_I[3]                                     -      -       -     (net)           3      -       -        -  
  top_INST/CPU_REGS_g1776/Q                   -      B->Q    R     AND2X1          2  0.067   0.115    0.853  
  top_INST/CPU_REGS_n_4795                    -      -       -     (net)           2      -       -        -  
  top_INST/CPU_REGS_g1749/Q                   -      C->Q    R     AO21X1         13  0.097   0.532    1.385  
  top_INST/CPU_REGS_n_4731                    -      -       -     (net)          13      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[3][3]/D  -      D       R     DFRQX1         13  0.854   0.012    1.385  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  CLK                                                -      CLK     R     (arrival)       1  0.207   0.000    8.500  
  CLK                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clk_i/Y                            -      PAD->Y  R     ICP            39  0.207   0.664    9.164  
  CLK_I                                              -      -       -     (net)          39      -       -        -  
  top_INST/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/Q  -      A->Q    R     AND2X4          8  0.325   0.200    9.364  
  top_INST/CPU_REGS_regs_lo_rc_gclk_2135             -      -       -     (net)           8      -       -        -  
  top_INST/CPU_REGS_regs_lo_data_reg[3][3]/C         -      C       R     DFRQX1          8  0.192   0.003    9.364  
#------------------------------------------------------------------------------------------------------------------

