#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
:vpi_module "/usr/lib64/ivl/v2009.vpi";
S_0x55d963082110 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d963035eb0 .scope module, "test" "test" 3 6;
 .timescale -6 -6;
v0x55d9631e44c0_0 .var "cam", 0 0;
v0x55d9631e4580_0 .var "cam_phase", 0 0;
v0x55d9631e4620_0 .var "clk", 0 0;
v0x55d9631e46c0_0 .net "hwag_start", 0 0, v0x55d9631911c0_0;  1 drivers
v0x55d9631e4760_0 .var "rst", 0 0;
v0x55d9631e4850_0 .var "scnt", 7 0;
v0x55d9631e48f0_0 .var "scnt_top", 7 0;
v0x55d9631e49d0_0 .var "tckc", 7 0;
v0x55d9631e4ab0_0 .var "tckc_top", 7 0;
v0x55d9631e4c20_0 .var "tcnt", 7 0;
v0x55d9631e4d00_0 .var "vr", 0 0;
E_0x55d962fb2910 .event posedge, v0x55d9630c2de0_0;
S_0x55d9630862b0 .scope module, "hwag0" "hwag" 3 16, 4 11 0, S_0x55d963035eb0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cap";
    .port_info 3 /INPUT 1 "cam";
    .port_info 4 /OUTPUT 1 "hwag_start";
    .port_info 5 /OUTPUT 1 "ngap_point";
    .port_info 6 /OUTPUT 1 "coil_0";
    .port_info 7 /OUTPUT 1 "coil_1";
L_0x55d9631e4da0 .functor NOT 1, v0x55d96318fb70_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631f8b90 .functor BUFZ 1, L_0x55d9631f7bb0, C4<0>, C4<0>, C4<0>;
L_0x55d9631f8c00 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631f8c70 .functor AND 1, L_0x55d9631f8b90, L_0x55d9631f8c00, C4<1>, C4<1>;
L_0x55d9631f8e40 .functor AND 1, L_0x55d9631f90f0, v0x55d9631ae720_0, C4<1>, C4<1>;
L_0x55d9631f96c0 .functor NOT 1, v0x55d96318fb70_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631f9770 .functor AND 1, L_0x55d9631f8b90, L_0x55d9631f96c0, C4<1>, C4<1>;
L_0x55d9631f98f0 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631f99b0 .functor NOT 1, v0x55d96318fb70_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631f9a20 .functor AND 1, L_0x55d9631f8b90, L_0x55d9631f99b0, C4<1>, C4<1>;
L_0x55d9631f9af0 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631f9b60 .functor NOT 1, v0x55d96318fb70_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631f9c40 .functor AND 1, L_0x55d9631f8b90, L_0x55d9631f9b60, C4<1>, C4<1>;
L_0x55d9631f9cb0 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631fb4e0 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631fcb30 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631fe1e0 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631ff800 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d963200e30 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d963202410 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d963203a40 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d963205000 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d963206680 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d9632069d0 .functor AND 1, L_0x55d9631ff970, L_0x55d963200fa0, C4<1>, C4<1>;
L_0x55d963206b10 .functor AND 1, L_0x55d9632069d0, L_0x55d963202580, C4<1>, C4<1>;
L_0x55d963206bd0 .functor NOT 1, L_0x55d9631ff970, C4<0>, C4<0>, C4<0>;
L_0x55d963206db0 .functor NOT 1, L_0x55d963200fa0, C4<0>, C4<0>, C4<0>;
L_0x55d963206eb0 .functor OR 1, L_0x55d963206bd0, L_0x55d963206db0, C4<0>, C4<0>;
L_0x55d963207010 .functor NOT 1, L_0x55d963202580, C4<0>, C4<0>, C4<0>;
L_0x55d963207110 .functor OR 1, L_0x55d963206eb0, L_0x55d963207010, C4<0>, C4<0>;
L_0x55d9632072d0 .functor AND 1, v0x55d9631af240_0, L_0x55d9632067f0, C4<1>, C4<1>;
L_0x55d963207390 .functor AND 1, L_0x55d963203bb0, L_0x55d963205170, C4<1>, C4<1>;
L_0x55d963207510 .functor OR 1, v0x55d9631afd80_0, L_0x55d963207390, C4<0>, C4<0>;
L_0x55d963207620 .functor BUFZ 1, L_0x55d9631fb650, C4<0>, C4<0>, C4<0>;
L_0x55d9632077b0 .functor AND 1, L_0x55d9631fcca0, L_0x55d9631fe350, C4<1>, C4<1>;
L_0x55d963207820 .functor AND 1, v0x55d9631c1210_0, v0x55d96318e4d0_0, C4<1>, C4<1>;
L_0x55d963207690 .functor AND 1, L_0x55d963207820, v0x55d9631ae720_0, C4<1>, C4<1>;
L_0x55d963207a60 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963207c10 .functor AND 1, L_0x55d963207690, L_0x55d963207a60, C4<1>, C4<1>;
L_0x55d963207cd0 .functor OR 1, v0x55d96318d990_0, v0x55d96318eff0_0, C4<0>, C4<0>;
L_0x55d963207f30 .functor OR 1, L_0x55d963207cd0, v0x55d9631c1d50_0, C4<0>, C4<0>;
L_0x55d963208040 .functor NOT 1, v0x55d9631ae720_0, C4<0>, C4<0>, C4<0>;
L_0x55d963208210 .functor OR 1, L_0x55d963207f30, L_0x55d963208040, C4<0>, C4<0>;
L_0x55d963208320 .functor AND 1, L_0x55d963208210, v0x55d9631911c0_0, C4<1>, C4<1>;
L_0x55d9632088b0 .functor NOT 1, L_0x55d963209320, C4<0>, C4<0>, C4<0>;
L_0x55d9632089b0 .functor AND 1, L_0x55d9631f8b90, L_0x55d9632088b0, C4<1>, C4<1>;
L_0x55d963208ba0 .functor AND 1, L_0x55d9631f8b90, L_0x55d963209320, C4<1>, C4<1>;
L_0x55d963208c10 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963208e10 .functor OR 1, L_0x55d963208ba0, L_0x55d963208c10, C4<0>, C4<0>;
L_0x55d963208f20 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963209950 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d9632099c0 .functor NOT 1, L_0x55d963207620, C4<0>, C4<0>, C4<0>;
L_0x55d963209c30 .functor AND 1, v0x55d96318fb70_0, L_0x55d9632099c0, C4<1>, C4<1>;
L_0x55d963209cf0 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963209f20 .functor NOT 1, v0x55d96318fb70_0, C4<0>, C4<0>, C4<0>;
L_0x55d963209f90 .functor AND 1, L_0x55d963209f20, L_0x55d963207620, C4<1>, C4<1>;
L_0x55d96320a220 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d96320a290 .functor NOT 1, L_0x55d96320c0d0, C4<0>, C4<0>, C4<0>;
L_0x55d96320a530 .functor NOT 1, L_0x55d96320b2b0, C4<0>, C4<0>, C4<0>;
L_0x55d96320a5f0 .functor AND 1, L_0x55d96320a290, L_0x55d96320a530, C4<1>, C4<1>;
L_0x55d96320a8f0 .functor NOT 1, L_0x55d96320c0d0, C4<0>, C4<0>, C4<0>;
L_0x55d96320a960 .functor AND 1, L_0x55d96320a8f0, L_0x55d96320b2b0, C4<1>, C4<1>;
L_0x55d96320ac20 .functor OR 1, L_0x55d9631f8b90, L_0x55d96320a960, C4<0>, C4<0>;
L_0x55d96320ae40 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d96320b890 .functor NOT 1, L_0x55d96320c0d0, C4<0>, C4<0>, C4<0>;
L_0x55d96320b990 .functor AND 1, L_0x55d96320b890, L_0x55d96320b2b0, C4<1>, C4<1>;
L_0x55d96320bc20 .functor BUFZ 1, L_0x55d9631f8b90, C4<0>, C4<0>, C4<0>;
L_0x55d96320bc90 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d96320c730 .functor NOT 1, L_0x55d96320d2d0, C4<0>, C4<0>, C4<0>;
L_0x55d96320c7a0 .functor AND 1, L_0x55d96320b990, L_0x55d96320c730, C4<1>, C4<1>;
L_0x55d96320cae0 .functor AND 1, L_0x55d96320b990, L_0x55d96320d2d0, C4<1>, C4<1>;
L_0x55d96320cbe0 .functor OR 1, L_0x55d9631f8b90, L_0x55d96320cae0, C4<0>, C4<0>;
L_0x55d96320d930 .functor NOT 1, L_0x55d96320df60, C4<0>, C4<0>, C4<0>;
L_0x55d96320d9a0 .functor AND 1, L_0x55d96320f620, L_0x55d96320d930, C4<1>, C4<1>;
L_0x55d96320dcc0 .functor AND 1, L_0x55d96320f620, L_0x55d96320df60, C4<1>, C4<1>;
L_0x55d96320f850 .functor NOT 1, L_0x55d9632108d0, C4<0>, C4<0>, C4<0>;
L_0x55d96320fe60 .functor AND 1, v0x55d96319aeb0_0, L_0x55d96320f850, C4<1>, C4<1>;
L_0x55d96320ff70 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963210260 .functor AND 1, v0x55d96319aeb0_0, L_0x55d9632108d0, C4<1>, C4<1>;
L_0x55d9632102d0 .functor OR 1, L_0x55d96320ff70, L_0x55d963210260, C4<0>, C4<0>;
L_0x55d963210670 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963210f40 .functor NOT 1, L_0x55d963211d70, C4<0>, C4<0>, C4<0>;
L_0x55d963211250 .functor AND 1, v0x55d96319aeb0_0, L_0x55d963210f40, C4<1>, C4<1>;
L_0x55d963211350 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963211670 .functor AND 1, v0x55d96319aeb0_0, L_0x55d963211d70, C4<1>, C4<1>;
L_0x55d9632116e0 .functor OR 1, L_0x55d963211350, L_0x55d963211670, C4<0>, C4<0>;
L_0x55d963211ab0 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963217810 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963217e80 .functor OR 1, L_0x55d963214730, L_0x55d963217810, C4<0>, C4<0>;
L_0x55d963217f40 .functor NOT 1, v0x55d9631911c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963218290 .functor OR 1, L_0x55d9632172c0, L_0x55d963217f40, C4<0>, C4<0>;
v0x55d9631dc280_0 .net *"_ivl_108", 0 0, L_0x55d9632069d0;  1 drivers
v0x55d9631dc380_0 .net *"_ivl_114", 0 0, L_0x55d963206bd0;  1 drivers
v0x55d9631dc460_0 .net *"_ivl_116", 0 0, L_0x55d963206db0;  1 drivers
v0x55d9631dc520_0 .net *"_ivl_118", 0 0, L_0x55d963206eb0;  1 drivers
v0x55d9631dc600_0 .net *"_ivl_120", 0 0, L_0x55d963207010;  1 drivers
v0x55d9631dc730_0 .net *"_ivl_130", 0 0, L_0x55d963207390;  1 drivers
v0x55d9631dc810_0 .net *"_ivl_140", 0 0, L_0x55d963207820;  1 drivers
v0x55d9631dc8f0_0 .net *"_ivl_142", 0 0, L_0x55d963207690;  1 drivers
v0x55d9631dc9d0_0 .net *"_ivl_144", 0 0, L_0x55d963207a60;  1 drivers
v0x55d9631dcab0_0 .net *"_ivl_148", 0 0, L_0x55d963207cd0;  1 drivers
v0x55d9631dcb90_0 .net *"_ivl_150", 0 0, L_0x55d963207f30;  1 drivers
v0x55d9631dcc70_0 .net *"_ivl_152", 0 0, L_0x55d963208040;  1 drivers
v0x55d9631dcd50_0 .net *"_ivl_154", 0 0, L_0x55d963208210;  1 drivers
v0x55d9631dce30_0 .net *"_ivl_167", 0 0, L_0x55d9632088b0;  1 drivers
v0x55d9631dcf10_0 .net *"_ivl_171", 0 0, L_0x55d963208ba0;  1 drivers
v0x55d9631dcff0_0 .net *"_ivl_173", 0 0, L_0x55d963208c10;  1 drivers
v0x55d9631dd0d0_0 .net *"_ivl_191", 0 0, L_0x55d9632099c0;  1 drivers
v0x55d9631dd2c0_0 .net *"_ivl_197", 0 0, L_0x55d963209f20;  1 drivers
v0x55d9631dd3a0_0 .net *"_ivl_203", 0 0, L_0x55d96320a290;  1 drivers
v0x55d9631dd480_0 .net *"_ivl_205", 0 0, L_0x55d96320a530;  1 drivers
v0x55d9631dd560_0 .net *"_ivl_209", 0 0, L_0x55d96320a8f0;  1 drivers
v0x55d9631dd640_0 .net *"_ivl_211", 0 0, L_0x55d96320a960;  1 drivers
v0x55d9631dd720_0 .net *"_ivl_223", 0 0, L_0x55d96320b890;  1 drivers
v0x55d9631dd800_0 .net *"_ivl_239", 0 0, L_0x55d96320c730;  1 drivers
v0x55d9631dd8e0_0 .net *"_ivl_243", 0 0, L_0x55d96320cae0;  1 drivers
L_0x7f9c16eaf020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55d9631dd9c0_0 .net/2u *"_ivl_247", 5 0, L_0x7f9c16eaf020;  1 drivers
v0x55d9631ddaa0_0 .net *"_ivl_249", 13 0, L_0x55d96320cea0;  1 drivers
L_0x7f9c16eaf068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d9631ddb80_0 .net *"_ivl_254", 1 0, L_0x7f9c16eaf068;  1 drivers
v0x55d9631ddc60_0 .net *"_ivl_26", 0 0, L_0x55d9631f8c00;  1 drivers
v0x55d9631ddd40_0 .net *"_ivl_263", 0 0, L_0x55d96320d930;  1 drivers
v0x55d9631dde20_0 .net *"_ivl_285", 0 0, L_0x55d96320f850;  1 drivers
v0x55d9631ddf00_0 .net *"_ivl_289", 0 0, L_0x55d96320ff70;  1 drivers
v0x55d9631ddfe0_0 .net *"_ivl_291", 0 0, L_0x55d963210260;  1 drivers
v0x55d9631de2d0_0 .net *"_ivl_307", 0 0, L_0x55d963210f40;  1 drivers
v0x55d9631de3b0_0 .net *"_ivl_311", 0 0, L_0x55d963211350;  1 drivers
v0x55d9631de490_0 .net *"_ivl_313", 0 0, L_0x55d963211670;  1 drivers
v0x55d9631de570_0 .net *"_ivl_36", 0 0, L_0x55d9631f96c0;  1 drivers
v0x55d9631de650_0 .net *"_ivl_363", 0 0, L_0x55d963217810;  1 drivers
v0x55d9631de730_0 .net *"_ivl_369", 0 0, L_0x55d963217f40;  1 drivers
v0x55d9631de810_0 .net *"_ivl_42", 0 0, L_0x55d9631f99b0;  1 drivers
v0x55d9631de8f0_0 .net *"_ivl_48", 0 0, L_0x55d9631f9b60;  1 drivers
L_0x7f9c16eae5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d9631de9d0_0 .net/2u *"_ivl_54", 0 0, L_0x7f9c16eae5b8;  1 drivers
v0x55d9631deab0_0 .net *"_ivl_57", 22 0, L_0x55d9631f9da0;  1 drivers
L_0x7f9c16eae600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d9631deb90_0 .net/2u *"_ivl_60", 0 0, L_0x7f9c16eae600;  1 drivers
v0x55d9631dec70_0 .net *"_ivl_63", 22 0, L_0x55d9631f9fc0;  1 drivers
v0x55d9631ded50_0 .net "cam", 0 0, v0x55d9631e44c0_0;  1 drivers
v0x55d9631dee10_0 .net "cam_fall", 0 0, L_0x55d9631f88c0;  1 drivers
v0x55d9631deeb0_0 .net "cam_rise", 0 0, L_0x55d9631f87d0;  1 drivers
v0x55d9631def80_0 .net "camb", 0 0, L_0x55d9631e5170;  1 drivers
v0x55d9631df020_0 .net "camf", 0 0, v0x55d963112c50_0;  1 drivers
v0x55d9631df0c0_0 .net "cap", 0 0, v0x55d9631e4d00_0;  1 drivers
v0x55d9631df160_0 .net "cap_edge", 0 0, L_0x55d9631f8b90;  1 drivers
v0x55d9631df200_0 .net "cap_fall", 0 0, L_0x55d9631f7bb0;  1 drivers
v0x55d9631df2d0_0 .net "cap_rise", 0 0, L_0x55d9631f7ac0;  1 drivers
v0x55d9631df3a0_0 .net "capb", 0 0, L_0x55d9631e5040;  1 drivers
v0x55d9631df440_0 .net "capf", 0 0, v0x55d96317e230_0;  1 drivers
v0x55d9631df4e0_0 .net "clk", 0 0, v0x55d9631e4620_0;  1 drivers
v0x55d9631df580_0 .net "coil_0", 0 0, v0x55d9630b7970_0;  1 drivers
v0x55d9631df650_0 .net "coil_1", 0 0, v0x55d9630c3870_0;  1 drivers
v0x55d9631df6f0_0 .net "coil_reset_0", 0 0, L_0x55d963214730;  1 drivers
v0x55d9631df7c0_0 .net "coil_reset_1", 0 0, L_0x55d9632172c0;  1 drivers
v0x55d9631df890_0 .net "coil_set_0", 0 0, L_0x55d963213190;  1 drivers
v0x55d9631df930_0 .net "coil_set_1", 0 0, L_0x55d963215d20;  1 drivers
v0x55d9631dfa20_0 .net "gap_drn_normal_tooth", 0 0, v0x55d96318d990_0;  1 drivers
v0x55d9631dfac0_0 .net "gap_found", 0 0, v0x55d96318e4d0_0;  1 drivers
v0x55d9631dfb60_0 .net "gap_lost", 0 0, v0x55d96318eff0_0;  1 drivers
v0x55d9631dfc30_0 .net "gap_point", 0 0, v0x55d96318fb70_0;  1 drivers
v0x55d9631dfd00_0 .net "gap_run", 0 0, L_0x55d963207620;  1 drivers
v0x55d9631dfda0_0 .net "half_pcnt2_data", 23 0, L_0x55d9631fa060;  1 drivers
v0x55d9631dfe40_0 .net "half_pcnt_data", 23 0, L_0x55d9631f9e40;  1 drivers
v0x55d9631dfee0_0 .net "hwag_start", 0 0, v0x55d9631911c0_0;  alias, 1 drivers
v0x55d9631dff80_0 .net "hwag_start_ena", 0 0, L_0x55d9632086d0;  1 drivers
v0x55d9631e0050_0 .net "hwag_start_ena_d", 0 0, L_0x55d963207c10;  1 drivers
v0x55d9631e00f0_0 .net "hwag_start_srst", 0 0, L_0x55d9632087c0;  1 drivers
v0x55d9631e01c0_0 .net "hwag_start_srst_d", 0 0, L_0x55d963208320;  1 drivers
v0x55d9631e0260_0 .net "main_angle_counter_d_load", 15 0, v0x55d963195ad0_0;  1 drivers
v0x55d9631e0350_0 .net "main_angle_counter_d_load_from_tooth_counter", 15 0, L_0x55d96320cf40;  1 drivers
v0x55d9631e03f0_0 .net "main_angle_counter_data", 15 0, v0x55d9631934a0_0;  1 drivers
v0x55d9631e0490_0 .net "main_angle_counter_ena", 0 0, L_0x55d96320c7a0;  1 drivers
v0x55d9631e0580_0 .net "main_angle_counter_load_data", 15 0, v0x55d9631964f0_0;  1 drivers
v0x55d9631e0620_0 .net "main_angle_counter_not_equal_second", 0 0, L_0x55d96320f620;  1 drivers
v0x55d9631e0710_0 .net "main_angle_counter_ovf", 0 0, L_0x55d96320d2d0;  1 drivers
v0x55d9631e0800_0 .net "main_angle_counter_sload", 0 0, L_0x55d96320cbe0;  1 drivers
L_0x7f9c16eaf140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d9631e08f0_0 .net "main_angle_counter_srst", 0 0, L_0x7f9c16eaf140;  1 drivers
v0x55d9631e09e0_0 .net "ngap_point", 0 0, L_0x55d9631e4da0;  1 drivers
v0x55d9631e0a80_0 .net "pcnt1_data", 23 0, v0x55d96319ed60_0;  1 drivers
v0x55d9631e0b20_0 .net "pcnt1_less_half_pcnt", 0 0, L_0x55d9631fb650;  1 drivers
v0x55d9631e0bc0_0 .net "pcnt1_less_half_pcnt2", 0 0, L_0x55d9631fcca0;  1 drivers
v0x55d9631e0c60_0 .net "pcnt2_data", 23 0, v0x55d9631a6530_0;  1 drivers
v0x55d9631e0d00_0 .net "pcnt3_data", 23 0, v0x55d9631a7060_0;  1 drivers
v0x55d9631e0da0_0 .net "pcnt3_less_half_pcnt2", 0 0, L_0x55d9631fe350;  1 drivers
v0x55d9631e0e40_0 .net "pcnt3_less_pcnt_max", 0 0, L_0x55d9632067f0;  1 drivers
v0x55d9631e0ee0_0 .net "pcnt_data", 23 0, v0x55d96319c530_0;  1 drivers
v0x55d9631e0f80_0 .net "pcnt_greater_min", 0 0, v0x55d9631af240_0;  1 drivers
v0x55d9631e1020_0 .net "pcnt_less_min", 0 0, v0x55d9631afd80_0;  1 drivers
L_0x7f9c16eae690 .functor BUFT 1, C4<010101010101010101010101>, C4<0>, C4<0>, C4<0>;
v0x55d9631e10f0_0 .net "pcnt_max", 23 0, L_0x7f9c16eae690;  1 drivers
v0x55d9631e1190_0 .net "pcnt_max_less_pcnt1", 0 0, L_0x55d963203bb0;  1 drivers
v0x55d9631e1260_0 .net "pcnt_max_less_pcnt2", 0 0, L_0x55d963205170;  1 drivers
L_0x7f9c16eae648 .functor BUFT 1, C4<000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x55d9631e1330_0 .net "pcnt_min", 23 0, L_0x7f9c16eae648;  1 drivers
v0x55d9631e13d0_0 .net "pcnt_min_less_pcnt1", 0 0, L_0x55d9631ff970;  1 drivers
v0x55d9631e14a0_0 .net "pcnt_min_less_pcnt2", 0 0, L_0x55d963200fa0;  1 drivers
v0x55d9631e1570_0 .net "pcnt_min_less_pcnt3", 0 0, L_0x55d963202580;  1 drivers
v0x55d9631e1640_0 .net "pcnt_nom", 0 0, v0x55d9631c1210_0;  1 drivers
v0x55d9631e1710_0 .net "pcnt_not_nom", 0 0, v0x55d9631c1d50_0;  1 drivers
v0x55d9631e17e0_0 .net "pcnt_ovf", 0 0, L_0x55d9631f90f0;  1 drivers
v0x55d9631e18b0_0 .net "pcnt_start", 0 0, v0x55d9631ae720_0;  1 drivers
v0x55d9631e1950_0 .net "rst", 0 0, v0x55d9631e4760_0;  1 drivers
v0x55d9631e19f0_0 .net "rstb", 0 0, L_0x55d9631e4fa0;  1 drivers
L_0x7f9c16eaf260 .functor BUFT 1, C4<0000111011111111>, C4<0>, C4<0>, C4<0>;
v0x55d9631e1a90_0 .net "second_angle_counter_d_load", 15 0, L_0x7f9c16eaf260;  1 drivers
v0x55d9631e1b80_0 .net "second_angle_counter_data", 15 0, v0x55d9631c33d0_0;  1 drivers
v0x55d9631e1c20_0 .net "second_angle_counter_ena", 0 0, L_0x55d96320d9a0;  1 drivers
v0x55d9631e1d10_0 .net "second_angle_counter_ovf", 0 0, L_0x55d96320df60;  1 drivers
v0x55d9631e1db0_0 .net "second_angle_counter_sload", 0 0, L_0x55d96320dcc0;  1 drivers
L_0x7f9c16eaf2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d9631e1ea0_0 .net "second_angle_counter_srtst", 0 0, L_0x7f9c16eaf2a8;  1 drivers
v0x55d9631e1f90_0 .net "slave_angle_counter_0_d_load", 15 0, v0x55d9631c9ea0_0;  1 drivers
v0x55d9631e2080_0 .net "slave_angle_counter_0_data", 15 0, v0x55d9631c7830_0;  1 drivers
v0x55d9631e2120_0 .net "slave_angle_counter_0_ena", 0 0, L_0x55d96320fe60;  1 drivers
v0x55d9631e2210_0 .net "slave_angle_counter_0_load_data", 15 0, v0x55d9631ca8d0_0;  1 drivers
v0x55d9631e22b0_0 .net "slave_angle_counter_0_ovf", 0 0, L_0x55d9632108d0;  1 drivers
v0x55d9631e2350_0 .net "slave_angle_counter_0_sload", 0 0, L_0x55d9632102d0;  1 drivers
L_0x7f9c16eaf5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d9631e2440_0 .net "slave_angle_counter_0_srts", 0 0, L_0x7f9c16eaf5c0;  1 drivers
v0x55d9631e2530_0 .net "slave_angle_counter_1_d_load", 15 0, v0x55d9631ce620_0;  1 drivers
v0x55d9631e2620_0 .net "slave_angle_counter_1_data", 15 0, v0x55d9631cbfb0_0;  1 drivers
v0x55d9631e27d0_0 .net "slave_angle_counter_1_ena", 0 0, L_0x55d963211250;  1 drivers
v0x55d9631e28c0_0 .net "slave_angle_counter_1_load_data", 15 0, v0x55d9631cf050_0;  1 drivers
v0x55d9631e2960_0 .net "slave_angle_counter_1_ovf", 0 0, L_0x55d963211d70;  1 drivers
v0x55d9631e2a00_0 .net "slave_angle_counter_1_sload", 0 0, L_0x55d9632116e0;  1 drivers
L_0x7f9c16eaf7b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d9631e2af0_0 .net "slave_angle_counter_1_srts", 0 0, L_0x7f9c16eaf7b8;  1 drivers
v0x55d9631e2be0_0 .net "slave_counter_ena", 0 0, v0x55d96319aeb0_0;  1 drivers
v0x55d9631e3490_0 .net "step_counter_d_load", 17 0, L_0x55d96320ace0;  1 drivers
v0x55d9631e3530_0 .net "step_counter_data", 17 0, v0x55d9631d0710_0;  1 drivers
v0x55d9631e35d0_0 .net "step_counter_ena", 0 0, L_0x55d96320a5f0;  1 drivers
v0x55d9631e3670_0 .net "step_counter_load_data", 17 0, v0x55d9631d3010_0;  1 drivers
v0x55d9631e3710_0 .net "step_counter_ovf", 0 0, L_0x55d96320b2b0;  1 drivers
v0x55d9631e37b0_0 .net "step_counter_sload", 0 0, L_0x55d96320ac20;  1 drivers
v0x55d9631e38a0_0 .net "step_counter_srst", 0 0, L_0x55d96320ae40;  1 drivers
v0x55d9631e3990_0 .net "tick_counter_d_load", 15 0, v0x55d9631d6d70_0;  1 drivers
v0x55d9631e3a80_0 .net "tick_counter_data", 15 0, v0x55d9631d46d0_0;  1 drivers
v0x55d9631e3b20_0 .net "tick_counter_ena", 0 0, L_0x55d96320b990;  1 drivers
v0x55d9631e3bc0_0 .net "tick_counter_load_data", 15 0, v0x55d9631d7790_0;  1 drivers
v0x55d9631e3c60_0 .net "tick_counter_ovf", 0 0, L_0x55d96320c0d0;  1 drivers
v0x55d9631e3d00_0 .net "tick_counter_sload", 0 0, L_0x55d96320bc20;  1 drivers
v0x55d9631e3df0_0 .net "tick_counter_srst", 0 0, L_0x55d96320bc90;  1 drivers
v0x55d9631e3ee0_0 .net "tooth_counter_d_load", 7 0, v0x55d9631dc030_0;  1 drivers
v0x55d9631e3fd0_0 .net "tooth_counter_data", 7 0, v0x55d9631d8e50_0;  1 drivers
v0x55d9631e4100_0 .net "tooth_counter_ena", 0 0, L_0x55d9632089b0;  1 drivers
v0x55d9631e41a0_0 .net "tooth_counter_load_data", 7 0, v0x55d9631db750_0;  1 drivers
v0x55d9631e4240_0 .net "tooth_counter_ovf", 0 0, L_0x55d963209320;  1 drivers
v0x55d9631e42e0_0 .net "tooth_counter_sload", 0 0, L_0x55d963208e10;  1 drivers
L_0x55d9631e4e10 .concat [ 1 1 1 0], v0x55d9631e44c0_0, v0x55d9631e4d00_0, v0x55d9631e4760_0;
L_0x55d9631e4fa0 .part v0x55d963191e70_0, 2, 1;
L_0x55d9631e5040 .part v0x55d963191e70_0, 1, 1;
L_0x55d9631e5170 .part v0x55d963191e70_0, 0, 1;
L_0x55d9631f9da0 .part v0x55d96319c530_0, 1, 23;
L_0x55d9631f9e40 .concat [ 23 1 0 0], L_0x55d9631f9da0, L_0x7f9c16eae5b8;
L_0x55d9631f9fc0 .part v0x55d9631a6530_0, 1, 23;
L_0x55d9631fa060 .concat [ 23 1 0 0], L_0x55d9631f9fc0, L_0x7f9c16eae600;
L_0x55d9632085e0 .concat [ 1 1 0 0], L_0x55d963208320, L_0x55d963207c10;
L_0x55d9632086d0 .part v0x55d963190680_0, 1, 1;
L_0x55d9632087c0 .part v0x55d963190680_0, 0, 1;
L_0x55d96320ace0 .part v0x55d96319ed60_0, 6, 18;
L_0x55d96320cea0 .concat [ 6 8 0 0], L_0x7f9c16eaf020, v0x55d9631d8e50_0;
L_0x55d96320cf40 .concat [ 14 2 0 0], L_0x55d96320cea0, L_0x7f9c16eaf068;
S_0x55d9630915a0 .scope module, "cam_edge_gen" "input_edge" 4 36, 5 38 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "cap";
    .port_info 3 /INPUT 1 "srst";
    .port_info 4 /INPUT 1 "arst";
    .port_info 5 /OUTPUT 1 "rise";
    .port_info 6 /OUTPUT 1 "fall";
L_0x55d9631f8010 .functor NOT 1, L_0x55d9631f7f20, C4<0>, C4<0>, C4<0>;
L_0x55d9631f80d0 .functor AND 1, L_0x55d9631f7e80, L_0x55d9631f8010, C4<1>, C4<1>;
L_0x55d9631f83b0 .functor NOT 1, L_0x55d9631f8280, C4<0>, C4<0>, C4<0>;
L_0x55d9631f8420 .functor AND 1, L_0x55d9631f81e0, L_0x55d9631f83b0, C4<1>, C4<1>;
v0x55d9630ffa90_0 .net *"_ivl_1", 0 0, L_0x55d9631f7e80;  1 drivers
v0x55d9630ff260_0 .net *"_ivl_11", 0 0, L_0x55d9631f8280;  1 drivers
v0x55d9630fde80_0 .net *"_ivl_12", 0 0, L_0x55d9631f83b0;  1 drivers
v0x55d9630fdf40_0 .net *"_ivl_17", 0 0, L_0x55d9631f8560;  1 drivers
v0x55d9630fbfd0_0 .net *"_ivl_3", 0 0, L_0x55d9631f7f20;  1 drivers
v0x55d9630fc090_0 .net *"_ivl_4", 0 0, L_0x55d9631f8010;  1 drivers
v0x55d9630fd650_0 .net *"_ivl_9", 0 0, L_0x55d9631f81e0;  1 drivers
v0x55d9630fce20_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9630fcec0_0 .net "cap", 0 0, v0x55d963112c50_0;  alias, 1 drivers
v0x55d9630f98b0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9630f9950_0 .net "dff_cap_out", 1 0, L_0x55d9631f8a50;  1 drivers
L_0x7f9c16eae408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9630f9500_0 .net "ena", 0 0, L_0x7f9c16eae408;  1 drivers
v0x55d9630f95a0_0 .net "fall", 0 0, L_0x55d9631f88c0;  alias, 1 drivers
v0x55d9630f51a0_0 .net "fall_d", 0 0, L_0x55d9631f8420;  1 drivers
v0x55d9630f5240_0 .net "rise", 0 0, L_0x55d9631f87d0;  alias, 1 drivers
v0x55d9630f88d0_0 .net "rise_d", 0 0, L_0x55d9631f80d0;  1 drivers
L_0x7f9c16eae450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d9630f8970_0 .net "srst", 0 0, L_0x7f9c16eae450;  1 drivers
L_0x55d9631f7e80 .part L_0x55d9631f8a50, 0, 1;
L_0x55d9631f7f20 .part L_0x55d9631f8a50, 1, 1;
L_0x55d9631f81e0 .part L_0x55d9631f8a50, 1, 1;
L_0x55d9631f8280 .part L_0x55d9631f8a50, 0, 1;
L_0x55d9631f8560 .part L_0x55d9631f8a50, 0, 1;
L_0x55d9631f8600 .concat [ 1 1 1 1], v0x55d963112c50_0, L_0x55d9631f8560, L_0x55d9631f8420, L_0x55d9631f80d0;
L_0x55d9631f87d0 .part v0x55d9630ba070_0, 3, 1;
L_0x55d9631f88c0 .part v0x55d9630ba070_0, 2, 1;
L_0x55d9631f8a50 .part v0x55d9630ba070_0, 0, 2;
S_0x55d963096ee0 .scope module, "dff_cap" "d_flip_flop" 5 51, 6 4 0, S_0x55d9630915a0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 4 "d_load";
    .port_info 4 /INPUT 4 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 4 "q";
P_0x55d962f9dd40 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000100>;
v0x55d9630b25f0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9630c2de0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9630c2ee0_0 .net "d", 3 0, L_0x55d9631f8600;  1 drivers
o0x7f9c16ef70a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55d9630bed40_0 .net "d_load", 3 0, o0x7f9c16ef70a8;  0 drivers
v0x55d9630bee40_0 .net "ena", 0 0, L_0x7f9c16eae408;  alias, 1 drivers
v0x55d9630ba070_0 .var "q", 3 0;
o0x7f9c16ef7138 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9630ba170_0 .net "sload", 0 0, o0x7f9c16ef7138;  0 drivers
v0x55d963149820_0 .net "srst", 0 0, L_0x7f9c16eae450;  alias, 1 drivers
E_0x55d962fb2c10 .event posedge, v0x55d9630b25f0_0, v0x55d9630c2de0_0;
S_0x55d963076e90 .scope module, "cam_filter" "input_filter" 4 32, 5 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "data";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x55d9630fd730 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000001100>;
L_0x55d9631f6990 .functor NOT 1, L_0x55d9631f6390, C4<0>, C4<0>, C4<0>;
L_0x55d9631f6a00 .functor NOT 1, L_0x55d9631f6ce0, C4<0>, C4<0>, C4<0>;
L_0x55d9631f6a70 .functor OR 1, L_0x55d9631f6a00, L_0x55d9631e5170, C4<0>, C4<0>;
L_0x55d9631f6b30 .functor AND 1, L_0x55d9631f6990, L_0x55d9631f6a70, C4<1>, C4<1>;
L_0x55d9631f6ec0 .functor NOT 1, v0x55d963112c50_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631f6fc0 .functor AND 1, L_0x55d9631f6ec0, L_0x55d9631f6390, C4<1>, C4<1>;
L_0x55d9631f7100 .functor AND 1, v0x55d963112c50_0, L_0x55d9631f6ce0, C4<1>, C4<1>;
v0x55d96310ea40_0 .net *"_ivl_0", 0 0, L_0x55d9631f6990;  1 drivers
v0x55d9630e6e20_0 .net *"_ivl_13", 0 0, L_0x55d9631f6ec0;  1 drivers
v0x55d9630ea550_0 .net *"_ivl_2", 0 0, L_0x55d9631f6a00;  1 drivers
v0x55d9630ea610_0 .net *"_ivl_4", 0 0, L_0x55d9631f6a70;  1 drivers
v0x55d9630e9d20_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
L_0x7f9c16eae330 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0x55d9630e9dc0_0 .net "data", 11 0, L_0x7f9c16eae330;  1 drivers
v0x55d9630e8940_0 .net "filter_counter2_carry", 0 0, L_0x55d9631f6ce0;  1 drivers
v0x55d9630e89e0_0 .net "filter_counter_carry", 0 0, L_0x55d9631f6390;  1 drivers
v0x55d9630e6a90_0 .net "filter_counter_out", 11 0, v0x55d9630edc50_0;  1 drivers
v0x55d9630e8110_0 .net "filter_counter_out2", 11 0, L_0x55d9631f6dd0;  1 drivers
v0x55d9630e81b0_0 .net "in", 0 0, L_0x55d9631e5170;  alias, 1 drivers
v0x55d9630e78e0_0 .net "out", 0 0, v0x55d963112c50_0;  alias, 1 drivers
v0x55d9630e7980_0 .net "rst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
L_0x55d9631f6ce0 .part v0x55d9631118a0_0, 12, 1;
L_0x55d9631f6dd0 .part v0x55d9631118a0_0, 0, 12;
S_0x55d96307c7d0 .scope module, "filter_counter" "counter" 5 13, 7 8 0, S_0x55d963076e90;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "sload";
    .port_info 4 /INPUT 12 "d_load";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 12 "q";
    .port_info 8 /OUTPUT 1 "carry_out";
P_0x55d963185810 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000001100>;
P_0x55d963185850 .param/l "add_sub_const" 1 7 29, C4<000000000001>;
L_0x55d9631f61f0 .functor NOT 1, L_0x55d9631e5170, C4<0>, C4<0>, C4<0>;
L_0x55d9631f6260 .functor AND 1, L_0x55d9631f64f0, L_0x55d9631f61f0, C4<1>, C4<1>;
L_0x55d9631f6320 .functor AND 1, L_0x55d9631f67b0, L_0x55d9631e5170, C4<1>, C4<1>;
L_0x55d9631f6390 .functor OR 1, L_0x55d9631f6260, L_0x55d9631f6320, C4<0>, C4<0>;
v0x55d96310b9d0_0 .net *"_ivl_0", 0 0, L_0x55d9631f61f0;  1 drivers
v0x55d96310b1a0_0 .net *"_ivl_2", 0 0, L_0x55d9631f6260;  1 drivers
v0x55d963107c30_0 .net *"_ivl_4", 0 0, L_0x55d9631f6320;  1 drivers
v0x55d963107cf0_0 .net "add_carry", 0 0, L_0x55d9631f64f0;  1 drivers
v0x55d963107880_0 .net "add_mult_sub_out", 11 0, v0x55d96310a6e0_0;  1 drivers
v0x55d963103520_0 .net "add_out", 11 0, L_0x55d9631f65e0;  1 drivers
v0x55d9631035e0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d963106c50_0 .net "carry_out", 0 0, L_0x55d9631f6390;  alias, 1 drivers
v0x55d963106cf0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
o0x7f9c16ef7828 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x55d963106420_0 .net "d_load", 11 0, o0x7f9c16ef7828;  0 drivers
v0x55d9631064c0_0 .net "ena", 0 0, L_0x55d9631f6b30;  1 drivers
v0x55d963105040_0 .net "q", 11 0, v0x55d9630edc50_0;  alias, 1 drivers
v0x55d9631050e0_0 .net "sel", 0 0, L_0x55d9631e5170;  alias, 1 drivers
o0x7f9c16ef7888 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d963103190_0 .net "sload", 0 0, o0x7f9c16ef7888;  0 drivers
L_0x7f9c16eae2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d963103230_0 .net "srst", 0 0, L_0x7f9c16eae2a0;  1 drivers
v0x55d963104810_0 .net "sub_carry", 0 0, L_0x55d9631f67b0;  1 drivers
v0x55d9631048b0_0 .net "sub_out", 11 0, L_0x55d9631f6850;  1 drivers
L_0x55d9631f64f0 .part v0x55d9630f2340_0, 12, 1;
L_0x55d9631f65e0 .part v0x55d9630f2340_0, 0, 12;
L_0x55d9631f67b0 .part v0x55d96310a350_0, 12, 1;
L_0x55d9631f6850 .part v0x55d96310a350_0, 0, 12;
S_0x55d96306eeb0 .scope module, "add0" "iadd" 7 32, 8 4 0, S_0x55d96307c7d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /OUTPUT 13 "out";
P_0x55d9630f4f10 .param/l "WIDTH" 0 8 4, +C4<00000000000000000000000000001100>;
v0x55d9630f5c60_0 .net "a", 11 0, v0x55d9630edc50_0;  alias, 1 drivers
L_0x7f9c16eae210 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9630f26f0_0 .net "b", 11 0, L_0x7f9c16eae210;  1 drivers
v0x55d9630f2340_0 .var "out", 12 0;
E_0x55d962fb1f10 .event edge, v0x55d9630f5c60_0, v0x55d9630f26f0_0;
S_0x55d9630249c0 .scope module, "dff0" "d_flip_flop" 7 31, 6 4 0, S_0x55d96307c7d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 12 "d_load";
    .port_info 4 /INPUT 12 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 12 "q";
P_0x55d9630f27d0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000001100>;
v0x55d9630ee080_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9630f1760_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9630f0ee0_0 .net "d", 11 0, v0x55d96310a6e0_0;  alias, 1 drivers
v0x55d9630f0f80_0 .net "d_load", 11 0, o0x7f9c16ef7828;  alias, 0 drivers
v0x55d9630efb00_0 .net "ena", 0 0, L_0x55d9631f6b30;  alias, 1 drivers
v0x55d9630edc50_0 .var "q", 11 0;
v0x55d9630edd10_0 .net "sload", 0 0, o0x7f9c16ef7888;  alias, 0 drivers
v0x55d9630ef2d0_0 .net "srst", 0 0, L_0x7f9c16eae2a0;  alias, 1 drivers
S_0x55d96302b2c0 .scope module, "mult1" "mult2to1" 7 34, 9 4 0, S_0x55d96307c7d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 12 "a";
    .port_info 2 /INPUT 12 "b";
    .port_info 3 /OUTPUT 12 "out";
P_0x55d9630eeac0 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000001100>;
v0x55d9630eb530_0 .net "a", 11 0, L_0x55d9631f65e0;  alias, 1 drivers
v0x55d9630eb180_0 .net "b", 11 0, L_0x55d9631f6850;  alias, 1 drivers
v0x55d96310a6e0_0 .var "out", 11 0;
v0x55d96310de10_0 .net "sel", 0 0, L_0x55d9631e5170;  alias, 1 drivers
E_0x55d963188a90 .event edge, v0x55d96310de10_0, v0x55d9630eb180_0, v0x55d9630eb530_0;
S_0x55d9631099e0 .scope module, "sub0" "isub" 7 33, 8 15 0, S_0x55d96307c7d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /OUTPUT 13 "out";
P_0x55d9630eb610 .param/l "WIDTH" 0 8 15, +C4<00000000000000000000000000001100>;
v0x55d96310d670_0 .net "a", 11 0, v0x55d9630edc50_0;  alias, 1 drivers
L_0x7f9c16eae258 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d96310c250_0 .net "b", 11 0, L_0x7f9c16eae258;  1 drivers
v0x55d96310a350_0 .var "out", 12 0;
E_0x55d963188ba0 .event edge, v0x55d9630f5c60_0, v0x55d96310c250_0;
S_0x55d963175200 .scope module, "filter_counter2" "isub" 5 23, 8 15 0, S_0x55d963076e90;
 .timescale -6 -6;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /OUTPUT 13 "out";
P_0x55d963104020 .param/l "WIDTH" 0 8 15, +C4<00000000000000000000000000001100>;
v0x55d963100af0_0 .net "a", 11 0, L_0x7f9c16eae330;  alias, 1 drivers
v0x55d9631006e0_0 .net "b", 11 0, v0x55d9630edc50_0;  alias, 1 drivers
v0x55d9631118a0_0 .var "out", 12 0;
E_0x55d963100a70 .event edge, v0x55d963100af0_0, v0x55d9630f5c60_0;
S_0x55d96316d990 .scope module, "filter_ff" "d_flip_flop" 5 28, 6 4 0, S_0x55d963076e90;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d963114fd0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d9631147f0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631133c0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
L_0x7f9c16eae2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d963111510_0 .net "d", 0 0, L_0x7f9c16eae2e8;  1 drivers
o0x7f9c16ef8098 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631115b0_0 .net "d_load", 0 0, o0x7f9c16ef8098;  0 drivers
v0x55d963112b90_0 .net "ena", 0 0, L_0x55d9631f6fc0;  1 drivers
v0x55d963112c50_0 .var "q", 0 0;
o0x7f9c16ef80f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d963112360_0 .net "sload", 0 0, o0x7f9c16ef80f8;  0 drivers
v0x55d963112400_0 .net "srst", 0 0, L_0x55d9631f7100;  1 drivers
S_0x55d9630d4f80 .scope module, "cap_edge_gen" "input_edge" 4 34, 5 38 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "cap";
    .port_info 3 /INPUT 1 "srst";
    .port_info 4 /INPUT 1 "arst";
    .port_info 5 /OUTPUT 1 "rise";
    .port_info 6 /OUTPUT 1 "fall";
L_0x55d9631f7300 .functor NOT 1, L_0x55d9631f7210, C4<0>, C4<0>, C4<0>;
L_0x55d9631f73c0 .functor AND 1, L_0x55d9631f7170, L_0x55d9631f7300, C4<1>, C4<1>;
L_0x55d9631f76a0 .functor NOT 1, L_0x55d9631f7570, C4<0>, C4<0>, C4<0>;
L_0x55d9631f7710 .functor AND 1, L_0x55d9631f74d0, L_0x55d9631f76a0, C4<1>, C4<1>;
v0x55d9630d95f0_0 .net *"_ivl_1", 0 0, L_0x55d9631f7170;  1 drivers
v0x55d9630d6110_0 .net *"_ivl_11", 0 0, L_0x55d9631f7570;  1 drivers
v0x55d9630d5ce0_0 .net *"_ivl_12", 0 0, L_0x55d9631f76a0;  1 drivers
v0x55d9630d5da0_0 .net *"_ivl_17", 0 0, L_0x55d9631f7850;  1 drivers
v0x55d9630dfc60_0 .net *"_ivl_3", 0 0, L_0x55d9631f7210;  1 drivers
v0x55d9630e3390_0 .net *"_ivl_4", 0 0, L_0x55d9631f7300;  1 drivers
v0x55d9630e2b60_0 .net *"_ivl_9", 0 0, L_0x55d9631f74d0;  1 drivers
v0x55d9630e1780_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9630e1820_0 .net "cap", 0 0, v0x55d96317e230_0;  alias, 1 drivers
v0x55d9630df8d0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9630df970_0 .net "dff_cap_out", 1 0, L_0x55d9631f7d40;  1 drivers
L_0x7f9c16eae378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9630e0f50_0 .net "ena", 0 0, L_0x7f9c16eae378;  1 drivers
v0x55d9630e0ff0_0 .net "fall", 0 0, L_0x55d9631f7bb0;  alias, 1 drivers
v0x55d9630e0720_0 .net "fall_d", 0 0, L_0x55d9631f7710;  1 drivers
v0x55d9630e07c0_0 .net "rise", 0 0, L_0x55d9631f7ac0;  alias, 1 drivers
v0x55d9630dd1b0_0 .net "rise_d", 0 0, L_0x55d9631f73c0;  1 drivers
L_0x7f9c16eae3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d9630dd270_0 .net "srst", 0 0, L_0x7f9c16eae3c0;  1 drivers
L_0x55d9631f7170 .part L_0x55d9631f7d40, 0, 1;
L_0x55d9631f7210 .part L_0x55d9631f7d40, 1, 1;
L_0x55d9631f74d0 .part L_0x55d9631f7d40, 1, 1;
L_0x55d9631f7570 .part L_0x55d9631f7d40, 0, 1;
L_0x55d9631f7850 .part L_0x55d9631f7d40, 0, 1;
L_0x55d9631f78f0 .concat [ 1 1 1 1], v0x55d96317e230_0, L_0x55d9631f7850, L_0x55d9631f7710, L_0x55d9631f73c0;
L_0x55d9631f7ac0 .part v0x55d9630d8830_0, 3, 1;
L_0x55d9631f7bb0 .part v0x55d9630d8830_0, 2, 1;
L_0x55d9631f7d40 .part v0x55d9630d8830_0, 0, 2;
S_0x55d9630d43e0 .scope module, "dff_cap" "d_flip_flop" 5 51, 6 4 0, S_0x55d9630d4f80;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 4 "d_load";
    .port_info 4 /INPUT 4 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 4 "q";
P_0x55d9630e4410 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000100>;
v0x55d9630d8b30_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9630d8bd0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9630dc260_0 .net "d", 3 0, L_0x55d9631f78f0;  1 drivers
o0x7f9c16ef8518 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55d9630dba30_0 .net "d_load", 3 0, o0x7f9c16ef8518;  0 drivers
v0x55d9630da650_0 .net "ena", 0 0, L_0x7f9c16eae378;  alias, 1 drivers
v0x55d9630d8830_0 .var "q", 3 0;
o0x7f9c16ef85a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9630d9e20_0 .net "sload", 0 0, o0x7f9c16ef85a8;  0 drivers
v0x55d9630d9ee0_0 .net "srst", 0 0, L_0x7f9c16eae3c0;  alias, 1 drivers
S_0x55d9630d34e0 .scope module, "cap_filter" "input_filter" 4 30, 5 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "data";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x55d9630e3470 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000001100>;
L_0x55d9631f59c0 .functor NOT 1, L_0x55d9631e53f0, C4<0>, C4<0>, C4<0>;
L_0x55d9631f5a30 .functor NOT 1, L_0x55d9631f5d60, C4<0>, C4<0>, C4<0>;
L_0x55d9631f5aa0 .functor OR 1, L_0x55d9631f5a30, L_0x55d9631e5040, C4<0>, C4<0>;
L_0x55d9631f5b60 .functor AND 1, L_0x55d9631f59c0, L_0x55d9631f5aa0, C4<1>, C4<1>;
L_0x55d9631f5f40 .functor NOT 1, v0x55d96317e230_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631f6040 .functor AND 1, L_0x55d9631f5f40, L_0x55d9631e53f0, C4<1>, C4<1>;
L_0x55d9631f6180 .functor AND 1, v0x55d96317e230_0, L_0x55d9631f5d60, C4<1>, C4<1>;
v0x55d96316e690_0 .net *"_ivl_0", 0 0, L_0x55d9631f59c0;  1 drivers
v0x55d963171dc0_0 .net *"_ivl_13", 0 0, L_0x55d9631f5f40;  1 drivers
v0x55d963171590_0 .net *"_ivl_2", 0 0, L_0x55d9631f5a30;  1 drivers
v0x55d9631701b0_0 .net *"_ivl_4", 0 0, L_0x55d9631f5aa0;  1 drivers
v0x55d96316e300_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
L_0x7f9c16eae1c8 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0x55d96316e3a0_0 .net "data", 11 0, L_0x7f9c16eae1c8;  1 drivers
v0x55d96316f980_0 .net "filter_counter2_carry", 0 0, L_0x55d9631f5d60;  1 drivers
v0x55d96316fa20_0 .net "filter_counter_carry", 0 0, L_0x55d9631e53f0;  1 drivers
v0x55d96316f150_0 .net "filter_counter_out", 11 0, v0x55d96314b6b0_0;  1 drivers
v0x55d96316f1f0_0 .net "filter_counter_out2", 11 0, L_0x55d9631f5e50;  1 drivers
v0x55d96316bbe0_0 .net "in", 0 0, L_0x55d9631e5040;  alias, 1 drivers
v0x55d96316bc80_0 .net "out", 0 0, v0x55d96317e230_0;  alias, 1 drivers
v0x55d96316b800_0 .net "rst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
L_0x55d9631f5d60 .part v0x55d963180f60_0, 12, 1;
L_0x55d9631f5e50 .part v0x55d963180f60_0, 0, 12;
S_0x55d963184d70 .scope module, "filter_counter" "counter" 5 13, 7 8 0, S_0x55d9630d34e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "sload";
    .port_info 4 /INPUT 12 "d_load";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 12 "q";
    .port_info 8 /OUTPUT 1 "carry_out";
P_0x55d9630e3fc0 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000001100>;
P_0x55d9630e4000 .param/l "add_sub_const" 1 7 29, C4<000000000001>;
L_0x55d9631e52a0 .functor NOT 1, L_0x55d9631e5040, C4<0>, C4<0>, C4<0>;
L_0x55d9631e5310 .functor AND 1, L_0x55d9631f5560, L_0x55d9631e52a0, C4<1>, C4<1>;
L_0x55d9631e5380 .functor AND 1, L_0x55d9631f5790, L_0x55d9631e5040, C4<1>, C4<1>;
L_0x55d9631e53f0 .functor OR 1, L_0x55d9631e5310, L_0x55d9631e5380, C4<0>, C4<0>;
v0x55d9631769c0_0 .net *"_ivl_0", 0 0, L_0x55d9631e52a0;  1 drivers
v0x55d963176a80_0 .net *"_ivl_2", 0 0, L_0x55d9631e5310;  1 drivers
v0x55d963173450_0 .net *"_ivl_4", 0 0, L_0x55d9631e5380;  1 drivers
v0x55d963173070_0 .net "add_carry", 0 0, L_0x55d9631f5560;  1 drivers
v0x55d963173130_0 .net "add_mult_sub_out", 11 0, v0x55d963175f00_0;  1 drivers
v0x55d963166e20_0 .net "add_out", 11 0, L_0x55d9631f5650;  1 drivers
v0x55d963166ee0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96316a550_0 .net "carry_out", 0 0, L_0x55d9631e53f0;  alias, 1 drivers
v0x55d96316a5f0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
o0x7f9c16ef8c98 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x55d963169d20_0 .net "d_load", 11 0, o0x7f9c16ef8c98;  0 drivers
v0x55d963169dc0_0 .net "ena", 0 0, L_0x55d9631f5b60;  1 drivers
v0x55d963168940_0 .net "q", 11 0, v0x55d96314b6b0_0;  alias, 1 drivers
v0x55d9631689e0_0 .net "sel", 0 0, L_0x55d9631e5040;  alias, 1 drivers
o0x7f9c16ef8cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d963166ac0_0 .net "sload", 0 0, o0x7f9c16ef8cf8;  0 drivers
L_0x7f9c16eae138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d963168110_0 .net "srst", 0 0, L_0x7f9c16eae138;  1 drivers
v0x55d9631678e0_0 .net "sub_carry", 0 0, L_0x55d9631f5790;  1 drivers
v0x55d963167980_0 .net "sub_out", 11 0, L_0x55d9631f5880;  1 drivers
L_0x55d9631f5560 .part v0x55d963151a70_0, 12, 1;
L_0x55d9631f5650 .part v0x55d963151a70_0, 0, 12;
L_0x55d9631f5790 .part v0x55d9631771f0_0, 12, 1;
L_0x55d9631f5880 .part v0x55d9631771f0_0, 0, 12;
S_0x55d963183560 .scope module, "add0" "iadd" 7 32, 8 4 0, S_0x55d963184d70;
 .timescale -6 -6;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /OUTPUT 13 "out";
P_0x55d9630ce2c0 .param/l "WIDTH" 0 8 4, +C4<00000000000000000000000000001100>;
v0x55d9630cd2b0_0 .net "a", 11 0, v0x55d96314b6b0_0;  alias, 1 drivers
L_0x7f9c16eae0a8 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d96314e3c0_0 .net "b", 11 0, L_0x7f9c16eae0a8;  1 drivers
v0x55d963151a70_0 .var "out", 12 0;
E_0x55d9630e6f40 .event edge, v0x55d9630cd2b0_0, v0x55d96314e3c0_0;
S_0x55d96315cca0 .scope module, "dff0" "d_flip_flop" 7 31, 6 4 0, S_0x55d963184d70;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 12 "d_load";
    .port_info 4 /INPUT 12 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 12 "q";
P_0x55d9631512b0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000001100>;
v0x55d96314fe60_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96314ff20_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d96314ee00_0 .net "d", 11 0, v0x55d963175f00_0;  alias, 1 drivers
v0x55d96314eea0_0 .net "d_load", 11 0, o0x7f9c16ef8c98;  alias, 0 drivers
v0x55d96314b950_0 .net "ena", 0 0, L_0x55d9631f5b60;  alias, 1 drivers
v0x55d96314b6b0_0 .var "q", 11 0;
v0x55d96314b770_0 .net "sload", 0 0, o0x7f9c16ef8cf8;  alias, 0 drivers
v0x55d963143bd0_0 .net "srst", 0 0, L_0x7f9c16eae138;  alias, 1 drivers
S_0x55d963154be0 .scope module, "mult1" "mult2to1" 7 34, 9 4 0, S_0x55d963184d70;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 12 "a";
    .port_info 2 /INPUT 12 "b";
    .port_info 3 /OUTPUT 12 "out";
P_0x55d963144c30 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000001100>;
v0x55d9631449e0_0 .net "a", 11 0, L_0x55d9631f5650;  alias, 1 drivers
v0x55d963143e40_0 .net "b", 11 0, L_0x55d9631f5880;  alias, 1 drivers
v0x55d963175f00_0 .var "out", 11 0;
v0x55d963179630_0 .net "sel", 0 0, L_0x55d9631e5040;  alias, 1 drivers
E_0x55d9631449a0 .event edge, v0x55d963179630_0, v0x55d963143e40_0, v0x55d9631449e0_0;
S_0x55d9630c9fa0 .scope module, "sub0" "isub" 7 33, 8 15 0, S_0x55d963184d70;
 .timescale -6 -6;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /OUTPUT 13 "out";
P_0x55d963176000 .param/l "WIDTH" 0 8 15, +C4<00000000000000000000000000001100>;
v0x55d963177a20_0 .net "a", 11 0, v0x55d96314b6b0_0;  alias, 1 drivers
L_0x7f9c16eae0f0 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d963175b70_0 .net "b", 11 0, L_0x7f9c16eae0f0;  1 drivers
v0x55d9631771f0_0 .var "out", 12 0;
E_0x55d963178ec0 .event edge, v0x55d9630cd2b0_0, v0x55d963175b70_0;
S_0x55d96313eb60 .scope module, "filter_counter2" "isub" 5 23, 8 15 0, S_0x55d9630d34e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 12 "a";
    .port_info 1 /INPUT 12 "b";
    .port_info 2 /OUTPUT 13 "out";
P_0x55d9631681e0 .param/l "WIDTH" 0 8 15, +C4<00000000000000000000000000001100>;
v0x55d96317d770_0 .net "a", 11 0, L_0x7f9c16eae1c8;  alias, 1 drivers
v0x55d963180ea0_0 .net "b", 11 0, v0x55d96314b6b0_0;  alias, 1 drivers
v0x55d963180f60_0 .var "out", 12 0;
E_0x55d963168230 .event edge, v0x55d96317d770_0, v0x55d9630cd2b0_0;
S_0x55d96313e000 .scope module, "filter_ff" "d_flip_flop" 5 28, 6 4 0, S_0x55d9630d34e0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d9631806c0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d96317f2e0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96317d3e0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
L_0x7f9c16eae180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d96317d480_0 .net "d", 0 0, L_0x7f9c16eae180;  1 drivers
o0x7f9c16ef9508 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96317ea60_0 .net "d_load", 0 0, o0x7f9c16ef9508;  0 drivers
v0x55d96317eb20_0 .net "ena", 0 0, L_0x55d9631f6040;  1 drivers
v0x55d96317e230_0 .var "q", 0 0;
o0x7f9c16ef9568 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96317acc0_0 .net "sload", 0 0, o0x7f9c16ef9568;  0 drivers
v0x55d96317ad60_0 .net "srst", 0 0, L_0x55d9631f6180;  1 drivers
S_0x55d9630c8570 .scope module, "coil_0_trigger" "d_flip_flop" 4 238, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d963171ea0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d9630b5b30_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9630b7f80_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
L_0x7f9c16eafda0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9630b8040_0 .net "d", 0 0, L_0x7f9c16eafda0;  1 drivers
o0x7f9c16ef9988 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9630b7bd0_0 .net "d_load", 0 0, o0x7f9c16ef9988;  0 drivers
v0x55d9630b78b0_0 .net "ena", 0 0, L_0x55d963213190;  alias, 1 drivers
v0x55d9630b7970_0 .var "q", 0 0;
o0x7f9c16ef9a18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9630b62b0_0 .net "sload", 0 0, o0x7f9c16ef9a18;  0 drivers
v0x55d9630b6370_0 .net "srst", 0 0, L_0x55d963217e80;  1 drivers
S_0x55d96312fac0 .scope module, "coil_1_trigger" "d_flip_flop" 4 239, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d9630b3080 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d9630b3d50_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9630b3e10_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
L_0x7f9c16eafde8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9630b3250_0 .net "d", 0 0, L_0x7f9c16eafde8;  1 drivers
o0x7f9c16ef9c28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9630b32f0_0 .net "d_load", 0 0, o0x7f9c16ef9c28;  0 drivers
v0x55d9630c3b70_0 .net "ena", 0 0, L_0x55d963215d20;  alias, 1 drivers
v0x55d9630c3870_0 .var "q", 0 0;
o0x7f9c16ef9cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9630bd730_0 .net "sload", 0 0, o0x7f9c16ef9cb8;  0 drivers
v0x55d9630bd7f0_0 .net "srst", 0 0, L_0x55d963218290;  1 drivers
S_0x55d96312ef10 .scope module, "coil_reset_0_comp" "synchronous_comparator" 4 232, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d9630bfc90 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000010000>;
L_0x55d963213be0 .functor NOT 1, v0x55d9630e6120_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eafb18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d963214270 .functor OR 1, v0x55d9630e61e0_0, L_0x7f9c16eafb18, C4<0>, C4<0>;
L_0x55d963214370 .functor AND 1, L_0x55d963214270, L_0x55d963213d90, C4<1>, C4<1>;
L_0x55d9632143e0 .functor OR 1, L_0x55d963213ad0, L_0x7f9c16eafb18, C4<0>, C4<0>;
L_0x55d9632144e0 .functor AND 1, L_0x55d9632143e0, L_0x55d963213e30, C4<1>, C4<1>;
L_0x55d9632145f0 .functor OR 1, v0x55d9630e6120_0, L_0x7f9c16eafb18, C4<0>, C4<0>;
L_0x55d963214730 .functor AND 1, L_0x55d9632145f0, L_0x55d963213f20, C4<1>, C4<1>;
L_0x55d963214840 .functor NOT 1, v0x55d9630e6120_0, C4<0>, C4<0>, C4<0>;
L_0x55d963214900 .functor OR 1, L_0x55d963214840, L_0x7f9c16eafb18, C4<0>, C4<0>;
L_0x55d963214a50 .functor AND 1, L_0x55d963214900, L_0x55d963213fc0, C4<1>, C4<1>;
L_0x55d963214b10 .functor OR 1, L_0x55d963213690, L_0x7f9c16eafb18, C4<0>, C4<0>;
L_0x55d963214c10 .functor AND 1, L_0x55d963214b10, L_0x55d9632140f0, C4<1>, C4<1>;
L_0x55d963214cf0 .functor OR 1, v0x55d9630d7f80_0, L_0x7f9c16eafb18, C4<0>, C4<0>;
L_0x55d963214df0 .functor AND 1, L_0x55d963214cf0, L_0x55d9632141d0, C4<1>, C4<1>;
v0x55d963166120_0 .net *"_ivl_0", 0 0, L_0x55d963213be0;  1 drivers
v0x55d96317ca70_0 .net *"_ivl_11", 0 0, L_0x55d963214270;  1 drivers
v0x55d963154050_0 .net *"_ivl_15", 0 0, L_0x55d9632143e0;  1 drivers
v0x55d963154110_0 .net *"_ivl_19", 0 0, L_0x55d9632145f0;  1 drivers
v0x55d963145de0_0 .net *"_ivl_23", 0 0, L_0x55d963214840;  1 drivers
v0x55d96313d8e0_0 .net *"_ivl_25", 0 0, L_0x55d963214900;  1 drivers
v0x55d96313d9c0_0 .net *"_ivl_29", 0 0, L_0x55d963214b10;  1 drivers
v0x55d963122b80_0 .net *"_ivl_33", 0 0, L_0x55d963214cf0;  1 drivers
v0x55d963122c60_0 .net "a", 15 0, v0x55d9631c7830_0;  alias, 1 drivers
v0x55d9630c4020_0 .net "aeb", 0 0, L_0x55d963214730;  alias, 1 drivers
v0x55d9630c40c0_0 .net "aeb_d", 0 0, v0x55d9630e6120_0;  1 drivers
v0x55d963123710_0 .net "aeb_q", 0 0, L_0x55d963213f20;  1 drivers
v0x55d9631237b0_0 .net "agb", 0 0, L_0x55d963214370;  1 drivers
v0x55d96311f910_0 .net "agb_d", 0 0, v0x55d9630e61e0_0;  1 drivers
v0x55d96311f9b0_0 .net "agb_q", 0 0, L_0x55d963213d90;  1 drivers
v0x55d96311e520_0 .net "ageb", 0 0, L_0x55d9632144e0;  1 drivers
v0x55d96311e5e0_0 .net "ageb_d", 0 0, L_0x55d963213ad0;  1 drivers
v0x55d963119300_0 .net "ageb_q", 0 0, L_0x55d963213e30;  1 drivers
v0x55d9631193a0_0 .net "alb", 0 0, L_0x55d963214df0;  1 drivers
v0x55d963126ab0_0 .net "alb_d", 0 0, v0x55d9630d7f80_0;  1 drivers
v0x55d963126b80_0 .net "alb_q", 0 0, L_0x55d9632141d0;  1 drivers
v0x55d963139b50_0 .net "aleb", 0 0, L_0x55d963214c10;  1 drivers
v0x55d963139c10_0 .net "aleb_d", 0 0, L_0x55d963213690;  1 drivers
v0x55d963132740_0 .net "aleb_q", 0 0, L_0x55d9632140f0;  1 drivers
v0x55d9631327e0_0 .net "aneb", 0 0, L_0x55d963214a50;  1 drivers
v0x55d963160480_0 .net "aneb_q", 0 0, L_0x55d963213fc0;  1 drivers
v0x55d963160540_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
L_0x7f9c16eafad0 .functor BUFT 1, C4<0000000010000000>, C4<0>, C4<0>, C4<0>;
v0x55d9631583c0_0 .net "b", 15 0, L_0x7f9c16eafad0;  1 drivers
v0x55d9631584b0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
L_0x7f9c16eafa40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9631479a0_0 .net "ena", 0 0, L_0x7f9c16eafa40;  1 drivers
L_0x7f9c16eafa88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d963147a40_0 .net "srst", 0 0, L_0x7f9c16eafa88;  1 drivers
v0x55d9630fe9f0_0 .net "sync", 0 0, L_0x7f9c16eafb18;  1 drivers
LS_0x55d963213ca0_0_0 .concat [ 1 1 1 1], v0x55d9630d7f80_0, L_0x55d963213690, L_0x55d963213be0, v0x55d9630e6120_0;
LS_0x55d963213ca0_0_4 .concat [ 1 1 0 0], L_0x55d963213ad0, v0x55d9630e61e0_0;
L_0x55d963213ca0 .concat [ 4 2 0 0], LS_0x55d963213ca0_0_0, LS_0x55d963213ca0_0_4;
L_0x55d963213d90 .part v0x55d9630f44a0_0, 5, 1;
L_0x55d963213e30 .part v0x55d9630f44a0_0, 4, 1;
L_0x55d963213f20 .part v0x55d9630f44a0_0, 3, 1;
L_0x55d963213fc0 .part v0x55d9630f44a0_0, 2, 1;
L_0x55d9632140f0 .part v0x55d9630f44a0_0, 1, 1;
L_0x55d9632141d0 .part v0x55d9630f44a0_0, 0, 1;
S_0x55d96312ca70 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d96312ef10;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d9630bf550 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d9630bac10_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9630bacd0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d96315c1e0_0 .net "d", 5 0, L_0x55d963213ca0;  1 drivers
o0x7f9c16ef9ec8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d9630fb660_0 .net "d_load", 5 0, o0x7f9c16ef9ec8;  0 drivers
v0x55d9630fb720_0 .net "ena", 0 0, L_0x7f9c16eafa40;  alias, 1 drivers
v0x55d9630f44a0_0 .var "q", 5 0;
o0x7f9c16ef9f58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9630f4560_0 .net "sload", 0 0, o0x7f9c16ef9f58;  0 drivers
v0x55d9630ed2e0_0 .net "srst", 0 0, L_0x7f9c16eafa88;  alias, 1 drivers
S_0x55d9631249a0 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d96312ef10;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d9631028c0 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
L_0x55d963213690 .functor NOT 1, v0x55d9630e61e0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963213ad0 .functor NOT 1, v0x55d9630d7f80_0, C4<0>, C4<0>, C4<0>;
v0x55d963110ba0_0 .net "a", 15 0, v0x55d9631c7830_0;  alias, 1 drivers
v0x55d9630e6120_0 .var "aeb", 0 0;
v0x55d9630e61e0_0 .var "agb", 0 0;
v0x55d9630d7ec0_0 .net "ageb", 0 0, L_0x55d963213ad0;  alias, 1 drivers
v0x55d9630d7f80_0 .var "alb", 0 0;
v0x55d9630def60_0 .net "aleb", 0 0, L_0x55d963213690;  alias, 1 drivers
v0x55d9630df020_0 .net "b", 15 0, L_0x7f9c16eafad0;  alias, 1 drivers
E_0x55d963116630 .event edge, v0x55d963110ba0_0, v0x55d9630df020_0;
S_0x55d9630f7830 .scope module, "coil_reset_1_comp" "synchronous_comparator" 4 235, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d96311fa50 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000010000>;
L_0x55d963216770 .functor NOT 1, v0x55d9631509d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eafd58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d963216e00 .functor OR 1, v0x55d963150a90_0, L_0x7f9c16eafd58, C4<0>, C4<0>;
L_0x55d963216f00 .functor AND 1, L_0x55d963216e00, L_0x55d963216920, C4<1>, C4<1>;
L_0x55d963216f70 .functor OR 1, L_0x55d963216660, L_0x7f9c16eafd58, C4<0>, C4<0>;
L_0x55d963217070 .functor AND 1, L_0x55d963216f70, L_0x55d9632169c0, C4<1>, C4<1>;
L_0x55d963217180 .functor OR 1, v0x55d9631509d0_0, L_0x7f9c16eafd58, C4<0>, C4<0>;
L_0x55d9632172c0 .functor AND 1, L_0x55d963217180, L_0x55d963216ab0, C4<1>, C4<1>;
L_0x55d9632173d0 .functor NOT 1, v0x55d9631509d0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963217490 .functor OR 1, L_0x55d9632173d0, L_0x7f9c16eafd58, C4<0>, C4<0>;
L_0x55d9632175e0 .functor AND 1, L_0x55d963217490, L_0x55d963216b50, C4<1>, C4<1>;
L_0x55d9632176a0 .functor OR 1, L_0x55d963216220, L_0x7f9c16eafd58, C4<0>, C4<0>;
L_0x55d9632177a0 .functor AND 1, L_0x55d9632176a0, L_0x55d963216c80, C4<1>, C4<1>;
L_0x55d963217880 .functor OR 1, v0x55d963142080_0, L_0x7f9c16eafd58, C4<0>, C4<0>;
L_0x55d963217980 .functor AND 1, L_0x55d963217880, L_0x55d963216d60, C4<1>, C4<1>;
v0x55d96317fe00_0 .net *"_ivl_0", 0 0, L_0x55d963216770;  1 drivers
v0x55d96317ff00_0 .net *"_ivl_11", 0 0, L_0x55d963216e00;  1 drivers
v0x55d963170d20_0 .net *"_ivl_15", 0 0, L_0x55d963216f70;  1 drivers
v0x55d963170de0_0 .net *"_ivl_19", 0 0, L_0x55d963217180;  1 drivers
v0x55d9630b57b0_0 .net *"_ivl_23", 0 0, L_0x55d9632173d0;  1 drivers
v0x55d9630b1550_0 .net *"_ivl_25", 0 0, L_0x55d963217490;  1 drivers
v0x55d9630b1630_0 .net *"_ivl_29", 0 0, L_0x55d9632176a0;  1 drivers
v0x55d9630c0d40_0 .net *"_ivl_33", 0 0, L_0x55d963217880;  1 drivers
v0x55d9630c0e20_0 .net "a", 15 0, v0x55d9631cbfb0_0;  alias, 1 drivers
v0x55d9630c1e80_0 .net "aeb", 0 0, L_0x55d9632172c0;  alias, 1 drivers
v0x55d9630c1f20_0 .net "aeb_d", 0 0, v0x55d9631509d0_0;  1 drivers
v0x55d9630bd400_0 .net "aeb_q", 0 0, L_0x55d963216ab0;  1 drivers
v0x55d9630bd4a0_0 .net "agb", 0 0, L_0x55d963216f00;  1 drivers
v0x55d9630b90d0_0 .net "agb_d", 0 0, v0x55d963150a90_0;  1 drivers
v0x55d9630b9170_0 .net "agb_q", 0 0, L_0x55d963216920;  1 drivers
v0x55d962f58240_0 .net "ageb", 0 0, L_0x55d963217070;  1 drivers
v0x55d962f58300_0 .net "ageb_d", 0 0, L_0x55d963216660;  1 drivers
v0x55d962fbaf10_0 .net "ageb_q", 0 0, L_0x55d9632169c0;  1 drivers
v0x55d962fbafb0_0 .net "alb", 0 0, L_0x55d963217980;  1 drivers
v0x55d962fbb070_0 .net "alb_d", 0 0, v0x55d963142080_0;  1 drivers
v0x55d962fbb140_0 .net "alb_q", 0 0, L_0x55d963216d60;  1 drivers
v0x55d962fbb1e0_0 .net "aleb", 0 0, L_0x55d9632177a0;  1 drivers
v0x55d962fbb2a0_0 .net "aleb_d", 0 0, L_0x55d963216220;  1 drivers
v0x55d962f93760_0 .net "aleb_q", 0 0, L_0x55d963216c80;  1 drivers
v0x55d962f93800_0 .net "aneb", 0 0, L_0x55d9632175e0;  1 drivers
v0x55d962f938c0_0 .net "aneb_q", 0 0, L_0x55d963216b50;  1 drivers
v0x55d962f93980_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
L_0x7f9c16eafd10 .functor BUFT 1, C4<0000000010000000>, C4<0>, C4<0>, C4<0>;
v0x55d962f93a20_0 .net "b", 15 0, L_0x7f9c16eafd10;  1 drivers
v0x55d962f93b10_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
L_0x7f9c16eafc80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d962fadcc0_0 .net "ena", 0 0, L_0x7f9c16eafc80;  1 drivers
L_0x7f9c16eafcc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d962fadd90_0 .net "srst", 0 0, L_0x7f9c16eafcc8;  1 drivers
v0x55d962fade60_0 .net "sync", 0 0, L_0x7f9c16eafd58;  1 drivers
LS_0x55d963216830_0_0 .concat [ 1 1 1 1], v0x55d963142080_0, L_0x55d963216220, L_0x55d963216770, v0x55d9631509d0_0;
LS_0x55d963216830_0_4 .concat [ 1 1 0 0], L_0x55d963216660, v0x55d963150a90_0;
L_0x55d963216830 .concat [ 4 2 0 0], LS_0x55d963216830_0_0, LS_0x55d963216830_0_4;
L_0x55d963216920 .part v0x55d963113fd0_0, 5, 1;
L_0x55d9632169c0 .part v0x55d963113fd0_0, 4, 1;
L_0x55d963216ab0 .part v0x55d963113fd0_0, 3, 1;
L_0x55d963216b50 .part v0x55d963113fd0_0, 2, 1;
L_0x55d963216c80 .part v0x55d963113fd0_0, 1, 1;
L_0x55d963216d60 .part v0x55d963113fd0_0, 0, 1;
S_0x55d96310cd70 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d9630f7830;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d963166220 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d963113f30_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d962f58180_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d962fec8a0_0 .net "d", 5 0, L_0x55d963216830;  1 drivers
o0x7f9c16efaa68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d962fec970_0 .net "d_load", 5 0, o0x7f9c16efaa68;  0 drivers
v0x55d962feca50_0 .net "ena", 0 0, L_0x7f9c16eafc80;  alias, 1 drivers
v0x55d963113fd0_0 .var "q", 5 0;
o0x7f9c16efaaf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9630e94b0_0 .net "sload", 0 0, o0x7f9c16efaaf8;  0 drivers
v0x55d9630e9570_0 .net "srst", 0 0, L_0x7f9c16eafcc8;  alias, 1 drivers
S_0x55d9630db1c0 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d9630f7830;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d9630e2310 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
L_0x55d963216220 .functor NOT 1, v0x55d963150a90_0, C4<0>, C4<0>, C4<0>;
L_0x55d963216660 .functor NOT 1, v0x55d963142080_0, C4<0>, C4<0>, C4<0>;
v0x55d9630cb5a0_0 .net "a", 15 0, v0x55d9631cbfb0_0;  alias, 1 drivers
v0x55d9631509d0_0 .var "aeb", 0 0;
v0x55d963150a90_0 .var "agb", 0 0;
v0x55d963141fc0_0 .net "ageb", 0 0, L_0x55d963216660;  alias, 1 drivers
v0x55d963142080_0 .var "alb", 0 0;
v0x55d963178600_0 .net "aleb", 0 0, L_0x55d963216220;  alias, 1 drivers
v0x55d9631694b0_0 .net "b", 15 0, L_0x7f9c16eafd10;  alias, 1 drivers
E_0x55d9630cb540 .event edge, v0x55d9630cb5a0_0, v0x55d9631694b0_0;
S_0x55d962faa0d0 .scope module, "coil_set_0_comp" "synchronous_comparator" 4 231, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d96317a9c0 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000010000>;
L_0x55d9632125e0 .functor NOT 1, v0x55d962fa1d00_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eaf9f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d963212c70 .functor OR 1, v0x55d962fa1dc0_0, L_0x7f9c16eaf9f8, C4<0>, C4<0>;
L_0x55d963212d70 .functor AND 1, L_0x55d963212c70, L_0x55d963212790, C4<1>, C4<1>;
L_0x55d963212e10 .functor OR 1, L_0x55d9632124d0, L_0x7f9c16eaf9f8, C4<0>, C4<0>;
L_0x55d963212f40 .functor AND 1, L_0x55d963212e10, L_0x55d963212830, C4<1>, C4<1>;
L_0x55d963213050 .functor OR 1, v0x55d962fa1d00_0, L_0x7f9c16eaf9f8, C4<0>, C4<0>;
L_0x55d963213190 .functor AND 1, L_0x55d963213050, L_0x55d963212920, C4<1>, C4<1>;
L_0x55d963213250 .functor NOT 1, v0x55d962fa1d00_0, C4<0>, C4<0>, C4<0>;
L_0x55d963213310 .functor OR 1, L_0x55d963213250, L_0x7f9c16eaf9f8, C4<0>, C4<0>;
L_0x55d963213460 .functor AND 1, L_0x55d963213310, L_0x55d9632129c0, C4<1>, C4<1>;
L_0x55d963213520 .functor OR 1, L_0x55d963212410, L_0x7f9c16eaf9f8, C4<0>, C4<0>;
L_0x55d963213620 .functor AND 1, L_0x55d963213520, L_0x55d963212af0, C4<1>, C4<1>;
L_0x55d963213700 .functor OR 1, v0x55d962fa1f20_0, L_0x7f9c16eaf9f8, C4<0>, C4<0>;
L_0x55d963213800 .functor AND 1, L_0x55d963213700, L_0x55d963212bd0, C4<1>, C4<1>;
v0x55d962fb4600_0 .net *"_ivl_0", 0 0, L_0x55d9632125e0;  1 drivers
v0x55d962fb4700_0 .net *"_ivl_11", 0 0, L_0x55d963212c70;  1 drivers
v0x55d962fb47e0_0 .net *"_ivl_15", 0 0, L_0x55d963212e10;  1 drivers
v0x55d962fb48a0_0 .net *"_ivl_19", 0 0, L_0x55d963213050;  1 drivers
v0x55d962fb4980_0 .net *"_ivl_23", 0 0, L_0x55d963213250;  1 drivers
v0x55d962ff0640_0 .net *"_ivl_25", 0 0, L_0x55d963213310;  1 drivers
v0x55d962ff0720_0 .net *"_ivl_29", 0 0, L_0x55d963213520;  1 drivers
v0x55d962ff0800_0 .net *"_ivl_33", 0 0, L_0x55d963213700;  1 drivers
v0x55d962ff08e0_0 .net "a", 15 0, v0x55d9631c7830_0;  alias, 1 drivers
v0x55d962ff09a0_0 .net "aeb", 0 0, L_0x55d963213190;  alias, 1 drivers
v0x55d962ff0a40_0 .net "aeb_d", 0 0, v0x55d962fa1d00_0;  1 drivers
v0x55d962fa4480_0 .net "aeb_q", 0 0, L_0x55d963212920;  1 drivers
v0x55d962fa4520_0 .net "agb", 0 0, L_0x55d963212d70;  1 drivers
v0x55d962fa45c0_0 .net "agb_d", 0 0, v0x55d962fa1dc0_0;  1 drivers
v0x55d962fa4690_0 .net "agb_q", 0 0, L_0x55d963212790;  1 drivers
v0x55d962fa4730_0 .net "ageb", 0 0, L_0x55d963212f40;  1 drivers
v0x55d962fa47d0_0 .net "ageb_d", 0 0, L_0x55d9632124d0;  1 drivers
v0x55d962fa48a0_0 .net "ageb_q", 0 0, L_0x55d963212830;  1 drivers
v0x55d9631891e0_0 .net "alb", 0 0, L_0x55d963213800;  1 drivers
v0x55d963189280_0 .net "alb_d", 0 0, v0x55d962fa1f20_0;  1 drivers
v0x55d963189320_0 .net "alb_q", 0 0, L_0x55d963212bd0;  1 drivers
v0x55d9631893c0_0 .net "aleb", 0 0, L_0x55d963213620;  1 drivers
v0x55d963189460_0 .net "aleb_d", 0 0, L_0x55d963212410;  1 drivers
v0x55d963189500_0 .net "aleb_q", 0 0, L_0x55d963212af0;  1 drivers
v0x55d9631895a0_0 .net "aneb", 0 0, L_0x55d963213460;  1 drivers
v0x55d963189640_0 .net "aneb_q", 0 0, L_0x55d9632129c0;  1 drivers
v0x55d9631896e0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
L_0x7f9c16eaf9b0 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v0x55d963189780_0 .net "b", 15 0, L_0x7f9c16eaf9b0;  1 drivers
v0x55d963189870_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
L_0x7f9c16eaf920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d963189910_0 .net "ena", 0 0, L_0x7f9c16eaf920;  1 drivers
L_0x7f9c16eaf968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d9631899e0_0 .net "srst", 0 0, L_0x7f9c16eaf968;  1 drivers
v0x55d963189ab0_0 .net "sync", 0 0, L_0x7f9c16eaf9f8;  1 drivers
LS_0x55d9632126a0_0_0 .concat [ 1 1 1 1], v0x55d962fa1f20_0, L_0x55d963212410, L_0x55d9632125e0, v0x55d962fa1d00_0;
LS_0x55d9632126a0_0_4 .concat [ 1 1 0 0], L_0x55d9632124d0, v0x55d962fa1dc0_0;
L_0x55d9632126a0 .concat [ 4 2 0 0], LS_0x55d9632126a0_0_0, LS_0x55d9632126a0_0_4;
L_0x55d963212790 .part v0x55d962f97360_0, 5, 1;
L_0x55d963212830 .part v0x55d962f97360_0, 4, 1;
L_0x55d963212920 .part v0x55d962f97360_0, 3, 1;
L_0x55d9632129c0 .part v0x55d962f97360_0, 2, 1;
L_0x55d963212af0 .part v0x55d962f97360_0, 1, 1;
L_0x55d963212bd0 .part v0x55d962f97360_0, 0, 1;
S_0x55d962f9c600 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d962faa0d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d962f9c800 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d962f9c9f0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d962fae060_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d962faa460_0 .net "d", 5 0, L_0x55d9632126a0;  1 drivers
o0x7f9c16efb608 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d962f97170_0 .net "d_load", 5 0, o0x7f9c16efb608;  0 drivers
v0x55d962f97250_0 .net "ena", 0 0, L_0x7f9c16eaf920;  alias, 1 drivers
v0x55d962f97360_0 .var "q", 5 0;
o0x7f9c16efb698 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d962f97440_0 .net "sload", 0 0, o0x7f9c16efb698;  0 drivers
v0x55d962f97500_0 .net "srst", 0 0, L_0x7f9c16eaf968;  alias, 1 drivers
S_0x55d962f95480 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d962faa0d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d962f95630 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
L_0x55d963212410 .functor NOT 1, v0x55d962fa1dc0_0, C4<0>, C4<0>, C4<0>;
L_0x55d9632124d0 .functor NOT 1, v0x55d962fa1f20_0, C4<0>, C4<0>, C4<0>;
v0x55d962f957a0_0 .net "a", 15 0, v0x55d9631c7830_0;  alias, 1 drivers
v0x55d962fa1d00_0 .var "aeb", 0 0;
v0x55d962fa1dc0_0 .var "agb", 0 0;
v0x55d962fa1e60_0 .net "ageb", 0 0, L_0x55d9632124d0;  alias, 1 drivers
v0x55d962fa1f20_0 .var "alb", 0 0;
v0x55d962fa2030_0 .net "aleb", 0 0, L_0x55d963212410;  alias, 1 drivers
v0x55d962fa20f0_0 .net "b", 15 0, L_0x7f9c16eaf9b0;  alias, 1 drivers
E_0x55d963142120 .event edge, v0x55d963110ba0_0, v0x55d962fa20f0_0;
S_0x55d963189cb0 .scope module, "coil_set_1_comp" "synchronous_comparator" 4 234, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d963189e40 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000010000>;
L_0x55d9632151d0 .functor NOT 1, v0x55d96318b0c0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eafc38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d963215860 .functor OR 1, v0x55d96318b180_0, L_0x7f9c16eafc38, C4<0>, C4<0>;
L_0x55d963215960 .functor AND 1, L_0x55d963215860, L_0x55d963215380, C4<1>, C4<1>;
L_0x55d9632159d0 .functor OR 1, L_0x55d9632150c0, L_0x7f9c16eafc38, C4<0>, C4<0>;
L_0x55d963215ad0 .functor AND 1, L_0x55d9632159d0, L_0x55d963215420, C4<1>, C4<1>;
L_0x55d963215be0 .functor OR 1, v0x55d96318b0c0_0, L_0x7f9c16eafc38, C4<0>, C4<0>;
L_0x55d963215d20 .functor AND 1, L_0x55d963215be0, L_0x55d963215510, C4<1>, C4<1>;
L_0x55d963215de0 .functor NOT 1, v0x55d96318b0c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963215ea0 .functor OR 1, L_0x55d963215de0, L_0x7f9c16eafc38, C4<0>, C4<0>;
L_0x55d963215ff0 .functor AND 1, L_0x55d963215ea0, L_0x55d9632155b0, C4<1>, C4<1>;
L_0x55d9632160b0 .functor OR 1, L_0x55d963214c80, L_0x7f9c16eafc38, C4<0>, C4<0>;
L_0x55d9632161b0 .functor AND 1, L_0x55d9632160b0, L_0x55d9632156e0, C4<1>, C4<1>;
L_0x55d963216290 .functor OR 1, v0x55d96318b2e0_0, L_0x7f9c16eafc38, C4<0>, C4<0>;
L_0x55d963216390 .functor AND 1, L_0x55d963216290, L_0x55d9632157c0, C4<1>, C4<1>;
v0x55d96318b6b0_0 .net *"_ivl_0", 0 0, L_0x55d9632151d0;  1 drivers
v0x55d96318b7b0_0 .net *"_ivl_11", 0 0, L_0x55d963215860;  1 drivers
v0x55d96318b890_0 .net *"_ivl_15", 0 0, L_0x55d9632159d0;  1 drivers
v0x55d96318b950_0 .net *"_ivl_19", 0 0, L_0x55d963215be0;  1 drivers
v0x55d96318ba30_0 .net *"_ivl_23", 0 0, L_0x55d963215de0;  1 drivers
v0x55d96318bb60_0 .net *"_ivl_25", 0 0, L_0x55d963215ea0;  1 drivers
v0x55d96318bc40_0 .net *"_ivl_29", 0 0, L_0x55d9632160b0;  1 drivers
v0x55d96318bd20_0 .net *"_ivl_33", 0 0, L_0x55d963216290;  1 drivers
v0x55d96318be00_0 .net "a", 15 0, v0x55d9631cbfb0_0;  alias, 1 drivers
v0x55d96318bec0_0 .net "aeb", 0 0, L_0x55d963215d20;  alias, 1 drivers
v0x55d96318bf60_0 .net "aeb_d", 0 0, v0x55d96318b0c0_0;  1 drivers
v0x55d96318c030_0 .net "aeb_q", 0 0, L_0x55d963215510;  1 drivers
v0x55d96318c0d0_0 .net "agb", 0 0, L_0x55d963215960;  1 drivers
v0x55d96318c170_0 .net "agb_d", 0 0, v0x55d96318b180_0;  1 drivers
v0x55d96318c240_0 .net "agb_q", 0 0, L_0x55d963215380;  1 drivers
v0x55d96318c2e0_0 .net "ageb", 0 0, L_0x55d963215ad0;  1 drivers
v0x55d96318c3a0_0 .net "ageb_d", 0 0, L_0x55d9632150c0;  1 drivers
v0x55d96318c580_0 .net "ageb_q", 0 0, L_0x55d963215420;  1 drivers
v0x55d96318c620_0 .net "alb", 0 0, L_0x55d963216390;  1 drivers
v0x55d96318c6e0_0 .net "alb_d", 0 0, v0x55d96318b2e0_0;  1 drivers
v0x55d96318c7b0_0 .net "alb_q", 0 0, L_0x55d9632157c0;  1 drivers
v0x55d96318c850_0 .net "aleb", 0 0, L_0x55d9632161b0;  1 drivers
v0x55d96318c910_0 .net "aleb_d", 0 0, L_0x55d963214c80;  1 drivers
v0x55d96318c9e0_0 .net "aleb_q", 0 0, L_0x55d9632156e0;  1 drivers
v0x55d96318ca80_0 .net "aneb", 0 0, L_0x55d963215ff0;  1 drivers
v0x55d96318cb40_0 .net "aneb_q", 0 0, L_0x55d9632155b0;  1 drivers
v0x55d96318cc00_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
L_0x7f9c16eafbf0 .functor BUFT 1, C4<0000000100000000>, C4<0>, C4<0>, C4<0>;
v0x55d96318cca0_0 .net "b", 15 0, L_0x7f9c16eafbf0;  1 drivers
v0x55d96318cd90_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
L_0x7f9c16eafb60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d96318ce30_0 .net "ena", 0 0, L_0x7f9c16eafb60;  1 drivers
L_0x7f9c16eafba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d96318cf00_0 .net "srst", 0 0, L_0x7f9c16eafba8;  1 drivers
v0x55d96318cfd0_0 .net "sync", 0 0, L_0x7f9c16eafc38;  1 drivers
LS_0x55d963215290_0_0 .concat [ 1 1 1 1], v0x55d96318b2e0_0, L_0x55d963214c80, L_0x55d9632151d0, v0x55d96318b0c0_0;
LS_0x55d963215290_0_4 .concat [ 1 1 0 0], L_0x55d9632150c0, v0x55d96318b180_0;
L_0x55d963215290 .concat [ 4 2 0 0], LS_0x55d963215290_0_0, LS_0x55d963215290_0_4;
L_0x55d963215380 .part v0x55d96318a880_0, 5, 1;
L_0x55d963215420 .part v0x55d96318a880_0, 4, 1;
L_0x55d963215510 .part v0x55d96318a880_0, 3, 1;
L_0x55d9632155b0 .part v0x55d96318a880_0, 2, 1;
L_0x55d9632156e0 .part v0x55d96318a880_0, 1, 1;
L_0x55d9632157c0 .part v0x55d96318a880_0, 0, 1;
S_0x55d96318a050 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d963189cb0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d96318a250 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d96318a440_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96318a500_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d96318a5c0_0 .net "d", 5 0, L_0x55d963215290;  1 drivers
o0x7f9c16efc148 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d96318a690_0 .net "d_load", 5 0, o0x7f9c16efc148;  0 drivers
v0x55d96318a770_0 .net "ena", 0 0, L_0x7f9c16eafb60;  alias, 1 drivers
v0x55d96318a880_0 .var "q", 5 0;
o0x7f9c16efc1d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96318a960_0 .net "sload", 0 0, o0x7f9c16efc1d8;  0 drivers
v0x55d96318aa20_0 .net "srst", 0 0, L_0x7f9c16eafba8;  alias, 1 drivers
S_0x55d96318ac30 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d963189cb0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d96318ade0 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
L_0x55d963214c80 .functor NOT 1, v0x55d96318b180_0, C4<0>, C4<0>, C4<0>;
L_0x55d9632150c0 .functor NOT 1, v0x55d96318b2e0_0, C4<0>, C4<0>, C4<0>;
v0x55d96318af90_0 .net "a", 15 0, v0x55d9631cbfb0_0;  alias, 1 drivers
v0x55d96318b0c0_0 .var "aeb", 0 0;
v0x55d96318b180_0 .var "agb", 0 0;
v0x55d96318b220_0 .net "ageb", 0 0, L_0x55d9632150c0;  alias, 1 drivers
v0x55d96318b2e0_0 .var "alb", 0 0;
v0x55d96318b3f0_0 .net "aleb", 0 0, L_0x55d963214c80;  alias, 1 drivers
v0x55d96318b4b0_0 .net "b", 15 0, L_0x7f9c16eafbf0;  alias, 1 drivers
E_0x55d96318af30 .event edge, v0x55d9630cb5a0_0, v0x55d96318b4b0_0;
S_0x55d96318d1d0 .scope module, "gap_drn_normal_tooth_trigger" "d_flip_flop" 4 114, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d96318d360 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d96318d550_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96318d610_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d96318d6d0_0 .net "d", 0 0, L_0x55d963209f90;  1 drivers
o0x7f9c16efcc88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96318d7a0_0 .net "d_load", 0 0, o0x7f9c16efcc88;  0 drivers
v0x55d96318d880_0 .net "ena", 0 0, L_0x55d9631f8b90;  alias, 1 drivers
v0x55d96318d990_0 .var "q", 0 0;
o0x7f9c16efcd18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96318da70_0 .net "sload", 0 0, o0x7f9c16efcd18;  0 drivers
v0x55d96318db30_0 .net "srst", 0 0, L_0x55d96320a220;  1 drivers
S_0x55d96318dd40 .scope module, "gap_found_trigger" "d_flip_flop" 4 80, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d96318ded0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d96318e090_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96318e150_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d96318e210_0 .net "d", 0 0, L_0x55d9632077b0;  1 drivers
o0x7f9c16efcf28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96318e2e0_0 .net "d_load", 0 0, o0x7f9c16efcf28;  0 drivers
L_0x7f9c16eaea80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d96318e3c0_0 .net "ena", 0 0, L_0x7f9c16eaea80;  1 drivers
v0x55d96318e4d0_0 .var "q", 0 0;
o0x7f9c16efcfb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96318e5b0_0 .net "sload", 0 0, o0x7f9c16efcfb8;  0 drivers
o0x7f9c16efcfe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96318e670_0 .net "srst", 0 0, o0x7f9c16efcfe8;  0 drivers
S_0x55d96318e880 .scope module, "gap_lost_trigger" "d_flip_flop" 4 112, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d96318ea10 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d96318ebd0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96318ec90_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d96318ed50_0 .net "d", 0 0, L_0x55d963209c30;  1 drivers
o0x7f9c16efd1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96318ee20_0 .net "d_load", 0 0, o0x7f9c16efd1c8;  0 drivers
v0x55d96318ef00_0 .net "ena", 0 0, L_0x55d9631f8b90;  alias, 1 drivers
v0x55d96318eff0_0 .var "q", 0 0;
o0x7f9c16efd228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96318f0b0_0 .net "sload", 0 0, o0x7f9c16efd228;  0 drivers
v0x55d96318f170_0 .net "srst", 0 0, L_0x55d963209cf0;  1 drivers
S_0x55d96318f380 .scope module, "gap_point_trigger" "d_flip_flop" 4 110, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d96318f510 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d96318f700_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96318f7c0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d96318f880_0 .net "d", 0 0, L_0x55d963209320;  alias, 1 drivers
o0x7f9c16efd438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96318f950_0 .net "d_load", 0 0, o0x7f9c16efd438;  0 drivers
v0x55d96318fa30_0 .net "ena", 0 0, L_0x55d9631f8b90;  alias, 1 drivers
v0x55d96318fb70_0 .var "q", 0 0;
o0x7f9c16efd498 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96318fc50_0 .net "sload", 0 0, o0x7f9c16efd498;  0 drivers
v0x55d96318fd10_0 .net "srst", 0 0, L_0x55d963209950;  1 drivers
S_0x55d96318ff20 .scope module, "hwag_start_ena_srst" "d_flip_flop" 4 89, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 2 "d_load";
    .port_info 4 /INPUT 2 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 2 "q";
P_0x55d9631900b0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000010>;
v0x55d963190270_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d963190330_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631903f0_0 .net "d", 1 0, L_0x55d9632085e0;  1 drivers
o0x7f9c16efd6a8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55d963190490_0 .net "d_load", 1 0, o0x7f9c16efd6a8;  0 drivers
L_0x7f9c16eaeac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d963190570_0 .net "ena", 0 0, L_0x7f9c16eaeac8;  1 drivers
v0x55d963190680_0 .var "q", 1 0;
o0x7f9c16efd738 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d963190760_0 .net "sload", 0 0, o0x7f9c16efd738;  0 drivers
o0x7f9c16efd768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d963190820_0 .net "srst", 0 0, o0x7f9c16efd768;  0 drivers
S_0x55d963190a30 .scope module, "hwag_start_trigger" "d_flip_flop" 4 91, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d963190bc0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d963190d80_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d963190e40_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
L_0x7f9c16eaeb10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d963190f00_0 .net "d", 0 0, L_0x7f9c16eaeb10;  1 drivers
o0x7f9c16efd948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d963190fd0_0 .net "d_load", 0 0, o0x7f9c16efd948;  0 drivers
v0x55d9631910b0_0 .net "ena", 0 0, L_0x55d9632086d0;  alias, 1 drivers
v0x55d9631911c0_0 .var "q", 0 0;
o0x7f9c16efd9d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631912a0_0 .net "sload", 0 0, o0x7f9c16efd9d8;  0 drivers
v0x55d963191360_0 .net "srst", 0 0, L_0x55d9632087c0;  alias, 1 drivers
S_0x55d963191570 .scope module, "input_buffer" "d_flip_flop" 4 28, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 3 "d_load";
    .port_info 4 /INPUT 3 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 3 "q";
P_0x55d963191810 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000011>;
L_0x7f9c16eae060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d963191a10_0 .net "arst", 0 0, L_0x7f9c16eae060;  1 drivers
v0x55d963191af0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d963191bb0_0 .net "d", 2 0, L_0x55d9631e4e10;  1 drivers
o0x7f9c16efdc18 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55d963191c80_0 .net "d_load", 2 0, o0x7f9c16efdc18;  0 drivers
L_0x7f9c16eae018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d963191d60_0 .net "ena", 0 0, L_0x7f9c16eae018;  1 drivers
v0x55d963191e70_0 .var "q", 2 0;
o0x7f9c16efdca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d963191f50_0 .net "sload", 0 0, o0x7f9c16efdca8;  0 drivers
o0x7f9c16efdcd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d963192010_0 .net "srst", 0 0, o0x7f9c16efdcd8;  0 drivers
E_0x55d963180790 .event posedge, v0x55d963191a10_0, v0x55d9630c2de0_0;
S_0x55d963192220 .scope module, "main_angle_counter" "counter" 4 171, 7 8 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "sload";
    .port_info 4 /INPUT 16 "d_load";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
    .port_info 8 /OUTPUT 1 "carry_out";
P_0x55d9630cd440 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000010000>;
P_0x55d9630cd480 .param/l "add_sub_const" 1 7 29, C4<0000000000000001>;
L_0x7f9c16eaf218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d96320add0 .functor NOT 1, L_0x7f9c16eaf218, C4<0>, C4<0>, C4<0>;
L_0x55d96320d1a0 .functor AND 1, L_0x55d96320d410, L_0x55d96320add0, C4<1>, C4<1>;
L_0x55d96320d260 .functor AND 1, L_0x55d96320d640, L_0x7f9c16eaf218, C4<1>, C4<1>;
L_0x55d96320d2d0 .functor OR 1, L_0x55d96320d1a0, L_0x55d96320d260, C4<0>, C4<0>;
v0x55d963194620_0 .net *"_ivl_0", 0 0, L_0x55d96320add0;  1 drivers
v0x55d963194700_0 .net *"_ivl_2", 0 0, L_0x55d96320d1a0;  1 drivers
v0x55d9631947e0_0 .net *"_ivl_4", 0 0, L_0x55d96320d260;  1 drivers
v0x55d9631948d0_0 .net "add_carry", 0 0, L_0x55d96320d410;  1 drivers
v0x55d963194990_0 .net "add_mult_sub_out", 15 0, v0x55d963193d10_0;  1 drivers
v0x55d963194af0_0 .net "add_out", 15 0, L_0x55d96320d500;  1 drivers
v0x55d963194bb0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d963194c50_0 .net "carry_out", 0 0, L_0x55d96320d2d0;  alias, 1 drivers
v0x55d963194cf0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d963194d90_0 .net "d_load", 15 0, v0x55d9631964f0_0;  alias, 1 drivers
v0x55d963194e50_0 .net "ena", 0 0, L_0x55d96320c7a0;  alias, 1 drivers
v0x55d963194f20_0 .net "q", 15 0, v0x55d9631934a0_0;  alias, 1 drivers
v0x55d963194fc0_0 .net "sel", 0 0, L_0x7f9c16eaf218;  1 drivers
v0x55d963195090_0 .net "sload", 0 0, L_0x55d96320cbe0;  alias, 1 drivers
v0x55d963195160_0 .net "srst", 0 0, L_0x7f9c16eaf140;  alias, 1 drivers
v0x55d963195230_0 .net "sub_carry", 0 0, L_0x55d96320d640;  1 drivers
v0x55d9631952d0_0 .net "sub_out", 15 0, L_0x55d96320d730;  1 drivers
L_0x55d96320d410 .part v0x55d963192b40_0, 16, 1;
L_0x55d96320d500 .part v0x55d963192b40_0, 0, 16;
L_0x55d96320d640 .part v0x55d9631944e0_0, 16, 1;
L_0x55d96320d730 .part v0x55d9631944e0_0, 0, 16;
S_0x55d9631925a0 .scope module, "add0" "iadd" 7 32, 8 4 0, S_0x55d963192220;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "out";
P_0x55d9631927a0 .param/l "WIDTH" 0 8 4, +C4<00000000000000000000000000010000>;
v0x55d963192960_0 .net "a", 15 0, v0x55d9631934a0_0;  alias, 1 drivers
L_0x7f9c16eaf188 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d963192a60_0 .net "b", 15 0, L_0x7f9c16eaf188;  1 drivers
v0x55d963192b40_0 .var "out", 16 0;
E_0x55d9631928e0 .event edge, v0x55d963192960_0, v0x55d963192a60_0;
S_0x55d963192cb0 .scope module, "dff0" "d_flip_flop" 7 31, 6 4 0, S_0x55d963192220;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 16 "d_load";
    .port_info 4 /INPUT 16 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
P_0x55d963192e90 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
v0x55d963193080_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d963193120_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631931e0_0 .net "d", 15 0, v0x55d963193d10_0;  alias, 1 drivers
v0x55d9631932b0_0 .net "d_load", 15 0, v0x55d9631964f0_0;  alias, 1 drivers
v0x55d963193390_0 .net "ena", 0 0, L_0x55d96320c7a0;  alias, 1 drivers
v0x55d9631934a0_0 .var "q", 15 0;
v0x55d963193560_0 .net "sload", 0 0, L_0x55d96320cbe0;  alias, 1 drivers
v0x55d963193600_0 .net "srst", 0 0, L_0x7f9c16eaf140;  alias, 1 drivers
S_0x55d963193810 .scope module, "mult1" "mult2to1" 7 34, 9 4 0, S_0x55d963192220;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 16 "out";
P_0x55d9631939d0 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
v0x55d963193b30_0 .net "a", 15 0, L_0x55d96320d500;  alias, 1 drivers
v0x55d963193c30_0 .net "b", 15 0, L_0x55d96320d730;  alias, 1 drivers
v0x55d963193d10_0 .var "out", 15 0;
v0x55d963193e10_0 .net "sel", 0 0, L_0x7f9c16eaf218;  alias, 1 drivers
E_0x55d963193ad0 .event edge, v0x55d963193e10_0, v0x55d963193c30_0, v0x55d963193b30_0;
S_0x55d963193f60 .scope module, "sub0" "isub" 7 33, 8 15 0, S_0x55d963192220;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "out";
P_0x55d963194140 .param/l "WIDTH" 0 8 15, +C4<00000000000000000000000000010000>;
v0x55d9631942d0_0 .net "a", 15 0, v0x55d9631934a0_0;  alias, 1 drivers
L_0x7f9c16eaf1d0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d963194400_0 .net "b", 15 0, L_0x7f9c16eaf1d0;  1 drivers
v0x55d9631944e0_0 .var "out", 16 0;
E_0x55d963194250 .event edge, v0x55d963192960_0, v0x55d963194400_0;
S_0x55d963195570 .scope module, "main_angle_counter_d_load_sel" "mult2to1" 4 161, 9 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 16 "out";
P_0x55d963195700 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
v0x55d9631958f0_0 .net "a", 15 0, L_0x55d96320cf40;  alias, 1 drivers
L_0x7f9c16eaf0b0 .functor BUFT 1, C4<0000111011111111>, C4<0>, C4<0>, C4<0>;
v0x55d9631959f0_0 .net "b", 15 0, L_0x7f9c16eaf0b0;  1 drivers
v0x55d963195ad0_0 .var "out", 15 0;
v0x55d963195bc0_0 .net "sel", 0 0, L_0x55d96320d2d0;  alias, 1 drivers
E_0x55d963195870 .event edge, v0x55d963194c50_0, v0x55d9631959f0_0, v0x55d9631958f0_0;
S_0x55d963195d20 .scope module, "main_angle_counter_load_data_buffer" "d_flip_flop" 4 165, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 16 "d_load";
    .port_info 4 /INPUT 16 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
P_0x55d963195f00 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
v0x55d9631960c0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d963196180_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d963196240_0 .net "d", 15 0, v0x55d963195ad0_0;  alias, 1 drivers
o0x7f9c16efe878 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55d963196340_0 .net "d_load", 15 0, o0x7f9c16efe878;  0 drivers
L_0x7f9c16eaf0f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9631963e0_0 .net "ena", 0 0, L_0x7f9c16eaf0f8;  1 drivers
v0x55d9631964f0_0 .var "q", 15 0;
o0x7f9c16efe8d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d963196600_0 .net "sload", 0 0, o0x7f9c16efe8d8;  0 drivers
o0x7f9c16efe908 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631966c0_0 .net "srst", 0 0, o0x7f9c16efe908;  0 drivers
S_0x55d9631968d0 .scope module, "main_second_angle_counter_comp" "synchronous_comparator" 4 187, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d963196a60 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000010000>;
L_0x55d96320e7d0 .functor NOT 1, v0x55d9631980f0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eaf458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d96320ee60 .functor OR 1, v0x55d9631981b0_0, L_0x7f9c16eaf458, C4<0>, C4<0>;
L_0x55d96320ef60 .functor AND 1, L_0x55d96320ee60, L_0x55d96320e980, C4<1>, C4<1>;
L_0x55d96320efd0 .functor OR 1, L_0x55d96320e6c0, L_0x7f9c16eaf458, C4<0>, C4<0>;
L_0x55d96320f100 .functor AND 1, L_0x55d96320efd0, L_0x55d96320ea20, C4<1>, C4<1>;
L_0x55d96320f210 .functor OR 1, v0x55d9631980f0_0, L_0x7f9c16eaf458, C4<0>, C4<0>;
L_0x55d96320f350 .functor AND 1, L_0x55d96320f210, L_0x55d96320eb10, C4<1>, C4<1>;
L_0x55d96320f410 .functor NOT 1, v0x55d9631980f0_0, C4<0>, C4<0>, C4<0>;
L_0x55d96320f4d0 .functor OR 1, L_0x55d96320f410, L_0x7f9c16eaf458, C4<0>, C4<0>;
L_0x55d96320f620 .functor AND 1, L_0x55d96320f4d0, L_0x55d96320ebb0, C4<1>, C4<1>;
L_0x55d96320f6e0 .functor OR 1, L_0x55d96320e600, L_0x7f9c16eaf458, C4<0>, C4<0>;
L_0x55d96320f7e0 .functor AND 1, L_0x55d96320f6e0, L_0x55d96320ece0, C4<1>, C4<1>;
L_0x55d96320f8c0 .functor OR 1, v0x55d963198340_0, L_0x7f9c16eaf458, C4<0>, C4<0>;
L_0x55d96320f9c0 .functor AND 1, L_0x55d96320f8c0, L_0x55d96320edc0, C4<1>, C4<1>;
v0x55d9631986c0_0 .net *"_ivl_0", 0 0, L_0x55d96320e7d0;  1 drivers
v0x55d9631987c0_0 .net *"_ivl_11", 0 0, L_0x55d96320ee60;  1 drivers
v0x55d9631988a0_0 .net *"_ivl_15", 0 0, L_0x55d96320efd0;  1 drivers
v0x55d963198960_0 .net *"_ivl_19", 0 0, L_0x55d96320f210;  1 drivers
v0x55d963198a40_0 .net *"_ivl_23", 0 0, L_0x55d96320f410;  1 drivers
v0x55d963198b70_0 .net *"_ivl_25", 0 0, L_0x55d96320f4d0;  1 drivers
v0x55d963198c50_0 .net *"_ivl_29", 0 0, L_0x55d96320f6e0;  1 drivers
v0x55d963198d30_0 .net *"_ivl_33", 0 0, L_0x55d96320f8c0;  1 drivers
v0x55d963198e10_0 .net "a", 15 0, v0x55d9631934a0_0;  alias, 1 drivers
v0x55d963198f60_0 .net "aeb", 0 0, L_0x55d96320f350;  1 drivers
v0x55d963199020_0 .net "aeb_d", 0 0, v0x55d9631980f0_0;  1 drivers
v0x55d9631990c0_0 .net "aeb_q", 0 0, L_0x55d96320eb10;  1 drivers
v0x55d963199160_0 .net "agb", 0 0, L_0x55d96320ef60;  1 drivers
v0x55d963199220_0 .net "agb_d", 0 0, v0x55d9631981b0_0;  1 drivers
v0x55d9631992f0_0 .net "agb_q", 0 0, L_0x55d96320e980;  1 drivers
v0x55d963199390_0 .net "ageb", 0 0, L_0x55d96320f100;  1 drivers
v0x55d963199450_0 .net "ageb_d", 0 0, L_0x55d96320e6c0;  1 drivers
v0x55d963199630_0 .net "ageb_q", 0 0, L_0x55d96320ea20;  1 drivers
v0x55d9631996d0_0 .net "alb", 0 0, L_0x55d96320f9c0;  1 drivers
v0x55d963199790_0 .net "alb_d", 0 0, v0x55d963198340_0;  1 drivers
v0x55d963199860_0 .net "alb_q", 0 0, L_0x55d96320edc0;  1 drivers
v0x55d963199900_0 .net "aleb", 0 0, L_0x55d96320f7e0;  1 drivers
v0x55d9631999c0_0 .net "aleb_d", 0 0, L_0x55d96320e600;  1 drivers
v0x55d963199a90_0 .net "aleb_q", 0 0, L_0x55d96320ece0;  1 drivers
v0x55d963199b30_0 .net "aneb", 0 0, L_0x55d96320f620;  alias, 1 drivers
v0x55d963199bf0_0 .net "aneb_q", 0 0, L_0x55d96320ebb0;  1 drivers
v0x55d963199cb0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96319a160_0 .net "b", 15 0, v0x55d9631c33d0_0;  alias, 1 drivers
v0x55d96319a250_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
L_0x7f9c16eaf3c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d96319a2f0_0 .net "ena", 0 0, L_0x7f9c16eaf3c8;  1 drivers
L_0x7f9c16eaf410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d96319a3c0_0 .net "srst", 0 0, L_0x7f9c16eaf410;  1 drivers
v0x55d96319a490_0 .net "sync", 0 0, L_0x7f9c16eaf458;  1 drivers
LS_0x55d96320e890_0_0 .concat [ 1 1 1 1], v0x55d963198340_0, L_0x55d96320e600, L_0x55d96320e7d0, v0x55d9631980f0_0;
LS_0x55d96320e890_0_4 .concat [ 1 1 0 0], L_0x55d96320e6c0, v0x55d9631981b0_0;
L_0x55d96320e890 .concat [ 4 2 0 0], LS_0x55d96320e890_0_0, LS_0x55d96320e890_0_4;
L_0x55d96320e980 .part v0x55d9631978c0_0, 5, 1;
L_0x55d96320ea20 .part v0x55d9631978c0_0, 4, 1;
L_0x55d96320eb10 .part v0x55d9631978c0_0, 3, 1;
L_0x55d96320ebb0 .part v0x55d9631978c0_0, 2, 1;
L_0x55d96320ece0 .part v0x55d9631978c0_0, 1, 1;
L_0x55d96320edc0 .part v0x55d9631978c0_0, 0, 1;
S_0x55d963196cb0 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d9631968d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d963196eb0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d963197070_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d963197130_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d963197600_0 .net "d", 5 0, L_0x55d96320e890;  1 drivers
o0x7f9c16efeae8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d9631976d0_0 .net "d_load", 5 0, o0x7f9c16efeae8;  0 drivers
v0x55d9631977b0_0 .net "ena", 0 0, L_0x7f9c16eaf3c8;  alias, 1 drivers
v0x55d9631978c0_0 .var "q", 5 0;
o0x7f9c16efeb78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631979a0_0 .net "sload", 0 0, o0x7f9c16efeb78;  0 drivers
v0x55d963197a60_0 .net "srst", 0 0, L_0x7f9c16eaf410;  alias, 1 drivers
S_0x55d963197c70 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d9631968d0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d963197e20 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
L_0x55d96320e600 .functor NOT 1, v0x55d9631981b0_0, C4<0>, C4<0>, C4<0>;
L_0x55d96320e6c0 .functor NOT 1, v0x55d963198340_0, C4<0>, C4<0>, C4<0>;
v0x55d963198010_0 .net "a", 15 0, v0x55d9631934a0_0;  alias, 1 drivers
v0x55d9631980f0_0 .var "aeb", 0 0;
v0x55d9631981b0_0 .var "agb", 0 0;
v0x55d963198280_0 .net "ageb", 0 0, L_0x55d96320e6c0;  alias, 1 drivers
v0x55d963198340_0 .var "alb", 0 0;
v0x55d963198400_0 .net "aleb", 0 0, L_0x55d96320e600;  alias, 1 drivers
v0x55d9631984c0_0 .net "b", 15 0, v0x55d9631c33d0_0;  alias, 1 drivers
E_0x55d963197fb0 .event edge, v0x55d963192960_0, v0x55d9631984c0_0;
S_0x55d96319a700 .scope module, "main_second_angle_counter_comp_trigger" "d_flip_flop" 4 190, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d96319a890 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d96319aa80_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96319ab40_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d96319ac00_0 .net "d", 0 0, L_0x55d96320f620;  alias, 1 drivers
o0x7f9c16eff628 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96319ad00_0 .net "d_load", 0 0, o0x7f9c16eff628;  0 drivers
L_0x7f9c16eaf4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d96319ada0_0 .net "ena", 0 0, L_0x7f9c16eaf4a0;  1 drivers
v0x55d96319aeb0_0 .var "q", 0 0;
o0x7f9c16eff6b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96319af90_0 .net "sload", 0 0, o0x7f9c16eff6b8;  0 drivers
L_0x7f9c16eaf4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d96319b050_0 .net "srst", 0 0, L_0x7f9c16eaf4e8;  1 drivers
S_0x55d96319b260 .scope module, "pcnt" "counter" 4 43, 7 8 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "sload";
    .port_info 4 /INPUT 24 "d_load";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 24 "q";
    .port_info 8 /OUTPUT 1 "carry_out";
P_0x55d963198eb0 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000011000>;
P_0x55d963198ef0 .param/l "add_sub_const" 1 7 29, C4<000000000000000000000001>;
L_0x7f9c16eae570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d9631f8f00 .functor NOT 1, L_0x7f9c16eae570, C4<0>, C4<0>, C4<0>;
L_0x55d9631f8fc0 .functor AND 1, L_0x55d9631f9230, L_0x55d9631f8f00, C4<1>, C4<1>;
L_0x55d9631f9080 .functor AND 1, L_0x55d9631f9460, L_0x7f9c16eae570, C4<1>, C4<1>;
L_0x55d9631f90f0 .functor OR 1, L_0x55d9631f8fc0, L_0x55d9631f9080, C4<0>, C4<0>;
v0x55d96319d690_0 .net *"_ivl_0", 0 0, L_0x55d9631f8f00;  1 drivers
v0x55d96319d770_0 .net *"_ivl_2", 0 0, L_0x55d9631f8fc0;  1 drivers
v0x55d96319d850_0 .net *"_ivl_4", 0 0, L_0x55d9631f9080;  1 drivers
v0x55d96319d940_0 .net "add_carry", 0 0, L_0x55d9631f9230;  1 drivers
v0x55d96319da00_0 .net "add_mult_sub_out", 23 0, v0x55d96319cd80_0;  1 drivers
v0x55d96319db60_0 .net "add_out", 23 0, L_0x55d9631f9320;  1 drivers
v0x55d96319dc20_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96319dcc0_0 .net "carry_out", 0 0, L_0x55d9631f90f0;  alias, 1 drivers
v0x55d96319dd60_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
o0x7f9c16eff9e8 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d96319de00_0 .net "d_load", 23 0, o0x7f9c16eff9e8;  0 drivers
v0x55d96319dec0_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d96319df90_0 .net "q", 23 0, v0x55d96319c530_0;  alias, 1 drivers
v0x55d96319e030_0 .net "sel", 0 0, L_0x7f9c16eae570;  1 drivers
o0x7f9c16effa48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96319e100_0 .net "sload", 0 0, o0x7f9c16effa48;  0 drivers
v0x55d96319e1d0_0 .net "srst", 0 0, L_0x55d9631f8b90;  alias, 1 drivers
v0x55d96319e300_0 .net "sub_carry", 0 0, L_0x55d9631f9460;  1 drivers
v0x55d96319e3a0_0 .net "sub_out", 23 0, L_0x55d9631f9550;  1 drivers
L_0x55d9631f9230 .part v0x55d96319bbd0_0, 24, 1;
L_0x55d9631f9320 .part v0x55d96319bbd0_0, 0, 24;
L_0x55d9631f9460 .part v0x55d96319d550_0, 24, 1;
L_0x55d9631f9550 .part v0x55d96319d550_0, 0, 24;
S_0x55d96319b670 .scope module, "add0" "iadd" 7 32, 8 4 0, S_0x55d96319b260;
 .timescale -6 -6;
    .port_info 0 /INPUT 24 "a";
    .port_info 1 /INPUT 24 "b";
    .port_info 2 /OUTPUT 25 "out";
P_0x55d96319b870 .param/l "WIDTH" 0 8 4, +C4<00000000000000000000000000011000>;
v0x55d96319b9f0_0 .net "a", 23 0, v0x55d96319c530_0;  alias, 1 drivers
L_0x7f9c16eae4e0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d96319baf0_0 .net "b", 23 0, L_0x7f9c16eae4e0;  1 drivers
v0x55d96319bbd0_0 .var "out", 24 0;
E_0x55d963197ec0 .event edge, v0x55d96319b9f0_0, v0x55d96319baf0_0;
S_0x55d96319bd40 .scope module, "dff0" "d_flip_flop" 7 31, 6 4 0, S_0x55d96319b260;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 24 "d_load";
    .port_info 4 /INPUT 24 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 24 "q";
P_0x55d96319bf20 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000011000>;
v0x55d96319c110_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96319c1b0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d96319c270_0 .net "d", 23 0, v0x55d96319cd80_0;  alias, 1 drivers
v0x55d96319c340_0 .net "d_load", 23 0, o0x7f9c16eff9e8;  alias, 0 drivers
v0x55d96319c420_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d96319c530_0 .var "q", 23 0;
v0x55d96319c5f0_0 .net "sload", 0 0, o0x7f9c16effa48;  alias, 0 drivers
v0x55d96319c690_0 .net "srst", 0 0, L_0x55d9631f8b90;  alias, 1 drivers
S_0x55d96319c880 .scope module, "mult1" "mult2to1" 7 34, 9 4 0, S_0x55d96319b260;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 24 "a";
    .port_info 2 /INPUT 24 "b";
    .port_info 3 /OUTPUT 24 "out";
P_0x55d96319ca40 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000011000>;
v0x55d96319cba0_0 .net "a", 23 0, L_0x55d9631f9320;  alias, 1 drivers
v0x55d96319cca0_0 .net "b", 23 0, L_0x55d9631f9550;  alias, 1 drivers
v0x55d96319cd80_0 .var "out", 23 0;
v0x55d96319ce80_0 .net "sel", 0 0, L_0x7f9c16eae570;  alias, 1 drivers
E_0x55d96319cb40 .event edge, v0x55d96319ce80_0, v0x55d96319cca0_0, v0x55d96319cba0_0;
S_0x55d96319cfd0 .scope module, "sub0" "isub" 7 33, 8 15 0, S_0x55d96319b260;
 .timescale -6 -6;
    .port_info 0 /INPUT 24 "a";
    .port_info 1 /INPUT 24 "b";
    .port_info 2 /OUTPUT 25 "out";
P_0x55d96319d1b0 .param/l "WIDTH" 0 8 15, +C4<00000000000000000000000000011000>;
v0x55d96319d340_0 .net "a", 23 0, v0x55d96319c530_0;  alias, 1 drivers
L_0x7f9c16eae528 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d96319d470_0 .net "b", 23 0, L_0x7f9c16eae528;  1 drivers
v0x55d96319d550_0 .var "out", 24 0;
E_0x55d96319d2c0 .event edge, v0x55d96319b9f0_0, v0x55d96319d470_0;
S_0x55d96319e660 .scope module, "pcnt1" "d_flip_flop" 4 46, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 24 "d_load";
    .port_info 4 /INPUT 24 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 24 "q";
P_0x55d96319daa0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000011000>;
v0x55d96319e990_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96319ea50_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d96319eb10_0 .net "d", 23 0, v0x55d96319c530_0;  alias, 1 drivers
o0x7f9c16f00108 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d96319ebe0_0 .net "d_load", 23 0, o0x7f9c16f00108;  0 drivers
v0x55d96319eca0_0 .net "ena", 0 0, L_0x55d9631f9770;  1 drivers
v0x55d96319ed60_0 .var "q", 23 0;
o0x7f9c16f00198 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96319ee40_0 .net "sload", 0 0, o0x7f9c16f00198;  0 drivers
v0x55d96319ef00_0 .net "srst", 0 0, L_0x55d9631f98f0;  1 drivers
S_0x55d96319f110 .scope module, "pcnt1_less_half_pcnt2_comp" "synchronous_comparator" 4 62, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 24 "a";
    .port_info 5 /INPUT 24 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d96319f2a0 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000011000>;
L_0x55d9631fba50 .functor NOT 1, v0x55d9631a0610_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eae720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d9631fc0e0 .functor OR 1, v0x55d9631a06b0_0, L_0x7f9c16eae720, C4<0>, C4<0>;
L_0x55d9631fc1e0 .functor AND 1, L_0x55d9631fc0e0, L_0x55d9631fbc00, C4<1>, C4<1>;
L_0x55d9631fc250 .functor OR 1, L_0x55d9631fb940, L_0x7f9c16eae720, C4<0>, C4<0>;
L_0x55d9631fc380 .functor AND 1, L_0x55d9631fc250, L_0x55d9631fbca0, C4<1>, C4<1>;
L_0x55d9631fc490 .functor OR 1, v0x55d9631a0610_0, L_0x7f9c16eae720, C4<0>, C4<0>;
L_0x55d9631fc5d0 .functor AND 1, L_0x55d9631fc490, L_0x55d9631fbd90, C4<1>, C4<1>;
L_0x55d9631fc690 .functor NOT 1, v0x55d9631a0610_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631fc750 .functor OR 1, L_0x55d9631fc690, L_0x7f9c16eae720, C4<0>, C4<0>;
L_0x55d9631fc8a0 .functor AND 1, L_0x55d9631fc750, L_0x55d9631fbe30, C4<1>, C4<1>;
L_0x55d9631fc9c0 .functor OR 1, L_0x55d9631fb830, L_0x7f9c16eae720, C4<0>, C4<0>;
L_0x55d9631fcac0 .functor AND 1, L_0x55d9631fc9c0, L_0x55d9631fbf60, C4<1>, C4<1>;
L_0x55d9631fcba0 .functor OR 1, v0x55d9631a0840_0, L_0x7f9c16eae720, C4<0>, C4<0>;
L_0x55d9631fcca0 .functor AND 1, L_0x55d9631fcba0, L_0x55d9631fc040, C4<1>, C4<1>;
v0x55d9631a0c10_0 .net *"_ivl_0", 0 0, L_0x55d9631fba50;  1 drivers
v0x55d9631a0d10_0 .net *"_ivl_11", 0 0, L_0x55d9631fc0e0;  1 drivers
v0x55d9631a0df0_0 .net *"_ivl_15", 0 0, L_0x55d9631fc250;  1 drivers
v0x55d9631a0eb0_0 .net *"_ivl_19", 0 0, L_0x55d9631fc490;  1 drivers
v0x55d9631a0f90_0 .net *"_ivl_23", 0 0, L_0x55d9631fc690;  1 drivers
v0x55d9631a10c0_0 .net *"_ivl_25", 0 0, L_0x55d9631fc750;  1 drivers
v0x55d9631a11a0_0 .net *"_ivl_29", 0 0, L_0x55d9631fc9c0;  1 drivers
v0x55d9631a1280_0 .net *"_ivl_33", 0 0, L_0x55d9631fcba0;  1 drivers
v0x55d9631a1360_0 .net "a", 23 0, v0x55d96319ed60_0;  alias, 1 drivers
v0x55d9631a1420_0 .net "aeb", 0 0, L_0x55d9631fc5d0;  1 drivers
v0x55d9631a14e0_0 .net "aeb_d", 0 0, v0x55d9631a0610_0;  1 drivers
v0x55d9631a1580_0 .net "aeb_q", 0 0, L_0x55d9631fbd90;  1 drivers
v0x55d9631a1620_0 .net "agb", 0 0, L_0x55d9631fc1e0;  1 drivers
v0x55d9631a16e0_0 .net "agb_d", 0 0, v0x55d9631a06b0_0;  1 drivers
v0x55d9631a1780_0 .net "agb_q", 0 0, L_0x55d9631fbc00;  1 drivers
v0x55d9631a1820_0 .net "ageb", 0 0, L_0x55d9631fc380;  1 drivers
v0x55d9631a18e0_0 .net "ageb_d", 0 0, L_0x55d9631fb940;  1 drivers
v0x55d9631a1ac0_0 .net "ageb_q", 0 0, L_0x55d9631fbca0;  1 drivers
v0x55d9631a1b60_0 .net "alb", 0 0, L_0x55d9631fcca0;  alias, 1 drivers
v0x55d9631a1c20_0 .net "alb_d", 0 0, v0x55d9631a0840_0;  1 drivers
v0x55d9631a1cf0_0 .net "alb_q", 0 0, L_0x55d9631fc040;  1 drivers
v0x55d9631a1d90_0 .net "aleb", 0 0, L_0x55d9631fcac0;  1 drivers
v0x55d9631a1e50_0 .net "aleb_d", 0 0, L_0x55d9631fb830;  1 drivers
v0x55d9631a1f20_0 .net "aleb_q", 0 0, L_0x55d9631fbf60;  1 drivers
v0x55d9631a1fc0_0 .net "aneb", 0 0, L_0x55d9631fc8a0;  1 drivers
v0x55d9631a2080_0 .net "aneb_q", 0 0, L_0x55d9631fbe30;  1 drivers
v0x55d9631a2140_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631a21e0_0 .net "b", 23 0, L_0x55d9631fa060;  alias, 1 drivers
v0x55d9631a22d0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631a2370_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631a2410_0 .net "srst", 0 0, L_0x55d9631fcb30;  1 drivers
v0x55d9631a24e0_0 .net "sync", 0 0, L_0x7f9c16eae720;  1 drivers
LS_0x55d9631fbb10_0_0 .concat [ 1 1 1 1], v0x55d9631a0840_0, L_0x55d9631fb830, L_0x55d9631fba50, v0x55d9631a0610_0;
LS_0x55d9631fbb10_0_4 .concat [ 1 1 0 0], L_0x55d9631fb940, v0x55d9631a06b0_0;
L_0x55d9631fbb10 .concat [ 4 2 0 0], LS_0x55d9631fbb10_0_0, LS_0x55d9631fbb10_0_4;
L_0x55d9631fbc00 .part v0x55d96319fde0_0, 5, 1;
L_0x55d9631fbca0 .part v0x55d96319fde0_0, 4, 1;
L_0x55d9631fbd90 .part v0x55d96319fde0_0, 3, 1;
L_0x55d9631fbe30 .part v0x55d96319fde0_0, 2, 1;
L_0x55d9631fbf60 .part v0x55d96319fde0_0, 1, 1;
L_0x55d9631fc040 .part v0x55d96319fde0_0, 0, 1;
S_0x55d96319f580 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d96319f110;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d96319f780 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d96319f970_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d96319fa30_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d96319faf0_0 .net "d", 5 0, L_0x55d9631fbb10;  1 drivers
o0x7f9c16f003a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d96319fbc0_0 .net "d_load", 5 0, o0x7f9c16f003a8;  0 drivers
v0x55d96319fca0_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d96319fde0_0 .var "q", 5 0;
o0x7f9c16f00408 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d96319fec0_0 .net "sload", 0 0, o0x7f9c16f00408;  0 drivers
v0x55d96319ff80_0 .net "srst", 0 0, L_0x55d9631fcb30;  alias, 1 drivers
S_0x55d9631a0190 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d96319f110;
 .timescale -6 -6;
    .port_info 0 /INPUT 24 "a";
    .port_info 1 /INPUT 24 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d9631a0340 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000011000>;
L_0x55d9631fb830 .functor NOT 1, v0x55d9631a06b0_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631fb940 .functor NOT 1, v0x55d9631a0840_0, C4<0>, C4<0>, C4<0>;
v0x55d9631a0530_0 .net "a", 23 0, v0x55d96319ed60_0;  alias, 1 drivers
v0x55d9631a0610_0 .var "aeb", 0 0;
v0x55d9631a06b0_0 .var "agb", 0 0;
v0x55d9631a0780_0 .net "ageb", 0 0, L_0x55d9631fb940;  alias, 1 drivers
v0x55d9631a0840_0 .var "alb", 0 0;
v0x55d9631a0950_0 .net "aleb", 0 0, L_0x55d9631fb830;  alias, 1 drivers
v0x55d9631a0a10_0 .net "b", 23 0, L_0x55d9631fa060;  alias, 1 drivers
E_0x55d9631a04d0 .event edge, v0x55d96319ed60_0, v0x55d9631a0a10_0;
S_0x55d9631a2770 .scope module, "pcnt1_less_half_pcnt_comp" "synchronous_comparator" 4 60, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 24 "a";
    .port_info 5 /INPUT 24 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d9631a2950 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000011000>;
L_0x55d9631fa3a0 .functor NOT 1, v0x55d9631a3ba0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eae6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d9631faa60 .functor OR 1, v0x55d9631a3c60_0, L_0x7f9c16eae6d8, C4<0>, C4<0>;
L_0x55d9631fab60 .functor AND 1, L_0x55d9631faa60, L_0x55d9631fa550, C4<1>, C4<1>;
L_0x55d9631fac00 .functor OR 1, L_0x55d9631fa290, L_0x7f9c16eae6d8, C4<0>, C4<0>;
L_0x55d9631fad30 .functor AND 1, L_0x55d9631fac00, L_0x55d9631fa5f0, C4<1>, C4<1>;
L_0x55d9631fae40 .functor OR 1, v0x55d9631a3ba0_0, L_0x7f9c16eae6d8, C4<0>, C4<0>;
L_0x55d9631faf80 .functor AND 1, L_0x55d9631fae40, L_0x55d9631fa6e0, C4<1>, C4<1>;
L_0x55d9631fb040 .functor NOT 1, v0x55d9631a3ba0_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631fb100 .functor OR 1, L_0x55d9631fb040, L_0x7f9c16eae6d8, C4<0>, C4<0>;
L_0x55d9631fb250 .functor AND 1, L_0x55d9631fb100, L_0x55d9631fa7b0, C4<1>, C4<1>;
L_0x55d9631fb370 .functor OR 1, L_0x55d9631f9bd0, L_0x7f9c16eae6d8, C4<0>, C4<0>;
L_0x55d9631fb470 .functor AND 1, L_0x55d9631fb370, L_0x55d9631fa8e0, C4<1>, C4<1>;
L_0x55d9631fb550 .functor OR 1, v0x55d9631a3df0_0, L_0x7f9c16eae6d8, C4<0>, C4<0>;
L_0x55d9631fb650 .functor AND 1, L_0x55d9631fb550, L_0x55d9631fa9c0, C4<1>, C4<1>;
v0x55d9631a41c0_0 .net *"_ivl_0", 0 0, L_0x55d9631fa3a0;  1 drivers
v0x55d9631a42c0_0 .net *"_ivl_11", 0 0, L_0x55d9631faa60;  1 drivers
v0x55d9631a43a0_0 .net *"_ivl_15", 0 0, L_0x55d9631fac00;  1 drivers
v0x55d9631a4460_0 .net *"_ivl_19", 0 0, L_0x55d9631fae40;  1 drivers
v0x55d9631a4540_0 .net *"_ivl_23", 0 0, L_0x55d9631fb040;  1 drivers
v0x55d9631a4670_0 .net *"_ivl_25", 0 0, L_0x55d9631fb100;  1 drivers
v0x55d9631a4750_0 .net *"_ivl_29", 0 0, L_0x55d9631fb370;  1 drivers
v0x55d9631a4830_0 .net *"_ivl_33", 0 0, L_0x55d9631fb550;  1 drivers
v0x55d9631a4910_0 .net "a", 23 0, v0x55d96319ed60_0;  alias, 1 drivers
v0x55d9631a4a60_0 .net "aeb", 0 0, L_0x55d9631faf80;  1 drivers
v0x55d9631a4b20_0 .net "aeb_d", 0 0, v0x55d9631a3ba0_0;  1 drivers
v0x55d9631a4bc0_0 .net "aeb_q", 0 0, L_0x55d9631fa6e0;  1 drivers
v0x55d9631a4c60_0 .net "agb", 0 0, L_0x55d9631fab60;  1 drivers
v0x55d9631a4d20_0 .net "agb_d", 0 0, v0x55d9631a3c60_0;  1 drivers
v0x55d9631a4df0_0 .net "agb_q", 0 0, L_0x55d9631fa550;  1 drivers
v0x55d9631a4e90_0 .net "ageb", 0 0, L_0x55d9631fad30;  1 drivers
v0x55d9631a4f50_0 .net "ageb_d", 0 0, L_0x55d9631fa290;  1 drivers
v0x55d9631a5130_0 .net "ageb_q", 0 0, L_0x55d9631fa5f0;  1 drivers
v0x55d9631a51d0_0 .net "alb", 0 0, L_0x55d9631fb650;  alias, 1 drivers
v0x55d9631a5290_0 .net "alb_d", 0 0, v0x55d9631a3df0_0;  1 drivers
v0x55d9631a5360_0 .net "alb_q", 0 0, L_0x55d9631fa9c0;  1 drivers
v0x55d9631a5400_0 .net "aleb", 0 0, L_0x55d9631fb470;  1 drivers
v0x55d9631a54c0_0 .net "aleb_d", 0 0, L_0x55d9631f9bd0;  1 drivers
v0x55d9631a5590_0 .net "aleb_q", 0 0, L_0x55d9631fa8e0;  1 drivers
v0x55d9631a5630_0 .net "aneb", 0 0, L_0x55d9631fb250;  1 drivers
v0x55d9631a56f0_0 .net "aneb_q", 0 0, L_0x55d9631fa7b0;  1 drivers
v0x55d9631a57b0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631a5850_0 .net "b", 23 0, L_0x55d9631f9e40;  alias, 1 drivers
v0x55d9631a5940_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631a59e0_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631a5a80_0 .net "srst", 0 0, L_0x55d9631fb4e0;  1 drivers
v0x55d9631a5b50_0 .net "sync", 0 0, L_0x7f9c16eae6d8;  1 drivers
LS_0x55d9631fa460_0_0 .concat [ 1 1 1 1], v0x55d9631a3df0_0, L_0x55d9631f9bd0, L_0x55d9631fa3a0, v0x55d9631a3ba0_0;
LS_0x55d9631fa460_0_4 .concat [ 1 1 0 0], L_0x55d9631fa290, v0x55d9631a3c60_0;
L_0x55d9631fa460 .concat [ 4 2 0 0], LS_0x55d9631fa460_0_0, LS_0x55d9631fa460_0_4;
L_0x55d9631fa550 .part v0x55d9631a3370_0, 5, 1;
L_0x55d9631fa5f0 .part v0x55d9631a3370_0, 4, 1;
L_0x55d9631fa6e0 .part v0x55d9631a3370_0, 3, 1;
L_0x55d9631fa7b0 .part v0x55d9631a3370_0, 2, 1;
L_0x55d9631fa8e0 .part v0x55d9631a3370_0, 1, 1;
L_0x55d9631fa9c0 .part v0x55d9631a3370_0, 0, 1;
S_0x55d9631a2b60 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d9631a2770;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d9631a2d60 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d9631a2f50_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631a3010_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631a30d0_0 .net "d", 5 0, L_0x55d9631fa460;  1 drivers
o0x7f9c16f00ee8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d9631a31a0_0 .net "d_load", 5 0, o0x7f9c16f00ee8;  0 drivers
v0x55d9631a3280_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631a3370_0 .var "q", 5 0;
o0x7f9c16f00f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631a3450_0 .net "sload", 0 0, o0x7f9c16f00f48;  0 drivers
v0x55d9631a3510_0 .net "srst", 0 0, L_0x55d9631fb4e0;  alias, 1 drivers
S_0x55d9631a36d0 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d9631a2770;
 .timescale -6 -6;
    .port_info 0 /INPUT 24 "a";
    .port_info 1 /INPUT 24 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d9631a3880 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000011000>;
L_0x55d9631f9bd0 .functor NOT 1, v0x55d9631a3c60_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631fa290 .functor NOT 1, v0x55d9631a3df0_0, C4<0>, C4<0>, C4<0>;
v0x55d9631a3ac0_0 .net "a", 23 0, v0x55d96319ed60_0;  alias, 1 drivers
v0x55d9631a3ba0_0 .var "aeb", 0 0;
v0x55d9631a3c60_0 .var "agb", 0 0;
v0x55d9631a3d30_0 .net "ageb", 0 0, L_0x55d9631fa290;  alias, 1 drivers
v0x55d9631a3df0_0 .var "alb", 0 0;
v0x55d9631a3f00_0 .net "aleb", 0 0, L_0x55d9631f9bd0;  alias, 1 drivers
v0x55d9631a3fc0_0 .net "b", 23 0, L_0x55d9631f9e40;  alias, 1 drivers
E_0x55d9631a3a60 .event edge, v0x55d96319ed60_0, v0x55d9631a3fc0_0;
S_0x55d9631a5de0 .scope module, "pcnt2" "d_flip_flop" 4 49, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 24 "d_load";
    .port_info 4 /INPUT 24 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 24 "q";
P_0x55d9631a45e0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000011000>;
v0x55d9631a6110_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631a61d0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631a6290_0 .net "d", 23 0, v0x55d96319ed60_0;  alias, 1 drivers
o0x7f9c16f019f8 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d9631a6360_0 .net "d_load", 23 0, o0x7f9c16f019f8;  0 drivers
v0x55d9631a6420_0 .net "ena", 0 0, L_0x55d9631f9a20;  1 drivers
v0x55d9631a6530_0 .var "q", 23 0;
o0x7f9c16f01a88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631a6610_0 .net "sload", 0 0, o0x7f9c16f01a88;  0 drivers
v0x55d9631a66d0_0 .net "srst", 0 0, L_0x55d9631f9af0;  1 drivers
S_0x55d9631a68e0 .scope module, "pcnt3" "d_flip_flop" 4 52, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 24 "d_load";
    .port_info 4 /INPUT 24 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 24 "q";
P_0x55d9631a6a70 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000011000>;
v0x55d9631a6c30_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631a6cf0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631a6db0_0 .net "d", 23 0, v0x55d9631a6530_0;  alias, 1 drivers
o0x7f9c16f01c68 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d9631a6eb0_0 .net "d_load", 23 0, o0x7f9c16f01c68;  0 drivers
v0x55d9631a6f50_0 .net "ena", 0 0, L_0x55d9631f9c40;  1 drivers
v0x55d9631a7060_0 .var "q", 23 0;
o0x7f9c16f01cf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631a7140_0 .net "sload", 0 0, o0x7f9c16f01cf8;  0 drivers
v0x55d9631a7200_0 .net "srst", 0 0, L_0x55d9631f9cb0;  1 drivers
S_0x55d9631a7410 .scope module, "pcnt3_less_half_pcnt2_comp" "synchronous_comparator" 4 63, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 24 "a";
    .port_info 5 /INPUT 24 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d9631a75a0 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000011000>;
L_0x55d9631fd130 .functor NOT 1, v0x55d9631a87b0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eae768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d9631fd7c0 .functor OR 1, v0x55d9631a8850_0, L_0x7f9c16eae768, C4<0>, C4<0>;
L_0x55d9631fd8c0 .functor AND 1, L_0x55d9631fd7c0, L_0x55d9631fd2e0, C4<1>, C4<1>;
L_0x55d9631fd930 .functor OR 1, L_0x55d9631fd020, L_0x7f9c16eae768, C4<0>, C4<0>;
L_0x55d9631fda30 .functor AND 1, L_0x55d9631fd930, L_0x55d9631fd380, C4<1>, C4<1>;
L_0x55d9631fdb40 .functor OR 1, v0x55d9631a87b0_0, L_0x7f9c16eae768, C4<0>, C4<0>;
L_0x55d9631fdc80 .functor AND 1, L_0x55d9631fdb40, L_0x55d9631fd470, C4<1>, C4<1>;
L_0x55d9631fdd40 .functor NOT 1, v0x55d9631a87b0_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631fde00 .functor OR 1, L_0x55d9631fdd40, L_0x7f9c16eae768, C4<0>, C4<0>;
L_0x55d9631fdf50 .functor AND 1, L_0x55d9631fde00, L_0x55d9631fd510, C4<1>, C4<1>;
L_0x55d9631fe070 .functor OR 1, L_0x55d9631fcf10, L_0x7f9c16eae768, C4<0>, C4<0>;
L_0x55d9631fe170 .functor AND 1, L_0x55d9631fe070, L_0x55d9631fd640, C4<1>, C4<1>;
L_0x55d9631fe250 .functor OR 1, v0x55d9631a89e0_0, L_0x7f9c16eae768, C4<0>, C4<0>;
L_0x55d9631fe350 .functor AND 1, L_0x55d9631fe250, L_0x55d9631fd720, C4<1>, C4<1>;
v0x55d9631a8de0_0 .net *"_ivl_0", 0 0, L_0x55d9631fd130;  1 drivers
v0x55d9631a8ee0_0 .net *"_ivl_11", 0 0, L_0x55d9631fd7c0;  1 drivers
v0x55d9631a8fc0_0 .net *"_ivl_15", 0 0, L_0x55d9631fd930;  1 drivers
v0x55d9631a9080_0 .net *"_ivl_19", 0 0, L_0x55d9631fdb40;  1 drivers
v0x55d9631a9160_0 .net *"_ivl_23", 0 0, L_0x55d9631fdd40;  1 drivers
v0x55d9631a9290_0 .net *"_ivl_25", 0 0, L_0x55d9631fde00;  1 drivers
v0x55d9631a9370_0 .net *"_ivl_29", 0 0, L_0x55d9631fe070;  1 drivers
v0x55d9631a9450_0 .net *"_ivl_33", 0 0, L_0x55d9631fe250;  1 drivers
v0x55d9631a9530_0 .net "a", 23 0, v0x55d9631a7060_0;  alias, 1 drivers
v0x55d9631a95f0_0 .net "aeb", 0 0, L_0x55d9631fdc80;  1 drivers
v0x55d9631a96b0_0 .net "aeb_d", 0 0, v0x55d9631a87b0_0;  1 drivers
v0x55d9631a9750_0 .net "aeb_q", 0 0, L_0x55d9631fd470;  1 drivers
v0x55d9631a97f0_0 .net "agb", 0 0, L_0x55d9631fd8c0;  1 drivers
v0x55d9631a98b0_0 .net "agb_d", 0 0, v0x55d9631a8850_0;  1 drivers
v0x55d9631a9950_0 .net "agb_q", 0 0, L_0x55d9631fd2e0;  1 drivers
v0x55d9631a99f0_0 .net "ageb", 0 0, L_0x55d9631fda30;  1 drivers
v0x55d9631a9ab0_0 .net "ageb_d", 0 0, L_0x55d9631fd020;  1 drivers
v0x55d9631a9c60_0 .net "ageb_q", 0 0, L_0x55d9631fd380;  1 drivers
v0x55d9631a9d00_0 .net "alb", 0 0, L_0x55d9631fe350;  alias, 1 drivers
v0x55d9631a9dc0_0 .net "alb_d", 0 0, v0x55d9631a89e0_0;  1 drivers
v0x55d9631a9e90_0 .net "alb_q", 0 0, L_0x55d9631fd720;  1 drivers
v0x55d9631a9f30_0 .net "aleb", 0 0, L_0x55d9631fe170;  1 drivers
v0x55d9631a9ff0_0 .net "aleb_d", 0 0, L_0x55d9631fcf10;  1 drivers
v0x55d9631aa0c0_0 .net "aleb_q", 0 0, L_0x55d9631fd640;  1 drivers
v0x55d9631aa160_0 .net "aneb", 0 0, L_0x55d9631fdf50;  1 drivers
v0x55d9631aa220_0 .net "aneb_q", 0 0, L_0x55d9631fd510;  1 drivers
v0x55d9631aa2e0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631aa380_0 .net "b", 23 0, L_0x55d9631fa060;  alias, 1 drivers
v0x55d9631aa440_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631aa4e0_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631aa580_0 .net "srst", 0 0, L_0x55d9631fe1e0;  1 drivers
v0x55d9631aa650_0 .net "sync", 0 0, L_0x7f9c16eae768;  1 drivers
LS_0x55d9631fd1f0_0_0 .concat [ 1 1 1 1], v0x55d9631a89e0_0, L_0x55d9631fcf10, L_0x55d9631fd130, v0x55d9631a87b0_0;
LS_0x55d9631fd1f0_0_4 .concat [ 1 1 0 0], L_0x55d9631fd020, v0x55d9631a8850_0;
L_0x55d9631fd1f0 .concat [ 4 2 0 0], LS_0x55d9631fd1f0_0_0, LS_0x55d9631fd1f0_0_4;
L_0x55d9631fd2e0 .part v0x55d9631a7f90_0, 5, 1;
L_0x55d9631fd380 .part v0x55d9631a7f90_0, 4, 1;
L_0x55d9631fd470 .part v0x55d9631a7f90_0, 3, 1;
L_0x55d9631fd510 .part v0x55d9631a7f90_0, 2, 1;
L_0x55d9631fd640 .part v0x55d9631a7f90_0, 1, 1;
L_0x55d9631fd720 .part v0x55d9631a7f90_0, 0, 1;
S_0x55d9631a7780 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d9631a7410;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d9631a7980 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d9631a7b70_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631a7c30_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631a7cf0_0 .net "d", 5 0, L_0x55d9631fd1f0;  1 drivers
o0x7f9c16f01f08 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d9631a7dc0_0 .net "d_load", 5 0, o0x7f9c16f01f08;  0 drivers
v0x55d9631a7ea0_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631a7f90_0 .var "q", 5 0;
o0x7f9c16f01f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631a8070_0 .net "sload", 0 0, o0x7f9c16f01f68;  0 drivers
v0x55d9631a8130_0 .net "srst", 0 0, L_0x55d9631fe1e0;  alias, 1 drivers
S_0x55d9631a8340 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d9631a7410;
 .timescale -6 -6;
    .port_info 0 /INPUT 24 "a";
    .port_info 1 /INPUT 24 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d9631a84f0 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000011000>;
L_0x55d9631fcf10 .functor NOT 1, v0x55d9631a8850_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631fd020 .functor NOT 1, v0x55d9631a89e0_0, C4<0>, C4<0>, C4<0>;
v0x55d9631a86a0_0 .net "a", 23 0, v0x55d9631a7060_0;  alias, 1 drivers
v0x55d9631a87b0_0 .var "aeb", 0 0;
v0x55d9631a8850_0 .var "agb", 0 0;
v0x55d9631a8920_0 .net "ageb", 0 0, L_0x55d9631fd020;  alias, 1 drivers
v0x55d9631a89e0_0 .var "alb", 0 0;
v0x55d9631a8af0_0 .net "aleb", 0 0, L_0x55d9631fcf10;  alias, 1 drivers
v0x55d9631a8bb0_0 .net "b", 23 0, L_0x55d9631fa060;  alias, 1 drivers
E_0x55d9631a8640 .event edge, v0x55d9631a7060_0, v0x55d9631a0a10_0;
S_0x55d9631aa900 .scope module, "pcnt3_less_pcnt_max_comp" "synchronous_comparator" 4 71, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 24 "a";
    .port_info 5 /INPUT 24 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d9631aaae0 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000011000>;
L_0x55d963205630 .functor NOT 1, v0x55d9631abe00_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eae918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d963205cc0 .functor OR 1, v0x55d9631abec0_0, L_0x7f9c16eae918, C4<0>, C4<0>;
L_0x55d963205dc0 .functor AND 1, L_0x55d963205cc0, L_0x55d9632057e0, C4<1>, C4<1>;
L_0x55d963205e30 .functor OR 1, L_0x55d963205520, L_0x7f9c16eae918, C4<0>, C4<0>;
L_0x55d963205f30 .functor AND 1, L_0x55d963205e30, L_0x55d963205880, C4<1>, C4<1>;
L_0x55d963206040 .functor OR 1, v0x55d9631abe00_0, L_0x7f9c16eae918, C4<0>, C4<0>;
L_0x55d963206180 .functor AND 1, L_0x55d963206040, L_0x55d963205970, C4<1>, C4<1>;
L_0x55d963206240 .functor NOT 1, v0x55d9631abe00_0, C4<0>, C4<0>, C4<0>;
L_0x55d963206300 .functor OR 1, L_0x55d963206240, L_0x7f9c16eae918, C4<0>, C4<0>;
L_0x55d963206450 .functor AND 1, L_0x55d963206300, L_0x55d963205a10, C4<1>, C4<1>;
L_0x55d963206510 .functor OR 1, L_0x55d963205410, L_0x7f9c16eae918, C4<0>, C4<0>;
L_0x55d963206610 .functor AND 1, L_0x55d963206510, L_0x55d963205b40, C4<1>, C4<1>;
L_0x55d9632066f0 .functor OR 1, v0x55d9631ac050_0, L_0x7f9c16eae918, C4<0>, C4<0>;
L_0x55d9632067f0 .functor AND 1, L_0x55d9632066f0, L_0x55d963205c20, C4<1>, C4<1>;
v0x55d9631ac420_0 .net *"_ivl_0", 0 0, L_0x55d963205630;  1 drivers
v0x55d9631ac520_0 .net *"_ivl_11", 0 0, L_0x55d963205cc0;  1 drivers
v0x55d9631ac600_0 .net *"_ivl_15", 0 0, L_0x55d963205e30;  1 drivers
v0x55d9631ac6c0_0 .net *"_ivl_19", 0 0, L_0x55d963206040;  1 drivers
v0x55d9631ac7a0_0 .net *"_ivl_23", 0 0, L_0x55d963206240;  1 drivers
v0x55d9631ac8d0_0 .net *"_ivl_25", 0 0, L_0x55d963206300;  1 drivers
v0x55d9631ac9b0_0 .net *"_ivl_29", 0 0, L_0x55d963206510;  1 drivers
v0x55d9631aca90_0 .net *"_ivl_33", 0 0, L_0x55d9632066f0;  1 drivers
v0x55d9631acb70_0 .net "a", 23 0, v0x55d9631a7060_0;  alias, 1 drivers
v0x55d9631acc30_0 .net "aeb", 0 0, L_0x55d963206180;  1 drivers
v0x55d9631accf0_0 .net "aeb_d", 0 0, v0x55d9631abe00_0;  1 drivers
v0x55d9631acd90_0 .net "aeb_q", 0 0, L_0x55d963205970;  1 drivers
v0x55d9631ace30_0 .net "agb", 0 0, L_0x55d963205dc0;  1 drivers
v0x55d9631acef0_0 .net "agb_d", 0 0, v0x55d9631abec0_0;  1 drivers
v0x55d9631acfc0_0 .net "agb_q", 0 0, L_0x55d9632057e0;  1 drivers
v0x55d9631ad060_0 .net "ageb", 0 0, L_0x55d963205f30;  1 drivers
v0x55d9631ad120_0 .net "ageb_d", 0 0, L_0x55d963205520;  1 drivers
v0x55d9631ad300_0 .net "ageb_q", 0 0, L_0x55d963205880;  1 drivers
v0x55d9631ad3a0_0 .net "alb", 0 0, L_0x55d9632067f0;  alias, 1 drivers
v0x55d9631ad460_0 .net "alb_d", 0 0, v0x55d9631ac050_0;  1 drivers
v0x55d9631ad530_0 .net "alb_q", 0 0, L_0x55d963205c20;  1 drivers
v0x55d9631ad5d0_0 .net "aleb", 0 0, L_0x55d963206610;  1 drivers
v0x55d9631ad690_0 .net "aleb_d", 0 0, L_0x55d963205410;  1 drivers
v0x55d9631ad760_0 .net "aleb_q", 0 0, L_0x55d963205b40;  1 drivers
v0x55d9631ad800_0 .net "aneb", 0 0, L_0x55d963206450;  1 drivers
v0x55d9631ad8c0_0 .net "aneb_q", 0 0, L_0x55d963205a10;  1 drivers
v0x55d9631ad980_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631ada20_0 .net "b", 23 0, L_0x7f9c16eae690;  alias, 1 drivers
v0x55d9631adb10_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631adbb0_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631adc50_0 .net "srst", 0 0, L_0x55d963206680;  1 drivers
v0x55d9631add20_0 .net "sync", 0 0, L_0x7f9c16eae918;  1 drivers
LS_0x55d9632056f0_0_0 .concat [ 1 1 1 1], v0x55d9631ac050_0, L_0x55d963205410, L_0x55d963205630, v0x55d9631abe00_0;
LS_0x55d9632056f0_0_4 .concat [ 1 1 0 0], L_0x55d963205520, v0x55d9631abec0_0;
L_0x55d9632056f0 .concat [ 4 2 0 0], LS_0x55d9632056f0_0_0, LS_0x55d9632056f0_0_4;
L_0x55d9632057e0 .part v0x55d9631ab610_0, 5, 1;
L_0x55d963205880 .part v0x55d9631ab610_0, 4, 1;
L_0x55d963205970 .part v0x55d9631ab610_0, 3, 1;
L_0x55d963205a10 .part v0x55d9631ab610_0, 2, 1;
L_0x55d963205b40 .part v0x55d9631ab610_0, 1, 1;
L_0x55d963205c20 .part v0x55d9631ab610_0, 0, 1;
S_0x55d9631aacf0 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d9631aa900;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d9631aaef0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d9631ab0e0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631ab1a0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631ab260_0 .net "d", 5 0, L_0x55d9632056f0;  1 drivers
o0x7f9c16f02a18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d9631ab330_0 .net "d_load", 5 0, o0x7f9c16f02a18;  0 drivers
v0x55d9631ab410_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631ab610_0 .var "q", 5 0;
o0x7f9c16f02a78 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631ab6f0_0 .net "sload", 0 0, o0x7f9c16f02a78;  0 drivers
v0x55d9631ab7b0_0 .net "srst", 0 0, L_0x55d963206680;  alias, 1 drivers
S_0x55d9631ab9c0 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d9631aa900;
 .timescale -6 -6;
    .port_info 0 /INPUT 24 "a";
    .port_info 1 /INPUT 24 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d9631abb70 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000011000>;
L_0x55d963205410 .functor NOT 1, v0x55d9631abec0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963205520 .functor NOT 1, v0x55d9631ac050_0, C4<0>, C4<0>, C4<0>;
v0x55d9631abd20_0 .net "a", 23 0, v0x55d9631a7060_0;  alias, 1 drivers
v0x55d9631abe00_0 .var "aeb", 0 0;
v0x55d9631abec0_0 .var "agb", 0 0;
v0x55d9631abf90_0 .net "ageb", 0 0, L_0x55d963205520;  alias, 1 drivers
v0x55d9631ac050_0 .var "alb", 0 0;
v0x55d9631ac160_0 .net "aleb", 0 0, L_0x55d963205410;  alias, 1 drivers
v0x55d9631ac220_0 .net "b", 23 0, L_0x7f9c16eae690;  alias, 1 drivers
E_0x55d9631abcc0 .event edge, v0x55d9631a7060_0, v0x55d9631ac220_0;
S_0x55d9631adfb0 .scope module, "pcnt_enable" "d_flip_flop" 4 40, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d9631ac840 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d9631ae2e0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631ae3a0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
L_0x7f9c16eae498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9631ae460_0 .net "d", 0 0, L_0x7f9c16eae498;  1 drivers
o0x7f9c16f03558 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631ae530_0 .net "d_load", 0 0, o0x7f9c16f03558;  0 drivers
v0x55d9631ae610_0 .net "ena", 0 0, L_0x55d9631f8c70;  1 drivers
v0x55d9631ae720_0 .var "q", 0 0;
o0x7f9c16f035b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631ae7e0_0 .net "sload", 0 0, o0x7f9c16f035b8;  0 drivers
v0x55d9631ae8a0_0 .net "srst", 0 0, L_0x55d9631f8e40;  1 drivers
S_0x55d9631aeab0 .scope module, "pcnt_greater_min_trigger" "d_flip_flop" 4 73, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d9631aec40 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d9631aee00_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631aeec0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631aef80_0 .net "d", 0 0, L_0x55d963206b10;  1 drivers
o0x7f9c16f037c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631af050_0 .net "d_load", 0 0, o0x7f9c16f037c8;  0 drivers
L_0x7f9c16eae960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9631af130_0 .net "ena", 0 0, L_0x7f9c16eae960;  1 drivers
v0x55d9631af240_0 .var "q", 0 0;
o0x7f9c16f03858 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631af320_0 .net "sload", 0 0, o0x7f9c16f03858;  0 drivers
o0x7f9c16f03888 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631af3e0_0 .net "srst", 0 0, o0x7f9c16f03888;  0 drivers
S_0x55d9631af5f0 .scope module, "pcnt_less_min_trigger" "d_flip_flop" 4 74, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d9631af780 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d9631af940_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631afa00_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631afac0_0 .net "d", 0 0, L_0x55d963207110;  1 drivers
o0x7f9c16f03a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631afb90_0 .net "d_load", 0 0, o0x7f9c16f03a68;  0 drivers
L_0x7f9c16eae9a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9631afc70_0 .net "ena", 0 0, L_0x7f9c16eae9a8;  1 drivers
v0x55d9631afd80_0 .var "q", 0 0;
o0x7f9c16f03af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631afe60_0 .net "sload", 0 0, o0x7f9c16f03af8;  0 drivers
o0x7f9c16f03b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631aff20_0 .net "srst", 0 0, o0x7f9c16f03b28;  0 drivers
S_0x55d9631b0130 .scope module, "pcnt_max_less_pcnt1_comp" "synchronous_comparator" 4 69, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 24 "a";
    .port_info 5 /INPUT 24 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d9631b02c0 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000011000>;
L_0x55d963202a30 .functor NOT 1, v0x55d9631b14f0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eae888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d963203020 .functor OR 1, v0x55d9631b15b0_0, L_0x7f9c16eae888, C4<0>, C4<0>;
L_0x55d963203120 .functor AND 1, L_0x55d963203020, L_0x55d963202b40, C4<1>, C4<1>;
L_0x55d963203190 .functor OR 1, L_0x55d963202920, L_0x7f9c16eae888, C4<0>, C4<0>;
L_0x55d963203290 .functor AND 1, L_0x55d963203190, L_0x55d963202be0, C4<1>, C4<1>;
L_0x55d9632033a0 .functor OR 1, v0x55d9631b14f0_0, L_0x7f9c16eae888, C4<0>, C4<0>;
L_0x55d9632034e0 .functor AND 1, L_0x55d9632033a0, L_0x55d963202cd0, C4<1>, C4<1>;
L_0x55d9632035a0 .functor NOT 1, v0x55d9631b14f0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963203660 .functor OR 1, L_0x55d9632035a0, L_0x7f9c16eae888, C4<0>, C4<0>;
L_0x55d9632037b0 .functor AND 1, L_0x55d963203660, L_0x55d963202d70, C4<1>, C4<1>;
L_0x55d9632038d0 .functor OR 1, L_0x55d963202810, L_0x7f9c16eae888, C4<0>, C4<0>;
L_0x55d9632039d0 .functor AND 1, L_0x55d9632038d0, L_0x55d963202ea0, C4<1>, C4<1>;
L_0x55d963203ab0 .functor OR 1, v0x55d9631b1710_0, L_0x7f9c16eae888, C4<0>, C4<0>;
L_0x55d963203bb0 .functor AND 1, L_0x55d963203ab0, L_0x55d963202f80, C4<1>, C4<1>;
v0x55d9631b1ac0_0 .net *"_ivl_0", 0 0, L_0x55d963202a30;  1 drivers
v0x55d9631b1bc0_0 .net *"_ivl_11", 0 0, L_0x55d963203020;  1 drivers
v0x55d9631b1ca0_0 .net *"_ivl_15", 0 0, L_0x55d963203190;  1 drivers
v0x55d9631b1d60_0 .net *"_ivl_19", 0 0, L_0x55d9632033a0;  1 drivers
v0x55d9631b1e40_0 .net *"_ivl_23", 0 0, L_0x55d9632035a0;  1 drivers
v0x55d9631b1f70_0 .net *"_ivl_25", 0 0, L_0x55d963203660;  1 drivers
v0x55d9631b2050_0 .net *"_ivl_29", 0 0, L_0x55d9632038d0;  1 drivers
v0x55d9631b2130_0 .net *"_ivl_33", 0 0, L_0x55d963203ab0;  1 drivers
v0x55d9631b2210_0 .net "a", 23 0, L_0x7f9c16eae690;  alias, 1 drivers
v0x55d9631b22d0_0 .net "aeb", 0 0, L_0x55d9632034e0;  1 drivers
v0x55d9631b2390_0 .net "aeb_d", 0 0, v0x55d9631b14f0_0;  1 drivers
v0x55d9631b2430_0 .net "aeb_q", 0 0, L_0x55d963202cd0;  1 drivers
v0x55d9631b24d0_0 .net "agb", 0 0, L_0x55d963203120;  1 drivers
v0x55d9631b2590_0 .net "agb_d", 0 0, v0x55d9631b15b0_0;  1 drivers
v0x55d9631b2660_0 .net "agb_q", 0 0, L_0x55d963202b40;  1 drivers
v0x55d9631b2700_0 .net "ageb", 0 0, L_0x55d963203290;  1 drivers
v0x55d9631b27c0_0 .net "ageb_d", 0 0, L_0x55d963202920;  1 drivers
v0x55d9631b2890_0 .net "ageb_q", 0 0, L_0x55d963202be0;  1 drivers
v0x55d9631b2930_0 .net "alb", 0 0, L_0x55d963203bb0;  alias, 1 drivers
v0x55d9631b29f0_0 .net "alb_d", 0 0, v0x55d9631b1710_0;  1 drivers
v0x55d9631b2ac0_0 .net "alb_q", 0 0, L_0x55d963202f80;  1 drivers
v0x55d9631b2b60_0 .net "aleb", 0 0, L_0x55d9632039d0;  1 drivers
v0x55d9631b2c20_0 .net "aleb_d", 0 0, L_0x55d963202810;  1 drivers
v0x55d9631b2cf0_0 .net "aleb_q", 0 0, L_0x55d963202ea0;  1 drivers
v0x55d9631b2d90_0 .net "aneb", 0 0, L_0x55d9632037b0;  1 drivers
v0x55d9631b2e50_0 .net "aneb_q", 0 0, L_0x55d963202d70;  1 drivers
v0x55d9631b2f10_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631b2fb0_0 .net "b", 23 0, v0x55d96319ed60_0;  alias, 1 drivers
v0x55d9631b3070_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631b3110_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631b31b0_0 .net "srst", 0 0, L_0x55d963203a40;  1 drivers
v0x55d9631b3280_0 .net "sync", 0 0, L_0x7f9c16eae888;  1 drivers
LS_0x55d9631ffb50_0_0 .concat [ 1 1 1 1], v0x55d9631b1710_0, L_0x55d963202810, L_0x55d963202a30, v0x55d9631b14f0_0;
LS_0x55d9631ffb50_0_4 .concat [ 1 1 0 0], L_0x55d963202920, v0x55d9631b15b0_0;
L_0x55d9631ffb50 .concat [ 4 2 0 0], LS_0x55d9631ffb50_0_0, LS_0x55d9631ffb50_0_4;
L_0x55d963202b40 .part v0x55d9631b0cb0_0, 5, 1;
L_0x55d963202be0 .part v0x55d9631b0cb0_0, 4, 1;
L_0x55d963202cd0 .part v0x55d9631b0cb0_0, 3, 1;
L_0x55d963202d70 .part v0x55d9631b0cb0_0, 2, 1;
L_0x55d963202ea0 .part v0x55d9631b0cb0_0, 1, 1;
L_0x55d963202f80 .part v0x55d9631b0cb0_0, 0, 1;
S_0x55d9631b04a0 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d9631b0130;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d9631b06a0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d9631b0890_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631b0950_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631b0a10_0 .net "d", 5 0, L_0x55d9631ffb50;  1 drivers
o0x7f9c16f03d08 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d9631b0ae0_0 .net "d_load", 5 0, o0x7f9c16f03d08;  0 drivers
v0x55d9631b0bc0_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631b0cb0_0 .var "q", 5 0;
o0x7f9c16f03d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631b0d90_0 .net "sload", 0 0, o0x7f9c16f03d68;  0 drivers
v0x55d9631b0e50_0 .net "srst", 0 0, L_0x55d963203a40;  alias, 1 drivers
S_0x55d9631b1060 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d9631b0130;
 .timescale -6 -6;
    .port_info 0 /INPUT 24 "a";
    .port_info 1 /INPUT 24 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d9631b1210 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000011000>;
L_0x55d963202810 .functor NOT 1, v0x55d9631b15b0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963202920 .functor NOT 1, v0x55d9631b1710_0, C4<0>, C4<0>, C4<0>;
v0x55d9631b13c0_0 .net "a", 23 0, L_0x7f9c16eae690;  alias, 1 drivers
v0x55d9631b14f0_0 .var "aeb", 0 0;
v0x55d9631b15b0_0 .var "agb", 0 0;
v0x55d9631b1650_0 .net "ageb", 0 0, L_0x55d963202920;  alias, 1 drivers
v0x55d9631b1710_0 .var "alb", 0 0;
v0x55d9631b1820_0 .net "aleb", 0 0, L_0x55d963202810;  alias, 1 drivers
v0x55d9631b18e0_0 .net "b", 23 0, v0x55d96319ed60_0;  alias, 1 drivers
E_0x55d9631b1360 .event edge, v0x55d9631ac220_0, v0x55d96319ed60_0;
S_0x55d9631b3530 .scope module, "pcnt_max_less_pcnt2_comp" "synchronous_comparator" 4 70, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 24 "a";
    .port_info 5 /INPUT 24 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d9631b36c0 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000011000>;
L_0x55d963203fb0 .functor NOT 1, v0x55d9631b48d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eae8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d963204640 .functor OR 1, v0x55d9631b4990_0, L_0x7f9c16eae8d0, C4<0>, C4<0>;
L_0x55d963204740 .functor AND 1, L_0x55d963204640, L_0x55d963204160, C4<1>, C4<1>;
L_0x55d9632047b0 .functor OR 1, L_0x55d963203ea0, L_0x7f9c16eae8d0, C4<0>, C4<0>;
L_0x55d9632048b0 .functor AND 1, L_0x55d9632047b0, L_0x55d963204200, C4<1>, C4<1>;
L_0x55d9632049c0 .functor OR 1, v0x55d9631b48d0_0, L_0x7f9c16eae8d0, C4<0>, C4<0>;
L_0x55d963204b00 .functor AND 1, L_0x55d9632049c0, L_0x55d9632042f0, C4<1>, C4<1>;
L_0x55d963204bc0 .functor NOT 1, v0x55d9631b48d0_0, C4<0>, C4<0>, C4<0>;
L_0x55d963204c80 .functor OR 1, L_0x55d963204bc0, L_0x7f9c16eae8d0, C4<0>, C4<0>;
L_0x55d963204dd0 .functor AND 1, L_0x55d963204c80, L_0x55d963204390, C4<1>, C4<1>;
L_0x55d963204e90 .functor OR 1, L_0x55d963203d90, L_0x7f9c16eae8d0, C4<0>, C4<0>;
L_0x55d963204f90 .functor AND 1, L_0x55d963204e90, L_0x55d9632044c0, C4<1>, C4<1>;
L_0x55d963205070 .functor OR 1, v0x55d9631b4b20_0, L_0x7f9c16eae8d0, C4<0>, C4<0>;
L_0x55d963205170 .functor AND 1, L_0x55d963205070, L_0x55d9632045a0, C4<1>, C4<1>;
v0x55d9631b4ed0_0 .net *"_ivl_0", 0 0, L_0x55d963203fb0;  1 drivers
v0x55d9631b4fd0_0 .net *"_ivl_11", 0 0, L_0x55d963204640;  1 drivers
v0x55d9631b50b0_0 .net *"_ivl_15", 0 0, L_0x55d9632047b0;  1 drivers
v0x55d9631b5170_0 .net *"_ivl_19", 0 0, L_0x55d9632049c0;  1 drivers
v0x55d9631b5250_0 .net *"_ivl_23", 0 0, L_0x55d963204bc0;  1 drivers
v0x55d9631b5380_0 .net *"_ivl_25", 0 0, L_0x55d963204c80;  1 drivers
v0x55d9631b5460_0 .net *"_ivl_29", 0 0, L_0x55d963204e90;  1 drivers
v0x55d9631b5540_0 .net *"_ivl_33", 0 0, L_0x55d963205070;  1 drivers
v0x55d9631b5620_0 .net "a", 23 0, L_0x7f9c16eae690;  alias, 1 drivers
v0x55d9631b5770_0 .net "aeb", 0 0, L_0x55d963204b00;  1 drivers
v0x55d9631b5830_0 .net "aeb_d", 0 0, v0x55d9631b48d0_0;  1 drivers
v0x55d9631b58d0_0 .net "aeb_q", 0 0, L_0x55d9632042f0;  1 drivers
v0x55d9631b5970_0 .net "agb", 0 0, L_0x55d963204740;  1 drivers
v0x55d9631b5a30_0 .net "agb_d", 0 0, v0x55d9631b4990_0;  1 drivers
v0x55d9631b5ad0_0 .net "agb_q", 0 0, L_0x55d963204160;  1 drivers
v0x55d9631b5b70_0 .net "ageb", 0 0, L_0x55d9632048b0;  1 drivers
v0x55d9631b5c30_0 .net "ageb_d", 0 0, L_0x55d963203ea0;  1 drivers
v0x55d9631b5e10_0 .net "ageb_q", 0 0, L_0x55d963204200;  1 drivers
v0x55d9631b5eb0_0 .net "alb", 0 0, L_0x55d963205170;  alias, 1 drivers
v0x55d9631b5f70_0 .net "alb_d", 0 0, v0x55d9631b4b20_0;  1 drivers
v0x55d9631b6040_0 .net "alb_q", 0 0, L_0x55d9632045a0;  1 drivers
v0x55d9631b60e0_0 .net "aleb", 0 0, L_0x55d963204f90;  1 drivers
v0x55d9631b61a0_0 .net "aleb_d", 0 0, L_0x55d963203d90;  1 drivers
v0x55d9631b6270_0 .net "aleb_q", 0 0, L_0x55d9632044c0;  1 drivers
v0x55d9631b6310_0 .net "aneb", 0 0, L_0x55d963204dd0;  1 drivers
v0x55d9631b63d0_0 .net "aneb_q", 0 0, L_0x55d963204390;  1 drivers
v0x55d9631b6490_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631b6530_0 .net "b", 23 0, v0x55d9631a6530_0;  alias, 1 drivers
v0x55d9631b65f0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631b6690_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631b6730_0 .net "srst", 0 0, L_0x55d963205000;  1 drivers
v0x55d9631b6800_0 .net "sync", 0 0, L_0x7f9c16eae8d0;  1 drivers
LS_0x55d963204070_0_0 .concat [ 1 1 1 1], v0x55d9631b4b20_0, L_0x55d963203d90, L_0x55d963203fb0, v0x55d9631b48d0_0;
LS_0x55d963204070_0_4 .concat [ 1 1 0 0], L_0x55d963203ea0, v0x55d9631b4990_0;
L_0x55d963204070 .concat [ 4 2 0 0], LS_0x55d963204070_0_0, LS_0x55d963204070_0_4;
L_0x55d963204160 .part v0x55d9631b40e0_0, 5, 1;
L_0x55d963204200 .part v0x55d9631b40e0_0, 4, 1;
L_0x55d9632042f0 .part v0x55d9631b40e0_0, 3, 1;
L_0x55d963204390 .part v0x55d9631b40e0_0, 2, 1;
L_0x55d9632044c0 .part v0x55d9631b40e0_0, 1, 1;
L_0x55d9632045a0 .part v0x55d9631b40e0_0, 0, 1;
S_0x55d9631b38d0 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d9631b3530;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d9631b3ad0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d9631b3cc0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631b3d80_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631b3e40_0 .net "d", 5 0, L_0x55d963204070;  1 drivers
o0x7f9c16f04818 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d9631b3f10_0 .net "d_load", 5 0, o0x7f9c16f04818;  0 drivers
v0x55d9631b3ff0_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631b40e0_0 .var "q", 5 0;
o0x7f9c16f04878 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631b41c0_0 .net "sload", 0 0, o0x7f9c16f04878;  0 drivers
v0x55d9631b4280_0 .net "srst", 0 0, L_0x55d963205000;  alias, 1 drivers
S_0x55d9631b4490 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d9631b3530;
 .timescale -6 -6;
    .port_info 0 /INPUT 24 "a";
    .port_info 1 /INPUT 24 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d9631b4640 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000011000>;
L_0x55d963203d90 .functor NOT 1, v0x55d9631b4990_0, C4<0>, C4<0>, C4<0>;
L_0x55d963203ea0 .functor NOT 1, v0x55d9631b4b20_0, C4<0>, C4<0>, C4<0>;
v0x55d9631b47f0_0 .net "a", 23 0, L_0x7f9c16eae690;  alias, 1 drivers
v0x55d9631b48d0_0 .var "aeb", 0 0;
v0x55d9631b4990_0 .var "agb", 0 0;
v0x55d9631b4a60_0 .net "ageb", 0 0, L_0x55d963203ea0;  alias, 1 drivers
v0x55d9631b4b20_0 .var "alb", 0 0;
v0x55d9631b4be0_0 .net "aleb", 0 0, L_0x55d963203d90;  alias, 1 drivers
v0x55d9631b4ca0_0 .net "b", 23 0, v0x55d9631a6530_0;  alias, 1 drivers
E_0x55d9631b4790 .event edge, v0x55d9631ac220_0, v0x55d9631a6530_0;
S_0x55d9631b6ab0 .scope module, "pcnt_min_less_pcnt1_comp" "synchronous_comparator" 4 65, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 24 "a";
    .port_info 5 /INPUT 24 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d9631b6c40 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000011000>;
L_0x55d9631fe750 .functor NOT 1, v0x55d9631b7e70_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eae7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d9631fede0 .functor OR 1, v0x55d9631b7f30_0, L_0x7f9c16eae7b0, C4<0>, C4<0>;
L_0x55d9631feee0 .functor AND 1, L_0x55d9631fede0, L_0x55d9631fe900, C4<1>, C4<1>;
L_0x55d9631fef50 .functor OR 1, L_0x55d9631fe640, L_0x7f9c16eae7b0, C4<0>, C4<0>;
L_0x55d9631ff050 .functor AND 1, L_0x55d9631fef50, L_0x55d9631fe9a0, C4<1>, C4<1>;
L_0x55d9631ff160 .functor OR 1, v0x55d9631b7e70_0, L_0x7f9c16eae7b0, C4<0>, C4<0>;
L_0x55d9631ff2a0 .functor AND 1, L_0x55d9631ff160, L_0x55d9631fea90, C4<1>, C4<1>;
L_0x55d9631ff360 .functor NOT 1, v0x55d9631b7e70_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631ff420 .functor OR 1, L_0x55d9631ff360, L_0x7f9c16eae7b0, C4<0>, C4<0>;
L_0x55d9631ff570 .functor AND 1, L_0x55d9631ff420, L_0x55d9631feb30, C4<1>, C4<1>;
L_0x55d9631ff690 .functor OR 1, L_0x55d9631fe530, L_0x7f9c16eae7b0, C4<0>, C4<0>;
L_0x55d9631ff790 .functor AND 1, L_0x55d9631ff690, L_0x55d9631fec60, C4<1>, C4<1>;
L_0x55d9631ff870 .functor OR 1, v0x55d9631b80c0_0, L_0x7f9c16eae7b0, C4<0>, C4<0>;
L_0x55d9631ff970 .functor AND 1, L_0x55d9631ff870, L_0x55d9631fed40, C4<1>, C4<1>;
v0x55d9631b8580_0 .net *"_ivl_0", 0 0, L_0x55d9631fe750;  1 drivers
v0x55d9631b8680_0 .net *"_ivl_11", 0 0, L_0x55d9631fede0;  1 drivers
v0x55d9631b8760_0 .net *"_ivl_15", 0 0, L_0x55d9631fef50;  1 drivers
v0x55d9631b8820_0 .net *"_ivl_19", 0 0, L_0x55d9631ff160;  1 drivers
v0x55d9631b8900_0 .net *"_ivl_23", 0 0, L_0x55d9631ff360;  1 drivers
v0x55d9631b8a30_0 .net *"_ivl_25", 0 0, L_0x55d9631ff420;  1 drivers
v0x55d9631b8b10_0 .net *"_ivl_29", 0 0, L_0x55d9631ff690;  1 drivers
v0x55d9631b8bf0_0 .net *"_ivl_33", 0 0, L_0x55d9631ff870;  1 drivers
v0x55d9631b8cd0_0 .net "a", 23 0, L_0x7f9c16eae648;  alias, 1 drivers
v0x55d9631b8d90_0 .net "aeb", 0 0, L_0x55d9631ff2a0;  1 drivers
v0x55d9631b8e30_0 .net "aeb_d", 0 0, v0x55d9631b7e70_0;  1 drivers
v0x55d9631b8f00_0 .net "aeb_q", 0 0, L_0x55d9631fea90;  1 drivers
v0x55d9631b8fa0_0 .net "agb", 0 0, L_0x55d9631feee0;  1 drivers
v0x55d9631b9060_0 .net "agb_d", 0 0, v0x55d9631b7f30_0;  1 drivers
v0x55d9631b9130_0 .net "agb_q", 0 0, L_0x55d9631fe900;  1 drivers
v0x55d9631b91d0_0 .net "ageb", 0 0, L_0x55d9631ff050;  1 drivers
v0x55d9631b9290_0 .net "ageb_d", 0 0, L_0x55d9631fe640;  1 drivers
v0x55d9631b9470_0 .net "ageb_q", 0 0, L_0x55d9631fe9a0;  1 drivers
v0x55d9631b9510_0 .net "alb", 0 0, L_0x55d9631ff970;  alias, 1 drivers
v0x55d9631b95d0_0 .net "alb_d", 0 0, v0x55d9631b80c0_0;  1 drivers
v0x55d9631b96a0_0 .net "alb_q", 0 0, L_0x55d9631fed40;  1 drivers
v0x55d9631b9740_0 .net "aleb", 0 0, L_0x55d9631ff790;  1 drivers
v0x55d9631b9800_0 .net "aleb_d", 0 0, L_0x55d9631fe530;  1 drivers
v0x55d9631b98d0_0 .net "aleb_q", 0 0, L_0x55d9631fec60;  1 drivers
v0x55d9631b9970_0 .net "aneb", 0 0, L_0x55d9631ff570;  1 drivers
v0x55d9631b9a30_0 .net "aneb_q", 0 0, L_0x55d9631feb30;  1 drivers
v0x55d9631b9af0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631b9b90_0 .net "b", 23 0, v0x55d96319ed60_0;  alias, 1 drivers
v0x55d9631b9c50_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631b9cf0_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631b9d90_0 .net "srst", 0 0, L_0x55d9631ff800;  1 drivers
v0x55d9631b9e60_0 .net "sync", 0 0, L_0x7f9c16eae7b0;  1 drivers
LS_0x55d9631fe810_0_0 .concat [ 1 1 1 1], v0x55d9631b80c0_0, L_0x55d9631fe530, L_0x55d9631fe750, v0x55d9631b7e70_0;
LS_0x55d9631fe810_0_4 .concat [ 1 1 0 0], L_0x55d9631fe640, v0x55d9631b7f30_0;
L_0x55d9631fe810 .concat [ 4 2 0 0], LS_0x55d9631fe810_0_0, LS_0x55d9631fe810_0_4;
L_0x55d9631fe900 .part v0x55d9631b7660_0, 5, 1;
L_0x55d9631fe9a0 .part v0x55d9631b7660_0, 4, 1;
L_0x55d9631fea90 .part v0x55d9631b7660_0, 3, 1;
L_0x55d9631feb30 .part v0x55d9631b7660_0, 2, 1;
L_0x55d9631fec60 .part v0x55d9631b7660_0, 1, 1;
L_0x55d9631fed40 .part v0x55d9631b7660_0, 0, 1;
S_0x55d9631b6e50 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d9631b6ab0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d9631b7050 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d9631b7240_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631b7300_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631b73c0_0 .net "d", 5 0, L_0x55d9631fe810;  1 drivers
o0x7f9c16f05328 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d9631b7490_0 .net "d_load", 5 0, o0x7f9c16f05328;  0 drivers
v0x55d9631b7570_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631b7660_0 .var "q", 5 0;
o0x7f9c16f05388 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631b7740_0 .net "sload", 0 0, o0x7f9c16f05388;  0 drivers
v0x55d9631b7800_0 .net "srst", 0 0, L_0x55d9631ff800;  alias, 1 drivers
S_0x55d9631b7a10 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d9631b6ab0;
 .timescale -6 -6;
    .port_info 0 /INPUT 24 "a";
    .port_info 1 /INPUT 24 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d9631b7bc0 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000011000>;
L_0x55d9631fe530 .functor NOT 1, v0x55d9631b7f30_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631fe640 .functor NOT 1, v0x55d9631b80c0_0, C4<0>, C4<0>, C4<0>;
v0x55d9631b7d70_0 .net "a", 23 0, L_0x7f9c16eae648;  alias, 1 drivers
v0x55d9631b7e70_0 .var "aeb", 0 0;
v0x55d9631b7f30_0 .var "agb", 0 0;
v0x55d9631b8000_0 .net "ageb", 0 0, L_0x55d9631fe640;  alias, 1 drivers
v0x55d9631b80c0_0 .var "alb", 0 0;
v0x55d9631b81d0_0 .net "aleb", 0 0, L_0x55d9631fe530;  alias, 1 drivers
v0x55d9631b8290_0 .net "b", 23 0, v0x55d96319ed60_0;  alias, 1 drivers
E_0x55d9631b7d10 .event edge, v0x55d9631b7d70_0, v0x55d96319ed60_0;
S_0x55d9631ba110 .scope module, "pcnt_min_less_pcnt2_comp" "synchronous_comparator" 4 66, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 24 "a";
    .port_info 5 /INPUT 24 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d9631ba2a0 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000011000>;
L_0x55d9631ffe10 .functor NOT 1, v0x55d9631bb500_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eae7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d963200410 .functor OR 1, v0x55d9631bb5c0_0, L_0x7f9c16eae7f8, C4<0>, C4<0>;
L_0x55d963200510 .functor AND 1, L_0x55d963200410, L_0x55d9631fffc0, C4<1>, C4<1>;
L_0x55d963200580 .functor OR 1, L_0x55d9631ffd00, L_0x7f9c16eae7f8, C4<0>, C4<0>;
L_0x55d963200680 .functor AND 1, L_0x55d963200580, L_0x55d963200060, C4<1>, C4<1>;
L_0x55d963200790 .functor OR 1, v0x55d9631bb500_0, L_0x7f9c16eae7f8, C4<0>, C4<0>;
L_0x55d9632008d0 .functor AND 1, L_0x55d963200790, L_0x55d963200150, C4<1>, C4<1>;
L_0x55d963200990 .functor NOT 1, v0x55d9631bb500_0, C4<0>, C4<0>, C4<0>;
L_0x55d963200a50 .functor OR 1, L_0x55d963200990, L_0x7f9c16eae7f8, C4<0>, C4<0>;
L_0x55d963200ba0 .functor AND 1, L_0x55d963200a50, L_0x55d9632001f0, C4<1>, C4<1>;
L_0x55d963200cc0 .functor OR 1, L_0x55d9631ffbf0, L_0x7f9c16eae7f8, C4<0>, C4<0>;
L_0x55d963200dc0 .functor AND 1, L_0x55d963200cc0, L_0x55d963200290, C4<1>, C4<1>;
L_0x55d963200ea0 .functor OR 1, v0x55d9631bb720_0, L_0x7f9c16eae7f8, C4<0>, C4<0>;
L_0x55d963200fa0 .functor AND 1, L_0x55d963200ea0, L_0x55d963200370, C4<1>, C4<1>;
v0x55d9631bbad0_0 .net *"_ivl_0", 0 0, L_0x55d9631ffe10;  1 drivers
v0x55d9631bbbd0_0 .net *"_ivl_11", 0 0, L_0x55d963200410;  1 drivers
v0x55d9631bbcb0_0 .net *"_ivl_15", 0 0, L_0x55d963200580;  1 drivers
v0x55d9631bbd70_0 .net *"_ivl_19", 0 0, L_0x55d963200790;  1 drivers
v0x55d9631bbe50_0 .net *"_ivl_23", 0 0, L_0x55d963200990;  1 drivers
v0x55d9631bbf30_0 .net *"_ivl_25", 0 0, L_0x55d963200a50;  1 drivers
v0x55d9631bc010_0 .net *"_ivl_29", 0 0, L_0x55d963200cc0;  1 drivers
v0x55d9631bc0f0_0 .net *"_ivl_33", 0 0, L_0x55d963200ea0;  1 drivers
v0x55d9631bc1d0_0 .net "a", 23 0, L_0x7f9c16eae648;  alias, 1 drivers
v0x55d9631bc290_0 .net "aeb", 0 0, L_0x55d9632008d0;  1 drivers
v0x55d9631bc350_0 .net "aeb_d", 0 0, v0x55d9631bb500_0;  1 drivers
v0x55d9631bc3f0_0 .net "aeb_q", 0 0, L_0x55d963200150;  1 drivers
v0x55d9631bc490_0 .net "agb", 0 0, L_0x55d963200510;  1 drivers
v0x55d9631bc550_0 .net "agb_d", 0 0, v0x55d9631bb5c0_0;  1 drivers
v0x55d9631bc620_0 .net "agb_q", 0 0, L_0x55d9631fffc0;  1 drivers
v0x55d9631bc6c0_0 .net "ageb", 0 0, L_0x55d963200680;  1 drivers
v0x55d9631bc780_0 .net "ageb_d", 0 0, L_0x55d9631ffd00;  1 drivers
v0x55d9631bc850_0 .net "ageb_q", 0 0, L_0x55d963200060;  1 drivers
v0x55d9631bc8f0_0 .net "alb", 0 0, L_0x55d963200fa0;  alias, 1 drivers
v0x55d9631bc9b0_0 .net "alb_d", 0 0, v0x55d9631bb720_0;  1 drivers
v0x55d9631bca80_0 .net "alb_q", 0 0, L_0x55d963200370;  1 drivers
v0x55d9631bcb20_0 .net "aleb", 0 0, L_0x55d963200dc0;  1 drivers
v0x55d9631bcbe0_0 .net "aleb_d", 0 0, L_0x55d9631ffbf0;  1 drivers
v0x55d9631bccb0_0 .net "aleb_q", 0 0, L_0x55d963200290;  1 drivers
v0x55d9631bcd50_0 .net "aneb", 0 0, L_0x55d963200ba0;  1 drivers
v0x55d9631bce10_0 .net "aneb_q", 0 0, L_0x55d9632001f0;  1 drivers
v0x55d9631bced0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631bcf70_0 .net "b", 23 0, v0x55d9631a6530_0;  alias, 1 drivers
v0x55d9631bd030_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631bd0d0_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631bd170_0 .net "srst", 0 0, L_0x55d963200e30;  1 drivers
v0x55d9631bd240_0 .net "sync", 0 0, L_0x7f9c16eae7f8;  1 drivers
LS_0x55d9631ffed0_0_0 .concat [ 1 1 1 1], v0x55d9631bb720_0, L_0x55d9631ffbf0, L_0x55d9631ffe10, v0x55d9631bb500_0;
LS_0x55d9631ffed0_0_4 .concat [ 1 1 0 0], L_0x55d9631ffd00, v0x55d9631bb5c0_0;
L_0x55d9631ffed0 .concat [ 4 2 0 0], LS_0x55d9631ffed0_0_0, LS_0x55d9631ffed0_0_4;
L_0x55d9631fffc0 .part v0x55d9631bacc0_0, 5, 1;
L_0x55d963200060 .part v0x55d9631bacc0_0, 4, 1;
L_0x55d963200150 .part v0x55d9631bacc0_0, 3, 1;
L_0x55d9632001f0 .part v0x55d9631bacc0_0, 2, 1;
L_0x55d963200290 .part v0x55d9631bacc0_0, 1, 1;
L_0x55d963200370 .part v0x55d9631bacc0_0, 0, 1;
S_0x55d9631ba4b0 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d9631ba110;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d9631ba6b0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d9631ba8a0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631ba960_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631baa20_0 .net "d", 5 0, L_0x55d9631ffed0;  1 drivers
o0x7f9c16f05e68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d9631baaf0_0 .net "d_load", 5 0, o0x7f9c16f05e68;  0 drivers
v0x55d9631babd0_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631bacc0_0 .var "q", 5 0;
o0x7f9c16f05ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631bada0_0 .net "sload", 0 0, o0x7f9c16f05ec8;  0 drivers
v0x55d9631bae60_0 .net "srst", 0 0, L_0x55d963200e30;  alias, 1 drivers
S_0x55d9631bb070 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d9631ba110;
 .timescale -6 -6;
    .port_info 0 /INPUT 24 "a";
    .port_info 1 /INPUT 24 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d9631bb220 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000011000>;
L_0x55d9631ffbf0 .functor NOT 1, v0x55d9631bb5c0_0, C4<0>, C4<0>, C4<0>;
L_0x55d9631ffd00 .functor NOT 1, v0x55d9631bb720_0, C4<0>, C4<0>, C4<0>;
v0x55d9631bb3d0_0 .net "a", 23 0, L_0x7f9c16eae648;  alias, 1 drivers
v0x55d9631bb500_0 .var "aeb", 0 0;
v0x55d9631bb5c0_0 .var "agb", 0 0;
v0x55d9631bb660_0 .net "ageb", 0 0, L_0x55d9631ffd00;  alias, 1 drivers
v0x55d9631bb720_0 .var "alb", 0 0;
v0x55d9631bb830_0 .net "aleb", 0 0, L_0x55d9631ffbf0;  alias, 1 drivers
v0x55d9631bb8f0_0 .net "b", 23 0, v0x55d9631a6530_0;  alias, 1 drivers
E_0x55d9631bb370 .event edge, v0x55d9631b7d70_0, v0x55d9631a6530_0;
S_0x55d9631bd4f0 .scope module, "pcnt_min_less_pcnt3_comp" "synchronous_comparator" 4 67, 10 31 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "srst";
    .port_info 3 /INPUT 1 "arst";
    .port_info 4 /INPUT 24 "a";
    .port_info 5 /INPUT 24 "b";
    .port_info 6 /INPUT 1 "sync";
    .port_info 7 /OUTPUT 1 "agb";
    .port_info 8 /OUTPUT 1 "ageb";
    .port_info 9 /OUTPUT 1 "aeb";
    .port_info 10 /OUTPUT 1 "aneb";
    .port_info 11 /OUTPUT 1 "aleb";
    .port_info 12 /OUTPUT 1 "alb";
P_0x55d9631bd680 .param/l "WIDTH" 0 10 31, +C4<00000000000000000000000000011000>;
L_0x55d9632013a0 .functor NOT 1, v0x55d9631be890_0, C4<0>, C4<0>, C4<0>;
L_0x7f9c16eae840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d9632019f0 .functor OR 1, v0x55d9631be950_0, L_0x7f9c16eae840, C4<0>, C4<0>;
L_0x55d963201af0 .functor AND 1, L_0x55d9632019f0, L_0x55d963201550, C4<1>, C4<1>;
L_0x55d963201b60 .functor OR 1, L_0x55d963201290, L_0x7f9c16eae840, C4<0>, C4<0>;
L_0x55d963201c60 .functor AND 1, L_0x55d963201b60, L_0x55d9632015f0, C4<1>, C4<1>;
L_0x55d963201d70 .functor OR 1, v0x55d9631be890_0, L_0x7f9c16eae840, C4<0>, C4<0>;
L_0x55d963201eb0 .functor AND 1, L_0x55d963201d70, L_0x55d9632016e0, C4<1>, C4<1>;
L_0x55d963201f70 .functor NOT 1, v0x55d9631be890_0, C4<0>, C4<0>, C4<0>;
L_0x55d963202030 .functor OR 1, L_0x55d963201f70, L_0x7f9c16eae840, C4<0>, C4<0>;
L_0x55d963202180 .functor AND 1, L_0x55d963202030, L_0x55d963201780, C4<1>, C4<1>;
L_0x55d9632022a0 .functor OR 1, L_0x55d963201180, L_0x7f9c16eae840, C4<0>, C4<0>;
L_0x55d9632023a0 .functor AND 1, L_0x55d9632022a0, L_0x55d9632018b0, C4<1>, C4<1>;
L_0x55d963202480 .functor OR 1, v0x55d9631beae0_0, L_0x7f9c16eae840, C4<0>, C4<0>;
L_0x55d963202580 .functor AND 1, L_0x55d963202480, L_0x55d963201950, C4<1>, C4<1>;
v0x55d9631bee40_0 .net *"_ivl_0", 0 0, L_0x55d9632013a0;  1 drivers
v0x55d9631bef40_0 .net *"_ivl_11", 0 0, L_0x55d9632019f0;  1 drivers
v0x55d9631bf020_0 .net *"_ivl_15", 0 0, L_0x55d963201b60;  1 drivers
v0x55d9631bf0e0_0 .net *"_ivl_19", 0 0, L_0x55d963201d70;  1 drivers
v0x55d9631bf1c0_0 .net *"_ivl_23", 0 0, L_0x55d963201f70;  1 drivers
v0x55d9631bf2f0_0 .net *"_ivl_25", 0 0, L_0x55d963202030;  1 drivers
v0x55d9631bf3d0_0 .net *"_ivl_29", 0 0, L_0x55d9632022a0;  1 drivers
v0x55d9631bf4b0_0 .net *"_ivl_33", 0 0, L_0x55d963202480;  1 drivers
v0x55d9631bf590_0 .net "a", 23 0, L_0x7f9c16eae648;  alias, 1 drivers
v0x55d9631bf6e0_0 .net "aeb", 0 0, L_0x55d963201eb0;  1 drivers
v0x55d9631bf7a0_0 .net "aeb_d", 0 0, v0x55d9631be890_0;  1 drivers
v0x55d9631bf840_0 .net "aeb_q", 0 0, L_0x55d9632016e0;  1 drivers
v0x55d9631bf8e0_0 .net "agb", 0 0, L_0x55d963201af0;  1 drivers
v0x55d9631bf9a0_0 .net "agb_d", 0 0, v0x55d9631be950_0;  1 drivers
v0x55d9631bfa70_0 .net "agb_q", 0 0, L_0x55d963201550;  1 drivers
v0x55d9631bfb10_0 .net "ageb", 0 0, L_0x55d963201c60;  1 drivers
v0x55d9631bfbd0_0 .net "ageb_d", 0 0, L_0x55d963201290;  1 drivers
v0x55d9631bfdb0_0 .net "ageb_q", 0 0, L_0x55d9632015f0;  1 drivers
v0x55d9631bfe50_0 .net "alb", 0 0, L_0x55d963202580;  alias, 1 drivers
v0x55d9631bff10_0 .net "alb_d", 0 0, v0x55d9631beae0_0;  1 drivers
v0x55d9631bffe0_0 .net "alb_q", 0 0, L_0x55d963201950;  1 drivers
v0x55d9631c0080_0 .net "aleb", 0 0, L_0x55d9632023a0;  1 drivers
v0x55d9631c0140_0 .net "aleb_d", 0 0, L_0x55d963201180;  1 drivers
v0x55d9631c0210_0 .net "aleb_q", 0 0, L_0x55d9632018b0;  1 drivers
v0x55d9631c02b0_0 .net "aneb", 0 0, L_0x55d963202180;  1 drivers
v0x55d9631c0370_0 .net "aneb_q", 0 0, L_0x55d963201780;  1 drivers
v0x55d9631c0430_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631c04d0_0 .net "b", 23 0, v0x55d9631a7060_0;  alias, 1 drivers
v0x55d9631c0590_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631c0630_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631c06d0_0 .net "srst", 0 0, L_0x55d963202410;  1 drivers
v0x55d9631c07a0_0 .net "sync", 0 0, L_0x7f9c16eae840;  1 drivers
LS_0x55d963201460_0_0 .concat [ 1 1 1 1], v0x55d9631beae0_0, L_0x55d963201180, L_0x55d9632013a0, v0x55d9631be890_0;
LS_0x55d963201460_0_4 .concat [ 1 1 0 0], L_0x55d963201290, v0x55d9631be950_0;
L_0x55d963201460 .concat [ 4 2 0 0], LS_0x55d963201460_0_0, LS_0x55d963201460_0_4;
L_0x55d963201550 .part v0x55d9631be0a0_0, 5, 1;
L_0x55d9632015f0 .part v0x55d9631be0a0_0, 4, 1;
L_0x55d9632016e0 .part v0x55d9631be0a0_0, 3, 1;
L_0x55d963201780 .part v0x55d9631be0a0_0, 2, 1;
L_0x55d9632018b0 .part v0x55d9631be0a0_0, 1, 1;
L_0x55d963201950 .part v0x55d9631be0a0_0, 0, 1;
S_0x55d9631bd890 .scope module, "buffer" "d_flip_flop" 10 48, 6 4 0, S_0x55d9631bd4f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 6 "d_load";
    .port_info 4 /INPUT 6 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 6 "q";
P_0x55d9631bda90 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000110>;
v0x55d9631bdc80_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631bdd40_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631bde00_0 .net "d", 5 0, L_0x55d963201460;  1 drivers
o0x7f9c16f06978 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55d9631bded0_0 .net "d_load", 5 0, o0x7f9c16f06978;  0 drivers
v0x55d9631bdfb0_0 .net "ena", 0 0, v0x55d9631ae720_0;  alias, 1 drivers
v0x55d9631be0a0_0 .var "q", 5 0;
o0x7f9c16f069d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631be180_0 .net "sload", 0 0, o0x7f9c16f069d8;  0 drivers
v0x55d9631be240_0 .net "srst", 0 0, L_0x55d963202410;  alias, 1 drivers
S_0x55d9631be450 .scope module, "comp" "comparator" 10 46, 10 6 0, S_0x55d9631bd4f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 24 "a";
    .port_info 1 /INPUT 24 "b";
    .port_info 2 /OUTPUT 1 "agb";
    .port_info 3 /OUTPUT 1 "ageb";
    .port_info 4 /OUTPUT 1 "aeb";
    .port_info 5 /OUTPUT 1 "aleb";
    .port_info 6 /OUTPUT 1 "alb";
P_0x55d9631be600 .param/l "WIDTH" 0 10 6, +C4<00000000000000000000000000011000>;
L_0x55d963201180 .functor NOT 1, v0x55d9631be950_0, C4<0>, C4<0>, C4<0>;
L_0x55d963201290 .functor NOT 1, v0x55d9631beae0_0, C4<0>, C4<0>, C4<0>;
v0x55d9631be7b0_0 .net "a", 23 0, L_0x7f9c16eae648;  alias, 1 drivers
v0x55d9631be890_0 .var "aeb", 0 0;
v0x55d9631be950_0 .var "agb", 0 0;
v0x55d9631bea20_0 .net "ageb", 0 0, L_0x55d963201290;  alias, 1 drivers
v0x55d9631beae0_0 .var "alb", 0 0;
v0x55d9631beba0_0 .net "aleb", 0 0, L_0x55d963201180;  alias, 1 drivers
v0x55d9631bec60_0 .net "b", 23 0, v0x55d9631a7060_0;  alias, 1 drivers
E_0x55d9631be750 .event edge, v0x55d9631b7d70_0, v0x55d9631a7060_0;
S_0x55d9631c0a50 .scope module, "pcnt_nom_trigger" "d_flip_flop" 4 76, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d9631c0be0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d9631c0dd0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631c0e90_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631c0f50_0 .net "d", 0 0, L_0x55d9632072d0;  1 drivers
o0x7f9c16f07488 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631c1020_0 .net "d_load", 0 0, o0x7f9c16f07488;  0 drivers
L_0x7f9c16eae9f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9631c1100_0 .net "ena", 0 0, L_0x7f9c16eae9f0;  1 drivers
v0x55d9631c1210_0 .var "q", 0 0;
o0x7f9c16f07518 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631c12f0_0 .net "sload", 0 0, o0x7f9c16f07518;  0 drivers
o0x7f9c16f07548 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631c13b0_0 .net "srst", 0 0, o0x7f9c16f07548;  0 drivers
S_0x55d9631c15c0 .scope module, "pcnt_not_nom_trigger" "d_flip_flop" 4 77, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 1 "d_load";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 1 "q";
P_0x55d9631c1750 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000001>;
v0x55d9631c1910_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631c19d0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631c1a90_0 .net "d", 0 0, L_0x55d963207510;  1 drivers
o0x7f9c16f07728 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631c1b60_0 .net "d_load", 0 0, o0x7f9c16f07728;  0 drivers
L_0x7f9c16eaea38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9631c1c40_0 .net "ena", 0 0, L_0x7f9c16eaea38;  1 drivers
v0x55d9631c1d50_0 .var "q", 0 0;
o0x7f9c16f077b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631c1e30_0 .net "sload", 0 0, o0x7f9c16f077b8;  0 drivers
o0x7f9c16f077e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631c1ef0_0 .net "srst", 0 0, o0x7f9c16f077e8;  0 drivers
S_0x55d9631c2100 .scope module, "second_angle_counter" "counter" 4 184, 7 8 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "sload";
    .port_info 4 /INPUT 16 "d_load";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
    .port_info 8 /OUTPUT 1 "carry_out";
P_0x55d9631bf630 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000010000>;
P_0x55d9631bf670 .param/l "add_sub_const" 1 7 29, C4<0000000000000001>;
L_0x7f9c16eaf380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d96320ddc0 .functor NOT 1, L_0x7f9c16eaf380, C4<0>, C4<0>, C4<0>;
L_0x55d96320de30 .functor AND 1, L_0x55d96320e0e0, L_0x55d96320ddc0, C4<1>, C4<1>;
L_0x55d96320def0 .functor AND 1, L_0x55d96320e310, L_0x7f9c16eaf380, C4<1>, C4<1>;
L_0x55d96320df60 .functor OR 1, L_0x55d96320de30, L_0x55d96320def0, C4<0>, C4<0>;
v0x55d9631c4520_0 .net *"_ivl_0", 0 0, L_0x55d96320ddc0;  1 drivers
v0x55d9631c4600_0 .net *"_ivl_2", 0 0, L_0x55d96320de30;  1 drivers
v0x55d9631c46e0_0 .net *"_ivl_4", 0 0, L_0x55d96320def0;  1 drivers
v0x55d9631c47d0_0 .net "add_carry", 0 0, L_0x55d96320e0e0;  1 drivers
v0x55d9631c4890_0 .net "add_mult_sub_out", 15 0, v0x55d9631c3c30_0;  1 drivers
v0x55d9631c49a0_0 .net "add_out", 15 0, L_0x55d96320e1d0;  1 drivers
v0x55d9631c4a60_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631c4b00_0 .net "carry_out", 0 0, L_0x55d96320df60;  alias, 1 drivers
v0x55d9631c4ba0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631c54e0_0 .net "d_load", 15 0, L_0x7f9c16eaf260;  alias, 1 drivers
v0x55d9631c55a0_0 .net "ena", 0 0, L_0x55d96320d9a0;  alias, 1 drivers
v0x55d9631c5670_0 .net "q", 15 0, v0x55d9631c33d0_0;  alias, 1 drivers
v0x55d9631c5710_0 .net "sel", 0 0, L_0x7f9c16eaf380;  1 drivers
v0x55d9631c57e0_0 .net "sload", 0 0, L_0x55d96320dcc0;  alias, 1 drivers
v0x55d9631c58b0_0 .net "srst", 0 0, L_0x7f9c16eaf2a8;  alias, 1 drivers
v0x55d9631c5980_0 .net "sub_carry", 0 0, L_0x55d96320e310;  1 drivers
v0x55d9631c5a20_0 .net "sub_out", 15 0, L_0x55d96320e400;  1 drivers
L_0x55d96320e0e0 .part v0x55d9631c2aa0_0, 16, 1;
L_0x55d96320e1d0 .part v0x55d9631c2aa0_0, 0, 16;
L_0x55d96320e310 .part v0x55d9631c43b0_0, 16, 1;
L_0x55d96320e400 .part v0x55d9631c43b0_0, 0, 16;
S_0x55d9631c2510 .scope module, "add0" "iadd" 7 32, 8 4 0, S_0x55d9631c2100;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "out";
P_0x55d9631c2710 .param/l "WIDTH" 0 8 4, +C4<00000000000000000000000000010000>;
v0x55d9631c2890_0 .net "a", 15 0, v0x55d9631c33d0_0;  alias, 1 drivers
L_0x7f9c16eaf2f0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9631c29c0_0 .net "b", 15 0, L_0x7f9c16eaf2f0;  1 drivers
v0x55d9631c2aa0_0 .var "out", 16 0;
E_0x55d9631a03e0 .event edge, v0x55d9631984c0_0, v0x55d9631c29c0_0;
S_0x55d9631c2be0 .scope module, "dff0" "d_flip_flop" 7 31, 6 4 0, S_0x55d9631c2100;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 16 "d_load";
    .port_info 4 /INPUT 16 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
P_0x55d9631c2dc0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
v0x55d9631c2fb0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631c3050_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631c3110_0 .net "d", 15 0, v0x55d9631c3c30_0;  alias, 1 drivers
v0x55d9631c31e0_0 .net "d_load", 15 0, L_0x7f9c16eaf260;  alias, 1 drivers
v0x55d9631c32c0_0 .net "ena", 0 0, L_0x55d96320d9a0;  alias, 1 drivers
v0x55d9631c33d0_0 .var "q", 15 0;
v0x55d9631c3490_0 .net "sload", 0 0, L_0x55d96320dcc0;  alias, 1 drivers
v0x55d9631c3550_0 .net "srst", 0 0, L_0x7f9c16eaf2a8;  alias, 1 drivers
S_0x55d9631c3760 .scope module, "mult1" "mult2to1" 7 34, 9 4 0, S_0x55d9631c2100;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 16 "out";
P_0x55d9631c38f0 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
v0x55d9631c3a50_0 .net "a", 15 0, L_0x55d96320e1d0;  alias, 1 drivers
v0x55d9631c3b50_0 .net "b", 15 0, L_0x55d96320e400;  alias, 1 drivers
v0x55d9631c3c30_0 .var "out", 15 0;
v0x55d9631c3d30_0 .net "sel", 0 0, L_0x7f9c16eaf380;  alias, 1 drivers
E_0x55d9631c39f0 .event edge, v0x55d9631c3d30_0, v0x55d9631c3b50_0, v0x55d9631c3a50_0;
S_0x55d9631c3e80 .scope module, "sub0" "isub" 7 33, 8 15 0, S_0x55d9631c2100;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "out";
P_0x55d9631c4060 .param/l "WIDTH" 0 8 15, +C4<00000000000000000000000000010000>;
v0x55d9631c41f0_0 .net "a", 15 0, v0x55d9631c33d0_0;  alias, 1 drivers
L_0x7f9c16eaf338 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9631c42d0_0 .net "b", 15 0, L_0x7f9c16eaf338;  1 drivers
v0x55d9631c43b0_0 .var "out", 16 0;
E_0x55d9631c4170 .event edge, v0x55d9631984c0_0, v0x55d9631c42d0_0;
S_0x55d9631c5cc0 .scope module, "slave_angle_counter_0" "counter" 4 209, 7 8 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "sload";
    .port_info 4 /INPUT 16 "d_load";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
    .port_info 8 /OUTPUT 1 "carry_out";
P_0x55d9631c4c40 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000010000>;
P_0x55d9631c4c80 .param/l "add_sub_const" 1 7 29, C4<0000000000000001>;
L_0x7f9c16eaf6e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d9632106e0 .functor NOT 1, L_0x7f9c16eaf6e0, C4<0>, C4<0>, C4<0>;
L_0x55d9632107a0 .functor AND 1, L_0x55d963210a20, L_0x55d9632106e0, C4<1>, C4<1>;
L_0x55d963210860 .functor AND 1, L_0x55d963210c50, L_0x7f9c16eaf6e0, C4<1>, C4<1>;
L_0x55d9632108d0 .functor OR 1, L_0x55d9632107a0, L_0x55d963210860, C4<0>, C4<0>;
v0x55d9631c89f0_0 .net *"_ivl_0", 0 0, L_0x55d9632106e0;  1 drivers
v0x55d9631c8ad0_0 .net *"_ivl_2", 0 0, L_0x55d9632107a0;  1 drivers
v0x55d9631c8bb0_0 .net *"_ivl_4", 0 0, L_0x55d963210860;  1 drivers
v0x55d9631c8ca0_0 .net "add_carry", 0 0, L_0x55d963210a20;  1 drivers
v0x55d9631c8d60_0 .net "add_mult_sub_out", 15 0, v0x55d9631c8100_0;  1 drivers
v0x55d9631c8ec0_0 .net "add_out", 15 0, L_0x55d963210b10;  1 drivers
v0x55d9631c8f80_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631c9020_0 .net "carry_out", 0 0, L_0x55d9632108d0;  alias, 1 drivers
v0x55d9631c90c0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631c9160_0 .net "d_load", 15 0, v0x55d9631ca8d0_0;  alias, 1 drivers
v0x55d9631c9220_0 .net "ena", 0 0, L_0x55d96320fe60;  alias, 1 drivers
v0x55d9631c92f0_0 .net "q", 15 0, v0x55d9631c7830_0;  alias, 1 drivers
v0x55d9631c9390_0 .net "sel", 0 0, L_0x7f9c16eaf6e0;  1 drivers
v0x55d9631c9460_0 .net "sload", 0 0, L_0x55d9632102d0;  alias, 1 drivers
v0x55d9631c9530_0 .net "srst", 0 0, L_0x7f9c16eaf5c0;  alias, 1 drivers
v0x55d9631c9600_0 .net "sub_carry", 0 0, L_0x55d963210c50;  1 drivers
v0x55d9631c96a0_0 .net "sub_out", 15 0, L_0x55d963210d40;  1 drivers
L_0x55d963210a20 .part v0x55d9631c6680_0, 16, 1;
L_0x55d963210b10 .part v0x55d9631c6680_0, 0, 16;
L_0x55d963210c50 .part v0x55d9631c8880_0, 16, 1;
L_0x55d963210d40 .part v0x55d9631c8880_0, 0, 16;
S_0x55d9631c6100 .scope module, "add0" "iadd" 7 32, 8 4 0, S_0x55d9631c5cc0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "out";
P_0x55d9631c6300 .param/l "WIDTH" 0 8 4, +C4<00000000000000000000000000010000>;
v0x55d9631c64c0_0 .net "a", 15 0, v0x55d9631c7830_0;  alias, 1 drivers
L_0x7f9c16eaf650 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9631c65a0_0 .net "b", 15 0, L_0x7f9c16eaf650;  1 drivers
v0x55d9631c6680_0 .var "out", 16 0;
E_0x55d9631c6440 .event edge, v0x55d963110ba0_0, v0x55d9631c65a0_0;
S_0x55d9631c67f0 .scope module, "dff0" "d_flip_flop" 7 31, 6 4 0, S_0x55d9631c5cc0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 16 "d_load";
    .port_info 4 /INPUT 16 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
P_0x55d9631c6980 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
v0x55d9631c6c00_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631c74b0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631c7570_0 .net "d", 15 0, v0x55d9631c8100_0;  alias, 1 drivers
v0x55d9631c7640_0 .net "d_load", 15 0, v0x55d9631ca8d0_0;  alias, 1 drivers
v0x55d9631c7720_0 .net "ena", 0 0, L_0x55d96320fe60;  alias, 1 drivers
v0x55d9631c7830_0 .var "q", 15 0;
v0x55d9631c78f0_0 .net "sload", 0 0, L_0x55d9632102d0;  alias, 1 drivers
v0x55d9631c79b0_0 .net "srst", 0 0, L_0x7f9c16eaf5c0;  alias, 1 drivers
S_0x55d9631c7bc0 .scope module, "mult1" "mult2to1" 7 34, 9 4 0, S_0x55d9631c5cc0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 16 "out";
P_0x55d9631c7d50 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
v0x55d9631c7f20_0 .net "a", 15 0, L_0x55d963210b10;  alias, 1 drivers
v0x55d9631c8020_0 .net "b", 15 0, L_0x55d963210d40;  alias, 1 drivers
v0x55d9631c8100_0 .var "out", 15 0;
v0x55d9631c8200_0 .net "sel", 0 0, L_0x7f9c16eaf6e0;  alias, 1 drivers
E_0x55d9631c7ec0 .event edge, v0x55d9631c8200_0, v0x55d9631c8020_0, v0x55d9631c7f20_0;
S_0x55d9631c8350 .scope module, "sub0" "isub" 7 33, 8 15 0, S_0x55d9631c5cc0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "out";
P_0x55d9631c8530 .param/l "WIDTH" 0 8 15, +C4<00000000000000000000000000010000>;
v0x55d9631c86c0_0 .net "a", 15 0, v0x55d9631c7830_0;  alias, 1 drivers
L_0x7f9c16eaf698 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9631c87a0_0 .net "b", 15 0, L_0x7f9c16eaf698;  1 drivers
v0x55d9631c8880_0 .var "out", 16 0;
E_0x55d9631c8640 .event edge, v0x55d963110ba0_0, v0x55d9631c87a0_0;
S_0x55d9631c9940 .scope module, "slave_angle_counter_0_d_load_sel" "mult2to1" 4 199, 9 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 16 "out";
P_0x55d9631c9ad0 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
L_0x7f9c16eaf530 .functor BUFT 1, C4<0000111011111111>, C4<0>, C4<0>, C4<0>;
v0x55d9631c9cc0_0 .net "a", 15 0, L_0x7f9c16eaf530;  1 drivers
L_0x7f9c16eaf578 .functor BUFT 1, C4<0000010010111111>, C4<0>, C4<0>, C4<0>;
v0x55d9631c9dc0_0 .net "b", 15 0, L_0x7f9c16eaf578;  1 drivers
v0x55d9631c9ea0_0 .var "out", 15 0;
v0x55d9631c9f90_0 .net "sel", 0 0, L_0x55d963210670;  1 drivers
E_0x55d9631c9c40 .event edge, v0x55d9631c9f90_0, v0x55d9631c9dc0_0, v0x55d9631c9cc0_0;
S_0x55d9631ca100 .scope module, "slave_angle_counter_0_load_data_buffer" "d_flip_flop" 4 205, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 16 "d_load";
    .port_info 4 /INPUT 16 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
P_0x55d9631ca2e0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
v0x55d9631ca4a0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631ca560_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631ca620_0 .net "d", 15 0, v0x55d9631c9ea0_0;  alias, 1 drivers
o0x7f9c16f08bf8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55d9631ca720_0 .net "d_load", 15 0, o0x7f9c16f08bf8;  0 drivers
L_0x7f9c16eaf608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9631ca7c0_0 .net "ena", 0 0, L_0x7f9c16eaf608;  1 drivers
v0x55d9631ca8d0_0 .var "q", 15 0;
o0x7f9c16f08c58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631ca9e0_0 .net "sload", 0 0, o0x7f9c16f08c58;  0 drivers
o0x7f9c16f08c88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631caaa0_0 .net "srst", 0 0, o0x7f9c16f08c88;  0 drivers
S_0x55d9631cacb0 .scope module, "slave_angle_counter_1" "counter" 4 228, 7 8 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "sload";
    .port_info 4 /INPUT 16 "d_load";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
    .port_info 8 /OUTPUT 1 "carry_out";
P_0x55d9631c6a20 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000010000>;
P_0x55d9631c6a60 .param/l "add_sub_const" 1 7 29, C4<0000000000000001>;
L_0x7f9c16eaf8d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d963211b20 .functor NOT 1, L_0x7f9c16eaf8d8, C4<0>, C4<0>, C4<0>;
L_0x55d963211be0 .functor AND 1, L_0x55d963211ef0, L_0x55d963211b20, C4<1>, C4<1>;
L_0x55d963211cd0 .functor AND 1, L_0x55d963212120, L_0x7f9c16eaf8d8, C4<1>, C4<1>;
L_0x55d963211d70 .functor OR 1, L_0x55d963211be0, L_0x55d963211cd0, C4<0>, C4<0>;
v0x55d9631cd170_0 .net *"_ivl_0", 0 0, L_0x55d963211b20;  1 drivers
v0x55d9631cd250_0 .net *"_ivl_2", 0 0, L_0x55d963211be0;  1 drivers
v0x55d9631cd330_0 .net *"_ivl_4", 0 0, L_0x55d963211cd0;  1 drivers
v0x55d9631cd420_0 .net "add_carry", 0 0, L_0x55d963211ef0;  1 drivers
v0x55d9631cd4e0_0 .net "add_mult_sub_out", 15 0, v0x55d9631cc880_0;  1 drivers
v0x55d9631cd640_0 .net "add_out", 15 0, L_0x55d963211fe0;  1 drivers
v0x55d9631cd700_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631cd7a0_0 .net "carry_out", 0 0, L_0x55d963211d70;  alias, 1 drivers
v0x55d9631cd840_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631cd8e0_0 .net "d_load", 15 0, v0x55d9631cf050_0;  alias, 1 drivers
v0x55d9631cd9a0_0 .net "ena", 0 0, L_0x55d963211250;  alias, 1 drivers
v0x55d9631cda70_0 .net "q", 15 0, v0x55d9631cbfb0_0;  alias, 1 drivers
v0x55d9631cdb10_0 .net "sel", 0 0, L_0x7f9c16eaf8d8;  1 drivers
v0x55d9631cdbe0_0 .net "sload", 0 0, L_0x55d9632116e0;  alias, 1 drivers
v0x55d9631cdcb0_0 .net "srst", 0 0, L_0x7f9c16eaf7b8;  alias, 1 drivers
v0x55d9631cdd80_0 .net "sub_carry", 0 0, L_0x55d963212120;  1 drivers
v0x55d9631cde20_0 .net "sub_out", 15 0, L_0x55d963212210;  1 drivers
L_0x55d963211ef0 .part v0x55d9631cb610_0, 16, 1;
L_0x55d963211fe0 .part v0x55d9631cb610_0, 0, 16;
L_0x55d963212120 .part v0x55d9631cd000_0, 16, 1;
L_0x55d963212210 .part v0x55d9631cd000_0, 0, 16;
S_0x55d9631cb0c0 .scope module, "add0" "iadd" 7 32, 8 4 0, S_0x55d9631cacb0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "out";
P_0x55d9631cb2c0 .param/l "WIDTH" 0 8 4, +C4<00000000000000000000000000010000>;
v0x55d9631cb450_0 .net "a", 15 0, v0x55d9631cbfb0_0;  alias, 1 drivers
L_0x7f9c16eaf848 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9631cb530_0 .net "b", 15 0, L_0x7f9c16eaf848;  1 drivers
v0x55d9631cb610_0 .var "out", 16 0;
E_0x55d9631cb3d0 .event edge, v0x55d9630cb5a0_0, v0x55d9631cb530_0;
S_0x55d9631cb780 .scope module, "dff0" "d_flip_flop" 7 31, 6 4 0, S_0x55d9631cacb0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 16 "d_load";
    .port_info 4 /INPUT 16 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
P_0x55d9631cb910 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
v0x55d9631cbb90_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631cbc30_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631cbcf0_0 .net "d", 15 0, v0x55d9631cc880_0;  alias, 1 drivers
v0x55d9631cbdc0_0 .net "d_load", 15 0, v0x55d9631cf050_0;  alias, 1 drivers
v0x55d9631cbea0_0 .net "ena", 0 0, L_0x55d963211250;  alias, 1 drivers
v0x55d9631cbfb0_0 .var "q", 15 0;
v0x55d9631cc070_0 .net "sload", 0 0, L_0x55d9632116e0;  alias, 1 drivers
v0x55d9631cc130_0 .net "srst", 0 0, L_0x7f9c16eaf7b8;  alias, 1 drivers
S_0x55d9631cc340 .scope module, "mult1" "mult2to1" 7 34, 9 4 0, S_0x55d9631cacb0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 16 "out";
P_0x55d9631cc4d0 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
v0x55d9631cc6a0_0 .net "a", 15 0, L_0x55d963211fe0;  alias, 1 drivers
v0x55d9631cc7a0_0 .net "b", 15 0, L_0x55d963212210;  alias, 1 drivers
v0x55d9631cc880_0 .var "out", 15 0;
v0x55d9631cc980_0 .net "sel", 0 0, L_0x7f9c16eaf8d8;  alias, 1 drivers
E_0x55d9631cc640 .event edge, v0x55d9631cc980_0, v0x55d9631cc7a0_0, v0x55d9631cc6a0_0;
S_0x55d9631ccad0 .scope module, "sub0" "isub" 7 33, 8 15 0, S_0x55d9631cacb0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "out";
P_0x55d9631cccb0 .param/l "WIDTH" 0 8 15, +C4<00000000000000000000000000010000>;
v0x55d9631cce40_0 .net "a", 15 0, v0x55d9631cbfb0_0;  alias, 1 drivers
L_0x7f9c16eaf890 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9631ccf20_0 .net "b", 15 0, L_0x7f9c16eaf890;  1 drivers
v0x55d9631cd000_0 .var "out", 16 0;
E_0x55d9631ccdc0 .event edge, v0x55d9630cb5a0_0, v0x55d9631ccf20_0;
S_0x55d9631ce0c0 .scope module, "slave_angle_counter_1_d_load_sel" "mult2to1" 4 218, 9 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 16 "out";
P_0x55d9631ce250 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
L_0x7f9c16eaf728 .functor BUFT 1, C4<0000111011111111>, C4<0>, C4<0>, C4<0>;
v0x55d9631ce440_0 .net "a", 15 0, L_0x7f9c16eaf728;  1 drivers
L_0x7f9c16eaf770 .functor BUFT 1, C4<0000110000111111>, C4<0>, C4<0>, C4<0>;
v0x55d9631ce540_0 .net "b", 15 0, L_0x7f9c16eaf770;  1 drivers
v0x55d9631ce620_0 .var "out", 15 0;
v0x55d9631ce710_0 .net "sel", 0 0, L_0x55d963211ab0;  1 drivers
E_0x55d9631ce3c0 .event edge, v0x55d9631ce710_0, v0x55d9631ce540_0, v0x55d9631ce440_0;
S_0x55d9631ce880 .scope module, "slave_angle_counter_1_load_data_buffer" "d_flip_flop" 4 224, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 16 "d_load";
    .port_info 4 /INPUT 16 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
P_0x55d9631cea60 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
v0x55d9631cec20_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631cece0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631ceda0_0 .net "d", 15 0, v0x55d9631ce620_0;  alias, 1 drivers
o0x7f9c16f09828 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55d9631ceea0_0 .net "d_load", 15 0, o0x7f9c16f09828;  0 drivers
L_0x7f9c16eaf800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9631cef40_0 .net "ena", 0 0, L_0x7f9c16eaf800;  1 drivers
v0x55d9631cf050_0 .var "q", 15 0;
o0x7f9c16f09888 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631cf160_0 .net "sload", 0 0, o0x7f9c16f09888;  0 drivers
o0x7f9c16f098b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631cf220_0 .net "srst", 0 0, o0x7f9c16f098b8;  0 drivers
S_0x55d9631cf430 .scope module, "step_counter" "counter" 4 131, 7 8 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "sload";
    .port_info 4 /INPUT 18 "d_load";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 18 "q";
    .port_info 8 /OUTPUT 1 "carry_out";
P_0x55d9631cb9b0 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000010010>;
P_0x55d9631cb9f0 .param/l "add_sub_const" 1 7 29, C4<000000000000000001>;
L_0x7f9c16eaee28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d96320b0c0 .functor NOT 1, L_0x7f9c16eaee28, C4<0>, C4<0>, C4<0>;
L_0x55d96320b180 .functor AND 1, L_0x55d96320b370, L_0x55d96320b0c0, C4<1>, C4<1>;
L_0x55d96320b240 .functor AND 1, L_0x55d96320b5a0, L_0x7f9c16eaee28, C4<1>, C4<1>;
L_0x55d96320b2b0 .functor OR 1, L_0x55d96320b180, L_0x55d96320b240, C4<0>, C4<0>;
v0x55d9631d1900_0 .net *"_ivl_0", 0 0, L_0x55d96320b0c0;  1 drivers
v0x55d9631d19e0_0 .net *"_ivl_2", 0 0, L_0x55d96320b180;  1 drivers
v0x55d9631d1ac0_0 .net *"_ivl_4", 0 0, L_0x55d96320b240;  1 drivers
v0x55d9631d1bb0_0 .net "add_carry", 0 0, L_0x55d96320b370;  1 drivers
v0x55d9631d1c70_0 .net "add_mult_sub_out", 17 0, v0x55d9631d0ff0_0;  1 drivers
v0x55d9631d1dd0_0 .net "add_out", 17 0, L_0x55d96320b460;  1 drivers
v0x55d9631d1e90_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631d1f30_0 .net "carry_out", 0 0, L_0x55d96320b2b0;  alias, 1 drivers
v0x55d9631d1fd0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631d2070_0 .net "d_load", 17 0, v0x55d9631d3010_0;  alias, 1 drivers
v0x55d9631d2130_0 .net "ena", 0 0, L_0x55d96320a5f0;  alias, 1 drivers
v0x55d9631d2200_0 .net "q", 17 0, v0x55d9631d0710_0;  alias, 1 drivers
v0x55d9631d22a0_0 .net "sel", 0 0, L_0x7f9c16eaee28;  1 drivers
v0x55d9631d2370_0 .net "sload", 0 0, L_0x55d96320ac20;  alias, 1 drivers
v0x55d9631d2440_0 .net "srst", 0 0, L_0x55d96320ae40;  alias, 1 drivers
v0x55d9631d2510_0 .net "sub_carry", 0 0, L_0x55d96320b5a0;  1 drivers
v0x55d9631d25b0_0 .net "sub_out", 17 0, L_0x55d96320b690;  1 drivers
L_0x55d96320b370 .part v0x55d9631cfdb0_0, 18, 1;
L_0x55d96320b460 .part v0x55d9631cfdb0_0, 0, 18;
L_0x55d96320b5a0 .part v0x55d9631d17c0_0, 18, 1;
L_0x55d96320b690 .part v0x55d9631d17c0_0, 0, 18;
S_0x55d9631cf840 .scope module, "add0" "iadd" 7 32, 8 4 0, S_0x55d9631cf430;
 .timescale -6 -6;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 19 "out";
P_0x55d9631cfa40 .param/l "WIDTH" 0 8 4, +C4<00000000000000000000000000010010>;
v0x55d9631cfbd0_0 .net "a", 17 0, v0x55d9631d0710_0;  alias, 1 drivers
L_0x7f9c16eaed98 .functor BUFT 1, C4<000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9631cfcd0_0 .net "b", 17 0, L_0x7f9c16eaed98;  1 drivers
v0x55d9631cfdb0_0 .var "out", 18 0;
E_0x55d9631cfb50 .event edge, v0x55d9631cfbd0_0, v0x55d9631cfcd0_0;
S_0x55d9631cff20 .scope module, "dff0" "d_flip_flop" 7 31, 6 4 0, S_0x55d9631cf430;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 18 "d_load";
    .port_info 4 /INPUT 18 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 18 "q";
P_0x55d9631d0100 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000010010>;
v0x55d9631d02f0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631d0390_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631d0450_0 .net "d", 17 0, v0x55d9631d0ff0_0;  alias, 1 drivers
v0x55d9631d0520_0 .net "d_load", 17 0, v0x55d9631d3010_0;  alias, 1 drivers
v0x55d9631d0600_0 .net "ena", 0 0, L_0x55d96320a5f0;  alias, 1 drivers
v0x55d9631d0710_0 .var "q", 17 0;
v0x55d9631d07d0_0 .net "sload", 0 0, L_0x55d96320ac20;  alias, 1 drivers
v0x55d9631d0870_0 .net "srst", 0 0, L_0x55d96320ae40;  alias, 1 drivers
S_0x55d9631d0a80 .scope module, "mult1" "mult2to1" 7 34, 9 4 0, S_0x55d9631cf430;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 18 "a";
    .port_info 2 /INPUT 18 "b";
    .port_info 3 /OUTPUT 18 "out";
P_0x55d9631d0c40 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000010010>;
v0x55d9631d0e10_0 .net "a", 17 0, L_0x55d96320b460;  alias, 1 drivers
v0x55d9631d0f10_0 .net "b", 17 0, L_0x55d96320b690;  alias, 1 drivers
v0x55d9631d0ff0_0 .var "out", 17 0;
v0x55d9631d10f0_0 .net "sel", 0 0, L_0x7f9c16eaee28;  alias, 1 drivers
E_0x55d9631d0db0 .event edge, v0x55d9631d10f0_0, v0x55d9631d0f10_0, v0x55d9631d0e10_0;
S_0x55d9631d1240 .scope module, "sub0" "isub" 7 33, 8 15 0, S_0x55d9631cf430;
 .timescale -6 -6;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 19 "out";
P_0x55d9631d1420 .param/l "WIDTH" 0 8 15, +C4<00000000000000000000000000010010>;
v0x55d9631d15b0_0 .net "a", 17 0, v0x55d9631d0710_0;  alias, 1 drivers
L_0x7f9c16eaede0 .functor BUFT 1, C4<000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9631d16e0_0 .net "b", 17 0, L_0x7f9c16eaede0;  1 drivers
v0x55d9631d17c0_0 .var "out", 18 0;
E_0x55d9631d1530 .event edge, v0x55d9631cfbd0_0, v0x55d9631d16e0_0;
S_0x55d9631d2850 .scope module, "step_counter_load_data_buffer" "d_flip_flop" 4 125, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 18 "d_load";
    .port_info 4 /INPUT 18 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 18 "q";
P_0x55d9631d29e0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000010010>;
v0x55d9631d2bd0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631d2c90_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631d2d50_0 .net "d", 17 0, L_0x55d96320ace0;  alias, 1 drivers
o0x7f9c16f0a338 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d9631d2e20_0 .net "d_load", 17 0, o0x7f9c16f0a338;  0 drivers
L_0x7f9c16eaed50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9631d2f00_0 .net "ena", 0 0, L_0x7f9c16eaed50;  1 drivers
v0x55d9631d3010_0 .var "q", 17 0;
o0x7f9c16f0a398 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631d3120_0 .net "sload", 0 0, o0x7f9c16f0a398;  0 drivers
o0x7f9c16f0a3c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631d31e0_0 .net "srst", 0 0, o0x7f9c16f0a3c8;  0 drivers
S_0x55d9631d33f0 .scope module, "tick_counter" "counter" 4 150, 7 8 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "sload";
    .port_info 4 /INPUT 16 "d_load";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
    .port_info 8 /OUTPUT 1 "carry_out";
P_0x55d9631cf610 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000010000>;
P_0x55d9631cf650 .param/l "add_sub_const" 1 7 29, C4<0000000000000001>;
L_0x7f9c16eaefd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d96320bf30 .functor NOT 1, L_0x7f9c16eaefd8, C4<0>, C4<0>, C4<0>;
L_0x55d96320bfa0 .functor AND 1, L_0x55d96320c210, L_0x55d96320bf30, C4<1>, C4<1>;
L_0x55d96320c060 .functor AND 1, L_0x55d96320c440, L_0x7f9c16eaefd8, C4<1>, C4<1>;
L_0x55d96320c0d0 .functor OR 1, L_0x55d96320bfa0, L_0x55d96320c060, C4<0>, C4<0>;
v0x55d9631d58c0_0 .net *"_ivl_0", 0 0, L_0x55d96320bf30;  1 drivers
v0x55d9631d59a0_0 .net *"_ivl_2", 0 0, L_0x55d96320bfa0;  1 drivers
v0x55d9631d5a80_0 .net *"_ivl_4", 0 0, L_0x55d96320c060;  1 drivers
v0x55d9631d5b70_0 .net "add_carry", 0 0, L_0x55d96320c210;  1 drivers
v0x55d9631d5c30_0 .net "add_mult_sub_out", 15 0, v0x55d9631d4fb0_0;  1 drivers
v0x55d9631d5d90_0 .net "add_out", 15 0, L_0x55d96320c300;  1 drivers
v0x55d9631d5e50_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631d5ef0_0 .net "carry_out", 0 0, L_0x55d96320c0d0;  alias, 1 drivers
v0x55d9631d5f90_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631d6030_0 .net "d_load", 15 0, v0x55d9631d7790_0;  alias, 1 drivers
v0x55d9631d60f0_0 .net "ena", 0 0, L_0x55d96320b990;  alias, 1 drivers
v0x55d9631d61c0_0 .net "q", 15 0, v0x55d9631d46d0_0;  alias, 1 drivers
v0x55d9631d6260_0 .net "sel", 0 0, L_0x7f9c16eaefd8;  1 drivers
v0x55d9631d6330_0 .net "sload", 0 0, L_0x55d96320bc20;  alias, 1 drivers
v0x55d9631d6400_0 .net "srst", 0 0, L_0x55d96320bc90;  alias, 1 drivers
v0x55d9631d64d0_0 .net "sub_carry", 0 0, L_0x55d96320c440;  1 drivers
v0x55d9631d6570_0 .net "sub_out", 15 0, L_0x55d96320c530;  1 drivers
L_0x55d96320c210 .part v0x55d9631d3d70_0, 16, 1;
L_0x55d96320c300 .part v0x55d9631d3d70_0, 0, 16;
L_0x55d96320c440 .part v0x55d9631d5780_0, 16, 1;
L_0x55d96320c530 .part v0x55d9631d5780_0, 0, 16;
S_0x55d9631d3800 .scope module, "add0" "iadd" 7 32, 8 4 0, S_0x55d9631d33f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "out";
P_0x55d9631d3a00 .param/l "WIDTH" 0 8 4, +C4<00000000000000000000000000010000>;
v0x55d9631d3b90_0 .net "a", 15 0, v0x55d9631d46d0_0;  alias, 1 drivers
L_0x7f9c16eaef48 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9631d3c90_0 .net "b", 15 0, L_0x7f9c16eaef48;  1 drivers
v0x55d9631d3d70_0 .var "out", 16 0;
E_0x55d9631d3b10 .event edge, v0x55d9631d3b90_0, v0x55d9631d3c90_0;
S_0x55d9631d3ee0 .scope module, "dff0" "d_flip_flop" 7 31, 6 4 0, S_0x55d9631d33f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 16 "d_load";
    .port_info 4 /INPUT 16 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
P_0x55d9631d40c0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
v0x55d9631d42b0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631d4350_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631d4410_0 .net "d", 15 0, v0x55d9631d4fb0_0;  alias, 1 drivers
v0x55d9631d44e0_0 .net "d_load", 15 0, v0x55d9631d7790_0;  alias, 1 drivers
v0x55d9631d45c0_0 .net "ena", 0 0, L_0x55d96320b990;  alias, 1 drivers
v0x55d9631d46d0_0 .var "q", 15 0;
v0x55d9631d4790_0 .net "sload", 0 0, L_0x55d96320bc20;  alias, 1 drivers
v0x55d9631d4830_0 .net "srst", 0 0, L_0x55d96320bc90;  alias, 1 drivers
S_0x55d9631d4a40 .scope module, "mult1" "mult2to1" 7 34, 9 4 0, S_0x55d9631d33f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 16 "out";
P_0x55d9631d4c00 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
v0x55d9631d4dd0_0 .net "a", 15 0, L_0x55d96320c300;  alias, 1 drivers
v0x55d9631d4ed0_0 .net "b", 15 0, L_0x55d96320c530;  alias, 1 drivers
v0x55d9631d4fb0_0 .var "out", 15 0;
v0x55d9631d50b0_0 .net "sel", 0 0, L_0x7f9c16eaefd8;  alias, 1 drivers
E_0x55d9631d4d70 .event edge, v0x55d9631d50b0_0, v0x55d9631d4ed0_0, v0x55d9631d4dd0_0;
S_0x55d9631d5200 .scope module, "sub0" "isub" 7 33, 8 15 0, S_0x55d9631d33f0;
 .timescale -6 -6;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "out";
P_0x55d9631d53e0 .param/l "WIDTH" 0 8 15, +C4<00000000000000000000000000010000>;
v0x55d9631d5570_0 .net "a", 15 0, v0x55d9631d46d0_0;  alias, 1 drivers
L_0x7f9c16eaef90 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d9631d56a0_0 .net "b", 15 0, L_0x7f9c16eaef90;  1 drivers
v0x55d9631d5780_0 .var "out", 16 0;
E_0x55d9631d54f0 .event edge, v0x55d9631d3b90_0, v0x55d9631d56a0_0;
S_0x55d9631d6810 .scope module, "tick_counter_d_load_sel" "mult2to1" 4 140, 9 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 16 "out";
P_0x55d9631d69a0 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
L_0x7f9c16eaee70 .functor BUFT 1, C4<0000000001000000>, C4<0>, C4<0>, C4<0>;
v0x55d9631d6b90_0 .net "a", 15 0, L_0x7f9c16eaee70;  1 drivers
L_0x7f9c16eaeeb8 .functor BUFT 1, C4<0000000011000000>, C4<0>, C4<0>, C4<0>;
v0x55d9631d6c90_0 .net "b", 15 0, L_0x7f9c16eaeeb8;  1 drivers
v0x55d9631d6d70_0 .var "out", 15 0;
v0x55d9631d6e60_0 .net "sel", 0 0, L_0x55d963209320;  alias, 1 drivers
E_0x55d9631d6b10 .event edge, v0x55d96318f880_0, v0x55d9631d6c90_0, v0x55d9631d6b90_0;
S_0x55d9631d6fc0 .scope module, "tick_counter_load_data_buffer" "d_flip_flop" 4 144, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 16 "d_load";
    .port_info 4 /INPUT 16 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 16 "q";
P_0x55d9631d71a0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
v0x55d9631d7360_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631d7420_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631d74e0_0 .net "d", 15 0, v0x55d9631d6d70_0;  alias, 1 drivers
o0x7f9c16f0af68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55d9631d75e0_0 .net "d_load", 15 0, o0x7f9c16f0af68;  0 drivers
L_0x7f9c16eaef00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9631d7680_0 .net "ena", 0 0, L_0x7f9c16eaef00;  1 drivers
v0x55d9631d7790_0 .var "q", 15 0;
o0x7f9c16f0afc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631d78a0_0 .net "sload", 0 0, o0x7f9c16f0afc8;  0 drivers
o0x7f9c16f0aff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631d7960_0 .net "srst", 0 0, o0x7f9c16f0aff8;  0 drivers
S_0x55d9631d7b70 .scope module, "tooth_counter" "counter" 4 108, 7 8 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "sload";
    .port_info 4 /INPUT 8 "d_load";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 8 "q";
    .port_info 8 /OUTPUT 1 "carry_out";
P_0x55d9631d35d0 .param/l "WIDTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_0x55d9631d3610 .param/l "add_sub_const" 1 7 29, C4<00000001>;
L_0x7f9c16eaecc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d963209130 .functor NOT 1, L_0x7f9c16eaecc0, C4<0>, C4<0>, C4<0>;
L_0x55d9632091f0 .functor AND 1, L_0x55d963209430, L_0x55d963209130, C4<1>, C4<1>;
L_0x55d9632092b0 .functor AND 1, L_0x55d963209660, L_0x7f9c16eaecc0, C4<1>, C4<1>;
L_0x55d963209320 .functor OR 1, L_0x55d9632091f0, L_0x55d9632092b0, C4<0>, C4<0>;
v0x55d9631da040_0 .net *"_ivl_0", 0 0, L_0x55d963209130;  1 drivers
v0x55d9631da120_0 .net *"_ivl_2", 0 0, L_0x55d9632091f0;  1 drivers
v0x55d9631da200_0 .net *"_ivl_4", 0 0, L_0x55d9632092b0;  1 drivers
v0x55d9631da2f0_0 .net "add_carry", 0 0, L_0x55d963209430;  1 drivers
v0x55d9631da3b0_0 .net "add_mult_sub_out", 7 0, v0x55d9631d9730_0;  1 drivers
v0x55d9631da510_0 .net "add_out", 7 0, L_0x55d963209520;  1 drivers
v0x55d9631da5d0_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631da670_0 .net "carry_out", 0 0, L_0x55d963209320;  alias, 1 drivers
v0x55d9631da760_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631da800_0 .net "d_load", 7 0, v0x55d9631db750_0;  alias, 1 drivers
v0x55d9631da8a0_0 .net "ena", 0 0, L_0x55d9632089b0;  alias, 1 drivers
v0x55d9631da940_0 .net "q", 7 0, v0x55d9631d8e50_0;  alias, 1 drivers
v0x55d9631da9e0_0 .net "sel", 0 0, L_0x7f9c16eaecc0;  1 drivers
v0x55d9631daab0_0 .net "sload", 0 0, L_0x55d963208e10;  alias, 1 drivers
L_0x7f9c16eaed08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d9631dab80_0 .net "srst", 0 0, L_0x7f9c16eaed08;  1 drivers
v0x55d9631dac50_0 .net "sub_carry", 0 0, L_0x55d963209660;  1 drivers
v0x55d9631dacf0_0 .net "sub_out", 7 0, L_0x55d963209750;  1 drivers
L_0x55d963209430 .part v0x55d9631d84f0_0, 8, 1;
L_0x55d963209520 .part v0x55d9631d84f0_0, 0, 8;
L_0x55d963209660 .part v0x55d9631d9f00_0, 8, 1;
L_0x55d963209750 .part v0x55d9631d9f00_0, 0, 8;
S_0x55d9631d7f80 .scope module, "add0" "iadd" 7 32, 8 4 0, S_0x55d9631d7b70;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "out";
P_0x55d9631d8180 .param/l "WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x55d9631d8310_0 .net "a", 7 0, v0x55d9631d8e50_0;  alias, 1 drivers
L_0x7f9c16eaec30 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55d9631d8410_0 .net "b", 7 0, L_0x7f9c16eaec30;  1 drivers
v0x55d9631d84f0_0 .var "out", 8 0;
E_0x55d9631d8290 .event edge, v0x55d9631d8310_0, v0x55d9631d8410_0;
S_0x55d9631d8660 .scope module, "dff0" "d_flip_flop" 7 31, 6 4 0, S_0x55d9631d7b70;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 8 "d_load";
    .port_info 4 /INPUT 8 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 8 "q";
P_0x55d9631d8840 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55d9631d8a30_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631d8ad0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631d8b90_0 .net "d", 7 0, v0x55d9631d9730_0;  alias, 1 drivers
v0x55d9631d8c60_0 .net "d_load", 7 0, v0x55d9631db750_0;  alias, 1 drivers
v0x55d9631d8d40_0 .net "ena", 0 0, L_0x55d9632089b0;  alias, 1 drivers
v0x55d9631d8e50_0 .var "q", 7 0;
v0x55d9631d8f10_0 .net "sload", 0 0, L_0x55d963208e10;  alias, 1 drivers
v0x55d9631d8fb0_0 .net "srst", 0 0, L_0x7f9c16eaed08;  alias, 1 drivers
S_0x55d9631d91c0 .scope module, "mult1" "mult2to1" 7 34, 9 4 0, S_0x55d9631d7b70;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
P_0x55d9631d9380 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000001000>;
v0x55d9631d9550_0 .net "a", 7 0, L_0x55d963209520;  alias, 1 drivers
v0x55d9631d9650_0 .net "b", 7 0, L_0x55d963209750;  alias, 1 drivers
v0x55d9631d9730_0 .var "out", 7 0;
v0x55d9631d9830_0 .net "sel", 0 0, L_0x7f9c16eaecc0;  alias, 1 drivers
E_0x55d9631d94f0 .event edge, v0x55d9631d9830_0, v0x55d9631d9650_0, v0x55d9631d9550_0;
S_0x55d9631d9980 .scope module, "sub0" "isub" 7 33, 8 15 0, S_0x55d9631d7b70;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "out";
P_0x55d9631d9b60 .param/l "WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x55d9631d9cf0_0 .net "a", 7 0, v0x55d9631d8e50_0;  alias, 1 drivers
L_0x7f9c16eaec78 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55d9631d9e20_0 .net "b", 7 0, L_0x7f9c16eaec78;  1 drivers
v0x55d9631d9f00_0 .var "out", 8 0;
E_0x55d9631d9c70 .event edge, v0x55d9631d8310_0, v0x55d9631d9e20_0;
S_0x55d9631daf90 .scope module, "tooth_counter_d_load_buffer" "d_flip_flop" 4 104, 6 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "sload";
    .port_info 3 /INPUT 8 "d_load";
    .port_info 4 /INPUT 8 "d";
    .port_info 5 /INPUT 1 "srst";
    .port_info 6 /INPUT 1 "arst";
    .port_info 7 /OUTPUT 8 "q";
P_0x55d9631db120 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x55d9631db310_0 .net "arst", 0 0, L_0x55d9631e4fa0;  alias, 1 drivers
v0x55d9631db3d0_0 .net "clk", 0 0, v0x55d9631e4620_0;  alias, 1 drivers
v0x55d9631db490_0 .net "d", 7 0, v0x55d9631dc030_0;  alias, 1 drivers
o0x7f9c16f0ba48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55d9631db560_0 .net "d_load", 7 0, o0x7f9c16f0ba48;  0 drivers
L_0x7f9c16eaebe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d9631db640_0 .net "ena", 0 0, L_0x7f9c16eaebe8;  1 drivers
v0x55d9631db750_0 .var "q", 7 0;
o0x7f9c16f0baa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631db860_0 .net "sload", 0 0, o0x7f9c16f0baa8;  0 drivers
o0x7f9c16f0bad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9631db920_0 .net "srst", 0 0, o0x7f9c16f0bad8;  0 drivers
S_0x55d9631dbb30 .scope module, "tooth_counter_d_load_sel" "mult2to1" 4 100, 9 4 0, S_0x55d9630862b0;
 .timescale -6 -6;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
P_0x55d9631dbcc0 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000001000>;
L_0x7f9c16eaeb58 .functor BUFT 1, C4<00111001>, C4<0>, C4<0>, C4<0>;
v0x55d9631dbe50_0 .net "a", 7 0, L_0x7f9c16eaeb58;  1 drivers
L_0x7f9c16eaeba0 .functor BUFT 1, C4<00110111>, C4<0>, C4<0>, C4<0>;
v0x55d9631dbf50_0 .net "b", 7 0, L_0x7f9c16eaeba0;  1 drivers
v0x55d9631dc030_0 .var "out", 7 0;
v0x55d9631dc130_0 .net "sel", 0 0, L_0x55d963208f20;  1 drivers
E_0x55d9631dbdd0 .event edge, v0x55d9631dc130_0, v0x55d9631dbf50_0, v0x55d9631dbe50_0;
    .scope S_0x55d963191570;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d963191e70_0, 0;
    %end;
    .thread T_0;
    .scope S_0x55d963191570;
T_1 ;
    %wait E_0x55d963180790;
    %load/vec4 v0x55d963191a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d963191e70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d963192010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d963191e70_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55d963191f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55d963191c80_0;
    %assign/vec4 v0x55d963191e70_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55d963191d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x55d963191bb0_0;
    %assign/vec4 v0x55d963191e70_0, 0;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d96315cca0;
T_2 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55d96314b6b0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x55d96315cca0;
T_3 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d96314fe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55d96314b6b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d963143bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55d96314b6b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55d96314b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55d96314eea0_0;
    %assign/vec4 v0x55d96314b6b0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55d96314b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x55d96314ee00_0;
    %assign/vec4 v0x55d96314b6b0_0, 0;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d963183560;
T_4 ;
    %wait E_0x55d9630e6f40;
    %load/vec4 v0x55d9630cd2b0_0;
    %pad/u 13;
    %load/vec4 v0x55d96314e3c0_0;
    %pad/u 13;
    %add;
    %store/vec4 v0x55d963151a70_0, 0, 13;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d9630c9fa0;
T_5 ;
    %wait E_0x55d963178ec0;
    %load/vec4 v0x55d963177a20_0;
    %pad/u 13;
    %load/vec4 v0x55d963175b70_0;
    %pad/u 13;
    %sub;
    %store/vec4 v0x55d9631771f0_0, 0, 13;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55d963154be0;
T_6 ;
    %wait E_0x55d9631449a0;
    %load/vec4 v0x55d963179630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55d963143e40_0;
    %assign/vec4 v0x55d963175f00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55d9631449e0_0;
    %assign/vec4 v0x55d963175f00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55d96313eb60;
T_7 ;
    %wait E_0x55d963168230;
    %load/vec4 v0x55d96317d770_0;
    %pad/u 13;
    %load/vec4 v0x55d963180ea0_0;
    %pad/u 13;
    %sub;
    %store/vec4 v0x55d963180f60_0, 0, 13;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d96313e000;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96317e230_0, 0;
    %end;
    .thread T_8;
    .scope S_0x55d96313e000;
T_9 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d96317f2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96317e230_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55d96317ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96317e230_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55d96317acc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55d96317ea60_0;
    %assign/vec4 v0x55d96317e230_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55d96317eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x55d96317d480_0;
    %assign/vec4 v0x55d96317e230_0, 0;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d9630249c0;
T_10 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55d9630edc50_0, 0;
    %end;
    .thread T_10;
    .scope S_0x55d9630249c0;
T_11 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9630ee080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55d9630edc50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55d9630ef2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55d9630edc50_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55d9630edd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x55d9630f0f80_0;
    %assign/vec4 v0x55d9630edc50_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55d9630efb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x55d9630f0ee0_0;
    %assign/vec4 v0x55d9630edc50_0, 0;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55d96306eeb0;
T_12 ;
    %wait E_0x55d962fb1f10;
    %load/vec4 v0x55d9630f5c60_0;
    %pad/u 13;
    %load/vec4 v0x55d9630f26f0_0;
    %pad/u 13;
    %add;
    %store/vec4 v0x55d9630f2340_0, 0, 13;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55d9631099e0;
T_13 ;
    %wait E_0x55d963188ba0;
    %load/vec4 v0x55d96310d670_0;
    %pad/u 13;
    %load/vec4 v0x55d96310c250_0;
    %pad/u 13;
    %sub;
    %store/vec4 v0x55d96310a350_0, 0, 13;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55d96302b2c0;
T_14 ;
    %wait E_0x55d963188a90;
    %load/vec4 v0x55d96310de10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55d9630eb180_0;
    %assign/vec4 v0x55d96310a6e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55d9630eb530_0;
    %assign/vec4 v0x55d96310a6e0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55d963175200;
T_15 ;
    %wait E_0x55d963100a70;
    %load/vec4 v0x55d963100af0_0;
    %pad/u 13;
    %load/vec4 v0x55d9631006e0_0;
    %pad/u 13;
    %sub;
    %store/vec4 v0x55d9631118a0_0, 0, 13;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55d96316d990;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d963112c50_0, 0;
    %end;
    .thread T_16;
    .scope S_0x55d96316d990;
T_17 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631147f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d963112c50_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55d963112400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d963112c50_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55d963112360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x55d9631115b0_0;
    %assign/vec4 v0x55d963112c50_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55d963112b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x55d963111510_0;
    %assign/vec4 v0x55d963112c50_0, 0;
T_17.6 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55d9630d43e0;
T_18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d9630d8830_0, 0;
    %end;
    .thread T_18;
    .scope S_0x55d9630d43e0;
T_19 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9630d8b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d9630d8830_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55d9630d9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d9630d8830_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55d9630d9e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x55d9630dba30_0;
    %assign/vec4 v0x55d9630d8830_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x55d9630da650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x55d9630dc260_0;
    %assign/vec4 v0x55d9630d8830_0, 0;
T_19.6 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55d963096ee0;
T_20 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d9630ba070_0, 0;
    %end;
    .thread T_20;
    .scope S_0x55d963096ee0;
T_21 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9630b25f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d9630ba070_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55d963149820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d9630ba070_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x55d9630ba170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x55d9630bed40_0;
    %assign/vec4 v0x55d9630ba070_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x55d9630bee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x55d9630c2ee0_0;
    %assign/vec4 v0x55d9630ba070_0, 0;
T_21.6 ;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55d9631adfb0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631ae720_0, 0;
    %end;
    .thread T_22;
    .scope S_0x55d9631adfb0;
T_23 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631ae2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631ae720_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55d9631ae8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631ae720_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x55d9631ae7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x55d9631ae530_0;
    %assign/vec4 v0x55d9631ae720_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x55d9631ae610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x55d9631ae460_0;
    %assign/vec4 v0x55d9631ae720_0, 0;
T_23.6 ;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55d96319bd40;
T_24 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d96319c530_0, 0;
    %end;
    .thread T_24;
    .scope S_0x55d96319bd40;
T_25 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d96319c110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d96319c530_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55d96319c690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d96319c530_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x55d96319c5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x55d96319c340_0;
    %assign/vec4 v0x55d96319c530_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x55d96319c420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x55d96319c270_0;
    %assign/vec4 v0x55d96319c530_0, 0;
T_25.6 ;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55d96319b670;
T_26 ;
    %wait E_0x55d963197ec0;
    %load/vec4 v0x55d96319b9f0_0;
    %pad/u 25;
    %load/vec4 v0x55d96319baf0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x55d96319bbd0_0, 0, 25;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55d96319cfd0;
T_27 ;
    %wait E_0x55d96319d2c0;
    %load/vec4 v0x55d96319d340_0;
    %pad/u 25;
    %load/vec4 v0x55d96319d470_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x55d96319d550_0, 0, 25;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55d96319c880;
T_28 ;
    %wait E_0x55d96319cb40;
    %load/vec4 v0x55d96319ce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x55d96319cca0_0;
    %assign/vec4 v0x55d96319cd80_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55d96319cba0_0;
    %assign/vec4 v0x55d96319cd80_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55d96319e660;
T_29 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d96319ed60_0, 0;
    %end;
    .thread T_29;
    .scope S_0x55d96319e660;
T_30 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d96319e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d96319ed60_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55d96319ef00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d96319ed60_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x55d96319ee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x55d96319ebe0_0;
    %assign/vec4 v0x55d96319ed60_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x55d96319eca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x55d96319eb10_0;
    %assign/vec4 v0x55d96319ed60_0, 0;
T_30.6 ;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55d9631a5de0;
T_31 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d9631a6530_0, 0;
    %end;
    .thread T_31;
    .scope S_0x55d9631a5de0;
T_32 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631a6110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d9631a6530_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55d9631a66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d9631a6530_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x55d9631a6610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x55d9631a6360_0;
    %assign/vec4 v0x55d9631a6530_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x55d9631a6420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x55d9631a6290_0;
    %assign/vec4 v0x55d9631a6530_0, 0;
T_32.6 ;
T_32.5 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55d9631a68e0;
T_33 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d9631a7060_0, 0;
    %end;
    .thread T_33;
    .scope S_0x55d9631a68e0;
T_34 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631a6c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d9631a7060_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x55d9631a7200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d9631a7060_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x55d9631a7140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x55d9631a6eb0_0;
    %assign/vec4 v0x55d9631a7060_0, 0;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x55d9631a6f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.6, 8;
    %load/vec4 v0x55d9631a6db0_0;
    %assign/vec4 v0x55d9631a7060_0, 0;
T_34.6 ;
T_34.5 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55d9631a36d0;
T_35 ;
    %wait E_0x55d9631a3a60;
    %load/vec4 v0x55d9631a3fc0_0;
    %load/vec4 v0x55d9631a3ac0_0;
    %cmp/u;
    %jmp/0xz  T_35.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631a3c60_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631a3c60_0, 0;
T_35.1 ;
    %load/vec4 v0x55d9631a3ac0_0;
    %load/vec4 v0x55d9631a3fc0_0;
    %cmp/e;
    %jmp/0xz  T_35.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631a3ba0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631a3ba0_0, 0;
T_35.3 ;
    %load/vec4 v0x55d9631a3ac0_0;
    %load/vec4 v0x55d9631a3fc0_0;
    %cmp/u;
    %jmp/0xz  T_35.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631a3df0_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631a3df0_0, 0;
T_35.5 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55d9631a2b60;
T_36 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631a3370_0, 0;
    %end;
    .thread T_36;
    .scope S_0x55d9631a2b60;
T_37 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631a2f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631a3370_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55d9631a3510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631a3370_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x55d9631a3450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x55d9631a31a0_0;
    %assign/vec4 v0x55d9631a3370_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x55d9631a3280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x55d9631a30d0_0;
    %assign/vec4 v0x55d9631a3370_0, 0;
T_37.6 ;
T_37.5 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55d9631a0190;
T_38 ;
    %wait E_0x55d9631a04d0;
    %load/vec4 v0x55d9631a0a10_0;
    %load/vec4 v0x55d9631a0530_0;
    %cmp/u;
    %jmp/0xz  T_38.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631a06b0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631a06b0_0, 0;
T_38.1 ;
    %load/vec4 v0x55d9631a0530_0;
    %load/vec4 v0x55d9631a0a10_0;
    %cmp/e;
    %jmp/0xz  T_38.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631a0610_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631a0610_0, 0;
T_38.3 ;
    %load/vec4 v0x55d9631a0530_0;
    %load/vec4 v0x55d9631a0a10_0;
    %cmp/u;
    %jmp/0xz  T_38.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631a0840_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631a0840_0, 0;
T_38.5 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55d96319f580;
T_39 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d96319fde0_0, 0;
    %end;
    .thread T_39;
    .scope S_0x55d96319f580;
T_40 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d96319f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d96319fde0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x55d96319ff80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d96319fde0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x55d96319fec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x55d96319fbc0_0;
    %assign/vec4 v0x55d96319fde0_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x55d96319fca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x55d96319faf0_0;
    %assign/vec4 v0x55d96319fde0_0, 0;
T_40.6 ;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55d9631a8340;
T_41 ;
    %wait E_0x55d9631a8640;
    %load/vec4 v0x55d9631a8bb0_0;
    %load/vec4 v0x55d9631a86a0_0;
    %cmp/u;
    %jmp/0xz  T_41.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631a8850_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631a8850_0, 0;
T_41.1 ;
    %load/vec4 v0x55d9631a86a0_0;
    %load/vec4 v0x55d9631a8bb0_0;
    %cmp/e;
    %jmp/0xz  T_41.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631a87b0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631a87b0_0, 0;
T_41.3 ;
    %load/vec4 v0x55d9631a86a0_0;
    %load/vec4 v0x55d9631a8bb0_0;
    %cmp/u;
    %jmp/0xz  T_41.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631a89e0_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631a89e0_0, 0;
T_41.5 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55d9631a7780;
T_42 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631a7f90_0, 0;
    %end;
    .thread T_42;
    .scope S_0x55d9631a7780;
T_43 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631a7b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631a7f90_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x55d9631a8130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631a7f90_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x55d9631a8070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x55d9631a7dc0_0;
    %assign/vec4 v0x55d9631a7f90_0, 0;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0x55d9631a7ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %load/vec4 v0x55d9631a7cf0_0;
    %assign/vec4 v0x55d9631a7f90_0, 0;
T_43.6 ;
T_43.5 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55d9631b7a10;
T_44 ;
    %wait E_0x55d9631b7d10;
    %load/vec4 v0x55d9631b8290_0;
    %load/vec4 v0x55d9631b7d70_0;
    %cmp/u;
    %jmp/0xz  T_44.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631b7f30_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631b7f30_0, 0;
T_44.1 ;
    %load/vec4 v0x55d9631b7d70_0;
    %load/vec4 v0x55d9631b8290_0;
    %cmp/e;
    %jmp/0xz  T_44.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631b7e70_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631b7e70_0, 0;
T_44.3 ;
    %load/vec4 v0x55d9631b7d70_0;
    %load/vec4 v0x55d9631b8290_0;
    %cmp/u;
    %jmp/0xz  T_44.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631b80c0_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631b80c0_0, 0;
T_44.5 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x55d9631b6e50;
T_45 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631b7660_0, 0;
    %end;
    .thread T_45;
    .scope S_0x55d9631b6e50;
T_46 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631b7240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631b7660_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x55d9631b7800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631b7660_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x55d9631b7740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x55d9631b7490_0;
    %assign/vec4 v0x55d9631b7660_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0x55d9631b7570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.6, 8;
    %load/vec4 v0x55d9631b73c0_0;
    %assign/vec4 v0x55d9631b7660_0, 0;
T_46.6 ;
T_46.5 ;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55d9631bb070;
T_47 ;
    %wait E_0x55d9631bb370;
    %load/vec4 v0x55d9631bb8f0_0;
    %load/vec4 v0x55d9631bb3d0_0;
    %cmp/u;
    %jmp/0xz  T_47.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631bb5c0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631bb5c0_0, 0;
T_47.1 ;
    %load/vec4 v0x55d9631bb3d0_0;
    %load/vec4 v0x55d9631bb8f0_0;
    %cmp/e;
    %jmp/0xz  T_47.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631bb500_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631bb500_0, 0;
T_47.3 ;
    %load/vec4 v0x55d9631bb3d0_0;
    %load/vec4 v0x55d9631bb8f0_0;
    %cmp/u;
    %jmp/0xz  T_47.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631bb720_0, 0;
    %jmp T_47.5;
T_47.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631bb720_0, 0;
T_47.5 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x55d9631ba4b0;
T_48 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631bacc0_0, 0;
    %end;
    .thread T_48;
    .scope S_0x55d9631ba4b0;
T_49 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631ba8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631bacc0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x55d9631bae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631bacc0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x55d9631bada0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %load/vec4 v0x55d9631baaf0_0;
    %assign/vec4 v0x55d9631bacc0_0, 0;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0x55d9631babd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.6, 8;
    %load/vec4 v0x55d9631baa20_0;
    %assign/vec4 v0x55d9631bacc0_0, 0;
T_49.6 ;
T_49.5 ;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55d9631be450;
T_50 ;
    %wait E_0x55d9631be750;
    %load/vec4 v0x55d9631bec60_0;
    %load/vec4 v0x55d9631be7b0_0;
    %cmp/u;
    %jmp/0xz  T_50.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631be950_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631be950_0, 0;
T_50.1 ;
    %load/vec4 v0x55d9631be7b0_0;
    %load/vec4 v0x55d9631bec60_0;
    %cmp/e;
    %jmp/0xz  T_50.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631be890_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631be890_0, 0;
T_50.3 ;
    %load/vec4 v0x55d9631be7b0_0;
    %load/vec4 v0x55d9631bec60_0;
    %cmp/u;
    %jmp/0xz  T_50.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631beae0_0, 0;
    %jmp T_50.5;
T_50.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631beae0_0, 0;
T_50.5 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x55d9631bd890;
T_51 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631be0a0_0, 0;
    %end;
    .thread T_51;
    .scope S_0x55d9631bd890;
T_52 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631bdc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631be0a0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x55d9631be240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631be0a0_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x55d9631be180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x55d9631bded0_0;
    %assign/vec4 v0x55d9631be0a0_0, 0;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0x55d9631bdfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0x55d9631bde00_0;
    %assign/vec4 v0x55d9631be0a0_0, 0;
T_52.6 ;
T_52.5 ;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x55d9631b1060;
T_53 ;
    %wait E_0x55d9631b1360;
    %load/vec4 v0x55d9631b18e0_0;
    %load/vec4 v0x55d9631b13c0_0;
    %cmp/u;
    %jmp/0xz  T_53.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631b15b0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631b15b0_0, 0;
T_53.1 ;
    %load/vec4 v0x55d9631b13c0_0;
    %load/vec4 v0x55d9631b18e0_0;
    %cmp/e;
    %jmp/0xz  T_53.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631b14f0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631b14f0_0, 0;
T_53.3 ;
    %load/vec4 v0x55d9631b13c0_0;
    %load/vec4 v0x55d9631b18e0_0;
    %cmp/u;
    %jmp/0xz  T_53.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631b1710_0, 0;
    %jmp T_53.5;
T_53.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631b1710_0, 0;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x55d9631b04a0;
T_54 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631b0cb0_0, 0;
    %end;
    .thread T_54;
    .scope S_0x55d9631b04a0;
T_55 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631b0890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631b0cb0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x55d9631b0e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631b0cb0_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x55d9631b0d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0x55d9631b0ae0_0;
    %assign/vec4 v0x55d9631b0cb0_0, 0;
    %jmp T_55.5;
T_55.4 ;
    %load/vec4 v0x55d9631b0bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0x55d9631b0a10_0;
    %assign/vec4 v0x55d9631b0cb0_0, 0;
T_55.6 ;
T_55.5 ;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x55d9631b4490;
T_56 ;
    %wait E_0x55d9631b4790;
    %load/vec4 v0x55d9631b4ca0_0;
    %load/vec4 v0x55d9631b47f0_0;
    %cmp/u;
    %jmp/0xz  T_56.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631b4990_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631b4990_0, 0;
T_56.1 ;
    %load/vec4 v0x55d9631b47f0_0;
    %load/vec4 v0x55d9631b4ca0_0;
    %cmp/e;
    %jmp/0xz  T_56.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631b48d0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631b48d0_0, 0;
T_56.3 ;
    %load/vec4 v0x55d9631b47f0_0;
    %load/vec4 v0x55d9631b4ca0_0;
    %cmp/u;
    %jmp/0xz  T_56.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631b4b20_0, 0;
    %jmp T_56.5;
T_56.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631b4b20_0, 0;
T_56.5 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x55d9631b38d0;
T_57 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631b40e0_0, 0;
    %end;
    .thread T_57;
    .scope S_0x55d9631b38d0;
T_58 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631b3cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631b40e0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x55d9631b4280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631b40e0_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0x55d9631b41c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0x55d9631b3f10_0;
    %assign/vec4 v0x55d9631b40e0_0, 0;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x55d9631b3ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0x55d9631b3e40_0;
    %assign/vec4 v0x55d9631b40e0_0, 0;
T_58.6 ;
T_58.5 ;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x55d9631ab9c0;
T_59 ;
    %wait E_0x55d9631abcc0;
    %load/vec4 v0x55d9631ac220_0;
    %load/vec4 v0x55d9631abd20_0;
    %cmp/u;
    %jmp/0xz  T_59.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631abec0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631abec0_0, 0;
T_59.1 ;
    %load/vec4 v0x55d9631abd20_0;
    %load/vec4 v0x55d9631ac220_0;
    %cmp/e;
    %jmp/0xz  T_59.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631abe00_0, 0;
    %jmp T_59.3;
T_59.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631abe00_0, 0;
T_59.3 ;
    %load/vec4 v0x55d9631abd20_0;
    %load/vec4 v0x55d9631ac220_0;
    %cmp/u;
    %jmp/0xz  T_59.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631ac050_0, 0;
    %jmp T_59.5;
T_59.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631ac050_0, 0;
T_59.5 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x55d9631aacf0;
T_60 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631ab610_0, 0;
    %end;
    .thread T_60;
    .scope S_0x55d9631aacf0;
T_61 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631ab0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631ab610_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x55d9631ab7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631ab610_0, 0;
    %jmp T_61.3;
T_61.2 ;
    %load/vec4 v0x55d9631ab6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %load/vec4 v0x55d9631ab330_0;
    %assign/vec4 v0x55d9631ab610_0, 0;
    %jmp T_61.5;
T_61.4 ;
    %load/vec4 v0x55d9631ab410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.6, 8;
    %load/vec4 v0x55d9631ab260_0;
    %assign/vec4 v0x55d9631ab610_0, 0;
T_61.6 ;
T_61.5 ;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55d9631aeab0;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631af240_0, 0;
    %end;
    .thread T_62;
    .scope S_0x55d9631aeab0;
T_63 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631aee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631af240_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x55d9631af3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631af240_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v0x55d9631af320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %load/vec4 v0x55d9631af050_0;
    %assign/vec4 v0x55d9631af240_0, 0;
    %jmp T_63.5;
T_63.4 ;
    %load/vec4 v0x55d9631af130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.6, 8;
    %load/vec4 v0x55d9631aef80_0;
    %assign/vec4 v0x55d9631af240_0, 0;
T_63.6 ;
T_63.5 ;
T_63.3 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x55d9631af5f0;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631afd80_0, 0;
    %end;
    .thread T_64;
    .scope S_0x55d9631af5f0;
T_65 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631af940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631afd80_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x55d9631aff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631afd80_0, 0;
    %jmp T_65.3;
T_65.2 ;
    %load/vec4 v0x55d9631afe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.4, 8;
    %load/vec4 v0x55d9631afb90_0;
    %assign/vec4 v0x55d9631afd80_0, 0;
    %jmp T_65.5;
T_65.4 ;
    %load/vec4 v0x55d9631afc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.6, 8;
    %load/vec4 v0x55d9631afac0_0;
    %assign/vec4 v0x55d9631afd80_0, 0;
T_65.6 ;
T_65.5 ;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x55d9631c0a50;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631c1210_0, 0;
    %end;
    .thread T_66;
    .scope S_0x55d9631c0a50;
T_67 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631c0dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631c1210_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x55d9631c13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631c1210_0, 0;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v0x55d9631c12f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x55d9631c1020_0;
    %assign/vec4 v0x55d9631c1210_0, 0;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x55d9631c1100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x55d9631c0f50_0;
    %assign/vec4 v0x55d9631c1210_0, 0;
T_67.6 ;
T_67.5 ;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x55d9631c15c0;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631c1d50_0, 0;
    %end;
    .thread T_68;
    .scope S_0x55d9631c15c0;
T_69 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631c1910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631c1d50_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x55d9631c1ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631c1d50_0, 0;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v0x55d9631c1e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.4, 8;
    %load/vec4 v0x55d9631c1b60_0;
    %assign/vec4 v0x55d9631c1d50_0, 0;
    %jmp T_69.5;
T_69.4 ;
    %load/vec4 v0x55d9631c1c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.6, 8;
    %load/vec4 v0x55d9631c1a90_0;
    %assign/vec4 v0x55d9631c1d50_0, 0;
T_69.6 ;
T_69.5 ;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x55d96318dd40;
T_70 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318e4d0_0, 0;
    %end;
    .thread T_70;
    .scope S_0x55d96318dd40;
T_71 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d96318e090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318e4d0_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x55d96318e670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318e4d0_0, 0;
    %jmp T_71.3;
T_71.2 ;
    %load/vec4 v0x55d96318e5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %load/vec4 v0x55d96318e2e0_0;
    %assign/vec4 v0x55d96318e4d0_0, 0;
    %jmp T_71.5;
T_71.4 ;
    %load/vec4 v0x55d96318e3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %load/vec4 v0x55d96318e210_0;
    %assign/vec4 v0x55d96318e4d0_0, 0;
T_71.6 ;
T_71.5 ;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55d96318ff20;
T_72 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d963190680_0, 0;
    %end;
    .thread T_72;
    .scope S_0x55d96318ff20;
T_73 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d963190270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d963190680_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x55d963190820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d963190680_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x55d963190760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x55d963190490_0;
    %assign/vec4 v0x55d963190680_0, 0;
    %jmp T_73.5;
T_73.4 ;
    %load/vec4 v0x55d963190570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.6, 8;
    %load/vec4 v0x55d9631903f0_0;
    %assign/vec4 v0x55d963190680_0, 0;
T_73.6 ;
T_73.5 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x55d963190a30;
T_74 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631911c0_0, 0;
    %end;
    .thread T_74;
    .scope S_0x55d963190a30;
T_75 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d963190d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631911c0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x55d963191360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631911c0_0, 0;
    %jmp T_75.3;
T_75.2 ;
    %load/vec4 v0x55d9631912a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.4, 8;
    %load/vec4 v0x55d963190fd0_0;
    %assign/vec4 v0x55d9631911c0_0, 0;
    %jmp T_75.5;
T_75.4 ;
    %load/vec4 v0x55d9631910b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.6, 8;
    %load/vec4 v0x55d963190f00_0;
    %assign/vec4 v0x55d9631911c0_0, 0;
T_75.6 ;
T_75.5 ;
T_75.3 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x55d9631dbb30;
T_76 ;
    %wait E_0x55d9631dbdd0;
    %load/vec4 v0x55d9631dc130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x55d9631dbf50_0;
    %assign/vec4 v0x55d9631dc030_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x55d9631dbe50_0;
    %assign/vec4 v0x55d9631dc030_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x55d9631daf90;
T_77 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d9631db750_0, 0;
    %end;
    .thread T_77;
    .scope S_0x55d9631daf90;
T_78 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631db310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d9631db750_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x55d9631db920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d9631db750_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x55d9631db860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %load/vec4 v0x55d9631db560_0;
    %assign/vec4 v0x55d9631db750_0, 0;
    %jmp T_78.5;
T_78.4 ;
    %load/vec4 v0x55d9631db640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.6, 8;
    %load/vec4 v0x55d9631db490_0;
    %assign/vec4 v0x55d9631db750_0, 0;
T_78.6 ;
T_78.5 ;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x55d9631d8660;
T_79 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d9631d8e50_0, 0;
    %end;
    .thread T_79;
    .scope S_0x55d9631d8660;
T_80 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631d8a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d9631d8e50_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x55d9631d8fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d9631d8e50_0, 0;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v0x55d9631d8f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.4, 8;
    %load/vec4 v0x55d9631d8c60_0;
    %assign/vec4 v0x55d9631d8e50_0, 0;
    %jmp T_80.5;
T_80.4 ;
    %load/vec4 v0x55d9631d8d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.6, 8;
    %load/vec4 v0x55d9631d8b90_0;
    %assign/vec4 v0x55d9631d8e50_0, 0;
T_80.6 ;
T_80.5 ;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x55d9631d7f80;
T_81 ;
    %wait E_0x55d9631d8290;
    %load/vec4 v0x55d9631d8310_0;
    %pad/u 9;
    %load/vec4 v0x55d9631d8410_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x55d9631d84f0_0, 0, 9;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x55d9631d9980;
T_82 ;
    %wait E_0x55d9631d9c70;
    %load/vec4 v0x55d9631d9cf0_0;
    %pad/u 9;
    %load/vec4 v0x55d9631d9e20_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x55d9631d9f00_0, 0, 9;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x55d9631d91c0;
T_83 ;
    %wait E_0x55d9631d94f0;
    %load/vec4 v0x55d9631d9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v0x55d9631d9650_0;
    %assign/vec4 v0x55d9631d9730_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x55d9631d9550_0;
    %assign/vec4 v0x55d9631d9730_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x55d96318f380;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318fb70_0, 0;
    %end;
    .thread T_84;
    .scope S_0x55d96318f380;
T_85 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d96318f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318fb70_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x55d96318fd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318fb70_0, 0;
    %jmp T_85.3;
T_85.2 ;
    %load/vec4 v0x55d96318fc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.4, 8;
    %load/vec4 v0x55d96318f950_0;
    %assign/vec4 v0x55d96318fb70_0, 0;
    %jmp T_85.5;
T_85.4 ;
    %load/vec4 v0x55d96318fa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.6, 8;
    %load/vec4 v0x55d96318f880_0;
    %assign/vec4 v0x55d96318fb70_0, 0;
T_85.6 ;
T_85.5 ;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x55d96318e880;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318eff0_0, 0;
    %end;
    .thread T_86;
    .scope S_0x55d96318e880;
T_87 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d96318ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318eff0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x55d96318f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318eff0_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %load/vec4 v0x55d96318f0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %load/vec4 v0x55d96318ee20_0;
    %assign/vec4 v0x55d96318eff0_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %load/vec4 v0x55d96318ef00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.6, 8;
    %load/vec4 v0x55d96318ed50_0;
    %assign/vec4 v0x55d96318eff0_0, 0;
T_87.6 ;
T_87.5 ;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x55d96318d1d0;
T_88 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318d990_0, 0;
    %end;
    .thread T_88;
    .scope S_0x55d96318d1d0;
T_89 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d96318d550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318d990_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x55d96318db30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318d990_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %load/vec4 v0x55d96318da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %load/vec4 v0x55d96318d7a0_0;
    %assign/vec4 v0x55d96318d990_0, 0;
    %jmp T_89.5;
T_89.4 ;
    %load/vec4 v0x55d96318d880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.6, 8;
    %load/vec4 v0x55d96318d6d0_0;
    %assign/vec4 v0x55d96318d990_0, 0;
T_89.6 ;
T_89.5 ;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x55d9631d2850;
T_90 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55d9631d3010_0, 0;
    %end;
    .thread T_90;
    .scope S_0x55d9631d2850;
T_91 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631d2bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55d9631d3010_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x55d9631d31e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55d9631d3010_0, 0;
    %jmp T_91.3;
T_91.2 ;
    %load/vec4 v0x55d9631d3120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %load/vec4 v0x55d9631d2e20_0;
    %assign/vec4 v0x55d9631d3010_0, 0;
    %jmp T_91.5;
T_91.4 ;
    %load/vec4 v0x55d9631d2f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.6, 8;
    %load/vec4 v0x55d9631d2d50_0;
    %assign/vec4 v0x55d9631d3010_0, 0;
T_91.6 ;
T_91.5 ;
T_91.3 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x55d9631cff20;
T_92 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55d9631d0710_0, 0;
    %end;
    .thread T_92;
    .scope S_0x55d9631cff20;
T_93 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631d02f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55d9631d0710_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x55d9631d0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55d9631d0710_0, 0;
    %jmp T_93.3;
T_93.2 ;
    %load/vec4 v0x55d9631d07d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %load/vec4 v0x55d9631d0520_0;
    %assign/vec4 v0x55d9631d0710_0, 0;
    %jmp T_93.5;
T_93.4 ;
    %load/vec4 v0x55d9631d0600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.6, 8;
    %load/vec4 v0x55d9631d0450_0;
    %assign/vec4 v0x55d9631d0710_0, 0;
T_93.6 ;
T_93.5 ;
T_93.3 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x55d9631cf840;
T_94 ;
    %wait E_0x55d9631cfb50;
    %load/vec4 v0x55d9631cfbd0_0;
    %pad/u 19;
    %load/vec4 v0x55d9631cfcd0_0;
    %pad/u 19;
    %add;
    %store/vec4 v0x55d9631cfdb0_0, 0, 19;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x55d9631d1240;
T_95 ;
    %wait E_0x55d9631d1530;
    %load/vec4 v0x55d9631d15b0_0;
    %pad/u 19;
    %load/vec4 v0x55d9631d16e0_0;
    %pad/u 19;
    %sub;
    %store/vec4 v0x55d9631d17c0_0, 0, 19;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x55d9631d0a80;
T_96 ;
    %wait E_0x55d9631d0db0;
    %load/vec4 v0x55d9631d10f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %load/vec4 v0x55d9631d0f10_0;
    %assign/vec4 v0x55d9631d0ff0_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x55d9631d0e10_0;
    %assign/vec4 v0x55d9631d0ff0_0, 0;
T_96.1 ;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x55d9631d6810;
T_97 ;
    %wait E_0x55d9631d6b10;
    %load/vec4 v0x55d9631d6e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %load/vec4 v0x55d9631d6c90_0;
    %assign/vec4 v0x55d9631d6d70_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x55d9631d6b90_0;
    %assign/vec4 v0x55d9631d6d70_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x55d9631d6fc0;
T_98 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631d7790_0, 0;
    %end;
    .thread T_98;
    .scope S_0x55d9631d6fc0;
T_99 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631d7360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631d7790_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x55d9631d7960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631d7790_0, 0;
    %jmp T_99.3;
T_99.2 ;
    %load/vec4 v0x55d9631d78a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %load/vec4 v0x55d9631d75e0_0;
    %assign/vec4 v0x55d9631d7790_0, 0;
    %jmp T_99.5;
T_99.4 ;
    %load/vec4 v0x55d9631d7680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %load/vec4 v0x55d9631d74e0_0;
    %assign/vec4 v0x55d9631d7790_0, 0;
T_99.6 ;
T_99.5 ;
T_99.3 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x55d9631d3ee0;
T_100 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631d46d0_0, 0;
    %end;
    .thread T_100;
    .scope S_0x55d9631d3ee0;
T_101 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631d42b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631d46d0_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x55d9631d4830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631d46d0_0, 0;
    %jmp T_101.3;
T_101.2 ;
    %load/vec4 v0x55d9631d4790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.4, 8;
    %load/vec4 v0x55d9631d44e0_0;
    %assign/vec4 v0x55d9631d46d0_0, 0;
    %jmp T_101.5;
T_101.4 ;
    %load/vec4 v0x55d9631d45c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.6, 8;
    %load/vec4 v0x55d9631d4410_0;
    %assign/vec4 v0x55d9631d46d0_0, 0;
T_101.6 ;
T_101.5 ;
T_101.3 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x55d9631d3800;
T_102 ;
    %wait E_0x55d9631d3b10;
    %load/vec4 v0x55d9631d3b90_0;
    %pad/u 17;
    %load/vec4 v0x55d9631d3c90_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x55d9631d3d70_0, 0, 17;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x55d9631d5200;
T_103 ;
    %wait E_0x55d9631d54f0;
    %load/vec4 v0x55d9631d5570_0;
    %pad/u 17;
    %load/vec4 v0x55d9631d56a0_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x55d9631d5780_0, 0, 17;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x55d9631d4a40;
T_104 ;
    %wait E_0x55d9631d4d70;
    %load/vec4 v0x55d9631d50b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0x55d9631d4ed0_0;
    %assign/vec4 v0x55d9631d4fb0_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x55d9631d4dd0_0;
    %assign/vec4 v0x55d9631d4fb0_0, 0;
T_104.1 ;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x55d963195570;
T_105 ;
    %wait E_0x55d963195870;
    %load/vec4 v0x55d963195bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %load/vec4 v0x55d9631959f0_0;
    %assign/vec4 v0x55d963195ad0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x55d9631958f0_0;
    %assign/vec4 v0x55d963195ad0_0, 0;
T_105.1 ;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x55d963195d20;
T_106 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631964f0_0, 0;
    %end;
    .thread T_106;
    .scope S_0x55d963195d20;
T_107 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631960c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631964f0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x55d9631966c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631964f0_0, 0;
    %jmp T_107.3;
T_107.2 ;
    %load/vec4 v0x55d963196600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %load/vec4 v0x55d963196340_0;
    %assign/vec4 v0x55d9631964f0_0, 0;
    %jmp T_107.5;
T_107.4 ;
    %load/vec4 v0x55d9631963e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.6, 8;
    %load/vec4 v0x55d963196240_0;
    %assign/vec4 v0x55d9631964f0_0, 0;
T_107.6 ;
T_107.5 ;
T_107.3 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x55d963192cb0;
T_108 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631934a0_0, 0;
    %end;
    .thread T_108;
    .scope S_0x55d963192cb0;
T_109 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d963193080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631934a0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x55d963193600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631934a0_0, 0;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x55d963193560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.4, 8;
    %load/vec4 v0x55d9631932b0_0;
    %assign/vec4 v0x55d9631934a0_0, 0;
    %jmp T_109.5;
T_109.4 ;
    %load/vec4 v0x55d963193390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.6, 8;
    %load/vec4 v0x55d9631931e0_0;
    %assign/vec4 v0x55d9631934a0_0, 0;
T_109.6 ;
T_109.5 ;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x55d9631925a0;
T_110 ;
    %wait E_0x55d9631928e0;
    %load/vec4 v0x55d963192960_0;
    %pad/u 17;
    %load/vec4 v0x55d963192a60_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x55d963192b40_0, 0, 17;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x55d963193f60;
T_111 ;
    %wait E_0x55d963194250;
    %load/vec4 v0x55d9631942d0_0;
    %pad/u 17;
    %load/vec4 v0x55d963194400_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x55d9631944e0_0, 0, 17;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x55d963193810;
T_112 ;
    %wait E_0x55d963193ad0;
    %load/vec4 v0x55d963193e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x55d963193c30_0;
    %assign/vec4 v0x55d963193d10_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x55d963193b30_0;
    %assign/vec4 v0x55d963193d10_0, 0;
T_112.1 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x55d9631c2be0;
T_113 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631c33d0_0, 0;
    %end;
    .thread T_113;
    .scope S_0x55d9631c2be0;
T_114 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631c2fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631c33d0_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x55d9631c3550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631c33d0_0, 0;
    %jmp T_114.3;
T_114.2 ;
    %load/vec4 v0x55d9631c3490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %load/vec4 v0x55d9631c31e0_0;
    %assign/vec4 v0x55d9631c33d0_0, 0;
    %jmp T_114.5;
T_114.4 ;
    %load/vec4 v0x55d9631c32c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.6, 8;
    %load/vec4 v0x55d9631c3110_0;
    %assign/vec4 v0x55d9631c33d0_0, 0;
T_114.6 ;
T_114.5 ;
T_114.3 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x55d9631c2510;
T_115 ;
    %wait E_0x55d9631a03e0;
    %load/vec4 v0x55d9631c2890_0;
    %pad/u 17;
    %load/vec4 v0x55d9631c29c0_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x55d9631c2aa0_0, 0, 17;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x55d9631c3e80;
T_116 ;
    %wait E_0x55d9631c4170;
    %load/vec4 v0x55d9631c41f0_0;
    %pad/u 17;
    %load/vec4 v0x55d9631c42d0_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x55d9631c43b0_0, 0, 17;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x55d9631c3760;
T_117 ;
    %wait E_0x55d9631c39f0;
    %load/vec4 v0x55d9631c3d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0x55d9631c3b50_0;
    %assign/vec4 v0x55d9631c3c30_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x55d9631c3a50_0;
    %assign/vec4 v0x55d9631c3c30_0, 0;
T_117.1 ;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x55d963197c70;
T_118 ;
    %wait E_0x55d963197fb0;
    %load/vec4 v0x55d9631984c0_0;
    %load/vec4 v0x55d963198010_0;
    %cmp/u;
    %jmp/0xz  T_118.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631981b0_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631981b0_0, 0;
T_118.1 ;
    %load/vec4 v0x55d963198010_0;
    %load/vec4 v0x55d9631984c0_0;
    %cmp/e;
    %jmp/0xz  T_118.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631980f0_0, 0;
    %jmp T_118.3;
T_118.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631980f0_0, 0;
T_118.3 ;
    %load/vec4 v0x55d963198010_0;
    %load/vec4 v0x55d9631984c0_0;
    %cmp/u;
    %jmp/0xz  T_118.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d963198340_0, 0;
    %jmp T_118.5;
T_118.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d963198340_0, 0;
T_118.5 ;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x55d963196cb0;
T_119 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631978c0_0, 0;
    %end;
    .thread T_119;
    .scope S_0x55d963196cb0;
T_120 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d963197070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631978c0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x55d963197a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9631978c0_0, 0;
    %jmp T_120.3;
T_120.2 ;
    %load/vec4 v0x55d9631979a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x55d9631976d0_0;
    %assign/vec4 v0x55d9631978c0_0, 0;
    %jmp T_120.5;
T_120.4 ;
    %load/vec4 v0x55d9631977b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.6, 8;
    %load/vec4 v0x55d963197600_0;
    %assign/vec4 v0x55d9631978c0_0, 0;
T_120.6 ;
T_120.5 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x55d96319a700;
T_121 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96319aeb0_0, 0;
    %end;
    .thread T_121;
    .scope S_0x55d96319a700;
T_122 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d96319aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96319aeb0_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x55d96319b050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96319aeb0_0, 0;
    %jmp T_122.3;
T_122.2 ;
    %load/vec4 v0x55d96319af90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.4, 8;
    %load/vec4 v0x55d96319ad00_0;
    %assign/vec4 v0x55d96319aeb0_0, 0;
    %jmp T_122.5;
T_122.4 ;
    %load/vec4 v0x55d96319ada0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.6, 8;
    %load/vec4 v0x55d96319ac00_0;
    %assign/vec4 v0x55d96319aeb0_0, 0;
T_122.6 ;
T_122.5 ;
T_122.3 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x55d9631c9940;
T_123 ;
    %wait E_0x55d9631c9c40;
    %load/vec4 v0x55d9631c9f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %load/vec4 v0x55d9631c9dc0_0;
    %assign/vec4 v0x55d9631c9ea0_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x55d9631c9cc0_0;
    %assign/vec4 v0x55d9631c9ea0_0, 0;
T_123.1 ;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x55d9631ca100;
T_124 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631ca8d0_0, 0;
    %end;
    .thread T_124;
    .scope S_0x55d9631ca100;
T_125 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631ca4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631ca8d0_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x55d9631caaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631ca8d0_0, 0;
    %jmp T_125.3;
T_125.2 ;
    %load/vec4 v0x55d9631ca9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.4, 8;
    %load/vec4 v0x55d9631ca720_0;
    %assign/vec4 v0x55d9631ca8d0_0, 0;
    %jmp T_125.5;
T_125.4 ;
    %load/vec4 v0x55d9631ca7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.6, 8;
    %load/vec4 v0x55d9631ca620_0;
    %assign/vec4 v0x55d9631ca8d0_0, 0;
T_125.6 ;
T_125.5 ;
T_125.3 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x55d9631c67f0;
T_126 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631c7830_0, 0;
    %end;
    .thread T_126;
    .scope S_0x55d9631c67f0;
T_127 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631c6c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631c7830_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x55d9631c79b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631c7830_0, 0;
    %jmp T_127.3;
T_127.2 ;
    %load/vec4 v0x55d9631c78f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.4, 8;
    %load/vec4 v0x55d9631c7640_0;
    %assign/vec4 v0x55d9631c7830_0, 0;
    %jmp T_127.5;
T_127.4 ;
    %load/vec4 v0x55d9631c7720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.6, 8;
    %load/vec4 v0x55d9631c7570_0;
    %assign/vec4 v0x55d9631c7830_0, 0;
T_127.6 ;
T_127.5 ;
T_127.3 ;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x55d9631c6100;
T_128 ;
    %wait E_0x55d9631c6440;
    %load/vec4 v0x55d9631c64c0_0;
    %pad/u 17;
    %load/vec4 v0x55d9631c65a0_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x55d9631c6680_0, 0, 17;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x55d9631c8350;
T_129 ;
    %wait E_0x55d9631c8640;
    %load/vec4 v0x55d9631c86c0_0;
    %pad/u 17;
    %load/vec4 v0x55d9631c87a0_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x55d9631c8880_0, 0, 17;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x55d9631c7bc0;
T_130 ;
    %wait E_0x55d9631c7ec0;
    %load/vec4 v0x55d9631c8200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %load/vec4 v0x55d9631c8020_0;
    %assign/vec4 v0x55d9631c8100_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x55d9631c7f20_0;
    %assign/vec4 v0x55d9631c8100_0, 0;
T_130.1 ;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x55d9631ce0c0;
T_131 ;
    %wait E_0x55d9631ce3c0;
    %load/vec4 v0x55d9631ce710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %load/vec4 v0x55d9631ce540_0;
    %assign/vec4 v0x55d9631ce620_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x55d9631ce440_0;
    %assign/vec4 v0x55d9631ce620_0, 0;
T_131.1 ;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x55d9631ce880;
T_132 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631cf050_0, 0;
    %end;
    .thread T_132;
    .scope S_0x55d9631ce880;
T_133 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631cec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631cf050_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x55d9631cf220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631cf050_0, 0;
    %jmp T_133.3;
T_133.2 ;
    %load/vec4 v0x55d9631cf160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.4, 8;
    %load/vec4 v0x55d9631ceea0_0;
    %assign/vec4 v0x55d9631cf050_0, 0;
    %jmp T_133.5;
T_133.4 ;
    %load/vec4 v0x55d9631cef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.6, 8;
    %load/vec4 v0x55d9631ceda0_0;
    %assign/vec4 v0x55d9631cf050_0, 0;
T_133.6 ;
T_133.5 ;
T_133.3 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x55d9631cb780;
T_134 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631cbfb0_0, 0;
    %end;
    .thread T_134;
    .scope S_0x55d9631cb780;
T_135 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9631cbb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631cbfb0_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x55d9631cc130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d9631cbfb0_0, 0;
    %jmp T_135.3;
T_135.2 ;
    %load/vec4 v0x55d9631cc070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.4, 8;
    %load/vec4 v0x55d9631cbdc0_0;
    %assign/vec4 v0x55d9631cbfb0_0, 0;
    %jmp T_135.5;
T_135.4 ;
    %load/vec4 v0x55d9631cbea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.6, 8;
    %load/vec4 v0x55d9631cbcf0_0;
    %assign/vec4 v0x55d9631cbfb0_0, 0;
T_135.6 ;
T_135.5 ;
T_135.3 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x55d9631cb0c0;
T_136 ;
    %wait E_0x55d9631cb3d0;
    %load/vec4 v0x55d9631cb450_0;
    %pad/u 17;
    %load/vec4 v0x55d9631cb530_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x55d9631cb610_0, 0, 17;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x55d9631ccad0;
T_137 ;
    %wait E_0x55d9631ccdc0;
    %load/vec4 v0x55d9631cce40_0;
    %pad/u 17;
    %load/vec4 v0x55d9631ccf20_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x55d9631cd000_0, 0, 17;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x55d9631cc340;
T_138 ;
    %wait E_0x55d9631cc640;
    %load/vec4 v0x55d9631cc980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %load/vec4 v0x55d9631cc7a0_0;
    %assign/vec4 v0x55d9631cc880_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x55d9631cc6a0_0;
    %assign/vec4 v0x55d9631cc880_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x55d962f95480;
T_139 ;
    %wait E_0x55d963142120;
    %load/vec4 v0x55d962fa20f0_0;
    %load/vec4 v0x55d962f957a0_0;
    %cmp/u;
    %jmp/0xz  T_139.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d962fa1dc0_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d962fa1dc0_0, 0;
T_139.1 ;
    %load/vec4 v0x55d962f957a0_0;
    %load/vec4 v0x55d962fa20f0_0;
    %cmp/e;
    %jmp/0xz  T_139.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d962fa1d00_0, 0;
    %jmp T_139.3;
T_139.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d962fa1d00_0, 0;
T_139.3 ;
    %load/vec4 v0x55d962f957a0_0;
    %load/vec4 v0x55d962fa20f0_0;
    %cmp/u;
    %jmp/0xz  T_139.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d962fa1f20_0, 0;
    %jmp T_139.5;
T_139.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d962fa1f20_0, 0;
T_139.5 ;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x55d962f9c600;
T_140 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d962f97360_0, 0;
    %end;
    .thread T_140;
    .scope S_0x55d962f9c600;
T_141 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d962f9c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d962f97360_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x55d962f97500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d962f97360_0, 0;
    %jmp T_141.3;
T_141.2 ;
    %load/vec4 v0x55d962f97440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.4, 8;
    %load/vec4 v0x55d962f97170_0;
    %assign/vec4 v0x55d962f97360_0, 0;
    %jmp T_141.5;
T_141.4 ;
    %load/vec4 v0x55d962f97250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.6, 8;
    %load/vec4 v0x55d962faa460_0;
    %assign/vec4 v0x55d962f97360_0, 0;
T_141.6 ;
T_141.5 ;
T_141.3 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x55d9631249a0;
T_142 ;
    %wait E_0x55d963116630;
    %load/vec4 v0x55d9630df020_0;
    %load/vec4 v0x55d963110ba0_0;
    %cmp/u;
    %jmp/0xz  T_142.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9630e61e0_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9630e61e0_0, 0;
T_142.1 ;
    %load/vec4 v0x55d963110ba0_0;
    %load/vec4 v0x55d9630df020_0;
    %cmp/e;
    %jmp/0xz  T_142.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9630e6120_0, 0;
    %jmp T_142.3;
T_142.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9630e6120_0, 0;
T_142.3 ;
    %load/vec4 v0x55d963110ba0_0;
    %load/vec4 v0x55d9630df020_0;
    %cmp/u;
    %jmp/0xz  T_142.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9630d7f80_0, 0;
    %jmp T_142.5;
T_142.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9630d7f80_0, 0;
T_142.5 ;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x55d96312ca70;
T_143 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9630f44a0_0, 0;
    %end;
    .thread T_143;
    .scope S_0x55d96312ca70;
T_144 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9630bac10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9630f44a0_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x55d9630ed2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d9630f44a0_0, 0;
    %jmp T_144.3;
T_144.2 ;
    %load/vec4 v0x55d9630f4560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.4, 8;
    %load/vec4 v0x55d9630fb660_0;
    %assign/vec4 v0x55d9630f44a0_0, 0;
    %jmp T_144.5;
T_144.4 ;
    %load/vec4 v0x55d9630fb720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.6, 8;
    %load/vec4 v0x55d96315c1e0_0;
    %assign/vec4 v0x55d9630f44a0_0, 0;
T_144.6 ;
T_144.5 ;
T_144.3 ;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x55d96318ac30;
T_145 ;
    %wait E_0x55d96318af30;
    %load/vec4 v0x55d96318b4b0_0;
    %load/vec4 v0x55d96318af90_0;
    %cmp/u;
    %jmp/0xz  T_145.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d96318b180_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318b180_0, 0;
T_145.1 ;
    %load/vec4 v0x55d96318af90_0;
    %load/vec4 v0x55d96318b4b0_0;
    %cmp/e;
    %jmp/0xz  T_145.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d96318b0c0_0, 0;
    %jmp T_145.3;
T_145.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318b0c0_0, 0;
T_145.3 ;
    %load/vec4 v0x55d96318af90_0;
    %load/vec4 v0x55d96318b4b0_0;
    %cmp/u;
    %jmp/0xz  T_145.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d96318b2e0_0, 0;
    %jmp T_145.5;
T_145.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d96318b2e0_0, 0;
T_145.5 ;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x55d96318a050;
T_146 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d96318a880_0, 0;
    %end;
    .thread T_146;
    .scope S_0x55d96318a050;
T_147 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d96318a440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d96318a880_0, 0;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x55d96318aa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d96318a880_0, 0;
    %jmp T_147.3;
T_147.2 ;
    %load/vec4 v0x55d96318a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.4, 8;
    %load/vec4 v0x55d96318a690_0;
    %assign/vec4 v0x55d96318a880_0, 0;
    %jmp T_147.5;
T_147.4 ;
    %load/vec4 v0x55d96318a770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.6, 8;
    %load/vec4 v0x55d96318a5c0_0;
    %assign/vec4 v0x55d96318a880_0, 0;
T_147.6 ;
T_147.5 ;
T_147.3 ;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x55d9630db1c0;
T_148 ;
    %wait E_0x55d9630cb540;
    %load/vec4 v0x55d9631694b0_0;
    %load/vec4 v0x55d9630cb5a0_0;
    %cmp/u;
    %jmp/0xz  T_148.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d963150a90_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d963150a90_0, 0;
T_148.1 ;
    %load/vec4 v0x55d9630cb5a0_0;
    %load/vec4 v0x55d9631694b0_0;
    %cmp/e;
    %jmp/0xz  T_148.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631509d0_0, 0;
    %jmp T_148.3;
T_148.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631509d0_0, 0;
T_148.3 ;
    %load/vec4 v0x55d9630cb5a0_0;
    %load/vec4 v0x55d9631694b0_0;
    %cmp/u;
    %jmp/0xz  T_148.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d963142080_0, 0;
    %jmp T_148.5;
T_148.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d963142080_0, 0;
T_148.5 ;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x55d96310cd70;
T_149 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d963113fd0_0, 0;
    %end;
    .thread T_149;
    .scope S_0x55d96310cd70;
T_150 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d963113f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d963113fd0_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x55d9630e9570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d963113fd0_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x55d9630e94b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.4, 8;
    %load/vec4 v0x55d962fec970_0;
    %assign/vec4 v0x55d963113fd0_0, 0;
    %jmp T_150.5;
T_150.4 ;
    %load/vec4 v0x55d962feca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.6, 8;
    %load/vec4 v0x55d962fec8a0_0;
    %assign/vec4 v0x55d963113fd0_0, 0;
T_150.6 ;
T_150.5 ;
T_150.3 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x55d9630c8570;
T_151 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9630b7970_0, 0;
    %end;
    .thread T_151;
    .scope S_0x55d9630c8570;
T_152 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9630b5b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9630b7970_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x55d9630b6370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9630b7970_0, 0;
    %jmp T_152.3;
T_152.2 ;
    %load/vec4 v0x55d9630b62b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.4, 8;
    %load/vec4 v0x55d9630b7bd0_0;
    %assign/vec4 v0x55d9630b7970_0, 0;
    %jmp T_152.5;
T_152.4 ;
    %load/vec4 v0x55d9630b78b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.6, 8;
    %load/vec4 v0x55d9630b8040_0;
    %assign/vec4 v0x55d9630b7970_0, 0;
T_152.6 ;
T_152.5 ;
T_152.3 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x55d96312fac0;
T_153 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9630c3870_0, 0;
    %end;
    .thread T_153;
    .scope S_0x55d96312fac0;
T_154 ;
    %wait E_0x55d962fb2c10;
    %load/vec4 v0x55d9630b3d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9630c3870_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x55d9630bd7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9630c3870_0, 0;
    %jmp T_154.3;
T_154.2 ;
    %load/vec4 v0x55d9630bd730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.4, 8;
    %load/vec4 v0x55d9630b32f0_0;
    %assign/vec4 v0x55d9630c3870_0, 0;
    %jmp T_154.5;
T_154.4 ;
    %load/vec4 v0x55d9630c3b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.6, 8;
    %load/vec4 v0x55d9630b3250_0;
    %assign/vec4 v0x55d9630c3870_0, 0;
T_154.6 ;
T_154.5 ;
T_154.3 ;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x55d963035eb0;
T_155 ;
    %wait E_0x55d962fb2910;
    %load/vec4 v0x55d9631e4850_0;
    %load/vec4 v0x55d9631e48f0_0;
    %cmp/e;
    %jmp/0xz  T_155.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d9631e4850_0, 0;
    %load/vec4 v0x55d9631e49d0_0;
    %load/vec4 v0x55d9631e4ab0_0;
    %cmp/e;
    %jmp/0xz  T_155.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d9631e49d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631e4d00_0, 0;
    %load/vec4 v0x55d9631e4c20_0;
    %pad/u 32;
    %cmpi/e 57, 0, 32;
    %jmp/0xz  T_155.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d9631e4c20_0, 0;
    %pushi/vec4 63, 0, 8;
    %assign/vec4 v0x55d9631e4ab0_0, 0;
    %jmp T_155.5;
T_155.4 ;
    %load/vec4 v0x55d9631e4c20_0;
    %pad/u 32;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_155.6, 4;
    %load/vec4 v0x55d9631e4580_0;
    %inv;
    %assign/vec4 v0x55d9631e4580_0, 0;
T_155.6 ;
    %load/vec4 v0x55d9631e4580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.8, 8;
    %load/vec4 v0x55d9631e4c20_0;
    %pad/u 32;
    %cmpi/e 54, 0, 32;
    %jmp/0xz  T_155.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631e44c0_0, 0;
T_155.10 ;
    %load/vec4 v0x55d9631e4c20_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_155.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631e44c0_0, 0;
T_155.12 ;
T_155.8 ;
    %load/vec4 v0x55d9631e4c20_0;
    %pad/u 32;
    %cmpi/e 56, 0, 32;
    %jmp/0xz  T_155.14, 4;
    %pushi/vec4 191, 0, 8;
    %assign/vec4 v0x55d9631e4ab0_0, 0;
    %load/vec4 v0x55d9631e48f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55d9631e48f0_0, 0;
T_155.14 ;
    %load/vec4 v0x55d9631e4c20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55d9631e4c20_0, 0;
T_155.5 ;
    %jmp T_155.3;
T_155.2 ;
    %load/vec4 v0x55d9631e49d0_0;
    %pad/u 32;
    %load/vec4 v0x55d9631e4ab0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/e;
    %jmp/0xz  T_155.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631e4d00_0, 0;
T_155.16 ;
    %load/vec4 v0x55d9631e49d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55d9631e49d0_0, 0;
T_155.3 ;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x55d9631e4850_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55d9631e4850_0, 0;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x55d963035eb0;
T_156 ;
    %delay 1, 0;
    %load/vec4 v0x55d9631e4620_0;
    %inv;
    %assign/vec4 v0x55d9631e4620_0, 0;
    %jmp T_156;
    .thread T_156;
    .scope S_0x55d963035eb0;
T_157 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631e4760_0, 0;
    %jmp T_157;
    .thread T_157;
    .scope S_0x55d963035eb0;
T_158 ;
    %vpi_call/w 3 67 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d963035eb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631e4620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631e4760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631e4d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d9631e4850_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x55d9631e48f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d9631e49d0_0, 0;
    %pushi/vec4 63, 0, 8;
    %assign/vec4 v0x55d9631e4ab0_0, 0;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x55d9631e4c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9631e44c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9631e4580_0, 0;
    %delay 1000000, 0;
    %vpi_call/w 3 86 "$finish" {0 0 0};
    %end;
    .thread T_158;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test.v";
    "./hwag.sv";
    "./capture.sv";
    "./flipflop.sv";
    "./count.sv";
    "./math.sv";
    "./mult_demult.sv";
    "./comparsion.sv";
