
---------- Begin Simulation Statistics ----------
final_tick                               101523533971001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 647825                       # Simulator instruction rate (inst/s)
host_mem_usage                                1868788                       # Number of bytes of host memory used
host_op_rate                                   764562                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10972.77                       # Real time elapsed on the host
host_tick_rate                              148440756                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7108432546                       # Number of instructions simulated
sim_ops                                    8389363164                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.628807                       # Number of seconds simulated
sim_ticks                                1628806864501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       258048                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           63                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           63                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes        53248                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           13                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           13                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        4043    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         4043                      
system.ruby.DMA_Controller.I.allocI_store |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total          832                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        3913    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         3913                      
system.ruby.DMA_Controller.M.allocTBE    |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total          832                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total          832                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       45235    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        45235                      
system.ruby.DMA_Controller.S.SloadSEvent |          62    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           62                      
system.ruby.DMA_Controller.S.allocTBE    |        3082    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         3082                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        4043    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         4043                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |        9115    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total         9115                      
system.ruby.DMA_Controller.SloadSEvent   |          62    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           62                      
system.ruby.DMA_Controller.Stallmandatory_in |       54350    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        54350                      
system.ruby.DMA_Controller.allocI_load   |        4043    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         4043                      
system.ruby.DMA_Controller.allocI_store  |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total          832                      
system.ruby.DMA_Controller.allocTBE      |        3914    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         3914                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        3913    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         3913                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        4043    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         4043                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |         832    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total          832                      
system.ruby.Directory_Controller.I.allocTBE |     6136129     25.79%     25.79% |     5975861     25.12%     50.91% |     5933753     24.94%     75.85% |     5744223     24.15%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     23789966                      
system.ruby.Directory_Controller.I.deallocTBE |     6135245     25.79%     25.79% |     5974981     25.12%     50.91% |     5932920     24.94%     75.85% |     5743350     24.15%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     23786496                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total            8                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |        2785     15.41%     15.41% |       11894     65.81%     81.23% |        2373     13.13%     94.36% |        1020      5.64%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total        18072                      
system.ruby.Directory_Controller.M.allocTBE |     3221748     24.86%     24.86% |     3261421     25.17%     50.03% |     3215395     24.81%     74.85% |     3258998     25.15%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total     12957562                      
system.ruby.Directory_Controller.M.deallocTBE |     3221912     24.86%     24.86% |     3261580     25.17%     50.03% |     3215549     24.81%     74.85% |     3259154     25.15%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total     12958195                      
system.ruby.Directory_Controller.M_GetS.Progress |       29708     20.28%     20.28% |       49340     33.68%     53.96% |       48474     33.09%     87.06% |       18959     12.94%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total       146481                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |        7719     31.82%     31.82% |        8993     37.07%     68.89% |        4508     18.58%     87.47% |        3040     12.53%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total        24260                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |       17435     19.00%     19.00% |       58658     63.93%     82.93% |        9019      9.83%     92.76% |        6645      7.24%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total        91757                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |           2      8.33%      8.33% |          16     66.67%     75.00% |           6     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total           24                      
system.ruby.Directory_Controller.Progress |       29708     20.28%     20.28% |       49340     33.68%     53.96% |       48474     33.09%     87.06% |       18959     12.94%    100.00%
system.ruby.Directory_Controller.Progress::total       146481                      
system.ruby.Directory_Controller.S.allocTBE |     7650376     26.69%     26.69% |     7195028     25.10%     51.79% |     7182264     25.06%     76.85% |     6636445     23.15%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     28664113                      
system.ruby.Directory_Controller.S.deallocTBE |     7651096     26.69%     26.69% |     7195749     25.10%     51.79% |     7182943     25.06%     76.85% |     6637162     23.15%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     28666950                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |          63      5.73%      5.73% |         663     60.33%     66.06% |         359     32.67%     98.73% |          14      1.27%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total         1099                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |           6      4.65%      4.65% |         118     91.47%     96.12% |           4      3.10%     99.22% |           1      0.78%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total          129                      
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in |           1      1.79%      1.79% |           2      3.57%      5.36% |          50     89.29%     94.64% |           3      5.36%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_2.Stallreqto_in::total           56                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |       12826     29.67%     29.67% |       19185     44.37%     74.04% |        5687     13.15%     87.19% |        5537     12.81%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total        43235                      
system.ruby.Directory_Controller.Stallreqto_in |       40837     22.86%     22.86% |       99529     55.71%     78.57% |       22014     12.32%     90.90% |       16260      9.10%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total       178640                      
system.ruby.Directory_Controller.allocTBE |    17008253     26.00%     26.00% |    16432310     25.12%     51.12% |    16331412     24.97%     76.09% |    15639666     23.91%    100.00%
system.ruby.Directory_Controller.allocTBE::total     65411641                      
system.ruby.Directory_Controller.deallocTBE |    17008253     26.00%     26.00% |    16432310     25.12%     51.12% |    16331412     24.97%     76.09% |    15639666     23.91%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     65411641                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2922799922                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2922799922    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2922799922                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2932994419                      
system.ruby.IFETCH.latency_hist_seqr     |  2932994419    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2932994419                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples     10194497                      
system.ruby.IFETCH.miss_latency_hist_seqr |    10194497    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total     10194497                      
system.ruby.L1Cache_Controller.I.allocI_load |     6095539     26.61%     26.61% |     4736450     20.68%     47.29% |     4667756     20.38%     67.68% |     7403384     32.32%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     22903129                      
system.ruby.L1Cache_Controller.I.allocI_store |     1839540     26.76%     26.76% |     1732362     25.20%     51.95% |     1663534     24.20%     76.15% |     1639977     23.85%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      6875413                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     7934077     26.65%     26.65% |     6467823     21.72%     48.37% |     6330289     21.26%     69.63% |     9042340     30.37%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     29774529                      
system.ruby.L1Cache_Controller.I_store.Progress |        7561     43.28%     43.28% |        4237     24.25%     67.53% |        2447     14.01%     81.54% |        3225     18.46%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total        17470                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |         122     26.87%     26.87% |          96     21.15%     48.02% |         125     27.53%     75.55% |         111     24.45%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total          454                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress |           1     14.29%     14.29% |           1     14.29%     28.57% |           2     28.57%     57.14% |           3     42.86%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress::total            7                      
system.ruby.L1Cache_Controller.M.MloadMEvent |   107969086     24.66%     24.66% |   113587898     25.95%     50.61% |   115468161     26.38%     76.99% |   100741883     23.01%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    437767028                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    86648984     25.56%     25.56% |    85166314     25.12%     50.68% |    85262802     25.15%     75.84% |    81912661     24.16%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    338990761                      
system.ruby.L1Cache_Controller.M.allocTBE |     3314762     25.58%     25.58% |     3330758     25.71%     51.29% |     3266983     25.21%     76.51% |     3044068     23.49%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total     12956571                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |     3314903     25.58%     25.58% |     3330882     25.71%     51.29% |     3267138     25.21%     76.51% |     3044281     23.49%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total     12957204                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |       11583     26.06%     26.06% |       10770     24.23%     50.29% |       12217     27.48%     77.77% |        9881     22.23%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total        44451                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            4                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           1     12.50%     12.50% |           3     37.50%     50.00% |           0      0.00%     50.00% |           4     50.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total            8                      
system.ruby.L1Cache_Controller.MloadMEvent |   107969086     24.66%     24.66% |   113587898     25.95%     50.61% |   115468161     26.38%     76.99% |   100741883     23.01%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    437767028                      
system.ruby.L1Cache_Controller.MstoreMEvent |    86648984     25.56%     25.56% |    85166314     25.12%     50.68% |    85262802     25.15%     75.84% |    81912661     24.16%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    338990761                      
system.ruby.L1Cache_Controller.Progress  |     1524949     24.44%     24.44% |     1631916     26.15%     50.59% |     1639149     26.27%     76.86% |     1444096     23.14%    100.00%
system.ruby.L1Cache_Controller.Progress::total      6240110                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   755831413     24.43%     24.43% |   768889101     24.85%     49.28% |   798817275     25.82%     75.10% |   770437637     24.90%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   3093975426                      
system.ruby.L1Cache_Controller.S.allocTBE |     6138648     26.64%     26.64% |     4770317     20.70%     47.34% |     4701792     20.40%     67.74% |     7435419     32.26%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     23046176                      
system.ruby.L1Cache_Controller.S.deallocTBE |       43970     30.03%     30.03% |       34732     23.72%     53.75% |       34882     23.82%     77.57% |       32843     22.43%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total       146427                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     6095539     26.61%     26.61% |     4736450     20.68%     47.29% |     4667756     20.38%     67.68% |     7403384     32.32%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total     22903129                      
system.ruby.L1Cache_Controller.S_evict.Progress |          11     20.37%     20.37% |          15     27.78%     48.15% |          16     29.63%     77.78% |          12     22.22%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total           54                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |        5217     26.25%     26.25% |        4598     23.14%     49.39% |        4975     25.04%     74.43% |        5081     25.57%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total        19871                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |          43     27.74%     27.74% |          39     25.16%     52.90% |          36     23.23%     76.13% |          37     23.87%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total          155                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |          47     27.65%     27.65% |          41     24.12%     51.76% |          40     23.53%     75.29% |          42     24.71%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total          170                      
system.ruby.L1Cache_Controller.S_store.Progress |     1517110     24.38%     24.38% |     1627537     26.16%     50.54% |     1636584     26.30%     76.85% |     1440637     23.15%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      6221868                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |         941     45.20%     45.20% |         520     24.98%     70.17% |         287     13.78%     83.96% |         334     16.04%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total         2082                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |         222     40.22%     40.22% |          86     15.58%     55.80% |          64     11.59%     67.39% |         180     32.61%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total          552                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in |         240     74.07%     74.07% |          75     23.15%     97.22% |           5      1.54%     98.77% |           4      1.23%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallfwdfrom_in::total          324                      
system.ruby.L1Cache_Controller.SloadSEvent |   755831413     24.43%     24.43% |   768889101     24.85%     49.28% |   798817275     25.82%     75.10% |   770437637     24.90%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   3093975426                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |        1303     45.56%     45.56% |         691     24.16%     69.72% |         417     14.58%     84.30% |         449     15.70%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total         2860                      
system.ruby.L1Cache_Controller.Stallmandatory_in |       16848     26.12%     26.12% |       15412     23.89%     50.02% |       17232     26.72%     76.73% |       15008     23.27%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total        64500                      
system.ruby.L1Cache_Controller.allocI_load |     6095539     26.61%     26.61% |     4736450     20.68%     47.29% |     4667756     20.38%     67.68% |     7403384     32.32%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     22903129                      
system.ruby.L1Cache_Controller.allocI_store |     1839540     26.76%     26.76% |     1732362     25.20%     51.95% |     1663534     24.20%     76.15% |     1639977     23.85%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      6875413                      
system.ruby.L1Cache_Controller.allocTBE  |     9453410     26.26%     26.26% |     8101075     22.50%     48.76% |     7968775     22.13%     70.89% |    10479487     29.11%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     36002747                      
system.ruby.L1Cache_Controller.deallocTBE |       43970     30.03%     30.03% |       34732     23.72%     53.75% |       34882     23.82%     77.57% |       32843     22.43%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total       146427                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     7934077     26.65%     26.65% |     6467823     21.72%     48.37% |     6330289     21.26%     69.63% |     9042340     30.37%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     29774529                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     6095539     26.61%     26.61% |     4736450     20.68%     47.29% |     4667756     20.38%     67.68% |     7403384     32.32%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total     22903129                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |     3314903     25.58%     25.58% |     3330882     25.71%     51.29% |     3267138     25.21%     76.51% |     3044281     23.49%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total     12957204                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    608942532                      
system.ruby.LD.hit_latency_hist_seqr     |   608942532    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    608942532                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    621651164                      
system.ruby.LD.latency_hist_seqr         |   621651164    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     621651164                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples     12708632                      
system.ruby.LD.miss_latency_hist_seqr    |    12708632    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     12708632                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      1123590                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     1123590    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      1123590                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      1494405                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     1494405    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      1494405                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples       370815                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |      370815    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total       370815                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      1494405                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     1494405    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      1494405                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      1494405                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     1494405    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      1494405                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples     16064911                      
system.ruby.RMW_Read.hit_latency_hist_seqr |    16064911    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total     16064911                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples     16581547                      
system.ruby.RMW_Read.latency_hist_seqr   |    16581547    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total     16581547                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples       516636                      
system.ruby.RMW_Read.miss_latency_hist_seqr |      516636    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total       516636                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    320307855                      
system.ruby.ST.hit_latency_hist_seqr     |   320307855    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    320307855                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    332377608                      
system.ruby.ST.latency_hist_seqr         |   332377608    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     332377608                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples     12069753                      
system.ruby.ST.miss_latency_hist_seqr    |    12069753    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total     12069753                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.014365                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.991484                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.005346                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5621.519641                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.003818                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.017030                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.783912                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 24160.774773                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003828                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999972                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.013863                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.977162                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.005350                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5646.815351                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.003746                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999965                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.016522                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.654201                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 24559.391606                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.003755                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999940                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.013824                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.977704                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.005081                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5571.969597                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.003699                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999933                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.016369                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.825995                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 24650.083229                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.003708                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999907                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.013033                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.978444                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.004851                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5721.435069                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.003634                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.015831                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.808198                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 24851.675080                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.003643                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999972                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        10960                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6558.080194                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000198                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 13471.991356                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000313                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time   783.058738                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 444258.738158                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   281.976204                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3870733215                      
system.ruby.hit_latency_hist_seqr        |  3870733215    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3870733215                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            46                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs    37.292374                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6462.096402                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.366094                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  3829.729714                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.005306                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.000116                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.002904                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16691.450266                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   733.258681                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles            35                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs    45.480837                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6525.894217                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.361902                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  3249.105089                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.004444                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.970151                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.002487                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16865.733566                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   622.477345                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles            43                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs    36.966418                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6511.743007                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.370300                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  3190.924317                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.004361                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.000032                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.002447                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16605.857192                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   612.817282                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles            26                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs    37.946369                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6574.090455                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.373453                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  3951.215123                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.005966                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.000213                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.003219                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16710.544944                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   631.031256                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3906593548                      
system.ruby.latency_hist_seqr            |  3906593548    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3906593548                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     35860333                      
system.ruby.miss_latency_hist_seqr       |    35860333    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     35860333                      
system.ruby.network.average_flit_latency    17.001936                      
system.ruby.network.average_flit_network_latency    12.797832                      
system.ruby.network.average_flit_queueing_latency     4.204104                      
system.ruby.network.average_flit_vnet_latency |   15.582630                       |    5.010436                       |   10.487481                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    5.959056                       |    6.000004                       |    1.024106                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.003409                      
system.ruby.network.average_packet_latency    16.092148                      
system.ruby.network.average_packet_network_latency    12.587480                      
system.ruby.network.average_packet_queueing_latency     3.504668                      
system.ruby.network.average_packet_vnet_latency |   25.513237                       |    5.010436                       |    8.906615                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    5.941752                       |    6.000004                       |    1.015478                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.301020                      
system.ruby.network.avg_vc_load          |    0.124049     41.21%     41.21% |    0.014482      4.81%     46.02% |    0.013839      4.60%     50.62% |    0.013833      4.60%     55.21% |    0.020681      6.87%     62.08% |    0.002310      0.77%     62.85% |    0.002297      0.76%     63.61% |    0.002297      0.76%     64.38% |    0.079217     26.32%     90.69% |    0.010148      3.37%     94.06% |    0.008941      2.97%     97.03% |    0.008927      2.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.301020                      
system.ruby.network.ext_in_link_utilization    326498274                      
system.ruby.network.ext_out_link_utilization    326498274                      
system.ruby.network.flit_network_latency |  2808242583                       |   149939368                       |  1220288044                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |  1073918519                       |   179552608                       |   119161511                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |   180216217     55.20%     55.20% |    29925416      9.17%     64.36% |   116356641     35.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total    326498274                      
system.ruby.network.flits_received       |   180216217     55.20%     55.20% |    29925416      9.17%     64.36% |   116356641     35.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total    326498274                      
system.ruby.network.int_link_utilization    327611151                      
system.ruby.network.packet_network_latency |   922800024                       |   149939368                       |   582596322                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |   214909955                       |   179552608                       |    66424079                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |    36169461     27.50%     27.50% |    29925416     22.76%     50.26% |    65411641     49.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total    131506518                      
system.ruby.network.packets_received     |    36169461     27.50%     27.50% |    29925416     22.76%     50.26% |    65411641     49.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total    131506518                      
system.ruby.network.routers0.buffer_reads    166257755                      
system.ruby.network.routers0.buffer_writes    166257755                      
system.ruby.network.routers0.crossbar_activity    166257755                      
system.ruby.network.routers0.sw_input_arbiter_activity    166562177                      
system.ruby.network.routers0.sw_output_arbiter_activity    166257755                      
system.ruby.network.routers1.buffer_reads    161747712                      
system.ruby.network.routers1.buffer_writes    161747712                      
system.ruby.network.routers1.crossbar_activity    161747712                      
system.ruby.network.routers1.sw_input_arbiter_activity    162038519                      
system.ruby.network.routers1.sw_output_arbiter_activity    161747712                      
system.ruby.network.routers2.buffer_reads    157705924                      
system.ruby.network.routers2.buffer_writes    157705924                      
system.ruby.network.routers2.crossbar_activity    157705924                      
system.ruby.network.routers2.sw_input_arbiter_activity    157991254                      
system.ruby.network.routers2.sw_output_arbiter_activity    157705924                      
system.ruby.network.routers3.buffer_reads    168398034                      
system.ruby.network.routers3.buffer_writes    168398034                      
system.ruby.network.routers3.crossbar_activity    168398034                      
system.ruby.network.routers3.sw_input_arbiter_activity    168677300                      
system.ruby.network.routers3.sw_output_arbiter_activity    168398034                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3906593548                      
system.ruby.outstanding_req_hist_seqr::mean     1.000146                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000101                      
system.ruby.outstanding_req_hist_seqr::stdev     0.012076                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3906023777     99.99%     99.99% |      569771      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3906593548                      
system.switch_cpus0.Branches                 73671769                       # Number of branches fetched
system.switch_cpus0.committedInsts          524669624                       # Number of instructions committed
system.switch_cpus0.committedOps            842295889                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          153083190                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               610888                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           86583162                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses               137153                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.079779                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          718827747                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                96996                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.920221                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              3256245012                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      2996465442.701091                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    412392243                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    327754019                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     58889170                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses      10491623                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts             10491623                       # number of float instructions
system.switch_cpus0.num_fp_register_reads      8406095                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes      2949943                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            9068046                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      259779569.298909                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    834502904                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           834502904                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1845392448                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    676575010                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          152322429                       # Number of load instructions
system.switch_cpus0.num_mem_refs            238783305                       # number of memory refs
system.switch_cpus0.num_store_insts          86460876                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      5612981      0.67%      0.67% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        597577634     70.86%     71.53% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          576154      0.07%     71.60% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv           293469      0.03%     71.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         141677      0.02%     71.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     71.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           4608      0.00%     71.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     71.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     71.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     71.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     71.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd          278542      0.03%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu            8242      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             296      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc           4755      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift           236      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     71.68% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       149807274     17.76%     89.45% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       78923920      9.36%     98.81% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead      2515155      0.30%     99.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      7536956      0.89%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         843281899                       # Class of executed instruction
system.switch_cpus1.Branches                 76447741                       # Number of branches fetched
system.switch_cpus1.committedInsts          527956984                       # Number of instructions committed
system.switch_cpus1.committedOps            850190580                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          161179037                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               501649                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           84419002                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses               120591                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.126942                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          728489250                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                79985                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.873058                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              3256486428                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2843101429.871969                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    433236945                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    317652566                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     63565907                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses       9332126                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts              9332126                       # number of float instructions
system.switch_cpus1.num_fp_register_reads      8457027                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes      1952882                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            6927577                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      413384998.128031                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    844399583                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           844399583                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1852553397                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    684671989                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          160581328                       # Number of load instructions
system.switch_cpus1.num_mem_refs            244891438                       # number of memory refs
system.switch_cpus1.num_store_insts          84310110                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      3107995      0.37%      0.37% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        601263473     70.69%     71.06% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          585799      0.07%     71.13% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv           165387      0.02%     71.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         174948      0.02%     71.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     71.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           2000      0.00%     71.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     71.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     71.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     71.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     71.17% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     71.17% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd          348106      0.04%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            7368      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             256      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           5865      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift           744      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     71.21% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       159168488     18.71%     89.92% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       76932866      9.05%     98.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      1412840      0.17%     99.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      7377244      0.87%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         850553379                       # Class of executed instruction
system.switch_cpus2.Branches                 70325236                       # Number of branches fetched
system.switch_cpus2.committedInsts          553996481                       # Number of instructions committed
system.switch_cpus2.committedOps            857899070                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          160677966                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               475813                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           84264992                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses               115864                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.111838                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          761014579                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                78291                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.888162                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              3257613490                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      2893287276.729820                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    412160480                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    350781741                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     58319779                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses       8809000                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts              8809000                       # number of float instructions
system.switch_cpus2.num_fp_register_reads      7945737                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      1868012                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            6626680                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      364326213.270180                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    852576635                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           852576635                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1899727433                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    699249741                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          160077825                       # Number of load instructions
system.switch_cpus2.num_mem_refs            244237305                       # number of memory refs
system.switch_cpus2.num_store_insts          84159480                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      3026989      0.35%      0.35% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        609700280     71.04%     71.39% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          586719      0.07%     71.46% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv           199318      0.02%     71.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         163785      0.02%     71.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     71.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           2624      0.00%     71.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     71.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     71.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     71.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     71.50% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd          324154      0.04%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu            9880      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             388      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc           5395      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            85      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       158714073     18.49%     90.04% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       77221310      9.00%     99.03% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      1363752      0.16%     99.19% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      6938170      0.81%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         858256922                       # Class of executed instruction
system.switch_cpus3.Branches                 77096344                       # Number of branches fetched
system.switch_cpus3.committedInsts          533189787                       # Number of instructions committed
system.switch_cpus3.committedOps            870357955                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          155159493                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               667307                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           81069371                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses               139725                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.054208                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          725036219                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses               118104                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.945792                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              3257610064                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      3081021400.652691                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    438438431                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    348504880                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     60939095                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses       7276623                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts              7276623                       # number of float instructions
system.switch_cpus3.num_fp_register_reads      6606966                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes      1556649                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls           10489790                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      176588663.347309                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    861108151                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           861108151                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   1887168843                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    708448400                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          154305141                       # Number of load instructions
system.switch_cpus3.num_mem_refs            235246306                       # number of memory refs
system.switch_cpus3.num_store_insts          80941165                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      6203382      0.71%      0.71% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        627666632     72.09%     72.81% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          581459      0.07%     72.87% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv           482510      0.06%     72.93% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         144130      0.02%     72.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     72.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           8672      0.00%     72.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     72.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     72.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     72.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     72.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     72.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd          282068      0.03%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu            7814      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             578      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc           5272      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift          1674      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     72.98% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       153195092     17.60%     90.58% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       75229865      8.64%     99.22% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      1110049      0.13%     99.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      5711300      0.66%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         870630497                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          407                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          203                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 897355270.935961                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 265217306.627456                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          203    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value       848000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    996584500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          203                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 1442864237501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 182163120000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 99898506613500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          234                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          117                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 754653256.487180                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 384135173.871508                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          117    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      1421000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    996589500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          117                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 1540331494492                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  88294431009                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 99894908045500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          312                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples          156                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 832976807.698718                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 318554728.832922                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          156    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      5551000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    994845500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total          156                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 1498687767500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 129944382001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 99894901821500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          485                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          242                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 853995101.247934                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 313757881.504989                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          242    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      1578500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    996779500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          242                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 1422042814499                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 206666814502                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 99894824342000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1628806864501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1628806864501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1628806864501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1628806864501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      9610368                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           9610368                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       150162                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             150162                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      5900250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              5900250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      5900250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             5900250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    150162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             718633                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     150162                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   150162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             9370                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9294                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9378                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9335                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9506                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9583                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9422                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9451                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9509                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9499                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            9381                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            9453                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            9274                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            9187                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            9307                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9213                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   935563489                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 750810000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             3751100989                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     6230.36                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               24980.36                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                  124950                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                83.21                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               150162                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                 149557                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                    415                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     22                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     13                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     13                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     13                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     13                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     15                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     49                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     33                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     9                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        25211                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   381.194875                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   262.131886                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   277.403272                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         6190     24.55%     24.55% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         3546     14.07%     38.62% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3260     12.93%     51.55% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2785     11.05%     62.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         2980     11.82%     74.42% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         2722     10.80%     85.21% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895         2435      9.66%     94.87% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023         1278      5.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           15      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        25211                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               9610368                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                9610368                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        5.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     5.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.05                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1628806421000                       # Total gap between requests
system.mem_ctrls2.avgGap                  10846994.72                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      9610368                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 5900250.182788997889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       150162                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   3751100989                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     24980.36                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   83.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2     11899173                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total     11899173                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2     11899173                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total     11899173                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       150162                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       150162                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       150162                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       150162                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2  11450305338                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total  11450305338                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2  11450305338                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total  11450305338                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2     12049335                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total     12049335                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2     12049335                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total     12049335                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.012462                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.012462                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.012462                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.012462                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 76253.015663                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 76253.015663                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 76253.015663                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 76253.015663                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       150162                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       150162                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       150162                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       150162                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   8403306339                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   8403306339                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   8403306339                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   8403306339                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.012462                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.012462                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.012462                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.012462                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 55961.603728                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 55961.603728                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 55961.603728                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 55961.603728                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      8721793                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      8721793                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       150162                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       150162                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2  11450305338                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total  11450305338                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      8871955                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      8871955                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.016925                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.016925                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 76253.015663                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 76253.015663                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       150162                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       150162                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   8403306339                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   8403306339                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.016925                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.016925                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 55961.603728                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 55961.603728                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      3177380                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      3177380                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      3177380                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      3177380                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     118133.827057                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  99894727388500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 118133.827057                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.450645                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.450645                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       150162                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       150154                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.572823                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses     192939522                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses     12049335                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            87836280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            46686090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          534236220                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    128576541600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     51583804140                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    582022388640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      762851492970                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       468.349876                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 1512660786501                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  54389400000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  61756678000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            92177400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            48989655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          537920460                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    128576541600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     51858992160                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    581791017600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      762905638875                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       468.383119                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 1512052965001                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  54389400000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  62364499500                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      9611392                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           9611392                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       150178                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             150178                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      5900879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              5900879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      5900879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             5900879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    150178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             718692                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     150178                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   150178                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             9381                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9320                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9364                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9337                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9512                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9565                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9428                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9440                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9491                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9486                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9376                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            9447                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            9280                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            9212                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            9320                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9219                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   941400734                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 750890000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             3757238234                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     6268.57                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               25018.57                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                  125053                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                83.27                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               150178                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                 149616                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                    378                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     17                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     15                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     55                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     35                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        25124                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   382.555644                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   264.242094                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   276.636439                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         6030     24.00%     24.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         3558     14.16%     38.16% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3305     13.15%     51.32% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2801     11.15%     62.47% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         3006     11.96%     74.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         2713     10.80%     85.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895         2442      9.72%     94.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023         1255      5.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           14      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        25124                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               9611392                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                9611392                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        5.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     5.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.05                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1628806757000                       # Total gap between requests
system.mem_ctrls3.avgGap                  10845841.31                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      9611392                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 5900878.863832967356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       150178                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   3757238234                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     25018.57                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   83.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3     11687748                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total     11687748                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3     11687748                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total     11687748                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       150178                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       150178                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       150178                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       150178                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3  11457198822                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total  11457198822                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3  11457198822                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total  11457198822                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3     11837926                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total     11837926                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3     11837926                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total     11837926                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.012686                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.012686                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.012686                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.012686                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 76290.793738                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 76290.793738                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 76290.793738                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 76290.793738                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       150178                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       150178                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       150178                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       150178                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   8409913074                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   8409913074                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   8409913074                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   8409913074                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.012686                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.012686                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.012686                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.012686                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 55999.634261                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 55999.634261                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 55999.634261                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 55999.634261                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      8430481                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      8430481                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       150178                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       150178                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3  11457198822                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total  11457198822                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      8580659                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      8580659                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.017502                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.017502                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 76290.793738                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 76290.793738                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       150178                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       150178                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   8409913074                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   8409913074                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.017502                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.017502                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 55999.634261                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 55999.634261                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      3257267                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      3257267                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      3257267                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      3257267                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     118137.589576                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  99894727176500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 118137.589576                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.450659                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.450659                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       150178                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       150165                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.572884                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses     189556994                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses     11837926                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            87672060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            46595010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          534293340                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    128576541600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     51538256010                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    582061070880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      762844428900                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       468.345539                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 1512761242001                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  54389400000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  61656222500                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            91720440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            48750570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          537977580                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    128576541600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     51760286970                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    581874218880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      762889496040                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       468.373208                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 1512270071502                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  54389400000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  62147392999                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      9615872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9615872                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       150248                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             150248                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      5903629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              5903629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      5903629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             5903629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    150248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             718801                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     150248                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   150248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             9376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9312                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9408                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9363                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9516                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9561                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9436                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9421                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9495                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9504                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            9406                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            9465                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            9260                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9194                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            9303                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   955421491                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 751240000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             3772571491                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     6358.96                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               25108.96                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  125041                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                83.22                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               150248                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 149627                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    434                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     17                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     29                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        25207                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   381.476257                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   262.576370                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   277.251916                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         6153     24.41%     24.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         3540     14.04%     38.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3318     13.16%     51.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2797     11.10%     62.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         2931     11.63%     74.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         2734     10.85%     85.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2475      9.82%     95.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         1244      4.94%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           15      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        25207                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               9615872                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                9615872                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        5.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     5.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.05                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1628800783000                       # Total gap between requests
system.mem_ctrls0.avgGap                  10840748.52                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      9615872                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 5903629.343400336802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       150248                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   3772571491                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     25108.96                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   83.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0     12286920                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total     12286920                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0     12286920                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total     12286920                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       150248                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       150248                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       150248                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       150248                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0  11476239252                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total  11476239252                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0  11476239252                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total  11476239252                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0     12437168                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total     12437168                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0     12437168                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total     12437168                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.012081                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.012081                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.012081                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.012081                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 76381.976812                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 76381.976812                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 76381.976812                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 76381.976812                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       150248                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       150248                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       150248                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       150248                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   8427467754                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   8427467754                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   8427467754                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   8427467754                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.012081                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.012081                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.012081                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.012081                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 56090.382261                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 56090.382261                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 56090.382261                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 56090.382261                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      9082731                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      9082731                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       150248                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       150248                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0  11476239252                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total  11476239252                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      9232979                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      9232979                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.016273                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.016273                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 76381.976812                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 76381.976812                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       150248                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       150248                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   8427467754                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   8427467754                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.016273                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.016273                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 56090.382261                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 56090.382261                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      3204189                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      3204189                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      3204189                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      3204189                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     118213.518976                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  99894727175500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 118213.518976                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.450949                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.450949                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       150248                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       150244                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.573151                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses     199144936                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses     12437168                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            87714900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            46621575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          534464700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    128576541600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     51646994910                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    581969622720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      762861960405                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       468.356302                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1512521990001                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  54389400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  61895474500                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            92263080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            49038990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          538306020                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    128576541600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     51804736140                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    581836788480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      762897674310                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       468.378229                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1512172842503                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  54389400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  62244621998                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      9612480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9612480                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       150195                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             150195                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      5901547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              5901547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      5901547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             5901547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    150195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             718720                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     150195                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   150195                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9393                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9396                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9342                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9515                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9562                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9401                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9427                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9520                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            9394                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            9464                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            9276                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            9205                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            9297                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9237                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   937746243                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 750975000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             3753902493                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     6243.53                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               24993.53                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  125098                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                83.29                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               150195                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 149616                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    392                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     19                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     51                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     31                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        25095                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   383.038534                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   264.285144                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   277.228486                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         6058     24.14%     24.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         3519     14.02%     38.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3321     13.23%     51.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2762     11.01%     62.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         2977     11.86%     74.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         2732     10.89%     85.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         2451      9.77%     94.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         1260      5.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           15      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        25095                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               9612480                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                9612480                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        5.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     5.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.05                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1628806399000                       # Total gap between requests
system.mem_ctrls1.avgGap                  10844611.33                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      9612480                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 5901546.837442185730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       150195                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   3753902493                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     24993.53                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   83.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1     12052046                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total     12052046                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1     12052046                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total     12052046                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       150195                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       150195                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       150195                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       150195                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1  11454771805                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total  11454771805                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1  11454771805                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total  11454771805                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1     12202241                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total     12202241                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1     12202241                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total     12202241                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.012309                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.012309                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.012309                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.012309                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 76265.999567                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 76265.999567                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 76265.999567                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 76265.999567                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       150195                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       150195                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       150195                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       150195                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   8407142305                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   8407142305                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   8407142305                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   8407142305                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.012309                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.012309                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.012309                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.012309                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 55974.848064                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 55974.848064                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 55974.848064                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 55974.848064                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      8808209                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      8808209                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       150195                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       150195                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1  11454771805                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total  11454771805                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      8958404                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      8958404                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.016766                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.016766                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 76265.999567                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 76265.999567                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       150195                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       150195                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   8407142305                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   8407142305                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.016766                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.016766                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 55974.848064                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 55974.848064                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      3243837                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      3243837                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      3243837                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      3243837                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     118157.346295                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  99894727282500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 118157.346295                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.450735                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.450735                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       150195                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       150184                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.572948                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses     195386051                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses     12202241                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            87764880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            46644345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          534578940                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    128576541600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     51532496730                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    582065867040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      762843893535                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       468.345210                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1512773318500                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  54389400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  61644146001                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            91427700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            48591180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          537813360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    128576541600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     51741495210                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    581890003200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      762885872250                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       468.370983                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1512312073750                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  54389400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  62105390751                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                 7173                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7173                       # Transaction distribution
system.iobus.trans_dist::WriteReq               54296                       # Transaction distribution
system.iobus.trans_dist::WriteResp              54296                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port           54                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           54                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        20838                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3602                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        31456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3506                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        20974                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3426                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3578                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        31714                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        20300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        29930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3042                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        20520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        29784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  122938                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        41676                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         7004                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         7028                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         7204                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        62912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio           91                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         7012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        41948                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         6852                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         7156                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        63083                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         6288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         6248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        40600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         6520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        59716                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         6280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         6092                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         6084                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        41040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        59517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   245336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               154000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 101523533971001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy            35420367                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy            35270717                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              117000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            35482674                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy            20957000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy            22307500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy            21024000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               41496                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            21999499                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy            36316254                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
