
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pgrep_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401540 <.init>:
  401540:	stp	x29, x30, [sp, #-16]!
  401544:	mov	x29, sp
  401548:	bl	401980 <ferror@plt+0x60>
  40154c:	ldp	x29, x30, [sp], #16
  401550:	ret

Disassembly of section .plt:

0000000000401560 <dev_to_tty@plt-0x20>:
  401560:	stp	x16, x30, [sp, #-16]!
  401564:	adrp	x16, 416000 <ferror@plt+0x146e0>
  401568:	ldr	x17, [x16, #4088]
  40156c:	add	x16, x16, #0xff8
  401570:	br	x17
  401574:	nop
  401578:	nop
  40157c:	nop

0000000000401580 <dev_to_tty@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401584:	ldr	x17, [x16]
  401588:	add	x16, x16, #0x0
  40158c:	br	x17

0000000000401590 <memmove@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401594:	ldr	x17, [x16, #8]
  401598:	add	x16, x16, #0x8
  40159c:	br	x17

00000000004015a0 <signal_name_to_number@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4015a4:	ldr	x17, [x16, #16]
  4015a8:	add	x16, x16, #0x10
  4015ac:	br	x17

00000000004015b0 <_exit@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4015b4:	ldr	x17, [x16, #24]
  4015b8:	add	x16, x16, #0x18
  4015bc:	br	x17

00000000004015c0 <strtoul@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4015c4:	ldr	x17, [x16, #32]
  4015c8:	add	x16, x16, #0x20
  4015cc:	br	x17

00000000004015d0 <strlen@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4015d4:	ldr	x17, [x16, #40]
  4015d8:	add	x16, x16, #0x28
  4015dc:	br	x17

00000000004015e0 <getsid@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4015e4:	ldr	x17, [x16, #48]
  4015e8:	add	x16, x16, #0x30
  4015ec:	br	x17

00000000004015f0 <fputs@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4015f4:	ldr	x17, [x16, #56]
  4015f8:	add	x16, x16, #0x38
  4015fc:	br	x17

0000000000401600 <exit@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401604:	ldr	x17, [x16, #64]
  401608:	add	x16, x16, #0x40
  40160c:	br	x17

0000000000401610 <get_ns_id@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401614:	ldr	x17, [x16, #72]
  401618:	add	x16, x16, #0x48
  40161c:	br	x17

0000000000401620 <error@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401624:	ldr	x17, [x16, #80]
  401628:	add	x16, x16, #0x50
  40162c:	br	x17

0000000000401630 <getgrnam@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401634:	ldr	x17, [x16, #88]
  401638:	add	x16, x16, #0x58
  40163c:	br	x17

0000000000401640 <sprintf@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401644:	ldr	x17, [x16, #96]
  401648:	add	x16, x16, #0x60
  40164c:	br	x17

0000000000401650 <__cxa_atexit@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401654:	ldr	x17, [x16, #104]
  401658:	add	x16, x16, #0x68
  40165c:	br	x17

0000000000401660 <kill@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401664:	ldr	x17, [x16, #112]
  401668:	add	x16, x16, #0x70
  40166c:	br	x17

0000000000401670 <__fpending@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401674:	ldr	x17, [x16, #120]
  401678:	add	x16, x16, #0x78
  40167c:	br	x17

0000000000401680 <snprintf@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401684:	ldr	x17, [x16, #128]
  401688:	add	x16, x16, #0x80
  40168c:	br	x17

0000000000401690 <fclose@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401694:	ldr	x17, [x16, #136]
  401698:	add	x16, x16, #0x88
  40169c:	br	x17

00000000004016a0 <atoi@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4016a4:	ldr	x17, [x16, #144]
  4016a8:	add	x16, x16, #0x90
  4016ac:	br	x17

00000000004016b0 <getpid@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4016b4:	ldr	x17, [x16, #152]
  4016b8:	add	x16, x16, #0x98
  4016bc:	br	x17

00000000004016c0 <malloc@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4016c4:	ldr	x17, [x16, #160]
  4016c8:	add	x16, x16, #0xa0
  4016cc:	br	x17

00000000004016d0 <open@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4016d4:	ldr	x17, [x16, #168]
  4016d8:	add	x16, x16, #0xa8
  4016dc:	br	x17

00000000004016e0 <bindtextdomain@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4016e4:	ldr	x17, [x16, #176]
  4016e8:	add	x16, x16, #0xb0
  4016ec:	br	x17

00000000004016f0 <__libc_start_main@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4016f4:	ldr	x17, [x16, #184]
  4016f8:	add	x16, x16, #0xb8
  4016fc:	br	x17

0000000000401700 <flock@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401704:	ldr	x17, [x16, #192]
  401708:	add	x16, x16, #0xc0
  40170c:	br	x17

0000000000401710 <memset@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401714:	ldr	x17, [x16, #200]
  401718:	add	x16, x16, #0xc8
  40171c:	br	x17

0000000000401720 <getpwnam@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401724:	ldr	x17, [x16, #208]
  401728:	add	x16, x16, #0xd0
  40172c:	br	x17

0000000000401730 <realloc@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401734:	ldr	x17, [x16, #216]
  401738:	add	x16, x16, #0xd8
  40173c:	br	x17

0000000000401740 <strdup@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401744:	ldr	x17, [x16, #224]
  401748:	add	x16, x16, #0xe0
  40174c:	br	x17

0000000000401750 <close@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401754:	ldr	x17, [x16, #232]
  401758:	add	x16, x16, #0xe8
  40175c:	br	x17

0000000000401760 <__gmon_start__@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401764:	ldr	x17, [x16, #240]
  401768:	add	x16, x16, #0xf0
  40176c:	br	x17

0000000000401770 <abort@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401774:	ldr	x17, [x16, #248]
  401778:	add	x16, x16, #0xf8
  40177c:	br	x17

0000000000401780 <textdomain@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401784:	ldr	x17, [x16, #256]
  401788:	add	x16, x16, #0x100
  40178c:	br	x17

0000000000401790 <getopt_long@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401794:	ldr	x17, [x16, #264]
  401798:	add	x16, x16, #0x108
  40179c:	br	x17

00000000004017a0 <strcmp@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4017a4:	ldr	x17, [x16, #272]
  4017a8:	add	x16, x16, #0x110
  4017ac:	br	x17

00000000004017b0 <__ctype_b_loc@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4017b4:	ldr	x17, [x16, #280]
  4017b8:	add	x16, x16, #0x118
  4017bc:	br	x17

00000000004017c0 <get_ns_name@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4017c4:	ldr	x17, [x16, #288]
  4017c8:	add	x16, x16, #0x120
  4017cc:	br	x17

00000000004017d0 <free@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4017d4:	ldr	x17, [x16, #296]
  4017d8:	add	x16, x16, #0x128
  4017dc:	br	x17

00000000004017e0 <getpgrp@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4017e4:	ldr	x17, [x16, #304]
  4017e8:	add	x16, x16, #0x130
  4017ec:	br	x17

00000000004017f0 <closeproc@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4017f4:	ldr	x17, [x16, #312]
  4017f8:	add	x16, x16, #0x138
  4017fc:	br	x17

0000000000401800 <strchr@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401804:	ldr	x17, [x16, #320]
  401808:	add	x16, x16, #0x140
  40180c:	br	x17

0000000000401810 <fcntl@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401814:	ldr	x17, [x16, #328]
  401818:	add	x16, x16, #0x148
  40181c:	br	x17

0000000000401820 <readproc@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401824:	ldr	x17, [x16, #336]
  401828:	add	x16, x16, #0x150
  40182c:	br	x17

0000000000401830 <openproc@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401834:	ldr	x17, [x16, #344]
  401838:	add	x16, x16, #0x158
  40183c:	br	x17

0000000000401840 <read@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401844:	ldr	x17, [x16, #352]
  401848:	add	x16, x16, #0x160
  40184c:	br	x17

0000000000401850 <__fxstat@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401854:	ldr	x17, [x16, #360]
  401858:	add	x16, x16, #0x168
  40185c:	br	x17

0000000000401860 <strstr@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401864:	ldr	x17, [x16, #368]
  401868:	add	x16, x16, #0x170
  40186c:	br	x17

0000000000401870 <regexec@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401874:	ldr	x17, [x16, #376]
  401878:	add	x16, x16, #0x178
  40187c:	br	x17

0000000000401880 <regcomp@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401884:	ldr	x17, [x16, #384]
  401888:	add	x16, x16, #0x180
  40188c:	br	x17

0000000000401890 <strncpy@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401894:	ldr	x17, [x16, #392]
  401898:	add	x16, x16, #0x188
  40189c:	br	x17

00000000004018a0 <printf@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4018a4:	ldr	x17, [x16, #400]
  4018a8:	add	x16, x16, #0x190
  4018ac:	br	x17

00000000004018b0 <__errno_location@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4018b4:	ldr	x17, [x16, #408]
  4018b8:	add	x16, x16, #0x198
  4018bc:	br	x17

00000000004018c0 <regerror@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4018c4:	ldr	x17, [x16, #416]
  4018c8:	add	x16, x16, #0x1a0
  4018cc:	br	x17

00000000004018d0 <__xstat@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4018d4:	ldr	x17, [x16, #424]
  4018d8:	add	x16, x16, #0x1a8
  4018dc:	br	x17

00000000004018e0 <gettext@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4018e4:	ldr	x17, [x16, #432]
  4018e8:	add	x16, x16, #0x1b0
  4018ec:	br	x17

00000000004018f0 <fprintf@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x156e0>
  4018f4:	ldr	x17, [x16, #440]
  4018f8:	add	x16, x16, #0x1b8
  4018fc:	br	x17

0000000000401900 <readtask@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401904:	ldr	x17, [x16, #448]
  401908:	add	x16, x16, #0x1c0
  40190c:	br	x17

0000000000401910 <setlocale@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401914:	ldr	x17, [x16, #456]
  401918:	add	x16, x16, #0x1c8
  40191c:	br	x17

0000000000401920 <ferror@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x156e0>
  401924:	ldr	x17, [x16, #464]
  401928:	add	x16, x16, #0x1d0
  40192c:	br	x17

Disassembly of section .text:

0000000000401930 <.text>:
  401930:	mov	x29, #0x0                   	// #0
  401934:	mov	x30, #0x0                   	// #0
  401938:	mov	x5, x0
  40193c:	ldr	x1, [sp]
  401940:	add	x2, sp, #0x8
  401944:	mov	x6, sp
  401948:	movz	x0, #0x0, lsl #48
  40194c:	movk	x0, #0x0, lsl #32
  401950:	movk	x0, #0x40, lsl #16
  401954:	movk	x0, #0x439c
  401958:	movz	x3, #0x0, lsl #48
  40195c:	movk	x3, #0x0, lsl #32
  401960:	movk	x3, #0x40, lsl #16
  401964:	movk	x3, #0x4880
  401968:	movz	x4, #0x0, lsl #48
  40196c:	movk	x4, #0x0, lsl #32
  401970:	movk	x4, #0x40, lsl #16
  401974:	movk	x4, #0x4900
  401978:	bl	4016f0 <__libc_start_main@plt>
  40197c:	bl	401770 <abort@plt>
  401980:	adrp	x0, 416000 <ferror@plt+0x146e0>
  401984:	ldr	x0, [x0, #4064]
  401988:	cbz	x0, 401990 <ferror@plt+0x70>
  40198c:	b	401760 <__gmon_start__@plt>
  401990:	ret
  401994:	stp	x29, x30, [sp, #-32]!
  401998:	mov	x29, sp
  40199c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4019a0:	add	x0, x0, #0x200
  4019a4:	str	x0, [sp, #24]
  4019a8:	ldr	x0, [sp, #24]
  4019ac:	str	x0, [sp, #24]
  4019b0:	ldr	x1, [sp, #24]
  4019b4:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4019b8:	add	x0, x0, #0x200
  4019bc:	cmp	x1, x0
  4019c0:	b.eq	4019fc <ferror@plt+0xdc>  // b.none
  4019c4:	adrp	x0, 404000 <ferror@plt+0x26e0>
  4019c8:	add	x0, x0, #0x950
  4019cc:	ldr	x0, [x0]
  4019d0:	str	x0, [sp, #16]
  4019d4:	ldr	x0, [sp, #16]
  4019d8:	str	x0, [sp, #16]
  4019dc:	ldr	x0, [sp, #16]
  4019e0:	cmp	x0, #0x0
  4019e4:	b.eq	401a00 <ferror@plt+0xe0>  // b.none
  4019e8:	ldr	x1, [sp, #16]
  4019ec:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4019f0:	add	x0, x0, #0x200
  4019f4:	blr	x1
  4019f8:	b	401a00 <ferror@plt+0xe0>
  4019fc:	nop
  401a00:	ldp	x29, x30, [sp], #32
  401a04:	ret
  401a08:	stp	x29, x30, [sp, #-48]!
  401a0c:	mov	x29, sp
  401a10:	adrp	x0, 417000 <ferror@plt+0x156e0>
  401a14:	add	x0, x0, #0x200
  401a18:	str	x0, [sp, #40]
  401a1c:	ldr	x0, [sp, #40]
  401a20:	str	x0, [sp, #40]
  401a24:	ldr	x1, [sp, #40]
  401a28:	adrp	x0, 417000 <ferror@plt+0x156e0>
  401a2c:	add	x0, x0, #0x200
  401a30:	sub	x0, x1, x0
  401a34:	asr	x0, x0, #3
  401a38:	lsr	x1, x0, #63
  401a3c:	add	x0, x1, x0
  401a40:	asr	x0, x0, #1
  401a44:	str	x0, [sp, #32]
  401a48:	ldr	x0, [sp, #32]
  401a4c:	cmp	x0, #0x0
  401a50:	b.eq	401a90 <ferror@plt+0x170>  // b.none
  401a54:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401a58:	add	x0, x0, #0x958
  401a5c:	ldr	x0, [x0]
  401a60:	str	x0, [sp, #24]
  401a64:	ldr	x0, [sp, #24]
  401a68:	str	x0, [sp, #24]
  401a6c:	ldr	x0, [sp, #24]
  401a70:	cmp	x0, #0x0
  401a74:	b.eq	401a94 <ferror@plt+0x174>  // b.none
  401a78:	ldr	x2, [sp, #24]
  401a7c:	ldr	x1, [sp, #32]
  401a80:	adrp	x0, 417000 <ferror@plt+0x156e0>
  401a84:	add	x0, x0, #0x200
  401a88:	blr	x2
  401a8c:	b	401a94 <ferror@plt+0x174>
  401a90:	nop
  401a94:	ldp	x29, x30, [sp], #48
  401a98:	ret
  401a9c:	stp	x29, x30, [sp, #-16]!
  401aa0:	mov	x29, sp
  401aa4:	adrp	x0, 417000 <ferror@plt+0x156e0>
  401aa8:	add	x0, x0, #0x230
  401aac:	ldrb	w0, [x0]
  401ab0:	and	x0, x0, #0xff
  401ab4:	cmp	x0, #0x0
  401ab8:	b.ne	401ad4 <ferror@plt+0x1b4>  // b.any
  401abc:	bl	401994 <ferror@plt+0x74>
  401ac0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  401ac4:	add	x0, x0, #0x230
  401ac8:	mov	w1, #0x1                   	// #1
  401acc:	strb	w1, [x0]
  401ad0:	b	401ad8 <ferror@plt+0x1b8>
  401ad4:	nop
  401ad8:	ldp	x29, x30, [sp], #16
  401adc:	ret
  401ae0:	stp	x29, x30, [sp, #-16]!
  401ae4:	mov	x29, sp
  401ae8:	bl	401a08 <ferror@plt+0xe8>
  401aec:	nop
  401af0:	ldp	x29, x30, [sp], #16
  401af4:	ret
  401af8:	stp	x29, x30, [sp, #-64]!
  401afc:	mov	x29, sp
  401b00:	str	x0, [sp, #24]
  401b04:	ldr	x0, [sp, #24]
  401b08:	bl	4016c0 <malloc@plt>
  401b0c:	str	x0, [sp, #56]
  401b10:	ldr	x0, [sp, #56]
  401b14:	cmp	x0, #0x0
  401b18:	b.ne	401b58 <ferror@plt+0x238>  // b.any
  401b1c:	ldr	x0, [sp, #24]
  401b20:	cmp	x0, #0x0
  401b24:	b.eq	401b58 <ferror@plt+0x238>  // b.none
  401b28:	mov	w0, #0x3                   	// #3
  401b2c:	str	w0, [sp, #52]
  401b30:	str	wzr, [sp, #48]
  401b34:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401b38:	add	x0, x0, #0x960
  401b3c:	str	x0, [sp, #40]
  401b40:	ldr	x3, [sp, #24]
  401b44:	ldr	x2, [sp, #40]
  401b48:	ldr	w1, [sp, #48]
  401b4c:	ldr	w0, [sp, #52]
  401b50:	bl	401620 <error@plt>
  401b54:	nop
  401b58:	ldr	x0, [sp, #56]
  401b5c:	ldp	x29, x30, [sp], #64
  401b60:	ret
  401b64:	stp	x29, x30, [sp, #-64]!
  401b68:	mov	x29, sp
  401b6c:	str	x0, [sp, #24]
  401b70:	str	x1, [sp, #16]
  401b74:	ldr	x1, [sp, #16]
  401b78:	ldr	x0, [sp, #24]
  401b7c:	bl	401730 <realloc@plt>
  401b80:	str	x0, [sp, #56]
  401b84:	ldr	x0, [sp, #56]
  401b88:	cmp	x0, #0x0
  401b8c:	b.ne	401bcc <ferror@plt+0x2ac>  // b.any
  401b90:	ldr	x0, [sp, #16]
  401b94:	cmp	x0, #0x0
  401b98:	b.eq	401bcc <ferror@plt+0x2ac>  // b.none
  401b9c:	mov	w0, #0x3                   	// #3
  401ba0:	str	w0, [sp, #52]
  401ba4:	str	wzr, [sp, #48]
  401ba8:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401bac:	add	x0, x0, #0x960
  401bb0:	str	x0, [sp, #40]
  401bb4:	ldr	x3, [sp, #16]
  401bb8:	ldr	x2, [sp, #40]
  401bbc:	ldr	w1, [sp, #48]
  401bc0:	ldr	w0, [sp, #52]
  401bc4:	bl	401620 <error@plt>
  401bc8:	nop
  401bcc:	ldr	x0, [sp, #56]
  401bd0:	ldp	x29, x30, [sp], #64
  401bd4:	ret
  401bd8:	stp	x29, x30, [sp, #-64]!
  401bdc:	mov	x29, sp
  401be0:	str	x0, [sp, #24]
  401be4:	ldr	x0, [sp, #24]
  401be8:	cmp	x0, #0x0
  401bec:	b.ne	401bf8 <ferror@plt+0x2d8>  // b.any
  401bf0:	mov	x0, #0x0                   	// #0
  401bf4:	b	401c40 <ferror@plt+0x320>
  401bf8:	ldr	x0, [sp, #24]
  401bfc:	bl	401740 <strdup@plt>
  401c00:	str	x0, [sp, #56]
  401c04:	ldr	x0, [sp, #56]
  401c08:	cmp	x0, #0x0
  401c0c:	b.ne	401c3c <ferror@plt+0x31c>  // b.any
  401c10:	mov	w0, #0x3                   	// #3
  401c14:	str	w0, [sp, #52]
  401c18:	str	wzr, [sp, #48]
  401c1c:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401c20:	add	x0, x0, #0x980
  401c24:	str	x0, [sp, #40]
  401c28:	ldr	x2, [sp, #40]
  401c2c:	ldr	w1, [sp, #48]
  401c30:	ldr	w0, [sp, #52]
  401c34:	bl	401620 <error@plt>
  401c38:	nop
  401c3c:	ldr	x0, [sp, #56]
  401c40:	ldp	x29, x30, [sp], #64
  401c44:	ret
  401c48:	stp	x29, x30, [sp, #-48]!
  401c4c:	mov	x29, sp
  401c50:	str	w0, [sp, #28]
  401c54:	ldr	w0, [sp, #28]
  401c58:	cmp	w0, #0x3f
  401c5c:	cset	w0, eq  // eq = none
  401c60:	and	w0, w0, #0xff
  401c64:	str	w0, [sp, #44]
  401c68:	ldr	w0, [sp, #44]
  401c6c:	cmp	w0, #0x0
  401c70:	b.eq	401c84 <ferror@plt+0x364>  // b.none
  401c74:	adrp	x0, 417000 <ferror@plt+0x156e0>
  401c78:	add	x0, x0, #0x208
  401c7c:	ldr	x0, [x0]
  401c80:	b	401c90 <ferror@plt+0x370>
  401c84:	adrp	x0, 417000 <ferror@plt+0x156e0>
  401c88:	add	x0, x0, #0x220
  401c8c:	ldr	x0, [x0]
  401c90:	str	x0, [sp, #32]
  401c94:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401c98:	add	x0, x0, #0x9a0
  401c9c:	bl	4018e0 <gettext@plt>
  401ca0:	ldr	x1, [sp, #32]
  401ca4:	bl	4015f0 <fputs@plt>
  401ca8:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401cac:	add	x0, x0, #0x9b0
  401cb0:	bl	4018e0 <gettext@plt>
  401cb4:	mov	x1, x0
  401cb8:	adrp	x0, 417000 <ferror@plt+0x156e0>
  401cbc:	add	x0, x0, #0x228
  401cc0:	ldr	x0, [x0]
  401cc4:	mov	x2, x0
  401cc8:	ldr	x0, [sp, #32]
  401ccc:	bl	4018f0 <fprintf@plt>
  401cd0:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401cd4:	add	x0, x0, #0x9d0
  401cd8:	bl	4018e0 <gettext@plt>
  401cdc:	ldr	x1, [sp, #32]
  401ce0:	bl	4015f0 <fputs@plt>
  401ce4:	adrp	x0, 417000 <ferror@plt+0x156e0>
  401ce8:	add	x0, x0, #0x238
  401cec:	ldr	w0, [x0]
  401cf0:	cmp	w0, #0x0
  401cf4:	b.ne	401d5c <ferror@plt+0x43c>  // b.any
  401cf8:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401cfc:	add	x0, x0, #0x9e0
  401d00:	bl	4018e0 <gettext@plt>
  401d04:	ldr	x1, [sp, #32]
  401d08:	bl	4015f0 <fputs@plt>
  401d0c:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401d10:	add	x0, x0, #0xa18
  401d14:	bl	4018e0 <gettext@plt>
  401d18:	ldr	x1, [sp, #32]
  401d1c:	bl	4015f0 <fputs@plt>
  401d20:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401d24:	add	x0, x0, #0xa50
  401d28:	bl	4018e0 <gettext@plt>
  401d2c:	ldr	x1, [sp, #32]
  401d30:	bl	4015f0 <fputs@plt>
  401d34:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401d38:	add	x0, x0, #0xa90
  401d3c:	bl	4018e0 <gettext@plt>
  401d40:	ldr	x1, [sp, #32]
  401d44:	bl	4015f0 <fputs@plt>
  401d48:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401d4c:	add	x0, x0, #0xac8
  401d50:	bl	4018e0 <gettext@plt>
  401d54:	ldr	x1, [sp, #32]
  401d58:	bl	4015f0 <fputs@plt>
  401d5c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  401d60:	add	x0, x0, #0x238
  401d64:	ldr	w0, [x0]
  401d68:	cmp	w0, #0x1
  401d6c:	b.ne	401d98 <ferror@plt+0x478>  // b.any
  401d70:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401d74:	add	x0, x0, #0xaf8
  401d78:	bl	4018e0 <gettext@plt>
  401d7c:	ldr	x1, [sp, #32]
  401d80:	bl	4015f0 <fputs@plt>
  401d84:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401d88:	add	x0, x0, #0xb40
  401d8c:	bl	4018e0 <gettext@plt>
  401d90:	ldr	x1, [sp, #32]
  401d94:	bl	4015f0 <fputs@plt>
  401d98:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401d9c:	add	x0, x0, #0xb78
  401da0:	bl	4018e0 <gettext@plt>
  401da4:	ldr	x1, [sp, #32]
  401da8:	bl	4015f0 <fputs@plt>
  401dac:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401db0:	add	x0, x0, #0xbb0
  401db4:	bl	4018e0 <gettext@plt>
  401db8:	ldr	x1, [sp, #32]
  401dbc:	bl	4015f0 <fputs@plt>
  401dc0:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401dc4:	add	x0, x0, #0xbf0
  401dc8:	bl	4018e0 <gettext@plt>
  401dcc:	ldr	x1, [sp, #32]
  401dd0:	bl	4015f0 <fputs@plt>
  401dd4:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401dd8:	add	x0, x0, #0xc30
  401ddc:	bl	4018e0 <gettext@plt>
  401de0:	ldr	x1, [sp, #32]
  401de4:	bl	4015f0 <fputs@plt>
  401de8:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401dec:	add	x0, x0, #0xc68
  401df0:	bl	4018e0 <gettext@plt>
  401df4:	ldr	x1, [sp, #32]
  401df8:	bl	4015f0 <fputs@plt>
  401dfc:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401e00:	add	x0, x0, #0xca0
  401e04:	bl	4018e0 <gettext@plt>
  401e08:	ldr	x1, [sp, #32]
  401e0c:	bl	4015f0 <fputs@plt>
  401e10:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401e14:	add	x0, x0, #0xce0
  401e18:	bl	4018e0 <gettext@plt>
  401e1c:	ldr	x1, [sp, #32]
  401e20:	bl	4015f0 <fputs@plt>
  401e24:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401e28:	add	x0, x0, #0xd20
  401e2c:	bl	4018e0 <gettext@plt>
  401e30:	ldr	x1, [sp, #32]
  401e34:	bl	4015f0 <fputs@plt>
  401e38:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401e3c:	add	x0, x0, #0xd70
  401e40:	bl	4018e0 <gettext@plt>
  401e44:	ldr	x1, [sp, #32]
  401e48:	bl	4015f0 <fputs@plt>
  401e4c:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401e50:	add	x0, x0, #0xda0
  401e54:	bl	4018e0 <gettext@plt>
  401e58:	ldr	x1, [sp, #32]
  401e5c:	bl	4015f0 <fputs@plt>
  401e60:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401e64:	add	x0, x0, #0xde0
  401e68:	bl	4018e0 <gettext@plt>
  401e6c:	ldr	x1, [sp, #32]
  401e70:	bl	4015f0 <fputs@plt>
  401e74:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401e78:	add	x0, x0, #0xe18
  401e7c:	bl	4018e0 <gettext@plt>
  401e80:	ldr	x1, [sp, #32]
  401e84:	bl	4015f0 <fputs@plt>
  401e88:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401e8c:	add	x0, x0, #0xe48
  401e90:	bl	4018e0 <gettext@plt>
  401e94:	ldr	x1, [sp, #32]
  401e98:	bl	4015f0 <fputs@plt>
  401e9c:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401ea0:	add	x0, x0, #0xe88
  401ea4:	bl	4018e0 <gettext@plt>
  401ea8:	ldr	x1, [sp, #32]
  401eac:	bl	4015f0 <fputs@plt>
  401eb0:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401eb4:	add	x0, x0, #0xeb8
  401eb8:	bl	4018e0 <gettext@plt>
  401ebc:	ldr	x1, [sp, #32]
  401ec0:	bl	4015f0 <fputs@plt>
  401ec4:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401ec8:	add	x0, x0, #0xef8
  401ecc:	bl	4018e0 <gettext@plt>
  401ed0:	ldr	x1, [sp, #32]
  401ed4:	bl	4015f0 <fputs@plt>
  401ed8:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401edc:	add	x0, x0, #0xf70
  401ee0:	bl	4018e0 <gettext@plt>
  401ee4:	ldr	x1, [sp, #32]
  401ee8:	bl	4015f0 <fputs@plt>
  401eec:	adrp	x0, 404000 <ferror@plt+0x26e0>
  401ef0:	add	x0, x0, #0x998
  401ef4:	bl	4018e0 <gettext@plt>
  401ef8:	ldr	x1, [sp, #32]
  401efc:	bl	4015f0 <fputs@plt>
  401f00:	adrp	x0, 405000 <ferror@plt+0x36e0>
  401f04:	add	x0, x0, #0x38
  401f08:	bl	4018e0 <gettext@plt>
  401f0c:	ldr	x1, [sp, #32]
  401f10:	bl	4015f0 <fputs@plt>
  401f14:	adrp	x0, 405000 <ferror@plt+0x36e0>
  401f18:	add	x0, x0, #0x68
  401f1c:	bl	4018e0 <gettext@plt>
  401f20:	ldr	x1, [sp, #32]
  401f24:	bl	4015f0 <fputs@plt>
  401f28:	adrp	x0, 405000 <ferror@plt+0x36e0>
  401f2c:	add	x0, x0, #0xa0
  401f30:	bl	4018e0 <gettext@plt>
  401f34:	mov	x1, x0
  401f38:	adrp	x0, 405000 <ferror@plt+0x36e0>
  401f3c:	add	x2, x0, #0xc0
  401f40:	ldr	x0, [sp, #32]
  401f44:	bl	4018f0 <fprintf@plt>
  401f48:	adrp	x0, 417000 <ferror@plt+0x156e0>
  401f4c:	add	x0, x0, #0x208
  401f50:	ldr	x0, [x0]
  401f54:	ldr	x1, [sp, #32]
  401f58:	cmp	x1, x0
  401f5c:	b.ne	401f68 <ferror@plt+0x648>  // b.any
  401f60:	mov	w0, #0x2                   	// #2
  401f64:	b	401f6c <ferror@plt+0x64c>
  401f68:	mov	w0, #0x0                   	// #0
  401f6c:	bl	401600 <exit@plt>
  401f70:	stp	x29, x30, [sp, #-96]!
  401f74:	mov	x29, sp
  401f78:	str	x0, [sp, #24]
  401f7c:	str	x1, [sp, #16]
  401f80:	str	wzr, [sp, #84]
  401f84:	str	wzr, [sp, #80]
  401f88:	str	xzr, [sp, #72]
  401f8c:	ldr	x0, [sp, #24]
  401f90:	ldrb	w0, [x0]
  401f94:	cmp	w0, #0x0
  401f98:	b.ne	401fa4 <ferror@plt+0x684>  // b.any
  401f9c:	mov	x0, #0x0                   	// #0
  401fa0:	b	402128 <ferror@plt+0x808>
  401fa4:	ldr	x0, [sp, #24]
  401fa8:	bl	401bd8 <ferror@plt+0x2b8>
  401fac:	str	x0, [sp, #64]
  401fb0:	ldr	x0, [sp, #64]
  401fb4:	str	x0, [sp, #88]
  401fb8:	ldr	w1, [sp, #84]
  401fbc:	ldr	w0, [sp, #80]
  401fc0:	cmp	w1, w0
  401fc4:	b.ne	402064 <ferror@plt+0x744>  // b.any
  401fc8:	ldr	w0, [sp, #80]
  401fcc:	cmp	w0, #0x0
  401fd0:	b.lt	401fe8 <ferror@plt+0x6c8>  // b.tstop
  401fd4:	ldr	w1, [sp, #80]
  401fd8:	mov	w0, #0x9998                	// #39320
  401fdc:	movk	w0, #0x199, lsl #16
  401fe0:	cmp	w1, w0
  401fe4:	b.ls	40201c <ferror@plt+0x6fc>  // b.plast
  401fe8:	adrp	x0, 405000 <ferror@plt+0x36e0>
  401fec:	add	x0, x0, #0xd0
  401ff0:	bl	4018e0 <gettext@plt>
  401ff4:	mov	x1, x0
  401ff8:	mov	w0, #0x1                   	// #1
  401ffc:	str	w0, [sp, #52]
  402000:	str	wzr, [sp, #48]
  402004:	str	x1, [sp, #40]
  402008:	ldr	x2, [sp, #40]
  40200c:	ldr	w1, [sp, #48]
  402010:	ldr	w0, [sp, #52]
  402014:	bl	401620 <error@plt>
  402018:	nop
  40201c:	ldr	w1, [sp, #80]
  402020:	mov	w0, w1
  402024:	lsl	w0, w0, #2
  402028:	add	w0, w0, w1
  40202c:	add	w1, w0, #0x3
  402030:	cmp	w0, #0x0
  402034:	csel	w0, w1, w0, lt  // lt = tstop
  402038:	asr	w0, w0, #2
  40203c:	add	w0, w0, #0x4
  402040:	str	w0, [sp, #80]
  402044:	ldr	w0, [sp, #80]
  402048:	add	w0, w0, #0x1
  40204c:	sxtw	x0, w0
  402050:	lsl	x0, x0, #4
  402054:	mov	x1, x0
  402058:	ldr	x0, [sp, #72]
  40205c:	bl	401b64 <ferror@plt+0x244>
  402060:	str	x0, [sp, #72]
  402064:	mov	w1, #0x2c                  	// #44
  402068:	ldr	x0, [sp, #88]
  40206c:	bl	401800 <strchr@plt>
  402070:	str	x0, [sp, #56]
  402074:	ldr	x0, [sp, #56]
  402078:	cmp	x0, #0x0
  40207c:	b.eq	402088 <ferror@plt+0x768>  // b.none
  402080:	ldr	x0, [sp, #56]
  402084:	strb	wzr, [x0]
  402088:	ldr	x0, [sp, #72]
  40208c:	cmp	x0, #0x0
  402090:	b.eq	4020d0 <ferror@plt+0x7b0>  // b.none
  402094:	ldr	w0, [sp, #84]
  402098:	add	w0, w0, #0x1
  40209c:	str	w0, [sp, #84]
  4020a0:	ldrsw	x0, [sp, #84]
  4020a4:	lsl	x0, x0, #4
  4020a8:	ldr	x1, [sp, #72]
  4020ac:	add	x0, x1, x0
  4020b0:	ldr	x2, [sp, #16]
  4020b4:	mov	x1, x0
  4020b8:	ldr	x0, [sp, #88]
  4020bc:	blr	x2
  4020c0:	cmp	w0, #0x0
  4020c4:	b.ne	4020d0 <ferror@plt+0x7b0>  // b.any
  4020c8:	mov	w0, #0x2                   	// #2
  4020cc:	bl	401600 <exit@plt>
  4020d0:	ldr	x0, [sp, #56]
  4020d4:	cmp	x0, #0x0
  4020d8:	b.eq	4020e8 <ferror@plt+0x7c8>  // b.none
  4020dc:	ldr	x0, [sp, #56]
  4020e0:	add	x0, x0, #0x1
  4020e4:	str	x0, [sp, #88]
  4020e8:	ldr	x0, [sp, #56]
  4020ec:	cmp	x0, #0x0
  4020f0:	b.ne	401fb8 <ferror@plt+0x698>  // b.any
  4020f4:	ldr	x0, [sp, #64]
  4020f8:	bl	4017d0 <free@plt>
  4020fc:	ldr	w0, [sp, #84]
  402100:	cmp	w0, #0x0
  402104:	b.ne	402118 <ferror@plt+0x7f8>  // b.any
  402108:	ldr	x0, [sp, #72]
  40210c:	bl	4017d0 <free@plt>
  402110:	str	xzr, [sp, #72]
  402114:	b	402124 <ferror@plt+0x804>
  402118:	ldrsw	x1, [sp, #84]
  40211c:	ldr	x0, [sp, #72]
  402120:	str	x1, [x0]
  402124:	ldr	x0, [sp, #72]
  402128:	ldp	x29, x30, [sp], #96
  40212c:	ret
  402130:	stp	x29, x30, [sp, #-48]!
  402134:	mov	x29, sp
  402138:	str	x0, [sp, #24]
  40213c:	str	x1, [sp, #16]
  402140:	str	xzr, [sp, #40]
  402144:	mov	x0, #0x1                   	// #1
  402148:	str	x0, [sp, #32]
  40214c:	ldr	x0, [sp, #24]
  402150:	ldrb	w0, [x0]
  402154:	cmp	w0, #0x2b
  402158:	b.ne	40216c <ferror@plt+0x84c>  // b.any
  40215c:	ldr	x0, [sp, #24]
  402160:	add	x0, x0, #0x1
  402164:	str	x0, [sp, #24]
  402168:	b	402208 <ferror@plt+0x8e8>
  40216c:	ldr	x0, [sp, #24]
  402170:	ldrb	w0, [x0]
  402174:	cmp	w0, #0x2d
  402178:	b.ne	402208 <ferror@plt+0x8e8>  // b.any
  40217c:	ldr	x0, [sp, #24]
  402180:	add	x0, x0, #0x1
  402184:	str	x0, [sp, #24]
  402188:	mov	x0, #0xffffffffffffffff    	// #-1
  40218c:	str	x0, [sp, #32]
  402190:	b	402208 <ferror@plt+0x8e8>
  402194:	bl	4017b0 <__ctype_b_loc@plt>
  402198:	ldr	x1, [x0]
  40219c:	ldr	x0, [sp, #24]
  4021a0:	ldrb	w0, [x0]
  4021a4:	and	x0, x0, #0xff
  4021a8:	lsl	x0, x0, #1
  4021ac:	add	x0, x1, x0
  4021b0:	ldrh	w0, [x0]
  4021b4:	and	w0, w0, #0x800
  4021b8:	cmp	w0, #0x0
  4021bc:	b.ne	4021c8 <ferror@plt+0x8a8>  // b.any
  4021c0:	mov	w0, #0x0                   	// #0
  4021c4:	b	402230 <ferror@plt+0x910>
  4021c8:	ldr	x1, [sp, #40]
  4021cc:	mov	x0, x1
  4021d0:	lsl	x0, x0, #2
  4021d4:	add	x0, x0, x1
  4021d8:	lsl	x0, x0, #1
  4021dc:	str	x0, [sp, #40]
  4021e0:	ldr	x0, [sp, #24]
  4021e4:	ldrb	w0, [x0]
  4021e8:	sub	w0, w0, #0x30
  4021ec:	sxtw	x0, w0
  4021f0:	ldr	x1, [sp, #40]
  4021f4:	add	x0, x1, x0
  4021f8:	str	x0, [sp, #40]
  4021fc:	ldr	x0, [sp, #24]
  402200:	add	x0, x0, #0x1
  402204:	str	x0, [sp, #24]
  402208:	ldr	x0, [sp, #24]
  40220c:	ldrb	w0, [x0]
  402210:	cmp	w0, #0x0
  402214:	b.ne	402194 <ferror@plt+0x874>  // b.any
  402218:	ldr	x1, [sp, #32]
  40221c:	ldr	x0, [sp, #40]
  402220:	mul	x1, x1, x0
  402224:	ldr	x0, [sp, #16]
  402228:	str	x1, [x0]
  40222c:	mov	w0, #0x1                   	// #1
  402230:	ldp	x29, x30, [sp], #48
  402234:	ret
  402238:	stp	x29, x30, [sp, #-32]!
  40223c:	mov	x29, sp
  402240:	str	w0, [sp, #28]
  402244:	mov	w1, #0x5                   	// #5
  402248:	ldr	w0, [sp, #28]
  40224c:	bl	401700 <flock@plt>
  402250:	cmn	w0, #0x1
  402254:	b.ne	402270 <ferror@plt+0x950>  // b.any
  402258:	bl	4018b0 <__errno_location@plt>
  40225c:	ldr	w0, [x0]
  402260:	cmp	w0, #0xb
  402264:	b.ne	402270 <ferror@plt+0x950>  // b.any
  402268:	mov	w0, #0x1                   	// #1
  40226c:	b	402274 <ferror@plt+0x954>
  402270:	mov	w0, #0x0                   	// #0
  402274:	ldp	x29, x30, [sp], #32
  402278:	ret
  40227c:	stp	x29, x30, [sp, #-64]!
  402280:	mov	x29, sp
  402284:	str	w0, [sp, #28]
  402288:	strh	wzr, [sp, #32]
  40228c:	strh	wzr, [sp, #34]
  402290:	str	xzr, [sp, #40]
  402294:	str	xzr, [sp, #48]
  402298:	add	x0, sp, #0x20
  40229c:	mov	x2, x0
  4022a0:	mov	w1, #0x6                   	// #6
  4022a4:	ldr	w0, [sp, #28]
  4022a8:	bl	401810 <fcntl@plt>
  4022ac:	cmn	w0, #0x1
  4022b0:	b.ne	4022dc <ferror@plt+0x9bc>  // b.any
  4022b4:	bl	4018b0 <__errno_location@plt>
  4022b8:	ldr	w0, [x0]
  4022bc:	cmp	w0, #0xd
  4022c0:	b.eq	4022d4 <ferror@plt+0x9b4>  // b.none
  4022c4:	bl	4018b0 <__errno_location@plt>
  4022c8:	ldr	w0, [x0]
  4022cc:	cmp	w0, #0xb
  4022d0:	b.ne	4022dc <ferror@plt+0x9bc>  // b.any
  4022d4:	mov	w0, #0x1                   	// #1
  4022d8:	b	4022e0 <ferror@plt+0x9c0>
  4022dc:	mov	w0, #0x0                   	// #0
  4022e0:	ldp	x29, x30, [sp], #64
  4022e4:	ret
  4022e8:	stp	x29, x30, [sp, #-192]!
  4022ec:	mov	x29, sp
  4022f0:	str	xzr, [sp, #184]
  4022f4:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4022f8:	add	x0, x0, #0x2c0
  4022fc:	ldr	x0, [x0]
  402300:	mov	w1, #0x900                 	// #2304
  402304:	bl	4016d0 <open@plt>
  402308:	str	w0, [sp, #180]
  40230c:	ldr	w0, [sp, #180]
  402310:	cmp	w0, #0x0
  402314:	b.lt	40247c <ferror@plt+0xb5c>  // b.tstop
  402318:	add	x0, sp, #0x20
  40231c:	mov	x1, x0
  402320:	ldr	w0, [sp, #180]
  402324:	bl	404928 <ferror@plt+0x3008>
  402328:	cmp	w0, #0x0
  40232c:	b.ne	40244c <ferror@plt+0xb2c>  // b.any
  402330:	ldr	w0, [sp, #48]
  402334:	and	w0, w0, #0xf000
  402338:	cmp	w0, #0x8, lsl #12
  40233c:	b.ne	40244c <ferror@plt+0xb2c>  // b.any
  402340:	ldr	x0, [sp, #80]
  402344:	cmp	x0, #0x0
  402348:	b.le	40244c <ferror@plt+0xb2c>
  40234c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402350:	add	x0, x0, #0x25c
  402354:	ldr	w0, [x0]
  402358:	cmp	w0, #0x0
  40235c:	b.eq	402380 <ferror@plt+0xa60>  // b.none
  402360:	ldr	w0, [sp, #180]
  402364:	bl	402238 <ferror@plt+0x918>
  402368:	cmp	w0, #0x0
  40236c:	b.ne	402380 <ferror@plt+0xa60>  // b.any
  402370:	ldr	w0, [sp, #180]
  402374:	bl	40227c <ferror@plt+0x95c>
  402378:	cmp	w0, #0x0
  40237c:	b.eq	402454 <ferror@plt+0xb34>  // b.none
  402380:	add	x0, sp, #0xa0
  402384:	mov	x2, #0xc                   	// #12
  402388:	mov	w1, #0x0                   	// #0
  40238c:	bl	401710 <memset@plt>
  402390:	add	x0, sp, #0xa0
  402394:	mov	x2, #0xb                   	// #11
  402398:	mov	x1, x0
  40239c:	ldr	w0, [sp, #180]
  4023a0:	bl	401840 <read@plt>
  4023a4:	str	w0, [sp, #176]
  4023a8:	ldr	w0, [sp, #176]
  4023ac:	cmp	w0, #0x0
  4023b0:	b.le	40245c <ferror@plt+0xb3c>
  4023b4:	add	x1, sp, #0x18
  4023b8:	add	x0, sp, #0xa0
  4023bc:	mov	w2, #0xa                   	// #10
  4023c0:	bl	4015c0 <strtoul@plt>
  4023c4:	str	w0, [sp, #172]
  4023c8:	ldr	x1, [sp, #24]
  4023cc:	add	x0, sp, #0xa0
  4023d0:	cmp	x1, x0
  4023d4:	b.ls	402464 <ferror@plt+0xb44>  // b.plast
  4023d8:	ldr	w0, [sp, #172]
  4023dc:	cmp	w0, #0x0
  4023e0:	b.le	402464 <ferror@plt+0xb44>
  4023e4:	ldr	x0, [sp, #24]
  4023e8:	ldrb	w0, [x0]
  4023ec:	cmp	w0, #0x0
  4023f0:	b.eq	402420 <ferror@plt+0xb00>  // b.none
  4023f4:	bl	4017b0 <__ctype_b_loc@plt>
  4023f8:	ldr	x1, [x0]
  4023fc:	ldr	x0, [sp, #24]
  402400:	ldrb	w0, [x0]
  402404:	and	x0, x0, #0xff
  402408:	lsl	x0, x0, #1
  40240c:	add	x0, x1, x0
  402410:	ldrh	w0, [x0]
  402414:	and	w0, w0, #0x2000
  402418:	cmp	w0, #0x0
  40241c:	b.eq	40246c <ferror@plt+0xb4c>  // b.none
  402420:	mov	x0, #0x20                  	// #32
  402424:	bl	401af8 <ferror@plt+0x1d8>
  402428:	str	x0, [sp, #184]
  40242c:	ldr	x0, [sp, #184]
  402430:	mov	x1, #0x1                   	// #1
  402434:	str	x1, [x0]
  402438:	ldr	x0, [sp, #184]
  40243c:	add	x0, x0, #0x10
  402440:	ldrsw	x1, [sp, #172]
  402444:	str	x1, [x0]
  402448:	b	402470 <ferror@plt+0xb50>
  40244c:	nop
  402450:	b	402470 <ferror@plt+0xb50>
  402454:	nop
  402458:	b	402470 <ferror@plt+0xb50>
  40245c:	nop
  402460:	b	402470 <ferror@plt+0xb50>
  402464:	nop
  402468:	b	402470 <ferror@plt+0xb50>
  40246c:	nop
  402470:	ldr	w0, [sp, #180]
  402474:	bl	401750 <close@plt>
  402478:	b	402480 <ferror@plt+0xb60>
  40247c:	nop
  402480:	ldr	x0, [sp, #184]
  402484:	ldp	x29, x30, [sp], #192
  402488:	ret
  40248c:	stp	x29, x30, [sp, #-64]!
  402490:	mov	x29, sp
  402494:	str	x0, [sp, #24]
  402498:	str	x1, [sp, #16]
  40249c:	ldr	x0, [sp, #16]
  4024a0:	mov	x1, x0
  4024a4:	ldr	x0, [sp, #24]
  4024a8:	bl	402130 <ferror@plt+0x810>
  4024ac:	cmp	w0, #0x0
  4024b0:	b.eq	4024bc <ferror@plt+0xb9c>  // b.none
  4024b4:	mov	w0, #0x1                   	// #1
  4024b8:	b	402524 <ferror@plt+0xc04>
  4024bc:	ldr	x0, [sp, #24]
  4024c0:	bl	401720 <getpwnam@plt>
  4024c4:	str	x0, [sp, #56]
  4024c8:	ldr	x0, [sp, #56]
  4024cc:	cmp	x0, #0x0
  4024d0:	b.ne	40250c <ferror@plt+0xbec>  // b.any
  4024d4:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4024d8:	add	x0, x0, #0xe8
  4024dc:	bl	4018e0 <gettext@plt>
  4024e0:	str	wzr, [sp, #52]
  4024e4:	str	wzr, [sp, #48]
  4024e8:	str	x0, [sp, #40]
  4024ec:	ldr	x3, [sp, #24]
  4024f0:	ldr	x2, [sp, #40]
  4024f4:	ldr	w1, [sp, #48]
  4024f8:	ldr	w0, [sp, #52]
  4024fc:	bl	401620 <error@plt>
  402500:	nop
  402504:	mov	w0, #0x0                   	// #0
  402508:	b	402524 <ferror@plt+0xc04>
  40250c:	ldr	x0, [sp, #56]
  402510:	ldr	w0, [x0, #16]
  402514:	mov	w1, w0
  402518:	ldr	x0, [sp, #16]
  40251c:	str	x1, [x0]
  402520:	mov	w0, #0x1                   	// #1
  402524:	ldp	x29, x30, [sp], #64
  402528:	ret
  40252c:	stp	x29, x30, [sp, #-64]!
  402530:	mov	x29, sp
  402534:	str	x0, [sp, #24]
  402538:	str	x1, [sp, #16]
  40253c:	ldr	x0, [sp, #16]
  402540:	mov	x1, x0
  402544:	ldr	x0, [sp, #24]
  402548:	bl	402130 <ferror@plt+0x810>
  40254c:	cmp	w0, #0x0
  402550:	b.eq	40255c <ferror@plt+0xc3c>  // b.none
  402554:	mov	w0, #0x1                   	// #1
  402558:	b	4025c4 <ferror@plt+0xca4>
  40255c:	ldr	x0, [sp, #24]
  402560:	bl	401630 <getgrnam@plt>
  402564:	str	x0, [sp, #56]
  402568:	ldr	x0, [sp, #56]
  40256c:	cmp	x0, #0x0
  402570:	b.ne	4025ac <ferror@plt+0xc8c>  // b.any
  402574:	adrp	x0, 405000 <ferror@plt+0x36e0>
  402578:	add	x0, x0, #0x100
  40257c:	bl	4018e0 <gettext@plt>
  402580:	str	wzr, [sp, #52]
  402584:	str	wzr, [sp, #48]
  402588:	str	x0, [sp, #40]
  40258c:	ldr	x3, [sp, #24]
  402590:	ldr	x2, [sp, #40]
  402594:	ldr	w1, [sp, #48]
  402598:	ldr	w0, [sp, #52]
  40259c:	bl	401620 <error@plt>
  4025a0:	nop
  4025a4:	mov	w0, #0x0                   	// #0
  4025a8:	b	4025c4 <ferror@plt+0xca4>
  4025ac:	ldr	x0, [sp, #56]
  4025b0:	ldr	w0, [x0, #16]
  4025b4:	mov	w1, w0
  4025b8:	ldr	x0, [sp, #16]
  4025bc:	str	x1, [x0]
  4025c0:	mov	w0, #0x1                   	// #1
  4025c4:	ldp	x29, x30, [sp], #64
  4025c8:	ret
  4025cc:	stp	x29, x30, [sp, #-48]!
  4025d0:	mov	x29, sp
  4025d4:	str	x0, [sp, #24]
  4025d8:	str	x1, [sp, #16]
  4025dc:	ldr	x0, [sp, #16]
  4025e0:	mov	x1, x0
  4025e4:	ldr	x0, [sp, #24]
  4025e8:	bl	402130 <ferror@plt+0x810>
  4025ec:	cmp	w0, #0x0
  4025f0:	b.ne	40262c <ferror@plt+0xd0c>  // b.any
  4025f4:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4025f8:	add	x0, x0, #0x118
  4025fc:	bl	4018e0 <gettext@plt>
  402600:	str	wzr, [sp, #44]
  402604:	str	wzr, [sp, #40]
  402608:	str	x0, [sp, #32]
  40260c:	ldr	x3, [sp, #24]
  402610:	ldr	x2, [sp, #32]
  402614:	ldr	w1, [sp, #40]
  402618:	ldr	w0, [sp, #44]
  40261c:	bl	401620 <error@plt>
  402620:	nop
  402624:	mov	w0, #0x0                   	// #0
  402628:	b	402650 <ferror@plt+0xd30>
  40262c:	ldr	x0, [sp, #16]
  402630:	ldr	x0, [x0]
  402634:	cmp	x0, #0x0
  402638:	b.ne	40264c <ferror@plt+0xd2c>  // b.any
  40263c:	bl	4017e0 <getpgrp@plt>
  402640:	sxtw	x1, w0
  402644:	ldr	x0, [sp, #16]
  402648:	str	x1, [x0]
  40264c:	mov	w0, #0x1                   	// #1
  402650:	ldp	x29, x30, [sp], #48
  402654:	ret
  402658:	stp	x29, x30, [sp, #-48]!
  40265c:	mov	x29, sp
  402660:	str	x0, [sp, #24]
  402664:	str	x1, [sp, #16]
  402668:	ldr	x0, [sp, #16]
  40266c:	mov	x1, x0
  402670:	ldr	x0, [sp, #24]
  402674:	bl	402130 <ferror@plt+0x810>
  402678:	cmp	w0, #0x0
  40267c:	b.ne	4026b8 <ferror@plt+0xd98>  // b.any
  402680:	adrp	x0, 405000 <ferror@plt+0x36e0>
  402684:	add	x0, x0, #0x138
  402688:	bl	4018e0 <gettext@plt>
  40268c:	str	wzr, [sp, #44]
  402690:	str	wzr, [sp, #40]
  402694:	str	x0, [sp, #32]
  402698:	ldr	x3, [sp, #24]
  40269c:	ldr	x2, [sp, #32]
  4026a0:	ldr	w1, [sp, #40]
  4026a4:	ldr	w0, [sp, #44]
  4026a8:	bl	401620 <error@plt>
  4026ac:	nop
  4026b0:	mov	w0, #0x0                   	// #0
  4026b4:	b	4026e0 <ferror@plt+0xdc0>
  4026b8:	ldr	x0, [sp, #16]
  4026bc:	ldr	x0, [x0]
  4026c0:	cmp	x0, #0x0
  4026c4:	b.ne	4026dc <ferror@plt+0xdbc>  // b.any
  4026c8:	mov	w0, #0x0                   	// #0
  4026cc:	bl	4015e0 <getsid@plt>
  4026d0:	sxtw	x1, w0
  4026d4:	ldr	x0, [sp, #16]
  4026d8:	str	x1, [x0]
  4026dc:	mov	w0, #0x1                   	// #1
  4026e0:	ldp	x29, x30, [sp], #48
  4026e4:	ret
  4026e8:	stp	x29, x30, [sp, #-48]!
  4026ec:	mov	x29, sp
  4026f0:	str	x0, [sp, #24]
  4026f4:	str	x1, [sp, #16]
  4026f8:	ldr	x0, [sp, #16]
  4026fc:	mov	x1, x0
  402700:	ldr	x0, [sp, #24]
  402704:	bl	402130 <ferror@plt+0x810>
  402708:	cmp	w0, #0x0
  40270c:	b.ne	402748 <ferror@plt+0xe28>  // b.any
  402710:	adrp	x0, 405000 <ferror@plt+0x36e0>
  402714:	add	x0, x0, #0x150
  402718:	bl	4018e0 <gettext@plt>
  40271c:	str	wzr, [sp, #44]
  402720:	str	wzr, [sp, #40]
  402724:	str	x0, [sp, #32]
  402728:	ldr	x3, [sp, #24]
  40272c:	ldr	x2, [sp, #32]
  402730:	ldr	w1, [sp, #40]
  402734:	ldr	w0, [sp, #44]
  402738:	bl	401620 <error@plt>
  40273c:	nop
  402740:	mov	w0, #0x0                   	// #0
  402744:	b	40274c <ferror@plt+0xe2c>
  402748:	mov	w0, #0x1                   	// #1
  40274c:	ldp	x29, x30, [sp], #48
  402750:	ret
  402754:	stp	x29, x30, [sp, #-32]!
  402758:	mov	x29, sp
  40275c:	str	x0, [sp, #24]
  402760:	str	x1, [sp, #16]
  402764:	ldr	x0, [sp, #24]
  402768:	bl	401bd8 <ferror@plt+0x2b8>
  40276c:	mov	x1, x0
  402770:	ldr	x0, [sp, #16]
  402774:	str	x1, [x0, #8]
  402778:	mov	w0, #0x1                   	// #1
  40277c:	ldp	x29, x30, [sp], #32
  402780:	ret
  402784:	stp	x29, x30, [sp, #-48]!
  402788:	mov	x29, sp
  40278c:	str	x0, [sp, #24]
  402790:	str	x1, [sp, #16]
  402794:	ldr	x1, [sp, #16]
  402798:	ldr	x0, [sp, #24]
  40279c:	bl	402754 <ferror@plt+0xe34>
  4027a0:	str	w0, [sp, #44]
  4027a4:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4027a8:	add	x0, x0, #0x1f8
  4027ac:	str	wzr, [x0]
  4027b0:	ldr	x0, [sp, #24]
  4027b4:	bl	401610 <get_ns_id@plt>
  4027b8:	str	w0, [sp, #40]
  4027bc:	ldr	w0, [sp, #40]
  4027c0:	cmn	w0, #0x1
  4027c4:	b.ne	4027d0 <ferror@plt+0xeb0>  // b.any
  4027c8:	mov	w0, #0x0                   	// #0
  4027cc:	b	4027fc <ferror@plt+0xedc>
  4027d0:	ldr	w0, [sp, #40]
  4027d4:	mov	w1, #0x1                   	// #1
  4027d8:	lsl	w1, w1, w0
  4027dc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4027e0:	add	x0, x0, #0x1f8
  4027e4:	ldr	w0, [x0]
  4027e8:	orr	w1, w1, w0
  4027ec:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4027f0:	add	x0, x0, #0x1f8
  4027f4:	str	w1, [x0]
  4027f8:	ldr	w0, [sp, #44]
  4027fc:	ldp	x29, x30, [sp], #48
  402800:	ret
  402804:	sub	sp, sp, #0x20
  402808:	str	x0, [sp, #8]
  40280c:	str	x1, [sp]
  402810:	str	wzr, [sp, #28]
  402814:	ldr	x0, [sp]
  402818:	cmp	x0, #0x0
  40281c:	b.eq	402874 <ferror@plt+0xf54>  // b.none
  402820:	ldr	x0, [sp]
  402824:	ldr	x0, [x0]
  402828:	str	w0, [sp, #24]
  40282c:	b	402868 <ferror@plt+0xf48>
  402830:	ldrsw	x0, [sp, #24]
  402834:	lsl	x0, x0, #4
  402838:	ldr	x1, [sp]
  40283c:	add	x0, x1, x0
  402840:	ldr	x0, [x0]
  402844:	ldr	x1, [sp, #8]
  402848:	cmp	x1, x0
  40284c:	b.ne	40285c <ferror@plt+0xf3c>  // b.any
  402850:	mov	w0, #0x1                   	// #1
  402854:	str	w0, [sp, #28]
  402858:	b	402874 <ferror@plt+0xf54>
  40285c:	ldr	w0, [sp, #24]
  402860:	sub	w0, w0, #0x1
  402864:	str	w0, [sp, #24]
  402868:	ldr	w0, [sp, #24]
  40286c:	cmp	w0, #0x0
  402870:	b.gt	402830 <ferror@plt+0xf10>
  402874:	ldr	w0, [sp, #28]
  402878:	add	sp, sp, #0x20
  40287c:	ret
  402880:	stp	x29, x30, [sp, #-48]!
  402884:	mov	x29, sp
  402888:	str	x0, [sp, #24]
  40288c:	str	x1, [sp, #16]
  402890:	str	wzr, [sp, #44]
  402894:	ldr	x0, [sp, #16]
  402898:	cmp	x0, #0x0
  40289c:	b.eq	4028f8 <ferror@plt+0xfd8>  // b.none
  4028a0:	ldr	x0, [sp, #16]
  4028a4:	ldr	x0, [x0]
  4028a8:	str	w0, [sp, #40]
  4028ac:	b	4028ec <ferror@plt+0xfcc>
  4028b0:	ldrsw	x0, [sp, #40]
  4028b4:	lsl	x0, x0, #4
  4028b8:	ldr	x1, [sp, #16]
  4028bc:	add	x0, x1, x0
  4028c0:	ldr	x0, [x0, #8]
  4028c4:	ldr	x1, [sp, #24]
  4028c8:	bl	4017a0 <strcmp@plt>
  4028cc:	cmp	w0, #0x0
  4028d0:	b.ne	4028e0 <ferror@plt+0xfc0>  // b.any
  4028d4:	mov	w0, #0x1                   	// #1
  4028d8:	str	w0, [sp, #44]
  4028dc:	b	4028f8 <ferror@plt+0xfd8>
  4028e0:	ldr	w0, [sp, #40]
  4028e4:	sub	w0, w0, #0x1
  4028e8:	str	w0, [sp, #40]
  4028ec:	ldr	w0, [sp, #40]
  4028f0:	cmp	w0, #0x0
  4028f4:	b.gt	4028b0 <ferror@plt+0xf90>
  4028f8:	ldr	w0, [sp, #44]
  4028fc:	ldp	x29, x30, [sp], #48
  402900:	ret
  402904:	sub	sp, sp, #0x20
  402908:	str	x0, [sp, #8]
  40290c:	str	x1, [sp]
  402910:	mov	w0, #0x1                   	// #1
  402914:	str	w0, [sp, #28]
  402918:	str	wzr, [sp, #24]
  40291c:	b	40297c <ferror@plt+0x105c>
  402920:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402924:	add	x0, x0, #0x1f8
  402928:	ldr	w1, [x0]
  40292c:	ldr	w0, [sp, #24]
  402930:	asr	w0, w1, w0
  402934:	and	w0, w0, #0x1
  402938:	cmp	w0, #0x0
  40293c:	b.eq	402970 <ferror@plt+0x1050>  // b.none
  402940:	ldr	x0, [sp, #8]
  402944:	ldrsw	x1, [sp, #24]
  402948:	add	x1, x1, #0x74
  40294c:	ldr	x1, [x0, x1, lsl #3]
  402950:	ldr	x0, [sp]
  402954:	ldrsw	x2, [sp, #24]
  402958:	add	x2, x2, #0x74
  40295c:	ldr	x0, [x0, x2, lsl #3]
  402960:	cmp	x1, x0
  402964:	b.eq	402970 <ferror@plt+0x1050>  // b.none
  402968:	str	wzr, [sp, #28]
  40296c:	b	402988 <ferror@plt+0x1068>
  402970:	ldr	w0, [sp, #24]
  402974:	add	w0, w0, #0x1
  402978:	str	w0, [sp, #24]
  40297c:	ldr	w0, [sp, #24]
  402980:	cmp	w0, #0x5
  402984:	b.le	402920 <ferror@plt+0x1000>
  402988:	ldr	w0, [sp, #28]
  40298c:	add	sp, sp, #0x20
  402990:	ret
  402994:	stp	x29, x30, [sp, #-48]!
  402998:	mov	x29, sp
  40299c:	str	x0, [sp, #24]
  4029a0:	str	w1, [sp, #20]
  4029a4:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4029a8:	add	x0, x0, #0x1f0
  4029ac:	ldr	x0, [x0]
  4029b0:	str	x0, [sp, #32]
  4029b4:	str	wzr, [sp, #44]
  4029b8:	b	402a10 <ferror@plt+0x10f0>
  4029bc:	ldr	w0, [sp, #44]
  4029c0:	add	w0, w0, #0x1
  4029c4:	ldr	w1, [sp, #20]
  4029c8:	cmp	w1, w0
  4029cc:	b.ne	4029dc <ferror@plt+0x10bc>  // b.any
  4029d0:	adrp	x0, 404000 <ferror@plt+0x26e0>
  4029d4:	add	x0, x0, #0x998
  4029d8:	str	x0, [sp, #32]
  4029dc:	ldrsw	x0, [sp, #44]
  4029e0:	lsl	x0, x0, #4
  4029e4:	ldr	x1, [sp, #24]
  4029e8:	add	x0, x1, x0
  4029ec:	ldr	x0, [x0]
  4029f0:	ldr	x2, [sp, #32]
  4029f4:	mov	x1, x0
  4029f8:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4029fc:	add	x0, x0, #0x168
  402a00:	bl	4018a0 <printf@plt>
  402a04:	ldr	w0, [sp, #44]
  402a08:	add	w0, w0, #0x1
  402a0c:	str	w0, [sp, #44]
  402a10:	ldr	w1, [sp, #44]
  402a14:	ldr	w0, [sp, #20]
  402a18:	cmp	w1, w0
  402a1c:	b.lt	4029bc <ferror@plt+0x109c>  // b.tstop
  402a20:	nop
  402a24:	nop
  402a28:	ldp	x29, x30, [sp], #48
  402a2c:	ret
  402a30:	stp	x29, x30, [sp, #-48]!
  402a34:	mov	x29, sp
  402a38:	str	x0, [sp, #24]
  402a3c:	str	w1, [sp, #20]
  402a40:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402a44:	add	x0, x0, #0x1f0
  402a48:	ldr	x0, [x0]
  402a4c:	str	x0, [sp, #32]
  402a50:	str	wzr, [sp, #44]
  402a54:	b	402ac4 <ferror@plt+0x11a4>
  402a58:	ldr	w0, [sp, #44]
  402a5c:	add	w0, w0, #0x1
  402a60:	ldr	w1, [sp, #20]
  402a64:	cmp	w1, w0
  402a68:	b.ne	402a78 <ferror@plt+0x1158>  // b.any
  402a6c:	adrp	x0, 404000 <ferror@plt+0x26e0>
  402a70:	add	x0, x0, #0x998
  402a74:	str	x0, [sp, #32]
  402a78:	ldrsw	x0, [sp, #44]
  402a7c:	lsl	x0, x0, #4
  402a80:	ldr	x1, [sp, #24]
  402a84:	add	x0, x1, x0
  402a88:	ldr	x4, [x0]
  402a8c:	ldrsw	x0, [sp, #44]
  402a90:	lsl	x0, x0, #4
  402a94:	ldr	x1, [sp, #24]
  402a98:	add	x0, x1, x0
  402a9c:	ldr	x0, [x0, #8]
  402aa0:	ldr	x3, [sp, #32]
  402aa4:	mov	x2, x0
  402aa8:	mov	x1, x4
  402aac:	adrp	x0, 405000 <ferror@plt+0x36e0>
  402ab0:	add	x0, x0, #0x170
  402ab4:	bl	4018a0 <printf@plt>
  402ab8:	ldr	w0, [sp, #44]
  402abc:	add	w0, w0, #0x1
  402ac0:	str	w0, [sp, #44]
  402ac4:	ldr	w1, [sp, #44]
  402ac8:	ldr	w0, [sp, #20]
  402acc:	cmp	w1, w0
  402ad0:	b.lt	402a58 <ferror@plt+0x1138>  // b.tstop
  402ad4:	nop
  402ad8:	nop
  402adc:	ldp	x29, x30, [sp], #48
  402ae0:	ret
  402ae4:	stp	x29, x30, [sp, #-48]!
  402ae8:	mov	x29, sp
  402aec:	str	wzr, [sp, #36]
  402af0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402af4:	add	x0, x0, #0x2b8
  402af8:	ldr	x0, [x0]
  402afc:	cmp	x0, #0x0
  402b00:	b.ne	402b2c <ferror@plt+0x120c>  // b.any
  402b04:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402b08:	add	x0, x0, #0x23c
  402b0c:	ldr	w0, [x0]
  402b10:	cmp	w0, #0x0
  402b14:	b.ne	402b2c <ferror@plt+0x120c>  // b.any
  402b18:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402b1c:	add	x0, x0, #0x244
  402b20:	ldr	w0, [x0]
  402b24:	cmp	w0, #0x0
  402b28:	b.eq	402b38 <ferror@plt+0x1218>  // b.none
  402b2c:	ldr	w0, [sp, #36]
  402b30:	orr	w0, w0, #0x2
  402b34:	str	w0, [sp, #36]
  402b38:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402b3c:	add	x0, x0, #0x2a8
  402b40:	ldr	x0, [x0]
  402b44:	cmp	x0, #0x0
  402b48:	b.ne	402b60 <ferror@plt+0x1240>  // b.any
  402b4c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402b50:	add	x0, x0, #0x278
  402b54:	ldr	x0, [x0]
  402b58:	cmp	x0, #0x0
  402b5c:	b.eq	402b6c <ferror@plt+0x124c>  // b.none
  402b60:	ldr	w0, [sp, #36]
  402b64:	orr	w0, w0, #0x20
  402b68:	str	w0, [sp, #36]
  402b6c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402b70:	add	x0, x0, #0x248
  402b74:	ldr	w0, [x0]
  402b78:	cmp	w0, #0x0
  402b7c:	b.ne	402bd0 <ferror@plt+0x12b0>  // b.any
  402b80:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402b84:	add	x0, x0, #0x24c
  402b88:	ldr	w0, [x0]
  402b8c:	cmp	w0, #0x0
  402b90:	b.ne	402bd0 <ferror@plt+0x12b0>  // b.any
  402b94:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402b98:	add	x0, x0, #0x270
  402b9c:	ldr	x0, [x0]
  402ba0:	cmp	x0, #0x0
  402ba4:	b.ne	402bd0 <ferror@plt+0x12b0>  // b.any
  402ba8:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402bac:	add	x0, x0, #0x290
  402bb0:	ldr	x0, [x0]
  402bb4:	cmp	x0, #0x0
  402bb8:	b.ne	402bd0 <ferror@plt+0x12b0>  // b.any
  402bbc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402bc0:	add	x0, x0, #0x298
  402bc4:	ldr	x0, [x0]
  402bc8:	cmp	x0, #0x0
  402bcc:	b.eq	402bdc <ferror@plt+0x12bc>  // b.none
  402bd0:	ldr	w0, [sp, #36]
  402bd4:	orr	w0, w0, #0x40
  402bd8:	str	w0, [sp, #36]
  402bdc:	ldr	w0, [sp, #36]
  402be0:	and	w0, w0, #0x40
  402be4:	cmp	w0, #0x0
  402be8:	b.ne	402bf8 <ferror@plt+0x12d8>  // b.any
  402bec:	ldr	w0, [sp, #36]
  402bf0:	orr	w0, w0, #0x20
  402bf4:	str	w0, [sp, #36]
  402bf8:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402bfc:	add	x0, x0, #0x26c
  402c00:	ldr	w0, [x0]
  402c04:	cmp	w0, #0x0
  402c08:	b.eq	402c18 <ferror@plt+0x12f8>  // b.none
  402c0c:	ldr	w0, [sp, #36]
  402c10:	orr	w0, w0, #0x8000
  402c14:	str	w0, [sp, #36]
  402c18:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402c1c:	add	x0, x0, #0x2a0
  402c20:	ldr	x0, [x0]
  402c24:	cmp	x0, #0x0
  402c28:	b.eq	402ce0 <ferror@plt+0x13c0>  // b.none
  402c2c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402c30:	add	x0, x0, #0x250
  402c34:	ldr	w0, [x0]
  402c38:	cmp	w0, #0x0
  402c3c:	b.ne	402ce0 <ferror@plt+0x13c0>  // b.any
  402c40:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402c44:	add	x0, x0, #0x2a0
  402c48:	ldr	x0, [x0]
  402c4c:	ldr	x0, [x0]
  402c50:	str	w0, [sp, #28]
  402c54:	ldr	w0, [sp, #28]
  402c58:	str	w0, [sp, #32]
  402c5c:	ldrsw	x0, [sp, #28]
  402c60:	lsl	x0, x0, #2
  402c64:	bl	401af8 <ferror@plt+0x1d8>
  402c68:	str	x0, [sp, #16]
  402c6c:	b	402ca8 <ferror@plt+0x1388>
  402c70:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402c74:	add	x0, x0, #0x2a0
  402c78:	ldr	x1, [x0]
  402c7c:	ldrsw	x0, [sp, #32]
  402c80:	add	x0, x0, #0x1
  402c84:	lsl	x0, x0, #4
  402c88:	add	x0, x1, x0
  402c8c:	ldr	x2, [x0]
  402c90:	ldrsw	x0, [sp, #32]
  402c94:	lsl	x0, x0, #2
  402c98:	ldr	x1, [sp, #16]
  402c9c:	add	x0, x1, x0
  402ca0:	mov	w1, w2
  402ca4:	str	w1, [x0]
  402ca8:	ldr	w0, [sp, #32]
  402cac:	sub	w1, w0, #0x1
  402cb0:	str	w1, [sp, #32]
  402cb4:	cmp	w0, #0x0
  402cb8:	b.gt	402c70 <ferror@plt+0x1350>
  402cbc:	ldr	w0, [sp, #36]
  402cc0:	orr	w0, w0, #0x4000
  402cc4:	str	w0, [sp, #36]
  402cc8:	ldr	w2, [sp, #28]
  402ccc:	ldr	x1, [sp, #16]
  402cd0:	ldr	w0, [sp, #36]
  402cd4:	bl	401830 <openproc@plt>
  402cd8:	str	x0, [sp, #40]
  402cdc:	b	402cec <ferror@plt+0x13cc>
  402ce0:	ldr	w0, [sp, #36]
  402ce4:	bl	401830 <openproc@plt>
  402ce8:	str	x0, [sp, #40]
  402cec:	ldr	x0, [sp, #40]
  402cf0:	ldp	x29, x30, [sp], #48
  402cf4:	ret
  402cf8:	stp	x29, x30, [sp, #-304]!
  402cfc:	mov	x29, sp
  402d00:	str	xzr, [sp, #296]
  402d04:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402d08:	add	x0, x0, #0x2b8
  402d0c:	ldr	x0, [x0]
  402d10:	cmp	x0, #0x0
  402d14:	b.eq	402e0c <ferror@plt+0x14ec>  // b.none
  402d18:	mov	x0, #0x40                  	// #64
  402d1c:	bl	401af8 <ferror@plt+0x1d8>
  402d20:	str	x0, [sp, #296]
  402d24:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402d28:	add	x0, x0, #0x254
  402d2c:	ldr	w0, [x0]
  402d30:	cmp	w0, #0x0
  402d34:	b.eq	402d78 <ferror@plt+0x1458>  // b.none
  402d38:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402d3c:	add	x0, x0, #0x2b8
  402d40:	ldr	x0, [x0]
  402d44:	bl	4015d0 <strlen@plt>
  402d48:	add	x0, x0, #0x5
  402d4c:	bl	401af8 <ferror@plt+0x1d8>
  402d50:	str	x0, [sp, #288]
  402d54:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402d58:	add	x0, x0, #0x2b8
  402d5c:	ldr	x0, [x0]
  402d60:	mov	x2, x0
  402d64:	adrp	x0, 405000 <ferror@plt+0x36e0>
  402d68:	add	x1, x0, #0x180
  402d6c:	ldr	x0, [sp, #288]
  402d70:	bl	401640 <sprintf@plt>
  402d74:	b	402d88 <ferror@plt+0x1468>
  402d78:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402d7c:	add	x0, x0, #0x2b8
  402d80:	ldr	x0, [x0]
  402d84:	str	x0, [sp, #288]
  402d88:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402d8c:	add	x0, x0, #0x260
  402d90:	ldr	w1, [x0]
  402d94:	mov	w0, #0x9                   	// #9
  402d98:	orr	w0, w1, w0
  402d9c:	mov	w2, w0
  402da0:	ldr	x1, [sp, #288]
  402da4:	ldr	x0, [sp, #296]
  402da8:	bl	401880 <regcomp@plt>
  402dac:	str	w0, [sp, #284]
  402db0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402db4:	add	x0, x0, #0x254
  402db8:	ldr	w0, [x0]
  402dbc:	cmp	w0, #0x0
  402dc0:	b.eq	402dcc <ferror@plt+0x14ac>  // b.none
  402dc4:	ldr	x0, [sp, #288]
  402dc8:	bl	4017d0 <free@plt>
  402dcc:	ldr	w0, [sp, #284]
  402dd0:	cmp	w0, #0x0
  402dd4:	b.eq	402e0c <ferror@plt+0x14ec>  // b.none
  402dd8:	add	x0, sp, #0x18
  402ddc:	mov	x3, #0x100                 	// #256
  402de0:	mov	x2, x0
  402de4:	ldr	x1, [sp, #296]
  402de8:	ldr	w0, [sp, #284]
  402dec:	bl	4018c0 <regerror@plt>
  402df0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402df4:	add	x0, x0, #0x208
  402df8:	ldr	x1, [x0]
  402dfc:	add	x0, sp, #0x18
  402e00:	bl	4015f0 <fputs@plt>
  402e04:	mov	w0, #0x2                   	// #2
  402e08:	bl	401600 <exit@plt>
  402e0c:	ldr	x0, [sp, #296]
  402e10:	ldp	x29, x30, [sp], #304
  402e14:	ret
  402e18:	mov	x12, #0x3df0                	// #15856
  402e1c:	sub	sp, sp, x12
  402e20:	stp	x29, x30, [sp]
  402e24:	mov	x29, sp
  402e28:	str	x19, [sp, #16]
  402e2c:	str	x0, [sp, #40]
  402e30:	str	wzr, [sp, #15844]
  402e34:	str	wzr, [sp, #15840]
  402e38:	str	wzr, [sp, #15836]
  402e3c:	bl	4016b0 <getpid@plt>
  402e40:	str	w0, [sp, #15796]
  402e44:	str	xzr, [sp, #15824]
  402e48:	add	x0, sp, #0x2, lsl #12
  402e4c:	add	x0, x0, #0x600
  402e50:	stp	xzr, xzr, [x0, #-184]
  402e54:	add	x0, sp, #0x2, lsl #12
  402e58:	add	x0, x0, #0x558
  402e5c:	mov	x1, #0xff0                 	// #4080
  402e60:	mov	x2, x1
  402e64:	mov	w1, #0x0                   	// #0
  402e68:	bl	401710 <memset@plt>
  402e6c:	add	x0, sp, #0x1, lsl #12
  402e70:	add	x0, x0, #0x600
  402e74:	stp	xzr, xzr, [x0, #-184]
  402e78:	add	x0, sp, #0x1, lsl #12
  402e7c:	add	x0, x0, #0x558
  402e80:	mov	x1, #0xff0                 	// #4080
  402e84:	mov	x2, x1
  402e88:	mov	w1, #0x0                   	// #0
  402e8c:	bl	401710 <memset@plt>
  402e90:	add	x0, sp, #0x600
  402e94:	stp	xzr, xzr, [x0, #-184]
  402e98:	add	x0, sp, #0x558
  402e9c:	mov	x1, #0xff0                 	// #4080
  402ea0:	mov	x2, x1
  402ea4:	mov	w1, #0x0                   	// #0
  402ea8:	bl	401710 <memset@plt>
  402eac:	bl	402ae4 <ferror@plt+0x11c4>
  402eb0:	str	x0, [sp, #15784]
  402eb4:	bl	402cf8 <ferror@plt+0x13d8>
  402eb8:	str	x0, [sp, #15776]
  402ebc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402ec0:	add	x0, x0, #0x24c
  402ec4:	ldr	w0, [x0]
  402ec8:	cmp	w0, #0x0
  402ecc:	b.eq	402ed8 <ferror@plt+0x15b8>  // b.none
  402ed0:	str	xzr, [sp, #15848]
  402ed4:	b	402ee0 <ferror@plt+0x15c0>
  402ed8:	mov	x0, #0xffffffffffffffff    	// #-1
  402edc:	str	x0, [sp, #15848]
  402ee0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402ee4:	add	x0, x0, #0x24c
  402ee8:	ldr	w0, [x0]
  402eec:	cmp	w0, #0x0
  402ef0:	b.eq	402ef8 <ferror@plt+0x15d8>  // b.none
  402ef4:	str	wzr, [sp, #15844]
  402ef8:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402efc:	add	x0, x0, #0x248
  402f00:	ldr	w0, [x0]
  402f04:	cmp	w0, #0x0
  402f08:	b.eq	402f14 <ferror@plt+0x15f4>  // b.none
  402f0c:	mov	w0, #0x7fffffff            	// #2147483647
  402f10:	str	w0, [sp, #15844]
  402f14:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402f18:	add	x0, x0, #0x26c
  402f1c:	ldr	w0, [x0]
  402f20:	cmp	w0, #0x0
  402f24:	b.eq	402f74 <ferror@plt+0x1654>  // b.none
  402f28:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402f2c:	add	x0, x0, #0x26c
  402f30:	ldr	w0, [x0]
  402f34:	add	x1, sp, #0x138
  402f38:	bl	4047b8 <ferror@plt+0x2e98>
  402f3c:	cmp	w0, #0x0
  402f40:	b.eq	402f74 <ferror@plt+0x1654>  // b.none
  402f44:	adrp	x0, 405000 <ferror@plt+0x36e0>
  402f48:	add	x0, x0, #0x188
  402f4c:	bl	4018e0 <gettext@plt>
  402f50:	mov	x2, x0
  402f54:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402f58:	add	x0, x0, #0x208
  402f5c:	ldr	x0, [x0]
  402f60:	mov	x1, x0
  402f64:	mov	x0, x2
  402f68:	bl	4015f0 <fputs@plt>
  402f6c:	mov	w0, #0x3                   	// #3
  402f70:	bl	401600 <exit@plt>
  402f74:	add	x0, sp, #0x3, lsl #12
  402f78:	add	x0, x0, #0x958
  402f7c:	mov	x2, #0x410                 	// #1040
  402f80:	mov	w1, #0x0                   	// #0
  402f84:	bl	401710 <memset@plt>
  402f88:	add	x0, sp, #0x3, lsl #12
  402f8c:	add	x0, x0, #0x548
  402f90:	mov	x2, #0x410                 	// #1040
  402f94:	mov	w1, #0x0                   	// #0
  402f98:	bl	401710 <memset@plt>
  402f9c:	b	4038fc <ferror@plt+0x1fdc>
  402fa0:	mov	w0, #0x1                   	// #1
  402fa4:	str	w0, [sp, #15820]
  402fa8:	ldr	w0, [sp, #14680]
  402fac:	ldr	w1, [sp, #15796]
  402fb0:	cmp	w1, w0
  402fb4:	b.ne	402fbc <ferror@plt+0x169c>  // b.any
  402fb8:	b	4038fc <ferror@plt+0x1fdc>
  402fbc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402fc0:	add	x0, x0, #0x24c
  402fc4:	ldr	w0, [x0]
  402fc8:	cmp	w0, #0x0
  402fcc:	b.eq	402fe8 <ferror@plt+0x16c8>  // b.none
  402fd0:	ldr	x0, [sp, #14744]
  402fd4:	ldr	x1, [sp, #15848]
  402fd8:	cmp	x1, x0
  402fdc:	b.ls	402fe8 <ferror@plt+0x16c8>  // b.plast
  402fe0:	str	wzr, [sp, #15820]
  402fe4:	b	403288 <ferror@plt+0x1968>
  402fe8:	adrp	x0, 417000 <ferror@plt+0x156e0>
  402fec:	add	x0, x0, #0x248
  402ff0:	ldr	w0, [x0]
  402ff4:	cmp	w0, #0x0
  402ff8:	b.eq	403014 <ferror@plt+0x16f4>  // b.none
  402ffc:	ldr	x0, [sp, #14744]
  403000:	ldr	x1, [sp, #15848]
  403004:	cmp	x1, x0
  403008:	b.cs	403014 <ferror@plt+0x16f4>  // b.hs, b.nlast
  40300c:	str	wzr, [sp, #15820]
  403010:	b	403288 <ferror@plt+0x1968>
  403014:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403018:	add	x0, x0, #0x288
  40301c:	ldr	x0, [x0]
  403020:	cmp	x0, #0x0
  403024:	b.eq	403058 <ferror@plt+0x1738>  // b.none
  403028:	ldr	w0, [sp, #14684]
  40302c:	sxtw	x2, w0
  403030:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403034:	add	x0, x0, #0x288
  403038:	ldr	x0, [x0]
  40303c:	mov	x1, x0
  403040:	mov	x0, x2
  403044:	bl	402804 <ferror@plt+0xee4>
  403048:	cmp	w0, #0x0
  40304c:	b.ne	403058 <ferror@plt+0x1738>  // b.any
  403050:	str	wzr, [sp, #15820]
  403054:	b	403288 <ferror@plt+0x1968>
  403058:	adrp	x0, 417000 <ferror@plt+0x156e0>
  40305c:	add	x0, x0, #0x280
  403060:	ldr	x0, [x0]
  403064:	cmp	x0, #0x0
  403068:	b.eq	40309c <ferror@plt+0x177c>  // b.none
  40306c:	ldr	w0, [sp, #15548]
  403070:	sxtw	x2, w0
  403074:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403078:	add	x0, x0, #0x280
  40307c:	ldr	x0, [x0]
  403080:	mov	x1, x0
  403084:	mov	x0, x2
  403088:	bl	402804 <ferror@plt+0xee4>
  40308c:	cmp	w0, #0x0
  403090:	b.ne	40309c <ferror@plt+0x177c>  // b.any
  403094:	str	wzr, [sp, #15820]
  403098:	b	403288 <ferror@plt+0x1968>
  40309c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4030a0:	add	x0, x0, #0x270
  4030a4:	ldr	x0, [x0]
  4030a8:	cmp	x0, #0x0
  4030ac:	b.eq	4030e0 <ferror@plt+0x17c0>  // b.none
  4030b0:	ldr	w0, [sp, #15536]
  4030b4:	sxtw	x2, w0
  4030b8:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4030bc:	add	x0, x0, #0x270
  4030c0:	ldr	x0, [x0]
  4030c4:	mov	x1, x0
  4030c8:	mov	x0, x2
  4030cc:	bl	402804 <ferror@plt+0xee4>
  4030d0:	cmp	w0, #0x0
  4030d4:	b.ne	4030e0 <ferror@plt+0x17c0>  // b.any
  4030d8:	str	wzr, [sp, #15820]
  4030dc:	b	403288 <ferror@plt+0x1968>
  4030e0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4030e4:	add	x0, x0, #0x2a0
  4030e8:	ldr	x0, [x0]
  4030ec:	cmp	x0, #0x0
  4030f0:	b.eq	403124 <ferror@plt+0x1804>  // b.none
  4030f4:	ldr	w0, [sp, #15556]
  4030f8:	sxtw	x2, w0
  4030fc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403100:	add	x0, x0, #0x2a0
  403104:	ldr	x0, [x0]
  403108:	mov	x1, x0
  40310c:	mov	x0, x2
  403110:	bl	402804 <ferror@plt+0xee4>
  403114:	cmp	w0, #0x0
  403118:	b.ne	403124 <ferror@plt+0x1804>  // b.any
  40311c:	str	wzr, [sp, #15820]
  403120:	b	403288 <ferror@plt+0x1968>
  403124:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403128:	add	x0, x0, #0x2a8
  40312c:	ldr	x0, [x0]
  403130:	cmp	x0, #0x0
  403134:	b.eq	403168 <ferror@plt+0x1848>  // b.none
  403138:	ldr	w0, [sp, #15564]
  40313c:	sxtw	x2, w0
  403140:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403144:	add	x0, x0, #0x2a8
  403148:	ldr	x0, [x0]
  40314c:	mov	x1, x0
  403150:	mov	x0, x2
  403154:	bl	402804 <ferror@plt+0xee4>
  403158:	cmp	w0, #0x0
  40315c:	b.ne	403168 <ferror@plt+0x1848>  // b.any
  403160:	str	wzr, [sp, #15820]
  403164:	b	403288 <ferror@plt+0x1968>
  403168:	adrp	x0, 417000 <ferror@plt+0x156e0>
  40316c:	add	x0, x0, #0x278
  403170:	ldr	x0, [x0]
  403174:	cmp	x0, #0x0
  403178:	b.eq	4031ac <ferror@plt+0x188c>  // b.none
  40317c:	ldr	w0, [sp, #15568]
  403180:	sxtw	x2, w0
  403184:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403188:	add	x0, x0, #0x278
  40318c:	ldr	x0, [x0]
  403190:	mov	x1, x0
  403194:	mov	x0, x2
  403198:	bl	402804 <ferror@plt+0xee4>
  40319c:	cmp	w0, #0x0
  4031a0:	b.ne	4031ac <ferror@plt+0x188c>  // b.any
  4031a4:	str	wzr, [sp, #15820]
  4031a8:	b	403288 <ferror@plt+0x1968>
  4031ac:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4031b0:	add	x0, x0, #0x290
  4031b4:	ldr	x0, [x0]
  4031b8:	cmp	x0, #0x0
  4031bc:	b.eq	4031f0 <ferror@plt+0x18d0>  // b.none
  4031c0:	ldr	w0, [sp, #15540]
  4031c4:	sxtw	x2, w0
  4031c8:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4031cc:	add	x0, x0, #0x290
  4031d0:	ldr	x0, [x0]
  4031d4:	mov	x1, x0
  4031d8:	mov	x0, x2
  4031dc:	bl	402804 <ferror@plt+0xee4>
  4031e0:	cmp	w0, #0x0
  4031e4:	b.ne	4031f0 <ferror@plt+0x18d0>  // b.any
  4031e8:	str	wzr, [sp, #15820]
  4031ec:	b	403288 <ferror@plt+0x1968>
  4031f0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4031f4:	add	x0, x0, #0x26c
  4031f8:	ldr	w0, [x0]
  4031fc:	cmp	w0, #0x0
  403200:	b.eq	403224 <ferror@plt+0x1904>  // b.none
  403204:	add	x1, sp, #0x138
  403208:	add	x0, sp, #0x3, lsl #12
  40320c:	add	x0, x0, #0x958
  403210:	bl	402904 <ferror@plt+0xfe4>
  403214:	cmp	w0, #0x0
  403218:	b.ne	403224 <ferror@plt+0x1904>  // b.any
  40321c:	str	wzr, [sp, #15820]
  403220:	b	403288 <ferror@plt+0x1968>
  403224:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403228:	add	x0, x0, #0x298
  40322c:	ldr	x0, [x0]
  403230:	cmp	x0, #0x0
  403234:	b.eq	403288 <ferror@plt+0x1968>  // b.none
  403238:	ldr	w0, [sp, #15552]
  40323c:	cmp	w0, #0x0
  403240:	b.ne	40324c <ferror@plt+0x192c>  // b.any
  403244:	str	wzr, [sp, #15820]
  403248:	b	403288 <ferror@plt+0x1968>
  40324c:	ldr	w0, [sp, #15552]
  403250:	sxtw	x1, w0
  403254:	ldr	w2, [sp, #14680]
  403258:	add	x0, sp, #0x38
  40325c:	mov	w4, #0x1                   	// #1
  403260:	mov	w3, w2
  403264:	mov	x2, x1
  403268:	mov	w1, #0xff                  	// #255
  40326c:	bl	401580 <dev_to_tty@plt>
  403270:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403274:	add	x0, x0, #0x298
  403278:	ldr	x1, [x0]
  40327c:	add	x0, sp, #0x38
  403280:	bl	402880 <ferror@plt+0xf60>
  403284:	str	w0, [sp, #15820]
  403288:	ldr	x0, [sp, #15152]
  40328c:	cmp	x0, #0x0
  403290:	b.eq	4033bc <ferror@plt+0x1a9c>  // b.none
  403294:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403298:	add	x0, x0, #0x244
  40329c:	ldr	w0, [x0]
  4032a0:	cmp	w0, #0x0
  4032a4:	b.ne	4032bc <ferror@plt+0x199c>  // b.any
  4032a8:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4032ac:	add	x0, x0, #0x23c
  4032b0:	ldr	w0, [x0]
  4032b4:	cmp	w0, #0x0
  4032b8:	b.eq	4033bc <ferror@plt+0x1a9c>  // b.none
  4032bc:	str	wzr, [sp, #15816]
  4032c0:	mov	w0, #0x1000                	// #4096
  4032c4:	str	w0, [sp, #15812]
  4032c8:	add	x0, sp, #0x2, lsl #12
  4032cc:	add	x0, x0, #0x548
  4032d0:	str	x0, [sp, #15800]
  4032d4:	ldr	x0, [sp, #15800]
  4032d8:	strb	wzr, [x0]
  4032dc:	b	40338c <ferror@plt+0x1a6c>
  4032e0:	ldrsw	x5, [sp, #15812]
  4032e4:	ldr	w0, [sp, #15816]
  4032e8:	cmp	w0, #0x0
  4032ec:	b.eq	4032fc <ferror@plt+0x19dc>  // b.none
  4032f0:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4032f4:	add	x0, x0, #0x1b8
  4032f8:	b	403304 <ferror@plt+0x19e4>
  4032fc:	adrp	x0, 405000 <ferror@plt+0x36e0>
  403300:	add	x0, x0, #0x1c0
  403304:	ldr	x2, [sp, #15152]
  403308:	ldrsw	x1, [sp, #15816]
  40330c:	lsl	x1, x1, #3
  403310:	add	x1, x2, x1
  403314:	ldr	x1, [x1]
  403318:	mov	x4, x1
  40331c:	mov	x3, x0
  403320:	adrp	x0, 405000 <ferror@plt+0x36e0>
  403324:	add	x2, x0, #0x1c8
  403328:	mov	x1, x5
  40332c:	ldr	x0, [sp, #15800]
  403330:	bl	401680 <snprintf@plt>
  403334:	str	w0, [sp, #15772]
  403338:	ldr	w0, [sp, #15772]
  40333c:	cmp	w0, #0x0
  403340:	b.ge	403350 <ferror@plt+0x1a30>  // b.tcont
  403344:	ldr	x0, [sp, #15800]
  403348:	strb	wzr, [x0]
  40334c:	b	4033bc <ferror@plt+0x1a9c>
  403350:	ldr	w1, [sp, #15772]
  403354:	ldr	w0, [sp, #15812]
  403358:	cmp	w1, w0
  40335c:	b.ge	4033b8 <ferror@plt+0x1a98>  // b.tcont
  403360:	ldrsw	x0, [sp, #15772]
  403364:	ldr	x1, [sp, #15800]
  403368:	add	x0, x1, x0
  40336c:	str	x0, [sp, #15800]
  403370:	ldr	w1, [sp, #15812]
  403374:	ldr	w0, [sp, #15772]
  403378:	sub	w0, w1, w0
  40337c:	str	w0, [sp, #15812]
  403380:	ldr	w0, [sp, #15816]
  403384:	add	w0, w0, #0x1
  403388:	str	w0, [sp, #15816]
  40338c:	ldr	x1, [sp, #15152]
  403390:	ldrsw	x0, [sp, #15816]
  403394:	lsl	x0, x0, #3
  403398:	add	x0, x1, x0
  40339c:	ldr	x0, [x0]
  4033a0:	cmp	x0, #0x0
  4033a4:	b.eq	4033bc <ferror@plt+0x1a9c>  // b.none
  4033a8:	ldr	w0, [sp, #15812]
  4033ac:	cmp	w0, #0x1
  4033b0:	b.gt	4032e0 <ferror@plt+0x19c0>
  4033b4:	b	4033bc <ferror@plt+0x1a9c>
  4033b8:	nop
  4033bc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4033c0:	add	x0, x0, #0x240
  4033c4:	ldr	w0, [x0]
  4033c8:	cmp	w0, #0x0
  4033cc:	b.ne	403404 <ferror@plt+0x1ae4>  // b.any
  4033d0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4033d4:	add	x0, x0, #0x244
  4033d8:	ldr	w0, [x0]
  4033dc:	cmp	w0, #0x0
  4033e0:	b.ne	403404 <ferror@plt+0x1ae4>  // b.any
  4033e4:	ldr	w0, [sp, #15820]
  4033e8:	cmp	w0, #0x0
  4033ec:	b.eq	40345c <ferror@plt+0x1b3c>  // b.none
  4033f0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4033f4:	add	x0, x0, #0x2b8
  4033f8:	ldr	x0, [x0]
  4033fc:	cmp	x0, #0x0
  403400:	b.eq	40345c <ferror@plt+0x1b3c>  // b.none
  403404:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403408:	add	x0, x0, #0x244
  40340c:	ldr	w0, [x0]
  403410:	cmp	w0, #0x0
  403414:	b.eq	40343c <ferror@plt+0x1b1c>  // b.none
  403418:	ldr	x0, [sp, #15152]
  40341c:	cmp	x0, #0x0
  403420:	b.eq	40343c <ferror@plt+0x1b1c>  // b.none
  403424:	add	x1, sp, #0x2, lsl #12
  403428:	add	x1, x1, #0x548
  40342c:	add	x0, sp, #0x548
  403430:	mov	x2, #0xfff                 	// #4095
  403434:	bl	401890 <strncpy@plt>
  403438:	b	403454 <ferror@plt+0x1b34>
  40343c:	add	x0, sp, #0x3, lsl #12
  403440:	add	x0, x0, #0x958
  403444:	add	x1, x0, #0x308
  403448:	add	x0, sp, #0x548
  40344c:	mov	x2, #0xfff                 	// #4095
  403450:	bl	401890 <strncpy@plt>
  403454:	add	x0, sp, #0x1, lsl #12
  403458:	strb	wzr, [x0, #1351]
  40345c:	ldr	w0, [sp, #15820]
  403460:	cmp	w0, #0x0
  403464:	b.eq	403508 <ferror@plt+0x1be8>  // b.none
  403468:	adrp	x0, 417000 <ferror@plt+0x156e0>
  40346c:	add	x0, x0, #0x2b8
  403470:	ldr	x0, [x0]
  403474:	cmp	x0, #0x0
  403478:	b.eq	403508 <ferror@plt+0x1be8>  // b.none
  40347c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403480:	add	x0, x0, #0x23c
  403484:	ldr	w0, [x0]
  403488:	cmp	w0, #0x0
  40348c:	b.eq	4034b8 <ferror@plt+0x1b98>  // b.none
  403490:	ldr	x0, [sp, #15152]
  403494:	cmp	x0, #0x0
  403498:	b.eq	4034b8 <ferror@plt+0x1b98>  // b.none
  40349c:	add	x1, sp, #0x2, lsl #12
  4034a0:	add	x1, x1, #0x548
  4034a4:	add	x0, sp, #0x1, lsl #12
  4034a8:	add	x0, x0, #0x548
  4034ac:	mov	x2, #0xfff                 	// #4095
  4034b0:	bl	401890 <strncpy@plt>
  4034b4:	b	4034d4 <ferror@plt+0x1bb4>
  4034b8:	add	x0, sp, #0x3, lsl #12
  4034bc:	add	x0, x0, #0x958
  4034c0:	add	x1, x0, #0x308
  4034c4:	add	x0, sp, #0x1, lsl #12
  4034c8:	add	x0, x0, #0x548
  4034cc:	mov	x2, #0xfff                 	// #4095
  4034d0:	bl	401890 <strncpy@plt>
  4034d4:	add	x0, sp, #0x2, lsl #12
  4034d8:	strb	wzr, [x0, #1351]
  4034dc:	add	x0, sp, #0x1, lsl #12
  4034e0:	add	x0, x0, #0x548
  4034e4:	mov	w4, #0x0                   	// #0
  4034e8:	mov	x3, #0x0                   	// #0
  4034ec:	mov	x2, #0x0                   	// #0
  4034f0:	mov	x1, x0
  4034f4:	ldr	x0, [sp, #15776]
  4034f8:	bl	401870 <regexec@plt>
  4034fc:	cmp	w0, #0x0
  403500:	b.eq	403508 <ferror@plt+0x1be8>  // b.none
  403504:	str	wzr, [sp, #15820]
  403508:	adrp	x0, 417000 <ferror@plt+0x156e0>
  40350c:	add	x0, x0, #0x250
  403510:	ldr	w0, [x0]
  403514:	ldr	w1, [sp, #15820]
  403518:	cmp	w1, w0
  40351c:	b.eq	4038fc <ferror@plt+0x1fdc>  // b.none
  403520:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403524:	add	x0, x0, #0x24c
  403528:	ldr	w0, [x0]
  40352c:	cmp	w0, #0x0
  403530:	b.eq	40356c <ferror@plt+0x1c4c>  // b.none
  403534:	ldr	x0, [sp, #14744]
  403538:	ldr	x1, [sp, #15848]
  40353c:	cmp	x1, x0
  403540:	b.ne	403558 <ferror@plt+0x1c38>  // b.any
  403544:	ldr	w0, [sp, #14680]
  403548:	ldr	w1, [sp, #15844]
  40354c:	cmp	w1, w0
  403550:	b.le	403558 <ferror@plt+0x1c38>
  403554:	b	4038fc <ferror@plt+0x1fdc>
  403558:	ldr	x0, [sp, #14744]
  40355c:	str	x0, [sp, #15848]
  403560:	ldr	w0, [sp, #14680]
  403564:	str	w0, [sp, #15844]
  403568:	str	wzr, [sp, #15840]
  40356c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403570:	add	x0, x0, #0x248
  403574:	ldr	w0, [x0]
  403578:	cmp	w0, #0x0
  40357c:	b.eq	4035b8 <ferror@plt+0x1c98>  // b.none
  403580:	ldr	x0, [sp, #14744]
  403584:	ldr	x1, [sp, #15848]
  403588:	cmp	x1, x0
  40358c:	b.ne	4035a4 <ferror@plt+0x1c84>  // b.any
  403590:	ldr	w0, [sp, #14680]
  403594:	ldr	w1, [sp, #15844]
  403598:	cmp	w1, w0
  40359c:	b.ge	4035a4 <ferror@plt+0x1c84>  // b.tcont
  4035a0:	b	4038fc <ferror@plt+0x1fdc>
  4035a4:	ldr	x0, [sp, #14744]
  4035a8:	str	x0, [sp, #15848]
  4035ac:	ldr	w0, [sp, #14680]
  4035b0:	str	w0, [sp, #15844]
  4035b4:	str	wzr, [sp, #15840]
  4035b8:	ldr	w1, [sp, #15840]
  4035bc:	ldr	w0, [sp, #15836]
  4035c0:	cmp	w1, w0
  4035c4:	b.ne	40365c <ferror@plt+0x1d3c>  // b.any
  4035c8:	ldr	w0, [sp, #15836]
  4035cc:	cmp	w0, #0x0
  4035d0:	b.lt	4035e8 <ferror@plt+0x1cc8>  // b.tstop
  4035d4:	ldr	w1, [sp, #15836]
  4035d8:	mov	w0, #0x9998                	// #39320
  4035dc:	movk	w0, #0x199, lsl #16
  4035e0:	cmp	w1, w0
  4035e4:	b.ls	40361c <ferror@plt+0x1cfc>  // b.plast
  4035e8:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4035ec:	add	x0, x0, #0xd0
  4035f0:	bl	4018e0 <gettext@plt>
  4035f4:	mov	x1, x0
  4035f8:	mov	w0, #0x1                   	// #1
  4035fc:	str	w0, [sp, #15768]
  403600:	str	wzr, [sp, #15764]
  403604:	str	x1, [sp, #15752]
  403608:	ldr	x2, [sp, #15752]
  40360c:	ldr	w1, [sp, #15764]
  403610:	ldr	w0, [sp, #15768]
  403614:	bl	401620 <error@plt>
  403618:	nop
  40361c:	ldr	w1, [sp, #15836]
  403620:	mov	w0, w1
  403624:	lsl	w0, w0, #2
  403628:	add	w0, w0, w1
  40362c:	add	w1, w0, #0x3
  403630:	cmp	w0, #0x0
  403634:	csel	w0, w1, w0, lt  // lt = tstop
  403638:	asr	w0, w0, #2
  40363c:	add	w0, w0, #0x4
  403640:	str	w0, [sp, #15836]
  403644:	ldrsw	x0, [sp, #15836]
  403648:	lsl	x0, x0, #4
  40364c:	mov	x1, x0
  403650:	ldr	x0, [sp, #15824]
  403654:	bl	401b64 <ferror@plt+0x244>
  403658:	str	x0, [sp, #15824]
  40365c:	ldr	x0, [sp, #15824]
  403660:	cmp	x0, #0x0
  403664:	b.eq	4036ec <ferror@plt+0x1dcc>  // b.none
  403668:	adrp	x0, 417000 <ferror@plt+0x156e0>
  40366c:	add	x0, x0, #0x240
  403670:	ldr	w0, [x0]
  403674:	cmp	w0, #0x0
  403678:	b.ne	4036a4 <ferror@plt+0x1d84>  // b.any
  40367c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403680:	add	x0, x0, #0x244
  403684:	ldr	w0, [x0]
  403688:	cmp	w0, #0x0
  40368c:	b.ne	4036a4 <ferror@plt+0x1d84>  // b.any
  403690:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403694:	add	x0, x0, #0x264
  403698:	ldr	w0, [x0]
  40369c:	cmp	w0, #0x0
  4036a0:	b.eq	4036ec <ferror@plt+0x1dcc>  // b.none
  4036a4:	ldr	w2, [sp, #14680]
  4036a8:	ldrsw	x0, [sp, #15840]
  4036ac:	lsl	x0, x0, #4
  4036b0:	ldr	x1, [sp, #15824]
  4036b4:	add	x0, x1, x0
  4036b8:	sxtw	x1, w2
  4036bc:	str	x1, [x0]
  4036c0:	ldr	w0, [sp, #15840]
  4036c4:	add	w1, w0, #0x1
  4036c8:	str	w1, [sp, #15840]
  4036cc:	sxtw	x0, w0
  4036d0:	lsl	x0, x0, #4
  4036d4:	ldr	x1, [sp, #15824]
  4036d8:	add	x19, x1, x0
  4036dc:	add	x0, sp, #0x548
  4036e0:	bl	401bd8 <ferror@plt+0x2b8>
  4036e4:	str	x0, [x19, #8]
  4036e8:	b	403758 <ferror@plt+0x1e38>
  4036ec:	ldr	x0, [sp, #15824]
  4036f0:	cmp	x0, #0x0
  4036f4:	b.eq	403724 <ferror@plt+0x1e04>  // b.none
  4036f8:	ldr	w2, [sp, #14680]
  4036fc:	ldr	w0, [sp, #15840]
  403700:	add	w1, w0, #0x1
  403704:	str	w1, [sp, #15840]
  403708:	sxtw	x0, w0
  40370c:	lsl	x0, x0, #4
  403710:	ldr	x1, [sp, #15824]
  403714:	add	x0, x1, x0
  403718:	sxtw	x1, w2
  40371c:	str	x1, [x0]
  403720:	b	403758 <ferror@plt+0x1e38>
  403724:	adrp	x0, 405000 <ferror@plt+0x36e0>
  403728:	add	x0, x0, #0x1d0
  40372c:	bl	4018e0 <gettext@plt>
  403730:	mov	x1, x0
  403734:	mov	w0, #0x1                   	// #1
  403738:	str	w0, [sp, #15748]
  40373c:	str	wzr, [sp, #15744]
  403740:	str	x1, [sp, #15736]
  403744:	ldr	x2, [sp, #15736]
  403748:	ldr	w1, [sp, #15744]
  40374c:	ldr	w0, [sp, #15748]
  403750:	bl	401620 <error@plt>
  403754:	nop
  403758:	adrp	x0, 417000 <ferror@plt+0x156e0>
  40375c:	add	x0, x0, #0x268
  403760:	ldr	w0, [x0]
  403764:	cmp	w0, #0x0
  403768:	b.eq	4038fc <ferror@plt+0x1fdc>  // b.none
  40376c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403770:	add	x0, x0, #0x238
  403774:	ldr	w0, [x0]
  403778:	cmp	w0, #0x0
  40377c:	b.ne	4038fc <ferror@plt+0x1fdc>  // b.any
  403780:	b	4038d4 <ferror@plt+0x1fb4>
  403784:	ldr	w1, [sp, #14680]
  403788:	ldr	w0, [sp, #13640]
  40378c:	cmp	w1, w0
  403790:	b.ne	403798 <ferror@plt+0x1e78>  // b.any
  403794:	b	4038d4 <ferror@plt+0x1fb4>
  403798:	ldr	w1, [sp, #15840]
  40379c:	ldr	w0, [sp, #15836]
  4037a0:	cmp	w1, w0
  4037a4:	b.ne	40383c <ferror@plt+0x1f1c>  // b.any
  4037a8:	ldr	w0, [sp, #15836]
  4037ac:	cmp	w0, #0x0
  4037b0:	b.lt	4037c8 <ferror@plt+0x1ea8>  // b.tstop
  4037b4:	ldr	w1, [sp, #15836]
  4037b8:	mov	w0, #0x9998                	// #39320
  4037bc:	movk	w0, #0x199, lsl #16
  4037c0:	cmp	w1, w0
  4037c4:	b.ls	4037fc <ferror@plt+0x1edc>  // b.plast
  4037c8:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4037cc:	add	x0, x0, #0xd0
  4037d0:	bl	4018e0 <gettext@plt>
  4037d4:	mov	x1, x0
  4037d8:	mov	w0, #0x1                   	// #1
  4037dc:	str	w0, [sp, #15732]
  4037e0:	str	wzr, [sp, #15728]
  4037e4:	str	x1, [sp, #15720]
  4037e8:	ldr	x2, [sp, #15720]
  4037ec:	ldr	w1, [sp, #15728]
  4037f0:	ldr	w0, [sp, #15732]
  4037f4:	bl	401620 <error@plt>
  4037f8:	nop
  4037fc:	ldr	w1, [sp, #15836]
  403800:	mov	w0, w1
  403804:	lsl	w0, w0, #2
  403808:	add	w0, w0, w1
  40380c:	add	w1, w0, #0x3
  403810:	cmp	w0, #0x0
  403814:	csel	w0, w1, w0, lt  // lt = tstop
  403818:	asr	w0, w0, #2
  40381c:	add	w0, w0, #0x4
  403820:	str	w0, [sp, #15836]
  403824:	ldrsw	x0, [sp, #15836]
  403828:	lsl	x0, x0, #4
  40382c:	mov	x1, x0
  403830:	ldr	x0, [sp, #15824]
  403834:	bl	401b64 <ferror@plt+0x244>
  403838:	str	x0, [sp, #15824]
  40383c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403840:	add	x0, x0, #0x240
  403844:	ldr	w0, [x0]
  403848:	cmp	w0, #0x0
  40384c:	b.ne	403864 <ferror@plt+0x1f44>  // b.any
  403850:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403854:	add	x0, x0, #0x244
  403858:	ldr	w0, [x0]
  40385c:	cmp	w0, #0x0
  403860:	b.eq	4038ac <ferror@plt+0x1f8c>  // b.none
  403864:	ldrsw	x0, [sp, #15840]
  403868:	lsl	x0, x0, #4
  40386c:	ldr	x1, [sp, #15824]
  403870:	add	x19, x1, x0
  403874:	add	x0, sp, #0x548
  403878:	bl	401bd8 <ferror@plt+0x2b8>
  40387c:	str	x0, [x19, #8]
  403880:	ldr	w2, [sp, #13640]
  403884:	ldr	w0, [sp, #15840]
  403888:	add	w1, w0, #0x1
  40388c:	str	w1, [sp, #15840]
  403890:	sxtw	x0, w0
  403894:	lsl	x0, x0, #4
  403898:	ldr	x1, [sp, #15824]
  40389c:	add	x0, x1, x0
  4038a0:	sxtw	x1, w2
  4038a4:	str	x1, [x0]
  4038a8:	b	4038d4 <ferror@plt+0x1fb4>
  4038ac:	ldr	w2, [sp, #13640]
  4038b0:	ldr	w0, [sp, #15840]
  4038b4:	add	w1, w0, #0x1
  4038b8:	str	w1, [sp, #15840]
  4038bc:	sxtw	x0, w0
  4038c0:	lsl	x0, x0, #4
  4038c4:	ldr	x1, [sp, #15824]
  4038c8:	add	x0, x1, x0
  4038cc:	sxtw	x1, w2
  4038d0:	str	x1, [x0]
  4038d4:	add	x1, sp, #0x3, lsl #12
  4038d8:	add	x1, x1, #0x548
  4038dc:	add	x0, sp, #0x3, lsl #12
  4038e0:	add	x0, x0, #0x958
  4038e4:	mov	x2, x1
  4038e8:	mov	x1, x0
  4038ec:	ldr	x0, [sp, #15784]
  4038f0:	bl	401900 <readtask@plt>
  4038f4:	cmp	x0, #0x0
  4038f8:	b.ne	403784 <ferror@plt+0x1e64>  // b.any
  4038fc:	add	x0, sp, #0x3, lsl #12
  403900:	add	x0, x0, #0x958
  403904:	mov	x1, x0
  403908:	ldr	x0, [sp, #15784]
  40390c:	bl	401820 <readproc@plt>
  403910:	cmp	x0, #0x0
  403914:	b.ne	402fa0 <ferror@plt+0x1680>  // b.any
  403918:	ldr	x0, [sp, #15784]
  40391c:	bl	4017f0 <closeproc@plt>
  403920:	ldr	x0, [sp, #40]
  403924:	ldr	w1, [sp, #15840]
  403928:	str	w1, [x0]
  40392c:	ldr	x0, [sp, #15824]
  403930:	ldr	x19, [sp, #16]
  403934:	ldp	x29, x30, [sp]
  403938:	mov	x12, #0x3df0                	// #15856
  40393c:	add	sp, sp, x12
  403940:	ret
  403944:	stp	x29, x30, [sp, #-48]!
  403948:	mov	x29, sp
  40394c:	str	x0, [sp, #24]
  403950:	str	x1, [sp, #16]
  403954:	mov	w0, #0x1                   	// #1
  403958:	str	w0, [sp, #44]
  40395c:	b	403a20 <ferror@plt+0x2100>
  403960:	ldrsw	x0, [sp, #44]
  403964:	lsl	x0, x0, #3
  403968:	ldr	x1, [sp, #16]
  40396c:	add	x0, x1, x0
  403970:	ldr	x0, [x0]
  403974:	ldrb	w0, [x0]
  403978:	cmp	w0, #0x2d
  40397c:	b.ne	403a14 <ferror@plt+0x20f4>  // b.any
  403980:	ldrsw	x0, [sp, #44]
  403984:	lsl	x0, x0, #3
  403988:	ldr	x1, [sp, #16]
  40398c:	add	x0, x1, x0
  403990:	ldr	x0, [x0]
  403994:	add	x0, x0, #0x1
  403998:	bl	4015a0 <signal_name_to_number@plt>
  40399c:	str	w0, [sp, #40]
  4039a0:	ldr	w0, [sp, #40]
  4039a4:	cmp	w0, #0x0
  4039a8:	b.lt	403a14 <ferror@plt+0x20f4>  // b.tstop
  4039ac:	ldrsw	x0, [sp, #44]
  4039b0:	lsl	x0, x0, #3
  4039b4:	ldr	x1, [sp, #16]
  4039b8:	add	x3, x1, x0
  4039bc:	ldrsw	x0, [sp, #44]
  4039c0:	add	x0, x0, #0x1
  4039c4:	lsl	x0, x0, #3
  4039c8:	ldr	x1, [sp, #16]
  4039cc:	add	x4, x1, x0
  4039d0:	ldr	x0, [sp, #24]
  4039d4:	ldr	w1, [x0]
  4039d8:	ldr	w0, [sp, #44]
  4039dc:	sub	w0, w1, w0
  4039e0:	sxtw	x0, w0
  4039e4:	lsl	x0, x0, #3
  4039e8:	mov	x2, x0
  4039ec:	mov	x1, x4
  4039f0:	mov	x0, x3
  4039f4:	bl	401590 <memmove@plt>
  4039f8:	ldr	x0, [sp, #24]
  4039fc:	ldr	w0, [x0]
  403a00:	sub	w1, w0, #0x1
  403a04:	ldr	x0, [sp, #24]
  403a08:	str	w1, [x0]
  403a0c:	ldr	w0, [sp, #40]
  403a10:	b	403a38 <ferror@plt+0x2118>
  403a14:	ldr	w0, [sp, #44]
  403a18:	add	w0, w0, #0x1
  403a1c:	str	w0, [sp, #44]
  403a20:	ldr	x0, [sp, #24]
  403a24:	ldr	w0, [x0]
  403a28:	ldr	w1, [sp, #44]
  403a2c:	cmp	w1, w0
  403a30:	b.lt	403960 <ferror@plt+0x2040>  // b.tstop
  403a34:	mov	w0, #0xffffffff            	// #-1
  403a38:	ldp	x29, x30, [sp], #48
  403a3c:	ret
  403a40:	stp	x29, x30, [sp, #-176]!
  403a44:	mov	x29, sp
  403a48:	str	w0, [sp, #28]
  403a4c:	str	x1, [sp, #16]
  403a50:	stp	xzr, xzr, [sp, #32]
  403a54:	stp	xzr, xzr, [sp, #48]
  403a58:	stp	xzr, xzr, [sp, #64]
  403a5c:	stp	xzr, xzr, [sp, #80]
  403a60:	str	wzr, [sp, #172]
  403a64:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403a68:	add	x0, x0, #0x228
  403a6c:	ldr	x2, [x0]
  403a70:	adrp	x0, 405000 <ferror@plt+0x36e0>
  403a74:	add	x1, x0, #0x1e0
  403a78:	mov	x0, x2
  403a7c:	bl	401860 <strstr@plt>
  403a80:	cmp	x0, #0x0
  403a84:	b.eq	403ae4 <ferror@plt+0x21c4>  // b.none
  403a88:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403a8c:	add	x0, x0, #0x238
  403a90:	mov	w1, #0x1                   	// #1
  403a94:	str	w1, [x0]
  403a98:	add	x0, sp, #0x1c
  403a9c:	ldr	x1, [sp, #16]
  403aa0:	bl	403944 <ferror@plt+0x2024>
  403aa4:	str	w0, [sp, #168]
  403aa8:	ldr	w0, [sp, #168]
  403aac:	cmp	w0, #0x0
  403ab0:	b.lt	403ac4 <ferror@plt+0x21a4>  // b.tstop
  403ab4:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403ab8:	add	x0, x0, #0x1e8
  403abc:	ldr	w1, [sp, #168]
  403ac0:	str	w1, [x0]
  403ac4:	add	x0, sp, #0x20
  403ac8:	bl	4015d0 <strlen@plt>
  403acc:	mov	x1, x0
  403ad0:	add	x0, sp, #0x20
  403ad4:	add	x0, x0, x1
  403ad8:	mov	w1, #0x65                  	// #101
  403adc:	strh	w1, [x0]
  403ae0:	b	403b14 <ferror@plt+0x21f4>
  403ae4:	add	x0, sp, #0x20
  403ae8:	bl	4015d0 <strlen@plt>
  403aec:	mov	x1, x0
  403af0:	add	x0, sp, #0x20
  403af4:	add	x2, x0, x1
  403af8:	adrp	x0, 405000 <ferror@plt+0x36e0>
  403afc:	add	x1, x0, #0x1e8
  403b00:	mov	x0, x2
  403b04:	ldr	w2, [x1]
  403b08:	str	w2, [x0]
  403b0c:	ldur	w1, [x1, #3]
  403b10:	stur	w1, [x0, #3]
  403b14:	add	x0, sp, #0x20
  403b18:	bl	4015d0 <strlen@plt>
  403b1c:	mov	x1, x0
  403b20:	add	x0, sp, #0x20
  403b24:	add	x2, x0, x1
  403b28:	adrp	x0, 405000 <ferror@plt+0x36e0>
  403b2c:	add	x1, x0, #0x1f0
  403b30:	mov	x0, x2
  403b34:	ldp	x2, x3, [x1]
  403b38:	stp	x2, x3, [x0]
  403b3c:	ldr	x2, [x1, #16]
  403b40:	str	x2, [x0, #16]
  403b44:	ldur	w1, [x1, #23]
  403b48:	stur	w1, [x0, #23]
  403b4c:	b	404174 <ferror@plt+0x2854>
  403b50:	ldr	w0, [sp, #164]
  403b54:	sub	w0, w0, #0x3f
  403b58:	cmp	w0, #0xc3
  403b5c:	b.hi	404174 <ferror@plt+0x2854>  // b.pmore
  403b60:	adrp	x1, 405000 <ferror@plt+0x36e0>
  403b64:	add	x1, x1, #0x348
  403b68:	ldr	w0, [x1, w0, uxtw #2]
  403b6c:	adr	x1, 403b78 <ferror@plt+0x2258>
  403b70:	add	x0, x1, w0, sxtw #2
  403b74:	br	x0
  403b78:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403b7c:	add	x0, x0, #0x210
  403b80:	ldr	x0, [x0]
  403b84:	bl	4015a0 <signal_name_to_number@plt>
  403b88:	mov	w1, w0
  403b8c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403b90:	add	x0, x0, #0x1e8
  403b94:	str	w1, [x0]
  403b98:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403b9c:	add	x0, x0, #0x1e8
  403ba0:	ldr	w0, [x0]
  403ba4:	cmn	w0, #0x1
  403ba8:	b.ne	404174 <ferror@plt+0x2854>  // b.any
  403bac:	bl	4017b0 <__ctype_b_loc@plt>
  403bb0:	ldr	x1, [x0]
  403bb4:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403bb8:	add	x0, x0, #0x210
  403bbc:	ldr	x0, [x0]
  403bc0:	ldrb	w0, [x0]
  403bc4:	and	x0, x0, #0xff
  403bc8:	lsl	x0, x0, #1
  403bcc:	add	x0, x1, x0
  403bd0:	ldrh	w0, [x0]
  403bd4:	and	w0, w0, #0x800
  403bd8:	cmp	w0, #0x0
  403bdc:	b.eq	404174 <ferror@plt+0x2854>  // b.none
  403be0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403be4:	add	x0, x0, #0x210
  403be8:	ldr	x0, [x0]
  403bec:	bl	4016a0 <atoi@plt>
  403bf0:	mov	w1, w0
  403bf4:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403bf8:	add	x0, x0, #0x1e8
  403bfc:	str	w1, [x0]
  403c00:	b	404174 <ferror@plt+0x2854>
  403c04:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403c08:	add	x0, x0, #0x264
  403c0c:	mov	w1, #0x1                   	// #1
  403c10:	str	w1, [x0]
  403c14:	b	404174 <ferror@plt+0x2854>
  403c18:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403c1c:	add	x0, x0, #0x210
  403c20:	ldr	x0, [x0]
  403c24:	bl	401bd8 <ferror@plt+0x2b8>
  403c28:	mov	x1, x0
  403c2c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403c30:	add	x0, x0, #0x2c0
  403c34:	str	x1, [x0]
  403c38:	ldr	w0, [sp, #172]
  403c3c:	add	w0, w0, #0x1
  403c40:	str	w0, [sp, #172]
  403c44:	b	404174 <ferror@plt+0x2854>
  403c48:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403c4c:	add	x0, x0, #0x210
  403c50:	ldr	x2, [x0]
  403c54:	adrp	x0, 402000 <ferror@plt+0x6e0>
  403c58:	add	x1, x0, #0x52c
  403c5c:	mov	x0, x2
  403c60:	bl	401f70 <ferror@plt+0x650>
  403c64:	mov	x1, x0
  403c68:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403c6c:	add	x0, x0, #0x278
  403c70:	str	x1, [x0]
  403c74:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403c78:	add	x0, x0, #0x278
  403c7c:	ldr	x0, [x0]
  403c80:	cmp	x0, #0x0
  403c84:	b.ne	403c90 <ferror@plt+0x2370>  // b.any
  403c88:	mov	w0, #0x3f                  	// #63
  403c8c:	bl	401c48 <ferror@plt+0x328>
  403c90:	ldr	w0, [sp, #172]
  403c94:	add	w0, w0, #0x1
  403c98:	str	w0, [sp, #172]
  403c9c:	b	404174 <ferror@plt+0x2854>
  403ca0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403ca4:	add	x0, x0, #0x25c
  403ca8:	ldr	w0, [x0]
  403cac:	add	w1, w0, #0x1
  403cb0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403cb4:	add	x0, x0, #0x25c
  403cb8:	str	w1, [x0]
  403cbc:	b	404174 <ferror@plt+0x2854>
  403cc0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403cc4:	add	x0, x0, #0x210
  403cc8:	ldr	x2, [x0]
  403ccc:	adrp	x0, 402000 <ferror@plt+0x6e0>
  403cd0:	add	x1, x0, #0x6e8
  403cd4:	mov	x0, x2
  403cd8:	bl	401f70 <ferror@plt+0x650>
  403cdc:	mov	x1, x0
  403ce0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403ce4:	add	x0, x0, #0x288
  403ce8:	str	x1, [x0]
  403cec:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403cf0:	add	x0, x0, #0x288
  403cf4:	ldr	x0, [x0]
  403cf8:	cmp	x0, #0x0
  403cfc:	b.ne	403d08 <ferror@plt+0x23e8>  // b.any
  403d00:	mov	w0, #0x3f                  	// #63
  403d04:	bl	401c48 <ferror@plt+0x328>
  403d08:	ldr	w0, [sp, #172]
  403d0c:	add	w0, w0, #0x1
  403d10:	str	w0, [sp, #172]
  403d14:	b	404174 <ferror@plt+0x2854>
  403d18:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403d1c:	add	x0, x0, #0x210
  403d20:	ldr	x2, [x0]
  403d24:	adrp	x0, 402000 <ferror@plt+0x6e0>
  403d28:	add	x1, x0, #0x48c
  403d2c:	mov	x0, x2
  403d30:	bl	401f70 <ferror@plt+0x650>
  403d34:	mov	x1, x0
  403d38:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403d3c:	add	x0, x0, #0x2a8
  403d40:	str	x1, [x0]
  403d44:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403d48:	add	x0, x0, #0x2a8
  403d4c:	ldr	x0, [x0]
  403d50:	cmp	x0, #0x0
  403d54:	b.ne	403d60 <ferror@plt+0x2440>  // b.any
  403d58:	mov	w0, #0x3f                  	// #63
  403d5c:	bl	401c48 <ferror@plt+0x328>
  403d60:	ldr	w0, [sp, #172]
  403d64:	add	w0, w0, #0x1
  403d68:	str	w0, [sp, #172]
  403d6c:	b	404174 <ferror@plt+0x2854>
  403d70:	adrp	x0, 405000 <ferror@plt+0x36e0>
  403d74:	add	x0, x0, #0x210
  403d78:	bl	4018e0 <gettext@plt>
  403d7c:	mov	x3, x0
  403d80:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403d84:	add	x0, x0, #0x228
  403d88:	ldr	x1, [x0]
  403d8c:	adrp	x0, 405000 <ferror@plt+0x36e0>
  403d90:	add	x2, x0, #0x220
  403d94:	mov	x0, x3
  403d98:	bl	4018a0 <printf@plt>
  403d9c:	mov	w0, #0x0                   	// #0
  403da0:	bl	401600 <exit@plt>
  403da4:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403da8:	add	x0, x0, #0x258
  403dac:	mov	w1, #0x1                   	// #1
  403db0:	str	w1, [x0]
  403db4:	b	404174 <ferror@plt+0x2854>
  403db8:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403dbc:	add	x0, x0, #0x210
  403dc0:	ldr	x0, [x0]
  403dc4:	bl	401bd8 <ferror@plt+0x2b8>
  403dc8:	mov	x1, x0
  403dcc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403dd0:	add	x0, x0, #0x1f0
  403dd4:	str	x1, [x0]
  403dd8:	b	404174 <ferror@plt+0x2854>
  403ddc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403de0:	add	x0, x0, #0x23c
  403de4:	mov	w1, #0x1                   	// #1
  403de8:	str	w1, [x0]
  403dec:	b	404174 <ferror@plt+0x2854>
  403df0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403df4:	add	x0, x0, #0x210
  403df8:	ldr	x2, [x0]
  403dfc:	adrp	x0, 402000 <ferror@plt+0x6e0>
  403e00:	add	x1, x0, #0x5cc
  403e04:	mov	x0, x2
  403e08:	bl	401f70 <ferror@plt+0x650>
  403e0c:	mov	x1, x0
  403e10:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403e14:	add	x0, x0, #0x270
  403e18:	str	x1, [x0]
  403e1c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403e20:	add	x0, x0, #0x270
  403e24:	ldr	x0, [x0]
  403e28:	cmp	x0, #0x0
  403e2c:	b.ne	403e38 <ferror@plt+0x2518>  // b.any
  403e30:	mov	w0, #0x3f                  	// #63
  403e34:	bl	401c48 <ferror@plt+0x328>
  403e38:	ldr	w0, [sp, #172]
  403e3c:	add	w0, w0, #0x1
  403e40:	str	w0, [sp, #172]
  403e44:	b	404174 <ferror@plt+0x2854>
  403e48:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403e4c:	add	x0, x0, #0x260
  403e50:	ldr	w0, [x0]
  403e54:	cmp	w0, #0x0
  403e58:	b.eq	403e64 <ferror@plt+0x2544>  // b.none
  403e5c:	ldr	w0, [sp, #164]
  403e60:	bl	401c48 <ferror@plt+0x328>
  403e64:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403e68:	add	x0, x0, #0x260
  403e6c:	mov	w1, #0x2                   	// #2
  403e70:	str	w1, [x0]
  403e74:	b	404174 <ferror@plt+0x2854>
  403e78:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403e7c:	add	x0, x0, #0x240
  403e80:	mov	w1, #0x1                   	// #1
  403e84:	str	w1, [x0]
  403e88:	b	404174 <ferror@plt+0x2854>
  403e8c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403e90:	add	x0, x0, #0x244
  403e94:	mov	w1, #0x1                   	// #1
  403e98:	str	w1, [x0]
  403e9c:	b	404174 <ferror@plt+0x2854>
  403ea0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403ea4:	add	x0, x0, #0x248
  403ea8:	ldr	w1, [x0]
  403eac:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403eb0:	add	x0, x0, #0x250
  403eb4:	ldr	w0, [x0]
  403eb8:	orr	w1, w1, w0
  403ebc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403ec0:	add	x0, x0, #0x24c
  403ec4:	ldr	w0, [x0]
  403ec8:	orr	w0, w1, w0
  403ecc:	cmp	w0, #0x0
  403ed0:	b.eq	403edc <ferror@plt+0x25bc>  // b.none
  403ed4:	mov	w0, #0x3f                  	// #63
  403ed8:	bl	401c48 <ferror@plt+0x328>
  403edc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403ee0:	add	x0, x0, #0x24c
  403ee4:	mov	w1, #0x1                   	// #1
  403ee8:	str	w1, [x0]
  403eec:	ldr	w0, [sp, #172]
  403ef0:	add	w0, w0, #0x1
  403ef4:	str	w0, [sp, #172]
  403ef8:	b	404174 <ferror@plt+0x2854>
  403efc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403f00:	add	x0, x0, #0x248
  403f04:	ldr	w1, [x0]
  403f08:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403f0c:	add	x0, x0, #0x250
  403f10:	ldr	w0, [x0]
  403f14:	orr	w1, w1, w0
  403f18:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403f1c:	add	x0, x0, #0x24c
  403f20:	ldr	w0, [x0]
  403f24:	orr	w0, w1, w0
  403f28:	cmp	w0, #0x0
  403f2c:	b.eq	403f38 <ferror@plt+0x2618>  // b.none
  403f30:	mov	w0, #0x3f                  	// #63
  403f34:	bl	401c48 <ferror@plt+0x328>
  403f38:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403f3c:	add	x0, x0, #0x248
  403f40:	mov	w1, #0x1                   	// #1
  403f44:	str	w1, [x0]
  403f48:	ldr	w0, [sp, #172]
  403f4c:	add	w0, w0, #0x1
  403f50:	str	w0, [sp, #172]
  403f54:	b	404174 <ferror@plt+0x2854>
  403f58:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403f5c:	add	x0, x0, #0x210
  403f60:	ldr	x2, [x0]
  403f64:	adrp	x0, 402000 <ferror@plt+0x6e0>
  403f68:	add	x1, x0, #0x658
  403f6c:	mov	x0, x2
  403f70:	bl	401f70 <ferror@plt+0x650>
  403f74:	mov	x1, x0
  403f78:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403f7c:	add	x0, x0, #0x290
  403f80:	str	x1, [x0]
  403f84:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403f88:	add	x0, x0, #0x290
  403f8c:	ldr	x0, [x0]
  403f90:	cmp	x0, #0x0
  403f94:	b.ne	403fa0 <ferror@plt+0x2680>  // b.any
  403f98:	mov	w0, #0x3f                  	// #63
  403f9c:	bl	401c48 <ferror@plt+0x328>
  403fa0:	ldr	w0, [sp, #172]
  403fa4:	add	w0, w0, #0x1
  403fa8:	str	w0, [sp, #172]
  403fac:	b	404174 <ferror@plt+0x2854>
  403fb0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403fb4:	add	x0, x0, #0x210
  403fb8:	ldr	x2, [x0]
  403fbc:	adrp	x0, 402000 <ferror@plt+0x6e0>
  403fc0:	add	x1, x0, #0x754
  403fc4:	mov	x0, x2
  403fc8:	bl	401f70 <ferror@plt+0x650>
  403fcc:	mov	x1, x0
  403fd0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403fd4:	add	x0, x0, #0x298
  403fd8:	str	x1, [x0]
  403fdc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  403fe0:	add	x0, x0, #0x298
  403fe4:	ldr	x0, [x0]
  403fe8:	cmp	x0, #0x0
  403fec:	b.ne	403ff8 <ferror@plt+0x26d8>  // b.any
  403ff0:	mov	w0, #0x3f                  	// #63
  403ff4:	bl	401c48 <ferror@plt+0x328>
  403ff8:	ldr	w0, [sp, #172]
  403ffc:	add	w0, w0, #0x1
  404000:	str	w0, [sp, #172]
  404004:	b	404174 <ferror@plt+0x2854>
  404008:	adrp	x0, 417000 <ferror@plt+0x156e0>
  40400c:	add	x0, x0, #0x210
  404010:	ldr	x2, [x0]
  404014:	adrp	x0, 402000 <ferror@plt+0x6e0>
  404018:	add	x1, x0, #0x48c
  40401c:	mov	x0, x2
  404020:	bl	401f70 <ferror@plt+0x650>
  404024:	mov	x1, x0
  404028:	adrp	x0, 417000 <ferror@plt+0x156e0>
  40402c:	add	x0, x0, #0x2a0
  404030:	str	x1, [x0]
  404034:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404038:	add	x0, x0, #0x2a0
  40403c:	ldr	x0, [x0]
  404040:	cmp	x0, #0x0
  404044:	b.ne	404050 <ferror@plt+0x2730>  // b.any
  404048:	mov	w0, #0x3f                  	// #63
  40404c:	bl	401c48 <ferror@plt+0x328>
  404050:	ldr	w0, [sp, #172]
  404054:	add	w0, w0, #0x1
  404058:	str	w0, [sp, #172]
  40405c:	b	404174 <ferror@plt+0x2854>
  404060:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404064:	add	x0, x0, #0x248
  404068:	ldr	w1, [x0]
  40406c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404070:	add	x0, x0, #0x250
  404074:	ldr	w0, [x0]
  404078:	orr	w1, w1, w0
  40407c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404080:	add	x0, x0, #0x24c
  404084:	ldr	w0, [x0]
  404088:	orr	w0, w1, w0
  40408c:	cmp	w0, #0x0
  404090:	b.eq	40409c <ferror@plt+0x277c>  // b.none
  404094:	mov	w0, #0x3f                  	// #63
  404098:	bl	401c48 <ferror@plt+0x328>
  40409c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4040a0:	add	x0, x0, #0x250
  4040a4:	mov	w1, #0x1                   	// #1
  4040a8:	str	w1, [x0]
  4040ac:	b	404174 <ferror@plt+0x2854>
  4040b0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4040b4:	add	x0, x0, #0x268
  4040b8:	mov	w1, #0x1                   	// #1
  4040bc:	str	w1, [x0]
  4040c0:	b	404174 <ferror@plt+0x2854>
  4040c4:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4040c8:	add	x0, x0, #0x254
  4040cc:	mov	w1, #0x1                   	// #1
  4040d0:	str	w1, [x0]
  4040d4:	b	404174 <ferror@plt+0x2854>
  4040d8:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4040dc:	add	x0, x0, #0x210
  4040e0:	ldr	x0, [x0]
  4040e4:	bl	4016a0 <atoi@plt>
  4040e8:	mov	w1, w0
  4040ec:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4040f0:	add	x0, x0, #0x26c
  4040f4:	str	w1, [x0]
  4040f8:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4040fc:	add	x0, x0, #0x26c
  404100:	ldr	w0, [x0]
  404104:	cmp	w0, #0x0
  404108:	b.ne	404114 <ferror@plt+0x27f4>  // b.any
  40410c:	mov	w0, #0x3f                  	// #63
  404110:	bl	401c48 <ferror@plt+0x328>
  404114:	ldr	w0, [sp, #172]
  404118:	add	w0, w0, #0x1
  40411c:	str	w0, [sp, #172]
  404120:	b	404174 <ferror@plt+0x2854>
  404124:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404128:	add	x0, x0, #0x210
  40412c:	ldr	x2, [x0]
  404130:	adrp	x0, 402000 <ferror@plt+0x6e0>
  404134:	add	x1, x0, #0x784
  404138:	mov	x0, x2
  40413c:	bl	401f70 <ferror@plt+0x650>
  404140:	mov	x1, x0
  404144:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404148:	add	x0, x0, #0x2b0
  40414c:	str	x1, [x0]
  404150:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404154:	add	x0, x0, #0x2b0
  404158:	ldr	x0, [x0]
  40415c:	cmp	x0, #0x0
  404160:	b.ne	404174 <ferror@plt+0x2854>  // b.any
  404164:	mov	w0, #0x3f                  	// #63
  404168:	bl	401c48 <ferror@plt+0x328>
  40416c:	ldr	w0, [sp, #164]
  404170:	bl	401c48 <ferror@plt+0x328>
  404174:	ldr	w5, [sp, #28]
  404178:	add	x1, sp, #0x20
  40417c:	mov	x4, #0x0                   	// #0
  404180:	adrp	x0, 405000 <ferror@plt+0x36e0>
  404184:	add	x3, x0, #0x7c0
  404188:	mov	x2, x1
  40418c:	ldr	x1, [sp, #16]
  404190:	mov	w0, w5
  404194:	bl	401790 <getopt_long@plt>
  404198:	str	w0, [sp, #164]
  40419c:	ldr	w0, [sp, #164]
  4041a0:	cmn	w0, #0x1
  4041a4:	b.ne	403b50 <ferror@plt+0x2230>  // b.any
  4041a8:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4041ac:	add	x0, x0, #0x25c
  4041b0:	ldr	w0, [x0]
  4041b4:	cmp	w0, #0x0
  4041b8:	b.eq	404214 <ferror@plt+0x28f4>  // b.none
  4041bc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4041c0:	add	x0, x0, #0x2c0
  4041c4:	ldr	x0, [x0]
  4041c8:	cmp	x0, #0x0
  4041cc:	b.ne	404214 <ferror@plt+0x28f4>  // b.any
  4041d0:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4041d4:	add	x0, x0, #0x238
  4041d8:	bl	4018e0 <gettext@plt>
  4041dc:	mov	x2, x0
  4041e0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4041e4:	add	x0, x0, #0x228
  4041e8:	ldr	x1, [x0]
  4041ec:	mov	w0, #0x2                   	// #2
  4041f0:	str	w0, [sp, #160]
  4041f4:	str	wzr, [sp, #156]
  4041f8:	str	x2, [sp, #144]
  4041fc:	mov	x3, x1
  404200:	ldr	x2, [sp, #144]
  404204:	ldr	w1, [sp, #156]
  404208:	ldr	w0, [sp, #160]
  40420c:	bl	401620 <error@plt>
  404210:	nop
  404214:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404218:	add	x0, x0, #0x2c0
  40421c:	ldr	x0, [x0]
  404220:	cmp	x0, #0x0
  404224:	b.eq	404294 <ferror@plt+0x2974>  // b.none
  404228:	bl	4022e8 <ferror@plt+0x9c8>
  40422c:	mov	x1, x0
  404230:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404234:	add	x0, x0, #0x280
  404238:	str	x1, [x0]
  40423c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404240:	add	x0, x0, #0x280
  404244:	ldr	x0, [x0]
  404248:	cmp	x0, #0x0
  40424c:	b.ne	404294 <ferror@plt+0x2974>  // b.any
  404250:	adrp	x0, 405000 <ferror@plt+0x36e0>
  404254:	add	x0, x0, #0x280
  404258:	bl	4018e0 <gettext@plt>
  40425c:	mov	x2, x0
  404260:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404264:	add	x0, x0, #0x228
  404268:	ldr	x1, [x0]
  40426c:	mov	w0, #0x1                   	// #1
  404270:	str	w0, [sp, #140]
  404274:	str	wzr, [sp, #136]
  404278:	str	x2, [sp, #128]
  40427c:	mov	x3, x1
  404280:	ldr	x2, [sp, #128]
  404284:	ldr	w1, [sp, #136]
  404288:	ldr	w0, [sp, #140]
  40428c:	bl	401620 <error@plt>
  404290:	nop
  404294:	ldr	w1, [sp, #28]
  404298:	adrp	x0, 417000 <ferror@plt+0x156e0>
  40429c:	add	x0, x0, #0x218
  4042a0:	ldr	w0, [x0]
  4042a4:	sub	w0, w1, w0
  4042a8:	cmp	w0, #0x1
  4042ac:	b.ne	4042e0 <ferror@plt+0x29c0>  // b.any
  4042b0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4042b4:	add	x0, x0, #0x218
  4042b8:	ldr	w0, [x0]
  4042bc:	sxtw	x0, w0
  4042c0:	lsl	x0, x0, #3
  4042c4:	ldr	x1, [sp, #16]
  4042c8:	add	x0, x1, x0
  4042cc:	ldr	x1, [x0]
  4042d0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4042d4:	add	x0, x0, #0x2b8
  4042d8:	str	x1, [x0]
  4042dc:	b	404390 <ferror@plt+0x2a70>
  4042e0:	ldr	w1, [sp, #28]
  4042e4:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4042e8:	add	x0, x0, #0x218
  4042ec:	ldr	w0, [x0]
  4042f0:	sub	w0, w1, w0
  4042f4:	cmp	w0, #0x1
  4042f8:	b.le	404340 <ferror@plt+0x2a20>
  4042fc:	adrp	x0, 405000 <ferror@plt+0x36e0>
  404300:	add	x0, x0, #0x2b8
  404304:	bl	4018e0 <gettext@plt>
  404308:	mov	x2, x0
  40430c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404310:	add	x0, x0, #0x228
  404314:	ldr	x1, [x0]
  404318:	mov	w0, #0x2                   	// #2
  40431c:	str	w0, [sp, #124]
  404320:	str	wzr, [sp, #120]
  404324:	str	x2, [sp, #112]
  404328:	mov	x3, x1
  40432c:	ldr	x2, [sp, #112]
  404330:	ldr	w1, [sp, #120]
  404334:	ldr	w0, [sp, #124]
  404338:	bl	401620 <error@plt>
  40433c:	b	404390 <ferror@plt+0x2a70>
  404340:	ldr	w0, [sp, #172]
  404344:	cmp	w0, #0x0
  404348:	b.ne	404390 <ferror@plt+0x2a70>  // b.any
  40434c:	adrp	x0, 405000 <ferror@plt+0x36e0>
  404350:	add	x0, x0, #0x300
  404354:	bl	4018e0 <gettext@plt>
  404358:	mov	x2, x0
  40435c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404360:	add	x0, x0, #0x228
  404364:	ldr	x1, [x0]
  404368:	mov	w0, #0x2                   	// #2
  40436c:	str	w0, [sp, #108]
  404370:	str	wzr, [sp, #104]
  404374:	str	x2, [sp, #96]
  404378:	mov	x3, x1
  40437c:	ldr	x2, [sp, #96]
  404380:	ldr	w1, [sp, #104]
  404384:	ldr	w0, [sp, #108]
  404388:	bl	401620 <error@plt>
  40438c:	nop
  404390:	nop
  404394:	ldp	x29, x30, [sp], #176
  404398:	ret
  40439c:	stp	x29, x30, [sp, #-96]!
  4043a0:	mov	x29, sp
  4043a4:	str	x19, [sp, #16]
  4043a8:	str	w0, [sp, #44]
  4043ac:	str	x1, [sp, #32]
  4043b0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4043b4:	add	x0, x0, #0x228
  4043b8:	ldr	x1, [x0]
  4043bc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4043c0:	add	x0, x0, #0x200
  4043c4:	str	x1, [x0]
  4043c8:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4043cc:	add	x1, x0, #0x1c0
  4043d0:	mov	w0, #0x6                   	// #6
  4043d4:	bl	401910 <setlocale@plt>
  4043d8:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4043dc:	add	x1, x0, #0x658
  4043e0:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4043e4:	add	x0, x0, #0x670
  4043e8:	bl	4016e0 <bindtextdomain@plt>
  4043ec:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4043f0:	add	x0, x0, #0x670
  4043f4:	bl	401780 <textdomain@plt>
  4043f8:	adrp	x0, 404000 <ferror@plt+0x26e0>
  4043fc:	add	x0, x0, #0x710
  404400:	bl	404908 <ferror@plt+0x2fe8>
  404404:	ldr	x1, [sp, #32]
  404408:	ldr	w0, [sp, #44]
  40440c:	bl	403a40 <ferror@plt+0x2120>
  404410:	add	x0, sp, #0x3c
  404414:	bl	402e18 <ferror@plt+0x14f8>
  404418:	str	x0, [sp, #80]
  40441c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404420:	add	x0, x0, #0x238
  404424:	ldr	w0, [x0]
  404428:	cmp	w0, #0x0
  40442c:	b.eq	4045ac <ferror@plt+0x2c8c>  // b.none
  404430:	str	wzr, [sp, #88]
  404434:	str	wzr, [sp, #92]
  404438:	b	404550 <ferror@plt+0x2c30>
  40443c:	ldrsw	x0, [sp, #92]
  404440:	lsl	x0, x0, #4
  404444:	ldr	x1, [sp, #80]
  404448:	add	x0, x1, x0
  40444c:	ldr	x0, [x0]
  404450:	mov	w2, w0
  404454:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404458:	add	x0, x0, #0x1e8
  40445c:	ldr	w0, [x0]
  404460:	mov	w1, w0
  404464:	mov	w0, w2
  404468:	bl	401660 <kill@plt>
  40446c:	cmn	w0, #0x1
  404470:	b.eq	4044e0 <ferror@plt+0x2bc0>  // b.none
  404474:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404478:	add	x0, x0, #0x264
  40447c:	ldr	w0, [x0]
  404480:	cmp	w0, #0x0
  404484:	b.eq	4044d0 <ferror@plt+0x2bb0>  // b.none
  404488:	adrp	x0, 405000 <ferror@plt+0x36e0>
  40448c:	add	x0, x0, #0x680
  404490:	bl	4018e0 <gettext@plt>
  404494:	mov	x4, x0
  404498:	ldrsw	x0, [sp, #92]
  40449c:	lsl	x0, x0, #4
  4044a0:	ldr	x1, [sp, #80]
  4044a4:	add	x0, x1, x0
  4044a8:	ldr	x3, [x0, #8]
  4044ac:	ldrsw	x0, [sp, #92]
  4044b0:	lsl	x0, x0, #4
  4044b4:	ldr	x1, [sp, #80]
  4044b8:	add	x0, x1, x0
  4044bc:	ldr	x0, [x0]
  4044c0:	mov	x2, x0
  4044c4:	mov	x1, x3
  4044c8:	mov	x0, x4
  4044cc:	bl	4018a0 <printf@plt>
  4044d0:	ldr	w0, [sp, #88]
  4044d4:	add	w0, w0, #0x1
  4044d8:	str	w0, [sp, #88]
  4044dc:	b	404544 <ferror@plt+0x2c24>
  4044e0:	bl	4018b0 <__errno_location@plt>
  4044e4:	ldr	w0, [x0]
  4044e8:	cmp	w0, #0x3
  4044ec:	b.eq	404540 <ferror@plt+0x2c20>  // b.none
  4044f0:	bl	4018b0 <__errno_location@plt>
  4044f4:	ldr	w19, [x0]
  4044f8:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4044fc:	add	x0, x0, #0x698
  404500:	bl	4018e0 <gettext@plt>
  404504:	mov	x2, x0
  404508:	ldrsw	x0, [sp, #92]
  40450c:	lsl	x0, x0, #4
  404510:	ldr	x1, [sp, #80]
  404514:	add	x0, x1, x0
  404518:	ldr	x0, [x0]
  40451c:	str	wzr, [sp, #76]
  404520:	str	w19, [sp, #72]
  404524:	str	x2, [sp, #64]
  404528:	mov	x3, x0
  40452c:	ldr	x2, [sp, #64]
  404530:	ldr	w1, [sp, #72]
  404534:	ldr	w0, [sp, #76]
  404538:	bl	401620 <error@plt>
  40453c:	b	404544 <ferror@plt+0x2c24>
  404540:	nop
  404544:	ldr	w0, [sp, #92]
  404548:	add	w0, w0, #0x1
  40454c:	str	w0, [sp, #92]
  404550:	ldr	w0, [sp, #60]
  404554:	ldr	w1, [sp, #92]
  404558:	cmp	w1, w0
  40455c:	b.lt	40443c <ferror@plt+0x2b1c>  // b.tstop
  404560:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404564:	add	x0, x0, #0x258
  404568:	ldr	w0, [x0]
  40456c:	cmp	w0, #0x0
  404570:	b.eq	404598 <ferror@plt+0x2c78>  // b.none
  404574:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404578:	add	x0, x0, #0x220
  40457c:	ldr	x3, [x0]
  404580:	ldr	w0, [sp, #60]
  404584:	mov	w2, w0
  404588:	adrp	x0, 405000 <ferror@plt+0x36e0>
  40458c:	add	x1, x0, #0x6b0
  404590:	mov	x0, x3
  404594:	bl	4018f0 <fprintf@plt>
  404598:	ldr	w0, [sp, #88]
  40459c:	cmp	w0, #0x0
  4045a0:	cset	w0, eq  // eq = none
  4045a4:	and	w0, w0, #0xff
  4045a8:	b	404644 <ferror@plt+0x2d24>
  4045ac:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4045b0:	add	x0, x0, #0x258
  4045b4:	ldr	w0, [x0]
  4045b8:	cmp	w0, #0x0
  4045bc:	b.eq	4045e8 <ferror@plt+0x2cc8>  // b.none
  4045c0:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4045c4:	add	x0, x0, #0x220
  4045c8:	ldr	x3, [x0]
  4045cc:	ldr	w0, [sp, #60]
  4045d0:	mov	w2, w0
  4045d4:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4045d8:	add	x1, x0, #0x6b0
  4045dc:	mov	x0, x3
  4045e0:	bl	4018f0 <fprintf@plt>
  4045e4:	b	404634 <ferror@plt+0x2d14>
  4045e8:	adrp	x0, 417000 <ferror@plt+0x156e0>
  4045ec:	add	x0, x0, #0x240
  4045f0:	ldr	w0, [x0]
  4045f4:	cmp	w0, #0x0
  4045f8:	b.ne	404610 <ferror@plt+0x2cf0>  // b.any
  4045fc:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404600:	add	x0, x0, #0x244
  404604:	ldr	w0, [x0]
  404608:	cmp	w0, #0x0
  40460c:	b.eq	404624 <ferror@plt+0x2d04>  // b.none
  404610:	ldr	w0, [sp, #60]
  404614:	mov	w1, w0
  404618:	ldr	x0, [sp, #80]
  40461c:	bl	402a30 <ferror@plt+0x1110>
  404620:	b	404634 <ferror@plt+0x2d14>
  404624:	ldr	w0, [sp, #60]
  404628:	mov	w1, w0
  40462c:	ldr	x0, [sp, #80]
  404630:	bl	402994 <ferror@plt+0x1074>
  404634:	ldr	w0, [sp, #60]
  404638:	cmp	w0, #0x0
  40463c:	cset	w0, eq  // eq = none
  404640:	and	w0, w0, #0xff
  404644:	ldr	x19, [sp, #16]
  404648:	ldp	x29, x30, [sp], #96
  40464c:	ret
  404650:	stp	x29, x30, [sp, #-48]!
  404654:	mov	x29, sp
  404658:	str	x0, [sp, #24]
  40465c:	ldr	x0, [sp, #24]
  404660:	bl	401670 <__fpending@plt>
  404664:	cmp	x0, #0x0
  404668:	cset	w0, ne  // ne = any
  40466c:	and	w0, w0, #0xff
  404670:	str	w0, [sp, #44]
  404674:	ldr	x0, [sp, #24]
  404678:	bl	401920 <ferror@plt>
  40467c:	cmp	w0, #0x0
  404680:	cset	w0, ne  // ne = any
  404684:	and	w0, w0, #0xff
  404688:	str	w0, [sp, #40]
  40468c:	ldr	x0, [sp, #24]
  404690:	bl	401690 <fclose@plt>
  404694:	cmp	w0, #0x0
  404698:	cset	w0, ne  // ne = any
  40469c:	and	w0, w0, #0xff
  4046a0:	str	w0, [sp, #36]
  4046a4:	ldr	w0, [sp, #40]
  4046a8:	cmp	w0, #0x0
  4046ac:	b.ne	4046d8 <ferror@plt+0x2db8>  // b.any
  4046b0:	ldr	w0, [sp, #36]
  4046b4:	cmp	w0, #0x0
  4046b8:	b.eq	404704 <ferror@plt+0x2de4>  // b.none
  4046bc:	ldr	w0, [sp, #44]
  4046c0:	cmp	w0, #0x0
  4046c4:	b.ne	4046d8 <ferror@plt+0x2db8>  // b.any
  4046c8:	bl	4018b0 <__errno_location@plt>
  4046cc:	ldr	w0, [x0]
  4046d0:	cmp	w0, #0x9
  4046d4:	b.eq	404704 <ferror@plt+0x2de4>  // b.none
  4046d8:	ldr	w0, [sp, #36]
  4046dc:	cmp	w0, #0x0
  4046e0:	b.ne	4046fc <ferror@plt+0x2ddc>  // b.any
  4046e4:	bl	4018b0 <__errno_location@plt>
  4046e8:	ldr	w0, [x0]
  4046ec:	cmp	w0, #0x20
  4046f0:	b.eq	4046fc <ferror@plt+0x2ddc>  // b.none
  4046f4:	bl	4018b0 <__errno_location@plt>
  4046f8:	str	wzr, [x0]
  4046fc:	mov	w0, #0xffffffff            	// #-1
  404700:	b	404708 <ferror@plt+0x2de8>
  404704:	mov	w0, #0x0                   	// #0
  404708:	ldp	x29, x30, [sp], #48
  40470c:	ret
  404710:	stp	x29, x30, [sp, #-48]!
  404714:	mov	x29, sp
  404718:	adrp	x0, 417000 <ferror@plt+0x156e0>
  40471c:	add	x0, x0, #0x220
  404720:	ldr	x0, [x0]
  404724:	bl	404650 <ferror@plt+0x2d30>
  404728:	cmp	w0, #0x0
  40472c:	b.eq	40478c <ferror@plt+0x2e6c>  // b.none
  404730:	bl	4018b0 <__errno_location@plt>
  404734:	ldr	w0, [x0]
  404738:	cmp	w0, #0x20
  40473c:	b.eq	40478c <ferror@plt+0x2e6c>  // b.none
  404740:	adrp	x0, 405000 <ferror@plt+0x36e0>
  404744:	add	x0, x0, #0xb20
  404748:	bl	4018e0 <gettext@plt>
  40474c:	str	x0, [sp, #40]
  404750:	bl	4018b0 <__errno_location@plt>
  404754:	ldr	w0, [x0]
  404758:	str	wzr, [sp, #36]
  40475c:	str	w0, [sp, #32]
  404760:	adrp	x0, 405000 <ferror@plt+0x36e0>
  404764:	add	x0, x0, #0xb30
  404768:	str	x0, [sp, #24]
  40476c:	ldr	x3, [sp, #40]
  404770:	ldr	x2, [sp, #24]
  404774:	ldr	w1, [sp, #32]
  404778:	ldr	w0, [sp, #36]
  40477c:	bl	401620 <error@plt>
  404780:	nop
  404784:	mov	w0, #0x1                   	// #1
  404788:	bl	4015b0 <_exit@plt>
  40478c:	adrp	x0, 417000 <ferror@plt+0x156e0>
  404790:	add	x0, x0, #0x208
  404794:	ldr	x0, [x0]
  404798:	bl	404650 <ferror@plt+0x2d30>
  40479c:	cmp	w0, #0x0
  4047a0:	b.eq	4047ac <ferror@plt+0x2e8c>  // b.none
  4047a4:	mov	w0, #0x1                   	// #1
  4047a8:	bl	4015b0 <_exit@plt>
  4047ac:	nop
  4047b0:	ldp	x29, x30, [sp], #48
  4047b4:	ret
  4047b8:	stp	x29, x30, [sp, #-224]!
  4047bc:	mov	x29, sp
  4047c0:	str	w0, [sp, #28]
  4047c4:	str	x1, [sp, #16]
  4047c8:	str	wzr, [sp, #216]
  4047cc:	str	wzr, [sp, #220]
  4047d0:	b	404864 <ferror@plt+0x2f44>
  4047d4:	ldr	w0, [sp, #220]
  4047d8:	bl	4017c0 <get_ns_name@plt>
  4047dc:	add	x5, sp, #0x20
  4047e0:	mov	x4, x0
  4047e4:	ldr	w3, [sp, #28]
  4047e8:	adrp	x0, 405000 <ferror@plt+0x36e0>
  4047ec:	add	x2, x0, #0xb38
  4047f0:	mov	x1, #0x32                  	// #50
  4047f4:	mov	x0, x5
  4047f8:	bl	401680 <snprintf@plt>
  4047fc:	add	x1, sp, #0x58
  404800:	add	x0, sp, #0x20
  404804:	bl	404918 <ferror@plt+0x2ff8>
  404808:	cmp	w0, #0x0
  40480c:	b.eq	404840 <ferror@plt+0x2f20>  // b.none
  404810:	bl	4018b0 <__errno_location@plt>
  404814:	ldr	w0, [x0]
  404818:	cmp	w0, #0x2
  40481c:	b.eq	40482c <ferror@plt+0x2f0c>  // b.none
  404820:	bl	4018b0 <__errno_location@plt>
  404824:	ldr	w0, [x0]
  404828:	str	w0, [sp, #216]
  40482c:	ldr	x0, [sp, #16]
  404830:	ldrsw	x1, [sp, #220]
  404834:	add	x1, x1, #0x74
  404838:	str	xzr, [x0, x1, lsl #3]
  40483c:	b	404858 <ferror@plt+0x2f38>
  404840:	ldr	x0, [sp, #96]
  404844:	mov	x2, x0
  404848:	ldr	x0, [sp, #16]
  40484c:	ldrsw	x1, [sp, #220]
  404850:	add	x1, x1, #0x74
  404854:	str	x2, [x0, x1, lsl #3]
  404858:	ldr	w0, [sp, #220]
  40485c:	add	w0, w0, #0x1
  404860:	str	w0, [sp, #220]
  404864:	ldr	w0, [sp, #220]
  404868:	cmp	w0, #0x5
  40486c:	b.le	4047d4 <ferror@plt+0x2eb4>
  404870:	ldr	w0, [sp, #216]
  404874:	ldp	x29, x30, [sp], #224
  404878:	ret
  40487c:	nop
  404880:	stp	x29, x30, [sp, #-64]!
  404884:	mov	x29, sp
  404888:	stp	x19, x20, [sp, #16]
  40488c:	adrp	x20, 416000 <ferror@plt+0x146e0>
  404890:	add	x20, x20, #0xdd0
  404894:	stp	x21, x22, [sp, #32]
  404898:	adrp	x21, 416000 <ferror@plt+0x146e0>
  40489c:	add	x21, x21, #0xdc8
  4048a0:	sub	x20, x20, x21
  4048a4:	mov	w22, w0
  4048a8:	stp	x23, x24, [sp, #48]
  4048ac:	mov	x23, x1
  4048b0:	mov	x24, x2
  4048b4:	bl	401540 <dev_to_tty@plt-0x40>
  4048b8:	cmp	xzr, x20, asr #3
  4048bc:	b.eq	4048e8 <ferror@plt+0x2fc8>  // b.none
  4048c0:	asr	x20, x20, #3
  4048c4:	mov	x19, #0x0                   	// #0
  4048c8:	ldr	x3, [x21, x19, lsl #3]
  4048cc:	mov	x2, x24
  4048d0:	add	x19, x19, #0x1
  4048d4:	mov	x1, x23
  4048d8:	mov	w0, w22
  4048dc:	blr	x3
  4048e0:	cmp	x20, x19
  4048e4:	b.ne	4048c8 <ferror@plt+0x2fa8>  // b.any
  4048e8:	ldp	x19, x20, [sp, #16]
  4048ec:	ldp	x21, x22, [sp, #32]
  4048f0:	ldp	x23, x24, [sp, #48]
  4048f4:	ldp	x29, x30, [sp], #64
  4048f8:	ret
  4048fc:	nop
  404900:	ret
  404904:	nop
  404908:	adrp	x2, 417000 <ferror@plt+0x156e0>
  40490c:	mov	x1, #0x0                   	// #0
  404910:	ldr	x2, [x2, #480]
  404914:	b	401650 <__cxa_atexit@plt>
  404918:	mov	x2, x1
  40491c:	mov	x1, x0
  404920:	mov	w0, #0x0                   	// #0
  404924:	b	4018d0 <__xstat@plt>
  404928:	mov	x2, x1
  40492c:	mov	w1, w0
  404930:	mov	w0, #0x0                   	// #0
  404934:	b	401850 <__fxstat@plt>

Disassembly of section .fini:

0000000000404938 <.fini>:
  404938:	stp	x29, x30, [sp, #-16]!
  40493c:	mov	x29, sp
  404940:	ldp	x29, x30, [sp], #16
  404944:	ret
