c_shift_ram_6.vhd,vhdl,xil_defaultlib,../../../../chuan_new.srcs/sources_1/ip/c_shift_ram_6/sim/c_shift_ram_6.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
