

================================================================
== Vitis HLS Report for 'SABR_Pipeline_VITIS_LOOP_31_354'
================================================================
* Date:           Mon Jan 13 02:34:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SABR
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffva676-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1678|     1678|  13.424 us|  13.424 us|  1677|  1677|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pow_generic_double_s_fu_195  |pow_generic_double_s  |       19|       19|  0.152 us|  0.152 us|    1|    1|      yes|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_3  |     1676|     1676|        45|         34|          1|    49|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     386|    -|
|Register         |        -|     -|     878|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     878|     418|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_291_p2                     |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage1_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_285_p2                    |      icmp|   0|  0|  13|           6|           5|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  32|          15|          10|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  159|         35|    1|         35|
    |ap_done_int                        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_sig_allocacmp_j_46              |    9|          2|    6|         12|
    |ap_sig_allocacmp_x_assign_54_load  |    9|          2|   64|        128|
    |empty_fu_108                       |    9|          2|   64|        128|
    |gmem_54_blk_n_R                    |    9|          2|    1|          2|
    |grp_fu_225_p0                      |   20|          4|   64|        256|
    |grp_fu_225_p1                      |   14|          3|   64|        192|
    |grp_fu_229_p0                      |   54|         10|   64|        640|
    |grp_fu_229_p1                      |   49|          9|   64|        576|
    |j_fu_112                           |    9|          2|    6|         12|
    |x_assign_54_fu_104                 |    9|          2|   64|        128|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  386|         81|  466|       2117|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  34|   0|   34|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg     |   1|   0|    1|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |empty_fu_108                                  |  64|   0|   64|          0|
    |grp_pow_generic_double_s_fu_195_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln31_reg_419                             |   1|   0|    1|          0|
    |j_fu_112                                      |   6|   0|    6|          0|
    |mul39_s_reg_449                               |  64|   0|   64|          0|
    |p_load_reg_459                                |  64|   0|   64|          0|
    |reg_238                                       |  64|   0|   64|          0|
    |reg_245                                       |  64|   0|   64|          0|
    |reg_251                                       |  64|   0|   64|          0|
    |reg_257                                       |  64|   0|   64|          0|
    |stock_beta_reg_454                            |  64|   0|   64|          0|
    |tmp_s_reg_464                                 |  64|   0|   64|          0|
    |trunc_ln40_reg_429                            |  64|   0|   64|          0|
    |trunc_ln40_s_reg_434                          |  64|   0|   64|          0|
    |x_assign_54_fu_104                            |  64|   0|   64|          0|
    |x_assign_54_load_reg_423                      |  64|   0|   64|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 878|   0|  878|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_fu_14271_p_din0                        |  out|   64|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_fu_14271_p_din1                        |  out|   64|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_fu_14271_p_opcode                      |  out|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_fu_14271_p_dout0                       |   in|   64|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_fu_14271_p_ce                          |  out|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_fu_14277_p_din0                        |  out|   64|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_fu_14277_p_din1                        |  out|   64|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_fu_14277_p_dout0                       |   in|   64|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_fu_14277_p_ce                          |  out|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_fu_28629_p_din0                        |  out|   64|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_fu_28629_p_din1                        |  out|   64|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_fu_28629_p_dout0                       |   in|   64|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_fu_28629_p_ce                          |  out|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_pow_generic_double_s_fu_28633_p_din1   |  out|   64|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_pow_generic_double_s_fu_28633_p_din2   |  out|   64|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_pow_generic_double_s_fu_28633_p_dout0  |   in|   64|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_pow_generic_double_s_fu_28633_p_ce     |  out|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_pow_generic_double_s_fu_28633_p_start  |  out|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_pow_generic_double_s_fu_28633_p_ready  |   in|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_pow_generic_double_s_fu_28633_p_done   |   in|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|grp_pow_generic_double_s_fu_28633_p_idle   |   in|    1|  ap_ctrl_hs|  SABR_Pipeline_VITIS_LOOP_31_354|  return value|
|sigma_init                                 |   in|   64|     ap_none|                       sigma_init|        scalar|
|S0                                         |   in|   64|     ap_none|                               S0|        scalar|
|m_axi_gmem_54_0_AWVALID                    |  out|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_AWREADY                    |   in|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_AWADDR                     |  out|   64|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_AWID                       |  out|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_AWLEN                      |  out|   32|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_AWSIZE                     |  out|    3|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_AWBURST                    |  out|    2|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_AWLOCK                     |  out|    2|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_AWCACHE                    |  out|    4|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_AWPROT                     |  out|    3|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_AWQOS                      |  out|    4|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_AWREGION                   |  out|    4|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_AWUSER                     |  out|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_WVALID                     |  out|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_WREADY                     |   in|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_WDATA                      |  out|  128|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_WSTRB                      |  out|   16|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_WLAST                      |  out|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_WID                        |  out|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_WUSER                      |  out|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_ARVALID                    |  out|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_ARREADY                    |   in|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_ARADDR                     |  out|   64|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_ARID                       |  out|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_ARLEN                      |  out|   32|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_ARSIZE                     |  out|    3|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_ARBURST                    |  out|    2|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_ARLOCK                     |  out|    2|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_ARCACHE                    |  out|    4|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_ARPROT                     |  out|    3|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_ARQOS                      |  out|    4|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_ARREGION                   |  out|    4|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_ARUSER                     |  out|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_RVALID                     |   in|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_RREADY                     |  out|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_RDATA                      |   in|  128|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_RLAST                      |   in|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_RID                        |   in|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_RFIFONUM                   |   in|    9|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_RUSER                      |   in|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_RRESP                      |   in|    2|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_BVALID                     |   in|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_BREADY                     |  out|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_BRESP                      |   in|    2|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_BID                        |   in|    1|       m_axi|                          gmem_54|       pointer|
|m_axi_gmem_54_0_BUSER                      |   in|    1|       m_axi|                          gmem_54|       pointer|
|sext_ln31_54                               |   in|   60|     ap_none|                     sext_ln31_54|        scalar|
|sqrt_deltat                                |   in|   64|     ap_none|                      sqrt_deltat|        scalar|
|rho                                        |   in|   64|     ap_none|                              rho|        scalar|
|sqrt_one_minus_rho_sq                      |   in|   64|     ap_none|            sqrt_one_minus_rho_sq|        scalar|
|beta                                       |   in|   64|     ap_none|                             beta|        scalar|
|one_plus_r_deltat                          |   in|   64|     ap_none|                one_plus_r_deltat|        scalar|
|alpha                                      |   in|   64|     ap_none|                            alpha|        scalar|
|neg_half_alpha_sq_dt                       |   in|   64|     ap_none|             neg_half_alpha_sq_dt|        scalar|
|p_out                                      |  out|   64|      ap_vld|                            p_out|       pointer|
|p_out_ap_vld                               |  out|    1|      ap_vld|                            p_out|       pointer|
|x_assign_54_out                            |  out|   64|      ap_vld|                  x_assign_54_out|       pointer|
|x_assign_54_out_ap_vld                     |  out|    1|      ap_vld|                  x_assign_54_out|       pointer|
+-------------------------------------------+-----+-----+------------+---------------------------------+--------------+

