#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 30 11:14:18 2023
# Process ID: 12456
# Current directory: C:/ECE4710/Final Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8072 C:\ECE4710\Final Project\Final Project.xpr
# Log file: C:/ECE4710/Final Project/vivado.log
# Journal file: C:/ECE4710/Final Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/ECE4710/Final Project/Final Project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 690.578 ; gain = 64.758
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/ECE4710/lab6/tb_top.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE4710/Final Project/Final Project.srcs/sources_1/new/FSM_INIT.v" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_INIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE4710/Final Project/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE4710/lab6/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behaviour of entity xil_defaultlib.FSM_INIT [fsm_init_default]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=8)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=20000000...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=9615)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=4808)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=3000000)...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=999999)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=1999999)...]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(n=8,dir="RIG...]
Compiling architecture behavioral of entity xil_defaultlib.Falling_edge_detector [falling_edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavior of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/ECE4710/Final -notrace
couldn't read file "C:/ECE4710/Final": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 30 11:34:43 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 793.891 ; gain = 2.297
run 3 s
run: Time (s): cpu = 00:01:22 ; elapsed = 00:08:57 . Memory (MB): peak = 799.777 ; gain = 1.578
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE4710/Final Project/Final Project.srcs/sources_1/new/FSM_INIT.v" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_INIT'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behaviour of entity xil_defaultlib.FSM_INIT [fsm_init_default]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=8)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=20000000...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=9615)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=4808)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=3000000)...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=999999)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=1999999)...]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(n=8,dir="RIG...]
Compiling architecture behavioral of entity xil_defaultlib.Falling_edge_detector [falling_edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavior of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 887.652 ; gain = 0.000
run 2.1 s
run: Time (s): cpu = 00:01:14 ; elapsed = 00:06:41 . Memory (MB): peak = 887.652 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ECE4710/Final Project/Final Project.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Mar 30 12:31:57 2023] Launched synth_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 30 12:34:57 2023] Launched impl_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 887.652 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE4710/Final Project/Final Project.srcs/sources_1/new/FSM_INIT.v" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_INIT'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behaviour of entity xil_defaultlib.FSM_INIT [fsm_init_default]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=8)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=20000000...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=9615)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=4808)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=3000000)...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=999999)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=1999999)...]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(n=8,dir="RIG...]
Compiling architecture behavioral of entity xil_defaultlib.Falling_edge_detector [falling_edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavior of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2100.254 ; gain = 50.035
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_top/uut/FSM/y}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_top/uut/compare}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_top/uut/Q_1}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_top/uut/Q_2}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2100.254 ; gain = 0.000
run 2.5 s
run: Time (s): cpu = 00:00:58 ; elapsed = 00:07:58 . Memory (MB): peak = 2100.254 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE4710/Final Project/Final Project.srcs/sources_1/new/FSM_INIT.v" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_INIT'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behaviour of entity xil_defaultlib.FSM_INIT [fsm_init_default]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=8)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=20000000...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=9615)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=4808)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=3000000)...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=999999)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=1999999)...]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(n=8,dir="RIG...]
Compiling architecture behavioral of entity xil_defaultlib.Falling_edge_detector [falling_edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavior of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2129.891 ; gain = 3.441
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_top/uut/Q_1}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_top/uut/Q_2}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_top/uut/compare}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_top/uut/FSM/y}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2129.891 ; gain = 0.000
run 2.5 s
run: Time (s): cpu = 00:01:49 ; elapsed = 00:07:33 . Memory (MB): peak = 2129.891 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ECE4710/Final Project/Final Project.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Mar 30 13:12:57 2023] Launched synth_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 30 13:13:57 2023] Launched impl_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.891 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ECE4710/Final Project/Final Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 30 13:29:02 2023] Launched synth_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/synth_1/runme.log
[Thu Mar 30 13:29:02 2023] Launched impl_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE4710/Final Project/Final Project.srcs/sources_1/new/FSM_INIT.v" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_INIT'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behaviour of entity xil_defaultlib.FSM_INIT [fsm_init_default]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=8)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=20000000...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=9615)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=4808)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=3000000)...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=999999)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=1999999)...]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(n=8,dir="RIG...]
Compiling architecture behavioral of entity xil_defaultlib.Falling_edge_detector [falling_edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavior of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2129.891 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_top/uut/Q_2}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_top/uut/Q_1}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_top/uut/compare}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_top/uut/FSM/y}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2129.891 ; gain = 0.000
run 2.5 s
run: Time (s): cpu = 00:01:50 ; elapsed = 00:07:39 . Memory (MB): peak = 2129.891 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ECE4710/Final Project/Final Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 30 13:54:55 2023] Launched synth_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/synth_1/runme.log
[Thu Mar 30 13:54:55 2023] Launched impl_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2129.891 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE4710/Final Project/Final Project.srcs/sources_1/new/FSM_INIT.v" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_INIT'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behaviour of entity xil_defaultlib.FSM_INIT [fsm_init_default]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=8)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=20000000...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=9615)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=4808)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=3000000)...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=999999)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=1999999)...]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(n=8,dir="RIG...]
Compiling architecture behavioral of entity xil_defaultlib.Falling_edge_detector [falling_edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavior of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2155.039 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_top/uut/Q_1}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_top/uut/Q_2}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_top/uut/compare}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_top/uut/FSM/y}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2155.039 ; gain = 0.000
run 2.5 s
run: Time (s): cpu = 00:01:39 ; elapsed = 00:07:28 . Memory (MB): peak = 2155.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE4710/Final Project/Final Project.srcs/sources_1/new/FSM_INIT.v" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_INIT'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behaviour of entity xil_defaultlib.FSM_INIT [fsm_init_default]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=8)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=20000000...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=9615)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=4808)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=3000000)...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=999999)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=1999999)...]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(n=8,dir="RIG...]
Compiling architecture behavioral of entity xil_defaultlib.Falling_edge_detector [falling_edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavior of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2155.039 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top/uut/Q_1}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top/uut/Q_2}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top/uut/compare}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_top/uut/FSM/y}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2206.680 ; gain = 0.000
run 2.5 s
run: Time (s): cpu = 00:01:50 ; elapsed = 00:07:48 . Memory (MB): peak = 2206.680 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ECE4710/Final Project/Final Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 30 14:23:50 2023] Launched synth_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/synth_1/runme.log
[Thu Mar 30 14:23:50 2023] Launched impl_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2206.680 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ECE4710/Final Project/Final Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 30 14:38:08 2023] Launched synth_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/synth_1/runme.log
[Thu Mar 30 14:38:08 2023] Launched impl_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2206.680 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ECE4710/Final Project/Final Project.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Mar 30 14:47:14 2023] Launched synth_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Mar 30 14:49:19 2023] Launched impl_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/impl_1/runme.log
close_hw
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 30 14:50:48 2023] Launched impl_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2206.680 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ECE4710/Final Project/Final Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 30 14:53:49 2023] Launched synth_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/synth_1/runme.log
[Thu Mar 30 14:53:49 2023] Launched impl_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ECE4710/Final Project/Final Project.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Mar 30 15:11:20 2023] Launched synth_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 30 15:12:16 2023] Launched impl_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ECE4710/Final Project/Final Project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 30 15:16:41 2023] Launched synth_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/synth_1/runme.log
[Thu Mar 30 15:16:41 2023] Launched impl_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3112.980 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3112.980 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3112.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 3247.441 ; gain = 1038.883
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ECE4710/Final Project/Final Project.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Mar 30 16:27:33 2023] Launched synth_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE4710/Final Project/Final Project.srcs/sources_1/new/FSM_INIT.v" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_INIT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE4710/Final Project/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling architecture behaviour of entity xil_defaultlib.FSM_INIT [fsm_init_default]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=8)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=20000000...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=9615)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=4808)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=1000000)...]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=499999)\]
Compiling architecture behavioral of entity xil_defaultlib.my_genpulse_sclr [\my_genpulse_sclr(count=1999999)...]
Compiling architecture behavioral of entity xil_defaultlib.my_pashiftreg_sclr [\my_pashiftreg_sclr(n=8,dir="RIG...]
Compiling architecture behavioral of entity xil_defaultlib.Falling_edge_detector [falling_edge_detector_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavior of entity xil_defaultlib.tb_top
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3466.434 ; gain = 0.562
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_top/uut/Q_1}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_top/uut/Q_2}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_top/uut/compare}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_top/uut/fall_edge}} 
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/tb_top/uut/FSM/y}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE4710/Final Project/Final Project.sim/sim_1/behav/xsim'
"xelab -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d4545ce124b1489c96db0f22ffe485c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3466.434 ; gain = 0.000
run 2.5 s
run: Time (s): cpu = 00:01:49 ; elapsed = 00:07:43 . Memory (MB): peak = 3466.434 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 30 16:40:04 2023] Launched impl_1...
Run output will be captured here: C:/ECE4710/Final Project/Final Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3466.434 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/ECE4710/Final Project/Final Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B40AE2A
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
