<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc0bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc0bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c.html">Component : ALT_ECC_OCRAM_ECC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr>
<td align="left">[7:5] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr>
<td align="left">[15:13] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[20:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr>
<td align="left">[23:21] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[28:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr>
<td align="left">[31:29] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc0BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf7d7aaaaae93972e3e7c93214d6e215c"></a><a class="anchor" id="ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga64fbf5e3fb247bcabd9f85a9be2239f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga64fbf5e3fb247bcabd9f85a9be2239f3">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga64fbf5e3fb247bcabd9f85a9be2239f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf41535e0b707406e886c7161c9f5321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gacf41535e0b707406e886c7161c9f5321">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gacf41535e0b707406e886c7161c9f5321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809787bdd07d20515baccee47efe2986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga809787bdd07d20515baccee47efe2986">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga809787bdd07d20515baccee47efe2986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c907ebbd637ecad85a55b49440346ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga9c907ebbd637ecad85a55b49440346ca">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga9c907ebbd637ecad85a55b49440346ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243c380d9ce4497e7e9bd460e955a8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga243c380d9ce4497e7e9bd460e955a8c0">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:ga243c380d9ce4497e7e9bd460e955a8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be10b45f74f7a4783ec265bdd8d2f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga1be10b45f74f7a4783ec265bdd8d2f30">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1be10b45f74f7a4783ec265bdd8d2f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666d125219503780df63d8d2bb5db3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga666d125219503780df63d8d2bb5db3eb">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga666d125219503780df63d8d2bb5db3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b5f5545bd173f83aefb64b6be2ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga79b5f5545bd173f83aefb64b6be2ecb2">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga79b5f5545bd173f83aefb64b6be2ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc1BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcf7ea5bdb4287a909d9b920619df9856"></a><a class="anchor" id="ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga56300c604159c0da8fc7e284f2a25aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga56300c604159c0da8fc7e284f2a25aa7">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga56300c604159c0da8fc7e284f2a25aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3764ef128a87cd7f0777239486a7d723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga3764ef128a87cd7f0777239486a7d723">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga3764ef128a87cd7f0777239486a7d723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02583c9377ba4adfa52de07943bf69f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga02583c9377ba4adfa52de07943bf69f6">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga02583c9377ba4adfa52de07943bf69f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d9d59f82d4c56a88df5fa791cd3ba28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga7d9d59f82d4c56a88df5fa791cd3ba28">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:ga7d9d59f82d4c56a88df5fa791cd3ba28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3934df7c5fef26e02de7e11e20e612b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga3934df7c5fef26e02de7e11e20e612b9">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:ga3934df7c5fef26e02de7e11e20e612b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061f4ee27cdeeb4ad0c28eb497e899af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga061f4ee27cdeeb4ad0c28eb497e899af">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga061f4ee27cdeeb4ad0c28eb497e899af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf750c10c5dc7ab36be938d1a62ed4b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaf750c10c5dc7ab36be938d1a62ed4b7b">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gaf750c10c5dc7ab36be938d1a62ed4b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9716f0bc9e805b0d0a8e61af36db2fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga9716f0bc9e805b0d0a8e61af36db2fba">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga9716f0bc9e805b0d0a8e61af36db2fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc2BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe3ddf73cb5793b53539d1764d5daff4f"></a><a class="anchor" id="ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6d0d9d50bf828a87095ef5df6d96fa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga6d0d9d50bf828a87095ef5df6d96fa1e">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6d0d9d50bf828a87095ef5df6d96fa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80014981fe0df95825bf4cc71347261f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga80014981fe0df95825bf4cc71347261f">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga80014981fe0df95825bf4cc71347261f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f7b8d5f79d63a8d823124b710a3090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaa7f7b8d5f79d63a8d823124b710a3090">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa7f7b8d5f79d63a8d823124b710a3090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7832f4288638d1efbdd6b7baebd3b45f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga7832f4288638d1efbdd6b7baebd3b45f">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK</a>&#160;&#160;&#160;0x001f0000</td></tr>
<tr class="separator:ga7832f4288638d1efbdd6b7baebd3b45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9314bcc5bdbdb327e79b5ff2e462fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga3d9314bcc5bdbdb327e79b5ff2e462fc">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK</a>&#160;&#160;&#160;0xffe0ffff</td></tr>
<tr class="separator:ga3d9314bcc5bdbdb327e79b5ff2e462fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e397fbe310de3fc4c0d730a8e9d9c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga69e397fbe310de3fc4c0d730a8e9d9c3">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga69e397fbe310de3fc4c0d730a8e9d9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbe33677bffb46f7879fc959f707a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaedbe33677bffb46f7879fc959f707a3f">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x001f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:gaedbe33677bffb46f7879fc959f707a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0826f86e8f71cfbea3064bee409208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga5a0826f86e8f71cfbea3064bee409208">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x001f0000)</td></tr>
<tr class="separator:ga5a0826f86e8f71cfbea3064bee409208"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc3BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc7776c37534071827932d5f6ea7123a5"></a><a class="anchor" id="ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga44cff5f2f7808a5cfbe8fffaa397a36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga44cff5f2f7808a5cfbe8fffaa397a36b">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga44cff5f2f7808a5cfbe8fffaa397a36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a9ed55c6df2adef1c4024901d3fd14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gac6a9ed55c6df2adef1c4024901d3fd14">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gac6a9ed55c6df2adef1c4024901d3fd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5bc3aca9faf030ea75d0a2ecc848293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaf5bc3aca9faf030ea75d0a2ecc848293">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaf5bc3aca9faf030ea75d0a2ecc848293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e1084f97e0abb131c14ac8f3904402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga17e1084f97e0abb131c14ac8f3904402">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK</a>&#160;&#160;&#160;0x1f000000</td></tr>
<tr class="separator:ga17e1084f97e0abb131c14ac8f3904402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7287988705f84947cbe28aac7c8880b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gab7287988705f84947cbe28aac7c8880b">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK</a>&#160;&#160;&#160;0xe0ffffff</td></tr>
<tr class="separator:gab7287988705f84947cbe28aac7c8880b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411a15e634625b2a3cff5fe7def96595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga411a15e634625b2a3cff5fe7def96595">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga411a15e634625b2a3cff5fe7def96595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84dcbbb2cc2328cf6f4ba66dfda7c4ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga84dcbbb2cc2328cf6f4ba66dfda7c4ee">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x1f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga84dcbbb2cc2328cf6f4ba66dfda7c4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89616a97674b2fb84a5a8200816270fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga89616a97674b2fb84a5a8200816270fa">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x1f000000)</td></tr>
<tr class="separator:ga89616a97674b2fb84a5a8200816270fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5bb7aab39eb94565989f717d1a3dbdad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga5bb7aab39eb94565989f717d1a3dbdad">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga5bb7aab39eb94565989f717d1a3dbdad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8cc376e5932245d64824856ba9ef52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga2b8cc376e5932245d64824856ba9ef52">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_OFST</a>&#160;&#160;&#160;0x6c</td></tr>
<tr class="separator:ga2b8cc376e5932245d64824856ba9ef52"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gafb43dd12c0929228c6bdc004b1b187ae"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gafb43dd12c0929228c6bdc004b1b187ae">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_t</a></td></tr>
<tr class="separator:gafb43dd12c0929228c6bdc004b1b187ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s" id="struct_a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a306f68ea8eeb7da7e5292b9096ef05f5"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc0BUS: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a17f8c3f6a36b51c497fb1853d5cdcf8a"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a91b07e6f1dcf4eaa9fda2e2319ed571e"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc1BUS: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a676c98876f1029016709bd9b7bfda3b0"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c1a6db4ff5f23abb592296401fe27cf"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc2BUS: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a956e96e72754098fbb333b99ed942ff2"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae1281375bbf127e7d3e956a2c24572a5"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc3BUS: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad8e63e33a3b669022459d588ae97afa8"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga64fbf5e3fb247bcabd9f85a9be2239f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacf41535e0b707406e886c7161c9f5321"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga809787bdd07d20515baccee47efe2986"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9c907ebbd637ecad85a55b49440346ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga243c380d9ce4497e7e9bd460e955a8c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1be10b45f74f7a4783ec265bdd8d2f30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga666d125219503780df63d8d2bb5db3eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga79b5f5545bd173f83aefb64b6be2ecb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga56300c604159c0da8fc7e284f2a25aa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3764ef128a87cd7f0777239486a7d723"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga02583c9377ba4adfa52de07943bf69f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7d9d59f82d4c56a88df5fa791cd3ba28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3934df7c5fef26e02de7e11e20e612b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga061f4ee27cdeeb4ad0c28eb497e899af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf750c10c5dc7ab36be938d1a62ed4b7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9716f0bc9e805b0d0a8e61af36db2fba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6d0d9d50bf828a87095ef5df6d96fa1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga80014981fe0df95825bf4cc71347261f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa7f7b8d5f79d63a8d823124b710a3090"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7832f4288638d1efbdd6b7baebd3b45f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK&#160;&#160;&#160;0x001f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3d9314bcc5bdbdb327e79b5ff2e462fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK&#160;&#160;&#160;0xffe0ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga69e397fbe310de3fc4c0d730a8e9d9c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaedbe33677bffb46f7879fc959f707a3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x001f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5a0826f86e8f71cfbea3064bee409208"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x001f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga44cff5f2f7808a5cfbe8fffaa397a36b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac6a9ed55c6df2adef1c4024901d3fd14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf5bc3aca9faf030ea75d0a2ecc848293"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga17e1084f97e0abb131c14ac8f3904402"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK&#160;&#160;&#160;0x1f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab7287988705f84947cbe28aac7c8880b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK&#160;&#160;&#160;0xe0ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga411a15e634625b2a3cff5fe7def96595"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga84dcbbb2cc2328cf6f4ba66dfda7c4ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x1f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga89616a97674b2fb84a5a8200816270fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x1f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5bb7aab39eb94565989f717d1a3dbdad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga2b8cc376e5932245d64824856ba9ef52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_OFST&#160;&#160;&#160;0x6c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gafb43dd12c0929228c6bdc004b1b187ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gafb43dd12c0929228c6bdc004b1b187ae">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___o_c_r_a_m___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OCRAM_ECC_ECC_WDATAECC0BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
