<stg><name>sigmoid<array,array<ap_fixed,1u>,sigmoid_config13></name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
SigmoidActLoop:5  %tmp_data_0_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_data_V)

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
SigmoidActLoop:6  %shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_data_0_V, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
SigmoidActLoop:7  %tmp_1 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %tmp_data_0_V, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="12">
<![CDATA[
SigmoidActLoop:8  %sext_ln850 = sext i12 %tmp_1 to i13

]]></Node>
<StgValue><ssdm name="sext_ln850"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
SigmoidActLoop:9  %icmp_ln850 = icmp slt i26 %shl_ln, -15

]]></Node>
<StgValue><ssdm name="icmp_ln850"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="16">
<![CDATA[
SigmoidActLoop:10  %trunc_ln851 = trunc i16 %tmp_data_0_V to i4

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
SigmoidActLoop:11  %p_Result_3_i_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln851, i6 0)

]]></Node>
<StgValue><ssdm name="p_Result_3_i_i_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
SigmoidActLoop:12  %icmp_ln851 = icmp eq i10 %p_Result_3_i_i_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
SigmoidActLoop:13  %add_ln700 = add i13 1, %sext_ln850

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
SigmoidActLoop:14  %select_ln851 = select i1 %icmp_ln851, i13 %sext_ln850, i13 %add_ln700

]]></Node>
<StgValue><ssdm name="select_ln851"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
SigmoidActLoop:15  %select_ln850 = select i1 %icmp_ln850, i13 %select_ln851, i13 %sext_ln850

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
SigmoidActLoop:17  %add_ln106 = add i13 512, %select_ln850

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
SigmoidActLoop:19  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln106, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
SigmoidActLoop:20  %tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %add_ln106, i32 10, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
SigmoidActLoop:21  %icmp_ln108 = icmp ne i3 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="13">
<![CDATA[
SigmoidActLoop:16  %trunc_ln106 = trunc i13 %select_ln850 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
SigmoidActLoop:18  %xor_ln106 = xor i10 %trunc_ln106, -512

]]></Node>
<StgValue><ssdm name="xor_ln106"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
SigmoidActLoop:22  %xor_ln107 = xor i1 %tmp_2, true

]]></Node>
<StgValue><ssdm name="xor_ln107"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
SigmoidActLoop:23  %select_ln107 = select i1 %xor_ln107, i10 -1, i10 0

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
SigmoidActLoop:24  %or_ln107 = or i1 %tmp_2, %icmp_ln108

]]></Node>
<StgValue><ssdm name="or_ln107"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
SigmoidActLoop:25  %select_ln107_1 = select i1 %or_ln107, i10 %select_ln107, i10 %xor_ln106

]]></Node>
<StgValue><ssdm name="select_ln107_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="10">
<![CDATA[
SigmoidActLoop:26  %zext_ln109 = zext i10 %select_ln107_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
SigmoidActLoop:27  %sigmoid_table10_addr = getelementptr [1024 x i10]* @sigmoid_table10, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="sigmoid_table10_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10">
<![CDATA[
SigmoidActLoop:28  %sigmoid_table10_load = load i10* %sigmoid_table10_addr, align 2

]]></Node>
<StgValue><ssdm name="sigmoid_table10_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10">
<![CDATA[
SigmoidActLoop:28  %sigmoid_table10_load = load i10* %sigmoid_table10_addr, align 2

]]></Node>
<StgValue><ssdm name="sigmoid_table10_load"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="10">
<![CDATA[
SigmoidActLoop:29  %tmp_data_0_V_1 = zext i10 %sigmoid_table10_load to i16

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_1"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
SigmoidActLoop:30  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_V_data_V, i16 %tmp_data_0_V_1)

]]></Node>
<StgValue><ssdm name="write_ln112"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
SigmoidActLoop:0  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5868, i32 0, i32 0, [1 x i8]* @p_str5869, [1 x i8]* @p_str5870, [1 x i8]* @p_str5871, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5872, [1 x i8]* @p_str5873)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
SigmoidActLoop:1  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SigmoidActLoop:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln96"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
SigmoidActLoop:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
SigmoidActLoop:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln97"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
SigmoidActLoop:30  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_V_data_V, i16 %tmp_data_0_V_1)

]]></Node>
<StgValue><ssdm name="write_ln112"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
SigmoidActLoop:31  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str24, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
SigmoidActLoop:32  ret void

]]></Node>
<StgValue><ssdm name="ret_ln114"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
