
ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d88  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08007f28  08007f28  00017f28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800835c  0800835c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800835c  0800835c  0001835c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008364  08008364  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008364  08008364  00018364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008368  08008368  00018368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800836c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  200001e0  0800854c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000390  0800854c  00020390  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd0d  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002229  00000000  00000000  0002ff1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da8  00000000  00000000  00032148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cd0  00000000  00000000  00032ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002436f  00000000  00000000  00033bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000efef  00000000  00000000  00057f2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfc86  00000000  00000000  00066f1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00146ba4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000498c  00000000  00000000  00146bf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007f10 	.word	0x08007f10

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08007f10 	.word	0x08007f10

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

PUTCHAR_PROTOTYPE
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000ec4:	1d39      	adds	r1, r7, #4
 8000ec6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000eca:	2201      	movs	r2, #1
 8000ecc:	4803      	ldr	r0, [pc, #12]	; (8000edc <__io_putchar+0x20>)
 8000ece:	f003 fdf5 	bl	8004abc <HAL_UART_Transmit>
	return ch;
 8000ed2:	687b      	ldr	r3, [r7, #4]
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	200002ac 	.word	0x200002ac

08000ee0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee4:	f000 fc70 	bl	80017c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee8:	f000 f86c 	bl	8000fc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eec:	f000 f970 	bl	80011d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ef0:	f000 f950 	bl	8001194 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ef4:	f000 f91e 	bl	8001134 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000ef8:	f000 f8b6 	bl	8001068 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) !=  HAL_OK)
 8000efc:	217f      	movs	r1, #127	; 0x7f
 8000efe:	4829      	ldr	r0, [pc, #164]	; (8000fa4 <main+0xc4>)
 8000f00:	f001 fe7e 	bl	8002c00 <HAL_ADCEx_Calibration_Start>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <main+0x2e>
    {
      Error_Handler();
 8000f0a:	f000 fa0b 	bl	8001324 <Error_Handler>
    }
  if (HAL_ADC_Start_DMA(&hadc1,
 8000f0e:	2220      	movs	r2, #32
 8000f10:	4925      	ldr	r1, [pc, #148]	; (8000fa8 <main+0xc8>)
 8000f12:	4824      	ldr	r0, [pc, #144]	; (8000fa4 <main+0xc4>)
 8000f14:	f001 f844 	bl	8001fa0 <HAL_ADC_Start_DMA>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <main+0x42>
                          (uint32_t *)aADCxConvertedData,
                          ADC_CONVERTED_DATA_BUFFER_SIZE
                         ) != HAL_OK)
    {
      Error_Handler();
 8000f1e:	f000 fa01 	bl	8001324 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000f22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f26:	4821      	ldr	r0, [pc, #132]	; (8000fac <main+0xcc>)
 8000f28:	f002 fb66 	bl	80035f8 <HAL_GPIO_TogglePin>

	  for(i=0; i<32; i++){
 8000f2c:	4b20      	ldr	r3, [pc, #128]	; (8000fb0 <main+0xd0>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	701a      	strb	r2, [r3, #0]
 8000f32:	e020      	b.n	8000f76 <main+0x96>
		  AVER_AMP = AVER_AMP + aADCxConvertedData[i]*LSB/32;
 8000f34:	4b1e      	ldr	r3, [pc, #120]	; (8000fb0 <main+0xd0>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	461a      	mov	r2, r3
 8000f3a:	4b1b      	ldr	r3, [pc, #108]	; (8000fa8 <main+0xc8>)
 8000f3c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000f40:	ee07 3a90 	vmov	s15, r3
 8000f44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f48:	4b1a      	ldr	r3, [pc, #104]	; (8000fb4 <main+0xd4>)
 8000f4a:	edd3 7a00 	vldr	s15, [r3]
 8000f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f52:	eddf 6a19 	vldr	s13, [pc, #100]	; 8000fb8 <main+0xd8>
 8000f56:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f5a:	4b18      	ldr	r3, [pc, #96]	; (8000fbc <main+0xdc>)
 8000f5c:	edd3 7a00 	vldr	s15, [r3]
 8000f60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f64:	4b15      	ldr	r3, [pc, #84]	; (8000fbc <main+0xdc>)
 8000f66:	edc3 7a00 	vstr	s15, [r3]
	  for(i=0; i<32; i++){
 8000f6a:	4b11      	ldr	r3, [pc, #68]	; (8000fb0 <main+0xd0>)
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4b0f      	ldr	r3, [pc, #60]	; (8000fb0 <main+0xd0>)
 8000f74:	701a      	strb	r2, [r3, #0]
 8000f76:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <main+0xd0>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	2b1f      	cmp	r3, #31
 8000f7c:	d9da      	bls.n	8000f34 <main+0x54>
	  }
	  printf("Amp = %f V \r\n", AVER_AMP);
 8000f7e:	4b0f      	ldr	r3, [pc, #60]	; (8000fbc <main+0xdc>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4618      	mov	r0, r3
 8000f84:	f7ff fae8 	bl	8000558 <__aeabi_f2d>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	460b      	mov	r3, r1
 8000f8c:	480c      	ldr	r0, [pc, #48]	; (8000fc0 <main+0xe0>)
 8000f8e:	f004 fefb 	bl	8005d88 <iprintf>
	  AVER_AMP = 0;
 8000f92:	4b0a      	ldr	r3, [pc, #40]	; (8000fbc <main+0xdc>)
 8000f94:	f04f 0200 	mov.w	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
//	  if(idx > 31){
//		  idx = 0;
//		  printf("\r\n");
//
//	  }
	  HAL_Delay(1000);
 8000f9a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f9e:	f000 fc8f 	bl	80018c0 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000fa2:	e7be      	b.n	8000f22 <main+0x42>
 8000fa4:	200001fc 	.word	0x200001fc
 8000fa8:	20000330 	.word	0x20000330
 8000fac:	48000400 	.word	0x48000400
 8000fb0:	20000370 	.word	0x20000370
 8000fb4:	20000000 	.word	0x20000000
 8000fb8:	42000000 	.word	0x42000000
 8000fbc:	20000374 	.word	0x20000374
 8000fc0:	08007f28 	.word	0x08007f28

08000fc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b096      	sub	sp, #88	; 0x58
 8000fc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fca:	f107 0314 	add.w	r3, r7, #20
 8000fce:	2244      	movs	r2, #68	; 0x44
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f004 fa66 	bl	80054a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd8:	463b      	mov	r3, r7
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]
 8000fde:	605a      	str	r2, [r3, #4]
 8000fe0:	609a      	str	r2, [r3, #8]
 8000fe2:	60da      	str	r2, [r3, #12]
 8000fe4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fe6:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000fea:	f002 fb2d 	bl	8003648 <HAL_PWREx_ControlVoltageScaling>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ff4:	f000 f996 	bl	8001324 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ffc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001000:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001002:	2340      	movs	r3, #64	; 0x40
 8001004:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001006:	2302      	movs	r3, #2
 8001008:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800100a:	2302      	movs	r3, #2
 800100c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800100e:	2301      	movs	r3, #1
 8001010:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001012:	230a      	movs	r3, #10
 8001014:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001016:	2307      	movs	r3, #7
 8001018:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800101a:	2302      	movs	r3, #2
 800101c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800101e:	2302      	movs	r3, #2
 8001020:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001022:	f107 0314 	add.w	r3, r7, #20
 8001026:	4618      	mov	r0, r3
 8001028:	f002 fb64 	bl	80036f4 <HAL_RCC_OscConfig>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001032:	f000 f977 	bl	8001324 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001036:	230f      	movs	r3, #15
 8001038:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800103a:	2303      	movs	r3, #3
 800103c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103e:	2300      	movs	r3, #0
 8001040:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001046:	2300      	movs	r3, #0
 8001048:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800104a:	463b      	mov	r3, r7
 800104c:	2104      	movs	r1, #4
 800104e:	4618      	mov	r0, r3
 8001050:	f002 ff64 	bl	8003f1c <HAL_RCC_ClockConfig>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800105a:	f000 f963 	bl	8001324 <Error_Handler>
  }
}
 800105e:	bf00      	nop
 8001060:	3758      	adds	r7, #88	; 0x58
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800106e:	463b      	mov	r3, r7
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	60da      	str	r2, [r3, #12]
 800107a:	611a      	str	r2, [r3, #16]
 800107c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800107e:	4b2a      	ldr	r3, [pc, #168]	; (8001128 <MX_ADC1_Init+0xc0>)
 8001080:	4a2a      	ldr	r2, [pc, #168]	; (800112c <MX_ADC1_Init+0xc4>)
 8001082:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001084:	4b28      	ldr	r3, [pc, #160]	; (8001128 <MX_ADC1_Init+0xc0>)
 8001086:	2200      	movs	r2, #0
 8001088:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800108a:	4b27      	ldr	r3, [pc, #156]	; (8001128 <MX_ADC1_Init+0xc0>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001090:	4b25      	ldr	r3, [pc, #148]	; (8001128 <MX_ADC1_Init+0xc0>)
 8001092:	2200      	movs	r2, #0
 8001094:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001096:	4b24      	ldr	r3, [pc, #144]	; (8001128 <MX_ADC1_Init+0xc0>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800109c:	4b22      	ldr	r3, [pc, #136]	; (8001128 <MX_ADC1_Init+0xc0>)
 800109e:	2204      	movs	r2, #4
 80010a0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010a2:	4b21      	ldr	r3, [pc, #132]	; (8001128 <MX_ADC1_Init+0xc0>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010a8:	4b1f      	ldr	r3, [pc, #124]	; (8001128 <MX_ADC1_Init+0xc0>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010ae:	4b1e      	ldr	r3, [pc, #120]	; (8001128 <MX_ADC1_Init+0xc0>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010b4:	4b1c      	ldr	r3, [pc, #112]	; (8001128 <MX_ADC1_Init+0xc0>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010bc:	4b1a      	ldr	r3, [pc, #104]	; (8001128 <MX_ADC1_Init+0xc0>)
 80010be:	2200      	movs	r2, #0
 80010c0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010c2:	4b19      	ldr	r3, [pc, #100]	; (8001128 <MX_ADC1_Init+0xc0>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010c8:	4b17      	ldr	r3, [pc, #92]	; (8001128 <MX_ADC1_Init+0xc0>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010d0:	4b15      	ldr	r3, [pc, #84]	; (8001128 <MX_ADC1_Init+0xc0>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80010d6:	4b14      	ldr	r3, [pc, #80]	; (8001128 <MX_ADC1_Init+0xc0>)
 80010d8:	2200      	movs	r2, #0
 80010da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.DFSDMConfig = ADC_DFSDM_MODE_ENABLE;
 80010de:	4b12      	ldr	r3, [pc, #72]	; (8001128 <MX_ADC1_Init+0xc0>)
 80010e0:	2204      	movs	r2, #4
 80010e2:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010e4:	4810      	ldr	r0, [pc, #64]	; (8001128 <MX_ADC1_Init+0xc0>)
 80010e6:	f000 fe0f 	bl	8001d08 <HAL_ADC_Init>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80010f0:	f000 f918 	bl	8001324 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010f4:	4b0e      	ldr	r3, [pc, #56]	; (8001130 <MX_ADC1_Init+0xc8>)
 80010f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f8:	2306      	movs	r3, #6
 80010fa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010fc:	2300      	movs	r3, #0
 80010fe:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001100:	237f      	movs	r3, #127	; 0x7f
 8001102:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001104:	2304      	movs	r3, #4
 8001106:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800110c:	463b      	mov	r3, r7
 800110e:	4619      	mov	r1, r3
 8001110:	4805      	ldr	r0, [pc, #20]	; (8001128 <MX_ADC1_Init+0xc0>)
 8001112:	f000 ffd3 	bl	80020bc <HAL_ADC_ConfigChannel>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 800111c:	f000 f902 	bl	8001324 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001120:	bf00      	nop
 8001122:	3718      	adds	r7, #24
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	200001fc 	.word	0x200001fc
 800112c:	50040000 	.word	0x50040000
 8001130:	04300002 	.word	0x04300002

08001134 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001138:	4b14      	ldr	r3, [pc, #80]	; (800118c <MX_USART2_UART_Init+0x58>)
 800113a:	4a15      	ldr	r2, [pc, #84]	; (8001190 <MX_USART2_UART_Init+0x5c>)
 800113c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800113e:	4b13      	ldr	r3, [pc, #76]	; (800118c <MX_USART2_UART_Init+0x58>)
 8001140:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001144:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001146:	4b11      	ldr	r3, [pc, #68]	; (800118c <MX_USART2_UART_Init+0x58>)
 8001148:	2200      	movs	r2, #0
 800114a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800114c:	4b0f      	ldr	r3, [pc, #60]	; (800118c <MX_USART2_UART_Init+0x58>)
 800114e:	2200      	movs	r2, #0
 8001150:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001152:	4b0e      	ldr	r3, [pc, #56]	; (800118c <MX_USART2_UART_Init+0x58>)
 8001154:	2200      	movs	r2, #0
 8001156:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001158:	4b0c      	ldr	r3, [pc, #48]	; (800118c <MX_USART2_UART_Init+0x58>)
 800115a:	220c      	movs	r2, #12
 800115c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800115e:	4b0b      	ldr	r3, [pc, #44]	; (800118c <MX_USART2_UART_Init+0x58>)
 8001160:	2200      	movs	r2, #0
 8001162:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001164:	4b09      	ldr	r3, [pc, #36]	; (800118c <MX_USART2_UART_Init+0x58>)
 8001166:	2200      	movs	r2, #0
 8001168:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800116a:	4b08      	ldr	r3, [pc, #32]	; (800118c <MX_USART2_UART_Init+0x58>)
 800116c:	2200      	movs	r2, #0
 800116e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001170:	4b06      	ldr	r3, [pc, #24]	; (800118c <MX_USART2_UART_Init+0x58>)
 8001172:	2200      	movs	r2, #0
 8001174:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001176:	4805      	ldr	r0, [pc, #20]	; (800118c <MX_USART2_UART_Init+0x58>)
 8001178:	f003 fc52 	bl	8004a20 <HAL_UART_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001182:	f000 f8cf 	bl	8001324 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	200002ac 	.word	0x200002ac
 8001190:	40004400 	.word	0x40004400

08001194 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800119a:	4b0c      	ldr	r3, [pc, #48]	; (80011cc <MX_DMA_Init+0x38>)
 800119c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800119e:	4a0b      	ldr	r2, [pc, #44]	; (80011cc <MX_DMA_Init+0x38>)
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	6493      	str	r3, [r2, #72]	; 0x48
 80011a6:	4b09      	ldr	r3, [pc, #36]	; (80011cc <MX_DMA_Init+0x38>)
 80011a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80011b2:	2200      	movs	r2, #0
 80011b4:	2100      	movs	r1, #0
 80011b6:	200b      	movs	r0, #11
 80011b8:	f001 fe5d 	bl	8002e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011bc:	200b      	movs	r0, #11
 80011be:	f001 fe76 	bl	8002eae <HAL_NVIC_EnableIRQ>

}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40021000 	.word	0x40021000

080011d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	; 0x28
 80011d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	605a      	str	r2, [r3, #4]
 80011e0:	609a      	str	r2, [r3, #8]
 80011e2:	60da      	str	r2, [r3, #12]
 80011e4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e6:	4b3c      	ldr	r3, [pc, #240]	; (80012d8 <MX_GPIO_Init+0x108>)
 80011e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ea:	4a3b      	ldr	r2, [pc, #236]	; (80012d8 <MX_GPIO_Init+0x108>)
 80011ec:	f043 0304 	orr.w	r3, r3, #4
 80011f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011f2:	4b39      	ldr	r3, [pc, #228]	; (80012d8 <MX_GPIO_Init+0x108>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f6:	f003 0304 	and.w	r3, r3, #4
 80011fa:	613b      	str	r3, [r7, #16]
 80011fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011fe:	4b36      	ldr	r3, [pc, #216]	; (80012d8 <MX_GPIO_Init+0x108>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001202:	4a35      	ldr	r2, [pc, #212]	; (80012d8 <MX_GPIO_Init+0x108>)
 8001204:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001208:	64d3      	str	r3, [r2, #76]	; 0x4c
 800120a:	4b33      	ldr	r3, [pc, #204]	; (80012d8 <MX_GPIO_Init+0x108>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001212:	60fb      	str	r3, [r7, #12]
 8001214:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001216:	4b30      	ldr	r3, [pc, #192]	; (80012d8 <MX_GPIO_Init+0x108>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121a:	4a2f      	ldr	r2, [pc, #188]	; (80012d8 <MX_GPIO_Init+0x108>)
 800121c:	f043 0301 	orr.w	r3, r3, #1
 8001220:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001222:	4b2d      	ldr	r3, [pc, #180]	; (80012d8 <MX_GPIO_Init+0x108>)
 8001224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	60bb      	str	r3, [r7, #8]
 800122c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800122e:	4b2a      	ldr	r3, [pc, #168]	; (80012d8 <MX_GPIO_Init+0x108>)
 8001230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001232:	4a29      	ldr	r2, [pc, #164]	; (80012d8 <MX_GPIO_Init+0x108>)
 8001234:	f043 0302 	orr.w	r3, r3, #2
 8001238:	64d3      	str	r3, [r2, #76]	; 0x4c
 800123a:	4b27      	ldr	r3, [pc, #156]	; (80012d8 <MX_GPIO_Init+0x108>)
 800123c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 8001246:	2200      	movs	r2, #0
 8001248:	21b0      	movs	r1, #176	; 0xb0
 800124a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800124e:	f002 f9bb 	bl	80035c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8001252:	2200      	movs	r2, #0
 8001254:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001258:	4820      	ldr	r0, [pc, #128]	; (80012dc <MX_GPIO_Init+0x10c>)
 800125a:	f002 f9b5 	bl	80035c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800125e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001262:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001264:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001268:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126a:	2300      	movs	r3, #0
 800126c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800126e:	f107 0314 	add.w	r3, r7, #20
 8001272:	4619      	mov	r1, r3
 8001274:	481a      	ldr	r0, [pc, #104]	; (80012e0 <MX_GPIO_Init+0x110>)
 8001276:	f002 f82d 	bl	80032d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 800127a:	23b0      	movs	r3, #176	; 0xb0
 800127c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127e:	2301      	movs	r3, #1
 8001280:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001282:	2300      	movs	r3, #0
 8001284:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001286:	2300      	movs	r3, #0
 8001288:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800128a:	f107 0314 	add.w	r3, r7, #20
 800128e:	4619      	mov	r1, r3
 8001290:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001294:	f002 f81e 	bl	80032d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SMPS_PG_Pin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 8001298:	2340      	movs	r3, #64	; 0x40
 800129a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800129c:	2300      	movs	r3, #0
 800129e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012a0:	2301      	movs	r3, #1
 80012a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 80012a4:	f107 0314 	add.w	r3, r7, #20
 80012a8:	4619      	mov	r1, r3
 80012aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ae:	f002 f811 	bl	80032d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 80012b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b8:	2301      	movs	r3, #1
 80012ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c0:	2300      	movs	r3, #0
 80012c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 80012c4:	f107 0314 	add.w	r3, r7, #20
 80012c8:	4619      	mov	r1, r3
 80012ca:	4804      	ldr	r0, [pc, #16]	; (80012dc <MX_GPIO_Init+0x10c>)
 80012cc:	f002 f802 	bl	80032d4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012d0:	bf00      	nop
 80012d2:	3728      	adds	r7, #40	; 0x28
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	40021000 	.word	0x40021000
 80012dc:	48000400 	.word	0x48000400
 80012e0:	48000800 	.word	0x48000800

080012e4 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc1){
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 80012ec:	2201      	movs	r2, #1
 80012ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012f2:	4803      	ldr	r0, [pc, #12]	; (8001300 <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 80012f4:	f002 f968 	bl	80035c8 <HAL_GPIO_WritePin>
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	48000400 	.word	0x48000400

08001304 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1){
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 800130c:	2200      	movs	r2, #0
 800130e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001312:	4803      	ldr	r0, [pc, #12]	; (8001320 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001314:	f002 f958 	bl	80035c8 <HAL_GPIO_WritePin>
}
 8001318:	bf00      	nop
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	48000400 	.word	0x48000400

08001324 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001328:	b672      	cpsid	i
}
 800132a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800132c:	e7fe      	b.n	800132c <Error_Handler+0x8>
	...

08001330 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001336:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <HAL_MspInit+0x44>)
 8001338:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800133a:	4a0e      	ldr	r2, [pc, #56]	; (8001374 <HAL_MspInit+0x44>)
 800133c:	f043 0301 	orr.w	r3, r3, #1
 8001340:	6613      	str	r3, [r2, #96]	; 0x60
 8001342:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <HAL_MspInit+0x44>)
 8001344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	607b      	str	r3, [r7, #4]
 800134c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800134e:	4b09      	ldr	r3, [pc, #36]	; (8001374 <HAL_MspInit+0x44>)
 8001350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001352:	4a08      	ldr	r2, [pc, #32]	; (8001374 <HAL_MspInit+0x44>)
 8001354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001358:	6593      	str	r3, [r2, #88]	; 0x58
 800135a:	4b06      	ldr	r3, [pc, #24]	; (8001374 <HAL_MspInit+0x44>)
 800135c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800135e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001362:	603b      	str	r3, [r7, #0]
 8001364:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001366:	bf00      	nop
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	40021000 	.word	0x40021000

08001378 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b0a4      	sub	sp, #144	; 0x90
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001380:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	605a      	str	r2, [r3, #4]
 800138a:	609a      	str	r2, [r3, #8]
 800138c:	60da      	str	r2, [r3, #12]
 800138e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	2268      	movs	r2, #104	; 0x68
 8001396:	2100      	movs	r1, #0
 8001398:	4618      	mov	r0, r3
 800139a:	f004 f883 	bl	80054a4 <memset>
  if(hadc->Instance==ADC1)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a3b      	ldr	r2, [pc, #236]	; (8001490 <HAL_ADC_MspInit+0x118>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d16f      	bne.n	8001488 <HAL_ADC_MspInit+0x110>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80013a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013ac:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80013ae:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80013b2:	673b      	str	r3, [r7, #112]	; 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80013b4:	2302      	movs	r3, #2
 80013b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80013b8:	2301      	movs	r3, #1
 80013ba:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80013bc:	2308      	movs	r3, #8
 80013be:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80013c0:	2307      	movs	r3, #7
 80013c2:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80013c4:	2302      	movs	r3, #2
 80013c6:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80013c8:	2302      	movs	r3, #2
 80013ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80013cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013d0:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013d2:	f107 0314 	add.w	r3, r7, #20
 80013d6:	4618      	mov	r0, r3
 80013d8:	f002 ffc4 	bl	8004364 <HAL_RCCEx_PeriphCLKConfig>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 80013e2:	f7ff ff9f 	bl	8001324 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80013e6:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <HAL_ADC_MspInit+0x11c>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ea:	4a2a      	ldr	r2, [pc, #168]	; (8001494 <HAL_ADC_MspInit+0x11c>)
 80013ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80013f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013f2:	4b28      	ldr	r3, [pc, #160]	; (8001494 <HAL_ADC_MspInit+0x11c>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fe:	4b25      	ldr	r3, [pc, #148]	; (8001494 <HAL_ADC_MspInit+0x11c>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001402:	4a24      	ldr	r2, [pc, #144]	; (8001494 <HAL_ADC_MspInit+0x11c>)
 8001404:	f043 0304 	orr.w	r3, r3, #4
 8001408:	64d3      	str	r3, [r2, #76]	; 0x4c
 800140a:	4b22      	ldr	r3, [pc, #136]	; (8001494 <HAL_ADC_MspInit+0x11c>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140e:	f003 0304 	and.w	r3, r3, #4
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001416:	2301      	movs	r3, #1
 8001418:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800141a:	230b      	movs	r3, #11
 800141c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001426:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800142a:	4619      	mov	r1, r3
 800142c:	481a      	ldr	r0, [pc, #104]	; (8001498 <HAL_ADC_MspInit+0x120>)
 800142e:	f001 ff51 	bl	80032d4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001432:	4b1a      	ldr	r3, [pc, #104]	; (800149c <HAL_ADC_MspInit+0x124>)
 8001434:	4a1a      	ldr	r2, [pc, #104]	; (80014a0 <HAL_ADC_MspInit+0x128>)
 8001436:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001438:	4b18      	ldr	r3, [pc, #96]	; (800149c <HAL_ADC_MspInit+0x124>)
 800143a:	2200      	movs	r2, #0
 800143c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800143e:	4b17      	ldr	r3, [pc, #92]	; (800149c <HAL_ADC_MspInit+0x124>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001444:	4b15      	ldr	r3, [pc, #84]	; (800149c <HAL_ADC_MspInit+0x124>)
 8001446:	2200      	movs	r2, #0
 8001448:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800144a:	4b14      	ldr	r3, [pc, #80]	; (800149c <HAL_ADC_MspInit+0x124>)
 800144c:	2280      	movs	r2, #128	; 0x80
 800144e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001450:	4b12      	ldr	r3, [pc, #72]	; (800149c <HAL_ADC_MspInit+0x124>)
 8001452:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001456:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001458:	4b10      	ldr	r3, [pc, #64]	; (800149c <HAL_ADC_MspInit+0x124>)
 800145a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800145e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001460:	4b0e      	ldr	r3, [pc, #56]	; (800149c <HAL_ADC_MspInit+0x124>)
 8001462:	2220      	movs	r2, #32
 8001464:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001466:	4b0d      	ldr	r3, [pc, #52]	; (800149c <HAL_ADC_MspInit+0x124>)
 8001468:	2200      	movs	r2, #0
 800146a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800146c:	480b      	ldr	r0, [pc, #44]	; (800149c <HAL_ADC_MspInit+0x124>)
 800146e:	f001 fd39 	bl	8002ee4 <HAL_DMA_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <HAL_ADC_MspInit+0x104>
    {
      Error_Handler();
 8001478:	f7ff ff54 	bl	8001324 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	4a07      	ldr	r2, [pc, #28]	; (800149c <HAL_ADC_MspInit+0x124>)
 8001480:	651a      	str	r2, [r3, #80]	; 0x50
 8001482:	4a06      	ldr	r2, [pc, #24]	; (800149c <HAL_ADC_MspInit+0x124>)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001488:	bf00      	nop
 800148a:	3790      	adds	r7, #144	; 0x90
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	50040000 	.word	0x50040000
 8001494:	40021000 	.word	0x40021000
 8001498:	48000800 	.word	0x48000800
 800149c:	20000264 	.word	0x20000264
 80014a0:	40020008 	.word	0x40020008

080014a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b0a4      	sub	sp, #144	; 0x90
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ac:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
 80014ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	2268      	movs	r2, #104	; 0x68
 80014c2:	2100      	movs	r1, #0
 80014c4:	4618      	mov	r0, r3
 80014c6:	f003 ffed 	bl	80054a4 <memset>
  if(huart->Instance==USART2)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a21      	ldr	r2, [pc, #132]	; (8001554 <HAL_UART_MspInit+0xb0>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d13a      	bne.n	800154a <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80014d4:	2302      	movs	r3, #2
 80014d6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014d8:	2300      	movs	r3, #0
 80014da:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014dc:	f107 0314 	add.w	r3, r7, #20
 80014e0:	4618      	mov	r0, r3
 80014e2:	f002 ff3f 	bl	8004364 <HAL_RCCEx_PeriphCLKConfig>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014ec:	f7ff ff1a 	bl	8001324 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014f0:	4b19      	ldr	r3, [pc, #100]	; (8001558 <HAL_UART_MspInit+0xb4>)
 80014f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014f4:	4a18      	ldr	r2, [pc, #96]	; (8001558 <HAL_UART_MspInit+0xb4>)
 80014f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014fa:	6593      	str	r3, [r2, #88]	; 0x58
 80014fc:	4b16      	ldr	r3, [pc, #88]	; (8001558 <HAL_UART_MspInit+0xb4>)
 80014fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001504:	613b      	str	r3, [r7, #16]
 8001506:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001508:	4b13      	ldr	r3, [pc, #76]	; (8001558 <HAL_UART_MspInit+0xb4>)
 800150a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800150c:	4a12      	ldr	r2, [pc, #72]	; (8001558 <HAL_UART_MspInit+0xb4>)
 800150e:	f043 0301 	orr.w	r3, r3, #1
 8001512:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001514:	4b10      	ldr	r3, [pc, #64]	; (8001558 <HAL_UART_MspInit+0xb4>)
 8001516:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001518:	f003 0301 	and.w	r3, r3, #1
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001520:	230c      	movs	r3, #12
 8001522:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001524:	2302      	movs	r3, #2
 8001526:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001530:	2303      	movs	r3, #3
 8001532:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001536:	2307      	movs	r3, #7
 8001538:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800153c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001540:	4619      	mov	r1, r3
 8001542:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001546:	f001 fec5 	bl	80032d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800154a:	bf00      	nop
 800154c:	3790      	adds	r7, #144	; 0x90
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40004400 	.word	0x40004400
 8001558:	40021000 	.word	0x40021000

0800155c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001560:	e7fe      	b.n	8001560 <NMI_Handler+0x4>

08001562 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001562:	b480      	push	{r7}
 8001564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001566:	e7fe      	b.n	8001566 <HardFault_Handler+0x4>

08001568 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800156c:	e7fe      	b.n	800156c <MemManage_Handler+0x4>

0800156e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800156e:	b480      	push	{r7}
 8001570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001572:	e7fe      	b.n	8001572 <BusFault_Handler+0x4>

08001574 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001578:	e7fe      	b.n	8001578 <UsageFault_Handler+0x4>

0800157a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800157a:	b480      	push	{r7}
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800157e:	bf00      	nop
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr

08001596 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001596:	b480      	push	{r7}
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800159a:	bf00      	nop
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015a8:	f000 f96a 	bl	8001880 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015ac:	bf00      	nop
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80015b4:	4802      	ldr	r0, [pc, #8]	; (80015c0 <DMA1_Channel1_IRQHandler+0x10>)
 80015b6:	f001 fdad 	bl	8003114 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	20000264 	.word	0x20000264

080015c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  return 1;
 80015c8:	2301      	movs	r3, #1
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <_kill>:

int _kill(int pid, int sig)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015de:	f003 ff37 	bl	8005450 <__errno>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2216      	movs	r2, #22
 80015e6:	601a      	str	r2, [r3, #0]
  return -1;
 80015e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <_exit>:

void _exit (int status)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff ffe7 	bl	80015d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001606:	e7fe      	b.n	8001606 <_exit+0x12>

08001608 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
 8001618:	e00a      	b.n	8001630 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800161a:	f3af 8000 	nop.w
 800161e:	4601      	mov	r1, r0
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	1c5a      	adds	r2, r3, #1
 8001624:	60ba      	str	r2, [r7, #8]
 8001626:	b2ca      	uxtb	r2, r1
 8001628:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	3301      	adds	r3, #1
 800162e:	617b      	str	r3, [r7, #20]
 8001630:	697a      	ldr	r2, [r7, #20]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	429a      	cmp	r2, r3
 8001636:	dbf0      	blt.n	800161a <_read+0x12>
  }

  return len;
 8001638:	687b      	ldr	r3, [r7, #4]
}
 800163a:	4618      	mov	r0, r3
 800163c:	3718      	adds	r7, #24
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	b086      	sub	sp, #24
 8001646:	af00      	add	r7, sp, #0
 8001648:	60f8      	str	r0, [r7, #12]
 800164a:	60b9      	str	r1, [r7, #8]
 800164c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
 8001652:	e009      	b.n	8001668 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	1c5a      	adds	r2, r3, #1
 8001658:	60ba      	str	r2, [r7, #8]
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff fc2d 	bl	8000ebc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	3301      	adds	r3, #1
 8001666:	617b      	str	r3, [r7, #20]
 8001668:	697a      	ldr	r2, [r7, #20]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	429a      	cmp	r2, r3
 800166e:	dbf1      	blt.n	8001654 <_write+0x12>
  }
  return len;
 8001670:	687b      	ldr	r3, [r7, #4]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <_close>:

int _close(int file)
{
 800167a:	b480      	push	{r7}
 800167c:	b083      	sub	sp, #12
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001682:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001686:	4618      	mov	r0, r3
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001692:	b480      	push	{r7}
 8001694:	b083      	sub	sp, #12
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
 800169a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016a2:	605a      	str	r2, [r3, #4]
  return 0;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr

080016b2 <_isatty>:

int _isatty(int file)
{
 80016b2:	b480      	push	{r7}
 80016b4:	b083      	sub	sp, #12
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016ba:	2301      	movs	r3, #1
}
 80016bc:	4618      	mov	r0, r3
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	60b9      	str	r1, [r7, #8]
 80016d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3714      	adds	r7, #20
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
	...

080016e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016ec:	4a14      	ldr	r2, [pc, #80]	; (8001740 <_sbrk+0x5c>)
 80016ee:	4b15      	ldr	r3, [pc, #84]	; (8001744 <_sbrk+0x60>)
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016f8:	4b13      	ldr	r3, [pc, #76]	; (8001748 <_sbrk+0x64>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d102      	bne.n	8001706 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001700:	4b11      	ldr	r3, [pc, #68]	; (8001748 <_sbrk+0x64>)
 8001702:	4a12      	ldr	r2, [pc, #72]	; (800174c <_sbrk+0x68>)
 8001704:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001706:	4b10      	ldr	r3, [pc, #64]	; (8001748 <_sbrk+0x64>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4413      	add	r3, r2
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	429a      	cmp	r2, r3
 8001712:	d207      	bcs.n	8001724 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001714:	f003 fe9c 	bl	8005450 <__errno>
 8001718:	4603      	mov	r3, r0
 800171a:	220c      	movs	r2, #12
 800171c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800171e:	f04f 33ff 	mov.w	r3, #4294967295
 8001722:	e009      	b.n	8001738 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001724:	4b08      	ldr	r3, [pc, #32]	; (8001748 <_sbrk+0x64>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800172a:	4b07      	ldr	r3, [pc, #28]	; (8001748 <_sbrk+0x64>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4413      	add	r3, r2
 8001732:	4a05      	ldr	r2, [pc, #20]	; (8001748 <_sbrk+0x64>)
 8001734:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001736:	68fb      	ldr	r3, [r7, #12]
}
 8001738:	4618      	mov	r0, r3
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20028000 	.word	0x20028000
 8001744:	00000400 	.word	0x00000400
 8001748:	20000378 	.word	0x20000378
 800174c:	20000390 	.word	0x20000390

08001750 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001754:	4b06      	ldr	r3, [pc, #24]	; (8001770 <SystemInit+0x20>)
 8001756:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800175a:	4a05      	ldr	r2, [pc, #20]	; (8001770 <SystemInit+0x20>)
 800175c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001760:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001774:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001778:	f7ff ffea 	bl	8001750 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800177c:	480c      	ldr	r0, [pc, #48]	; (80017b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800177e:	490d      	ldr	r1, [pc, #52]	; (80017b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001780:	4a0d      	ldr	r2, [pc, #52]	; (80017b8 <LoopForever+0xe>)
  movs r3, #0
 8001782:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001784:	e002      	b.n	800178c <LoopCopyDataInit>

08001786 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001786:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001788:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800178a:	3304      	adds	r3, #4

0800178c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800178c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001790:	d3f9      	bcc.n	8001786 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001792:	4a0a      	ldr	r2, [pc, #40]	; (80017bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001794:	4c0a      	ldr	r4, [pc, #40]	; (80017c0 <LoopForever+0x16>)
  movs r3, #0
 8001796:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001798:	e001      	b.n	800179e <LoopFillZerobss>

0800179a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800179a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800179c:	3204      	adds	r2, #4

0800179e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a0:	d3fb      	bcc.n	800179a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017a2:	f003 fe5b 	bl	800545c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017a6:	f7ff fb9b 	bl	8000ee0 <main>

080017aa <LoopForever>:

LoopForever:
    b LoopForever
 80017aa:	e7fe      	b.n	80017aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80017ac:	20028000 	.word	0x20028000
  ldr r0, =_sdata
 80017b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80017b8:	0800836c 	.word	0x0800836c
  ldr r2, =_sbss
 80017bc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80017c0:	20000390 	.word	0x20000390

080017c4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017c4:	e7fe      	b.n	80017c4 <ADC1_IRQHandler>
	...

080017c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017ce:	2300      	movs	r3, #0
 80017d0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017d2:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <HAL_Init+0x3c>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a0b      	ldr	r2, [pc, #44]	; (8001804 <HAL_Init+0x3c>)
 80017d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017dc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017de:	2003      	movs	r0, #3
 80017e0:	f001 fb3e 	bl	8002e60 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017e4:	2000      	movs	r0, #0
 80017e6:	f000 f80f 	bl	8001808 <HAL_InitTick>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d002      	beq.n	80017f6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	71fb      	strb	r3, [r7, #7]
 80017f4:	e001      	b.n	80017fa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017f6:	f7ff fd9b 	bl	8001330 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017fa:	79fb      	ldrb	r3, [r7, #7]
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40022000 	.word	0x40022000

08001808 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001810:	2300      	movs	r3, #0
 8001812:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001814:	4b17      	ldr	r3, [pc, #92]	; (8001874 <HAL_InitTick+0x6c>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d023      	beq.n	8001864 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800181c:	4b16      	ldr	r3, [pc, #88]	; (8001878 <HAL_InitTick+0x70>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4b14      	ldr	r3, [pc, #80]	; (8001874 <HAL_InitTick+0x6c>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	4619      	mov	r1, r3
 8001826:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800182a:	fbb3 f3f1 	udiv	r3, r3, r1
 800182e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001832:	4618      	mov	r0, r3
 8001834:	f001 fb49 	bl	8002eca <HAL_SYSTICK_Config>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d10f      	bne.n	800185e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2b0f      	cmp	r3, #15
 8001842:	d809      	bhi.n	8001858 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001844:	2200      	movs	r2, #0
 8001846:	6879      	ldr	r1, [r7, #4]
 8001848:	f04f 30ff 	mov.w	r0, #4294967295
 800184c:	f001 fb13 	bl	8002e76 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001850:	4a0a      	ldr	r2, [pc, #40]	; (800187c <HAL_InitTick+0x74>)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	e007      	b.n	8001868 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	73fb      	strb	r3, [r7, #15]
 800185c:	e004      	b.n	8001868 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	73fb      	strb	r3, [r7, #15]
 8001862:	e001      	b.n	8001868 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001868:	7bfb      	ldrb	r3, [r7, #15]
}
 800186a:	4618      	mov	r0, r3
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	2000000c 	.word	0x2000000c
 8001878:	20000004 	.word	0x20000004
 800187c:	20000008 	.word	0x20000008

08001880 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001884:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <HAL_IncTick+0x20>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	461a      	mov	r2, r3
 800188a:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <HAL_IncTick+0x24>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4413      	add	r3, r2
 8001890:	4a04      	ldr	r2, [pc, #16]	; (80018a4 <HAL_IncTick+0x24>)
 8001892:	6013      	str	r3, [r2, #0]
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	2000000c 	.word	0x2000000c
 80018a4:	2000037c 	.word	0x2000037c

080018a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  return uwTick;
 80018ac:	4b03      	ldr	r3, [pc, #12]	; (80018bc <HAL_GetTick+0x14>)
 80018ae:	681b      	ldr	r3, [r3, #0]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	2000037c 	.word	0x2000037c

080018c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018c8:	f7ff ffee 	bl	80018a8 <HAL_GetTick>
 80018cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018d8:	d005      	beq.n	80018e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80018da:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <HAL_Delay+0x44>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	461a      	mov	r2, r3
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	4413      	add	r3, r2
 80018e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018e6:	bf00      	nop
 80018e8:	f7ff ffde 	bl	80018a8 <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d8f7      	bhi.n	80018e8 <HAL_Delay+0x28>
  {
  }
}
 80018f8:	bf00      	nop
 80018fa:	bf00      	nop
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	2000000c 	.word	0x2000000c

08001908 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	431a      	orrs	r2, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	609a      	str	r2, [r3, #8]
}
 8001922:	bf00      	nop
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr

0800192e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800192e:	b480      	push	{r7}
 8001930:	b083      	sub	sp, #12
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
 8001936:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	431a      	orrs	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	609a      	str	r2, [r3, #8]
}
 8001948:	bf00      	nop
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001964:	4618      	mov	r0, r3
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001970:	b480      	push	{r7}
 8001972:	b087      	sub	sp, #28
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
 800197c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	3360      	adds	r3, #96	; 0x60
 8001982:	461a      	mov	r2, r3
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	4413      	add	r3, r2
 800198a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4b08      	ldr	r3, [pc, #32]	; (80019b4 <LL_ADC_SetOffset+0x44>)
 8001992:	4013      	ands	r3, r2
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800199a:	683a      	ldr	r2, [r7, #0]
 800199c:	430a      	orrs	r2, r1
 800199e:	4313      	orrs	r3, r2
 80019a0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80019a8:	bf00      	nop
 80019aa:	371c      	adds	r7, #28
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr
 80019b4:	03fff000 	.word	0x03fff000

080019b8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	3360      	adds	r3, #96	; 0x60
 80019c6:	461a      	mov	r2, r3
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3714      	adds	r7, #20
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b087      	sub	sp, #28
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	3360      	adds	r3, #96	; 0x60
 80019f4:	461a      	mov	r2, r3
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	4413      	add	r3, r2
 80019fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	431a      	orrs	r2, r3
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001a0e:	bf00      	nop
 8001a10:	371c      	adds	r7, #28
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr

08001a1a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	b083      	sub	sp, #12
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
 8001a22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	431a      	orrs	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	615a      	str	r2, [r3, #20]
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d101      	bne.n	8001a58 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001a54:	2301      	movs	r3, #1
 8001a56:	e000      	b.n	8001a5a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001a66:	b480      	push	{r7}
 8001a68:	b087      	sub	sp, #28
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	60f8      	str	r0, [r7, #12]
 8001a6e:	60b9      	str	r1, [r7, #8]
 8001a70:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	3330      	adds	r3, #48	; 0x30
 8001a76:	461a      	mov	r2, r3
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	0a1b      	lsrs	r3, r3, #8
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	f003 030c 	and.w	r3, r3, #12
 8001a82:	4413      	add	r3, r2
 8001a84:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	f003 031f 	and.w	r3, r3, #31
 8001a90:	211f      	movs	r1, #31
 8001a92:	fa01 f303 	lsl.w	r3, r1, r3
 8001a96:	43db      	mvns	r3, r3
 8001a98:	401a      	ands	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	0e9b      	lsrs	r3, r3, #26
 8001a9e:	f003 011f 	and.w	r1, r3, #31
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	f003 031f 	and.w	r3, r3, #31
 8001aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aac:	431a      	orrs	r2, r3
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001ab2:	bf00      	nop
 8001ab4:	371c      	adds	r7, #28
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr

08001abe <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b087      	sub	sp, #28
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	60f8      	str	r0, [r7, #12]
 8001ac6:	60b9      	str	r1, [r7, #8]
 8001ac8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	3314      	adds	r3, #20
 8001ace:	461a      	mov	r2, r3
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	0e5b      	lsrs	r3, r3, #25
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	f003 0304 	and.w	r3, r3, #4
 8001ada:	4413      	add	r3, r2
 8001adc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	0d1b      	lsrs	r3, r3, #20
 8001ae6:	f003 031f 	and.w	r3, r3, #31
 8001aea:	2107      	movs	r1, #7
 8001aec:	fa01 f303 	lsl.w	r3, r1, r3
 8001af0:	43db      	mvns	r3, r3
 8001af2:	401a      	ands	r2, r3
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	0d1b      	lsrs	r3, r3, #20
 8001af8:	f003 031f 	and.w	r3, r3, #31
 8001afc:	6879      	ldr	r1, [r7, #4]
 8001afe:	fa01 f303 	lsl.w	r3, r1, r3
 8001b02:	431a      	orrs	r2, r3
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001b08:	bf00      	nop
 8001b0a:	371c      	adds	r7, #28
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	60f8      	str	r0, [r7, #12]
 8001b1c:	60b9      	str	r1, [r7, #8]
 8001b1e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	401a      	ands	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f003 0318 	and.w	r3, r3, #24
 8001b36:	4908      	ldr	r1, [pc, #32]	; (8001b58 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001b38:	40d9      	lsrs	r1, r3
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	400b      	ands	r3, r1
 8001b3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b42:	431a      	orrs	r2, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001b4a:	bf00      	nop
 8001b4c:	3714      	adds	r7, #20
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	0007ffff 	.word	0x0007ffff

08001b5c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001b6c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	6093      	str	r3, [r2, #8]
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b94:	d101      	bne.n	8001b9a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b96:	2301      	movs	r3, #1
 8001b98:	e000      	b.n	8001b9c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b9a:	2300      	movs	r3, #0
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001bb8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001bbc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001be4:	d101      	bne.n	8001bea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c0c:	f043 0201 	orr.w	r2, r3, #1
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001c14:	bf00      	nop
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c30:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c34:	f043 0202 	orr.w	r2, r3, #2
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr

08001c48 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d101      	bne.n	8001c60 <LL_ADC_IsEnabled+0x18>
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e000      	b.n	8001c62 <LL_ADC_IsEnabled+0x1a>
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d101      	bne.n	8001c86 <LL_ADC_IsDisableOngoing+0x18>
 8001c82:	2301      	movs	r3, #1
 8001c84:	e000      	b.n	8001c88 <LL_ADC_IsDisableOngoing+0x1a>
 8001c86:	2300      	movs	r3, #0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001ca4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ca8:	f043 0204 	orr.w	r2, r3, #4
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	f003 0304 	and.w	r3, r3, #4
 8001ccc:	2b04      	cmp	r3, #4
 8001cce:	d101      	bne.n	8001cd4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e000      	b.n	8001cd6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001cd4:	2300      	movs	r3, #0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr

08001ce2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	b083      	sub	sp, #12
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f003 0308 	and.w	r3, r3, #8
 8001cf2:	2b08      	cmp	r3, #8
 8001cf4:	d101      	bne.n	8001cfa <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e000      	b.n	8001cfc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b088      	sub	sp, #32
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d10:	2300      	movs	r3, #0
 8001d12:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d101      	bne.n	8001d22 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e12f      	b.n	8001f82 <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	691b      	ldr	r3, [r3, #16]
 8001d26:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d109      	bne.n	8001d44 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f7ff fb21 	bl	8001378 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff ff19 	bl	8001b80 <LL_ADC_IsDeepPowerDownEnabled>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d004      	beq.n	8001d5e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff feff 	bl	8001b5c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff ff34 	bl	8001bd0 <LL_ADC_IsInternalRegulatorEnabled>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d115      	bne.n	8001d9a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff ff18 	bl	8001ba8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d78:	4b84      	ldr	r3, [pc, #528]	; (8001f8c <HAL_ADC_Init+0x284>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	099b      	lsrs	r3, r3, #6
 8001d7e:	4a84      	ldr	r2, [pc, #528]	; (8001f90 <HAL_ADC_Init+0x288>)
 8001d80:	fba2 2303 	umull	r2, r3, r2, r3
 8001d84:	099b      	lsrs	r3, r3, #6
 8001d86:	3301      	adds	r3, #1
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d8c:	e002      	b.n	8001d94 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	3b01      	subs	r3, #1
 8001d92:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d1f9      	bne.n	8001d8e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff ff16 	bl	8001bd0 <LL_ADC_IsInternalRegulatorEnabled>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d10d      	bne.n	8001dc6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dae:	f043 0210 	orr.w	r2, r3, #16
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dba:	f043 0201 	orr.w	r2, r3, #1
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7ff ff76 	bl	8001cbc <LL_ADC_REG_IsConversionOngoing>
 8001dd0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dd6:	f003 0310 	and.w	r3, r3, #16
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	f040 80c8 	bne.w	8001f70 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f040 80c4 	bne.w	8001f70 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dec:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001df0:	f043 0202 	orr.w	r2, r3, #2
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff ff23 	bl	8001c48 <LL_ADC_IsEnabled>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d10b      	bne.n	8001e20 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001e08:	4862      	ldr	r0, [pc, #392]	; (8001f94 <HAL_ADC_Init+0x28c>)
 8001e0a:	f7ff ff1d 	bl	8001c48 <LL_ADC_IsEnabled>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d105      	bne.n	8001e20 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	4619      	mov	r1, r3
 8001e1a:	485f      	ldr	r0, [pc, #380]	; (8001f98 <HAL_ADC_Init+0x290>)
 8001e1c:	f7ff fd74 	bl	8001908 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	7e5b      	ldrb	r3, [r3, #25]
 8001e24:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e2a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001e30:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001e36:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e3e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e40:	4313      	orrs	r3, r2
 8001e42:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d106      	bne.n	8001e5c <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e52:	3b01      	subs	r3, #1
 8001e54:	045b      	lsls	r3, r3, #17
 8001e56:	69ba      	ldr	r2, [r7, #24]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d009      	beq.n	8001e78 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e68:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e70:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68da      	ldr	r2, [r3, #12]
 8001e7e:	4b47      	ldr	r3, [pc, #284]	; (8001f9c <HAL_ADC_Init+0x294>)
 8001e80:	4013      	ands	r3, r2
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	6812      	ldr	r2, [r2, #0]
 8001e86:	69b9      	ldr	r1, [r7, #24]
 8001e88:	430b      	orrs	r3, r1
 8001e8a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff ff13 	bl	8001cbc <LL_ADC_REG_IsConversionOngoing>
 8001e96:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff ff20 	bl	8001ce2 <LL_ADC_INJ_IsConversionOngoing>
 8001ea2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d140      	bne.n	8001f2c <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d13d      	bne.n	8001f2c <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	7e1b      	ldrb	r3, [r3, #24]
 8001eb8:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001eba:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001ec2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001ed2:	f023 0306 	bic.w	r3, r3, #6
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	6812      	ldr	r2, [r2, #0]
 8001eda:	69b9      	ldr	r1, [r7, #24]
 8001edc:	430b      	orrs	r3, r1
 8001ede:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d118      	bne.n	8001f1c <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001ef4:	f023 0304 	bic.w	r3, r3, #4
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001f00:	4311      	orrs	r1, r2
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f06:	4311      	orrs	r1, r2
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	431a      	orrs	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f042 0201 	orr.w	r2, r2, #1
 8001f18:	611a      	str	r2, [r3, #16]
 8001f1a:	e007      	b.n	8001f2c <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	691a      	ldr	r2, [r3, #16]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f022 0201 	bic.w	r2, r2, #1
 8001f2a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	691b      	ldr	r3, [r3, #16]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d10c      	bne.n	8001f4e <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3a:	f023 010f 	bic.w	r1, r3, #15
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	1e5a      	subs	r2, r3, #1
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	631a      	str	r2, [r3, #48]	; 0x30
 8001f4c:	e007      	b.n	8001f5e <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f022 020f 	bic.w	r2, r2, #15
 8001f5c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f62:	f023 0303 	bic.w	r3, r3, #3
 8001f66:	f043 0201 	orr.w	r2, r3, #1
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	659a      	str	r2, [r3, #88]	; 0x58
 8001f6e:	e007      	b.n	8001f80 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f74:	f043 0210 	orr.w	r2, r3, #16
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f80:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3720      	adds	r7, #32
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20000004 	.word	0x20000004
 8001f90:	053e2d63 	.word	0x053e2d63
 8001f94:	50040000 	.word	0x50040000
 8001f98:	50040300 	.word	0x50040300
 8001f9c:	fff0c007 	.word	0xfff0c007

08001fa0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff fe83 	bl	8001cbc <LL_ADC_REG_IsConversionOngoing>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d167      	bne.n	800208c <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d101      	bne.n	8001fca <HAL_ADC_Start_DMA+0x2a>
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	e063      	b.n	8002092 <HAL_ADC_Start_DMA+0xf2>
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001fd2:	68f8      	ldr	r0, [r7, #12]
 8001fd4:	f000 fc6e 	bl	80028b4 <ADC_Enable>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001fdc:	7dfb      	ldrb	r3, [r7, #23]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d14f      	bne.n	8002082 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001fea:	f023 0301 	bic.w	r3, r3, #1
 8001fee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	659a      	str	r2, [r3, #88]	; 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ffa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d006      	beq.n	8002010 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002006:	f023 0206 	bic.w	r2, r3, #6
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	65da      	str	r2, [r3, #92]	; 0x5c
 800200e:	e002      	b.n	8002016 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2200      	movs	r2, #0
 8002014:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800201a:	4a20      	ldr	r2, [pc, #128]	; (800209c <HAL_ADC_Start_DMA+0xfc>)
 800201c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002022:	4a1f      	ldr	r2, [pc, #124]	; (80020a0 <HAL_ADC_Start_DMA+0x100>)
 8002024:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800202a:	4a1e      	ldr	r2, [pc, #120]	; (80020a4 <HAL_ADC_Start_DMA+0x104>)
 800202c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	221c      	movs	r2, #28
 8002034:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2200      	movs	r2, #0
 800203a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	685a      	ldr	r2, [r3, #4]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f042 0210 	orr.w	r2, r2, #16
 800204c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	68da      	ldr	r2, [r3, #12]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f042 0201 	orr.w	r2, r2, #1
 800205c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	3340      	adds	r3, #64	; 0x40
 8002068:	4619      	mov	r1, r3
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f000 fff1 	bl	8003054 <HAL_DMA_Start_IT>
 8002072:	4603      	mov	r3, r0
 8002074:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff fe0a 	bl	8001c94 <LL_ADC_REG_StartConversion>
 8002080:	e006      	b.n	8002090 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	2200      	movs	r2, #0
 8002086:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 800208a:	e001      	b.n	8002090 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800208c:	2302      	movs	r3, #2
 800208e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002090:	7dfb      	ldrb	r3, [r7, #23]
}
 8002092:	4618      	mov	r0, r3
 8002094:	3718      	adds	r7, #24
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	08002a7f 	.word	0x08002a7f
 80020a0:	08002b57 	.word	0x08002b57
 80020a4:	08002b73 	.word	0x08002b73

080020a8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b0b6      	sub	sp, #216	; 0xd8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020c6:	2300      	movs	r3, #0
 80020c8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80020cc:	2300      	movs	r3, #0
 80020ce:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d101      	bne.n	80020de <HAL_ADC_ConfigChannel+0x22>
 80020da:	2302      	movs	r3, #2
 80020dc:	e3d5      	b.n	800288a <HAL_ADC_ConfigChannel+0x7ce>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2201      	movs	r2, #1
 80020e2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff fde6 	bl	8001cbc <LL_ADC_REG_IsConversionOngoing>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f040 83ba 	bne.w	800286c <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	2b05      	cmp	r3, #5
 80020fe:	d824      	bhi.n	800214a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	3b02      	subs	r3, #2
 8002106:	2b03      	cmp	r3, #3
 8002108:	d81b      	bhi.n	8002142 <HAL_ADC_ConfigChannel+0x86>
 800210a:	a201      	add	r2, pc, #4	; (adr r2, 8002110 <HAL_ADC_ConfigChannel+0x54>)
 800210c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002110:	08002121 	.word	0x08002121
 8002114:	08002129 	.word	0x08002129
 8002118:	08002131 	.word	0x08002131
 800211c:	08002139 	.word	0x08002139
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	220c      	movs	r2, #12
 8002124:	605a      	str	r2, [r3, #4]
          break;
 8002126:	e011      	b.n	800214c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	2212      	movs	r2, #18
 800212c:	605a      	str	r2, [r3, #4]
          break;
 800212e:	e00d      	b.n	800214c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	2218      	movs	r2, #24
 8002134:	605a      	str	r2, [r3, #4]
          break;
 8002136:	e009      	b.n	800214c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800213e:	605a      	str	r2, [r3, #4]
          break;
 8002140:	e004      	b.n	800214c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	2206      	movs	r2, #6
 8002146:	605a      	str	r2, [r3, #4]
          break;
 8002148:	e000      	b.n	800214c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800214a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6818      	ldr	r0, [r3, #0]
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	6859      	ldr	r1, [r3, #4]
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	461a      	mov	r2, r3
 800215a:	f7ff fc84 	bl	8001a66 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4618      	mov	r0, r3
 8002164:	f7ff fdaa 	bl	8001cbc <LL_ADC_REG_IsConversionOngoing>
 8002168:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff fdb6 	bl	8001ce2 <LL_ADC_INJ_IsConversionOngoing>
 8002176:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800217a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800217e:	2b00      	cmp	r3, #0
 8002180:	f040 81c1 	bne.w	8002506 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002184:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002188:	2b00      	cmp	r3, #0
 800218a:	f040 81bc 	bne.w	8002506 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002196:	d10f      	bne.n	80021b8 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6818      	ldr	r0, [r3, #0]
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2200      	movs	r2, #0
 80021a2:	4619      	mov	r1, r3
 80021a4:	f7ff fc8b 	bl	8001abe <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff fc32 	bl	8001a1a <LL_ADC_SetSamplingTimeCommonConfig>
 80021b6:	e00e      	b.n	80021d6 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6818      	ldr	r0, [r3, #0]
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	6819      	ldr	r1, [r3, #0]
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	461a      	mov	r2, r3
 80021c6:	f7ff fc7a 	bl	8001abe <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2100      	movs	r1, #0
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7ff fc22 	bl	8001a1a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	695a      	ldr	r2, [r3, #20]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	08db      	lsrs	r3, r3, #3
 80021e2:	f003 0303 	and.w	r3, r3, #3
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	691b      	ldr	r3, [r3, #16]
 80021f4:	2b04      	cmp	r3, #4
 80021f6:	d00a      	beq.n	800220e <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6818      	ldr	r0, [r3, #0]
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	6919      	ldr	r1, [r3, #16]
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002208:	f7ff fbb2 	bl	8001970 <LL_ADC_SetOffset>
 800220c:	e17b      	b.n	8002506 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	2100      	movs	r1, #0
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff fbcf 	bl	80019b8 <LL_ADC_GetOffsetChannel>
 800221a:	4603      	mov	r3, r0
 800221c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002220:	2b00      	cmp	r3, #0
 8002222:	d10a      	bne.n	800223a <HAL_ADC_ConfigChannel+0x17e>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2100      	movs	r1, #0
 800222a:	4618      	mov	r0, r3
 800222c:	f7ff fbc4 	bl	80019b8 <LL_ADC_GetOffsetChannel>
 8002230:	4603      	mov	r3, r0
 8002232:	0e9b      	lsrs	r3, r3, #26
 8002234:	f003 021f 	and.w	r2, r3, #31
 8002238:	e01e      	b.n	8002278 <HAL_ADC_ConfigChannel+0x1bc>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2100      	movs	r1, #0
 8002240:	4618      	mov	r0, r3
 8002242:	f7ff fbb9 	bl	80019b8 <LL_ADC_GetOffsetChannel>
 8002246:	4603      	mov	r3, r0
 8002248:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800224c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002250:	fa93 f3a3 	rbit	r3, r3
 8002254:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002258:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800225c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002260:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d101      	bne.n	800226c <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8002268:	2320      	movs	r3, #32
 800226a:	e004      	b.n	8002276 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 800226c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002270:	fab3 f383 	clz	r3, r3
 8002274:	b2db      	uxtb	r3, r3
 8002276:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002280:	2b00      	cmp	r3, #0
 8002282:	d105      	bne.n	8002290 <HAL_ADC_ConfigChannel+0x1d4>
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	0e9b      	lsrs	r3, r3, #26
 800228a:	f003 031f 	and.w	r3, r3, #31
 800228e:	e018      	b.n	80022c2 <HAL_ADC_ConfigChannel+0x206>
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002298:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800229c:	fa93 f3a3 	rbit	r3, r3
 80022a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80022a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80022a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80022ac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d101      	bne.n	80022b8 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80022b4:	2320      	movs	r3, #32
 80022b6:	e004      	b.n	80022c2 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 80022b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80022bc:	fab3 f383 	clz	r3, r3
 80022c0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d106      	bne.n	80022d4 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2200      	movs	r2, #0
 80022cc:	2100      	movs	r1, #0
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7ff fb88 	bl	80019e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2101      	movs	r1, #1
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff fb6c 	bl	80019b8 <LL_ADC_GetOffsetChannel>
 80022e0:	4603      	mov	r3, r0
 80022e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d10a      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x244>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2101      	movs	r1, #1
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7ff fb61 	bl	80019b8 <LL_ADC_GetOffsetChannel>
 80022f6:	4603      	mov	r3, r0
 80022f8:	0e9b      	lsrs	r3, r3, #26
 80022fa:	f003 021f 	and.w	r2, r3, #31
 80022fe:	e01e      	b.n	800233e <HAL_ADC_ConfigChannel+0x282>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2101      	movs	r1, #1
 8002306:	4618      	mov	r0, r3
 8002308:	f7ff fb56 	bl	80019b8 <LL_ADC_GetOffsetChannel>
 800230c:	4603      	mov	r3, r0
 800230e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002312:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002316:	fa93 f3a3 	rbit	r3, r3
 800231a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800231e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002322:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002326:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800232a:	2b00      	cmp	r3, #0
 800232c:	d101      	bne.n	8002332 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 800232e:	2320      	movs	r3, #32
 8002330:	e004      	b.n	800233c <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8002332:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002336:	fab3 f383 	clz	r3, r3
 800233a:	b2db      	uxtb	r3, r3
 800233c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002346:	2b00      	cmp	r3, #0
 8002348:	d105      	bne.n	8002356 <HAL_ADC_ConfigChannel+0x29a>
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	0e9b      	lsrs	r3, r3, #26
 8002350:	f003 031f 	and.w	r3, r3, #31
 8002354:	e018      	b.n	8002388 <HAL_ADC_ConfigChannel+0x2cc>
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800235e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002362:	fa93 f3a3 	rbit	r3, r3
 8002366:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800236a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800236e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002372:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 800237a:	2320      	movs	r3, #32
 800237c:	e004      	b.n	8002388 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 800237e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002382:	fab3 f383 	clz	r3, r3
 8002386:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002388:	429a      	cmp	r2, r3
 800238a:	d106      	bne.n	800239a <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2200      	movs	r2, #0
 8002392:	2101      	movs	r1, #1
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff fb25 	bl	80019e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2102      	movs	r1, #2
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7ff fb09 	bl	80019b8 <LL_ADC_GetOffsetChannel>
 80023a6:	4603      	mov	r3, r0
 80023a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d10a      	bne.n	80023c6 <HAL_ADC_ConfigChannel+0x30a>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2102      	movs	r1, #2
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff fafe 	bl	80019b8 <LL_ADC_GetOffsetChannel>
 80023bc:	4603      	mov	r3, r0
 80023be:	0e9b      	lsrs	r3, r3, #26
 80023c0:	f003 021f 	and.w	r2, r3, #31
 80023c4:	e01e      	b.n	8002404 <HAL_ADC_ConfigChannel+0x348>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2102      	movs	r1, #2
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7ff faf3 	bl	80019b8 <LL_ADC_GetOffsetChannel>
 80023d2:	4603      	mov	r3, r0
 80023d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80023dc:	fa93 f3a3 	rbit	r3, r3
 80023e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80023e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80023e8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80023ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 80023f4:	2320      	movs	r3, #32
 80023f6:	e004      	b.n	8002402 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 80023f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80023fc:	fab3 f383 	clz	r3, r3
 8002400:	b2db      	uxtb	r3, r3
 8002402:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800240c:	2b00      	cmp	r3, #0
 800240e:	d105      	bne.n	800241c <HAL_ADC_ConfigChannel+0x360>
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	0e9b      	lsrs	r3, r3, #26
 8002416:	f003 031f 	and.w	r3, r3, #31
 800241a:	e016      	b.n	800244a <HAL_ADC_ConfigChannel+0x38e>
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002424:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002428:	fa93 f3a3 	rbit	r3, r3
 800242c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800242e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002430:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002434:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002438:	2b00      	cmp	r3, #0
 800243a:	d101      	bne.n	8002440 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 800243c:	2320      	movs	r3, #32
 800243e:	e004      	b.n	800244a <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8002440:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002444:	fab3 f383 	clz	r3, r3
 8002448:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800244a:	429a      	cmp	r2, r3
 800244c:	d106      	bne.n	800245c <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2200      	movs	r2, #0
 8002454:	2102      	movs	r1, #2
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff fac4 	bl	80019e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2103      	movs	r1, #3
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff faa8 	bl	80019b8 <LL_ADC_GetOffsetChannel>
 8002468:	4603      	mov	r3, r0
 800246a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800246e:	2b00      	cmp	r3, #0
 8002470:	d10a      	bne.n	8002488 <HAL_ADC_ConfigChannel+0x3cc>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2103      	movs	r1, #3
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff fa9d 	bl	80019b8 <LL_ADC_GetOffsetChannel>
 800247e:	4603      	mov	r3, r0
 8002480:	0e9b      	lsrs	r3, r3, #26
 8002482:	f003 021f 	and.w	r2, r3, #31
 8002486:	e017      	b.n	80024b8 <HAL_ADC_ConfigChannel+0x3fc>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2103      	movs	r1, #3
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff fa92 	bl	80019b8 <LL_ADC_GetOffsetChannel>
 8002494:	4603      	mov	r3, r0
 8002496:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002498:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800249a:	fa93 f3a3 	rbit	r3, r3
 800249e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80024a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80024a2:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80024a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d101      	bne.n	80024ae <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80024aa:	2320      	movs	r3, #32
 80024ac:	e003      	b.n	80024b6 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80024ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80024b0:	fab3 f383 	clz	r3, r3
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d105      	bne.n	80024d0 <HAL_ADC_ConfigChannel+0x414>
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	0e9b      	lsrs	r3, r3, #26
 80024ca:	f003 031f 	and.w	r3, r3, #31
 80024ce:	e011      	b.n	80024f4 <HAL_ADC_ConfigChannel+0x438>
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80024d8:	fa93 f3a3 	rbit	r3, r3
 80024dc:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80024de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80024e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80024e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d101      	bne.n	80024ec <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80024e8:	2320      	movs	r3, #32
 80024ea:	e003      	b.n	80024f4 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80024ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024ee:	fab3 f383 	clz	r3, r3
 80024f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d106      	bne.n	8002506 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2200      	movs	r2, #0
 80024fe:	2103      	movs	r1, #3
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff fa6f 	bl	80019e4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff fb9c 	bl	8001c48 <LL_ADC_IsEnabled>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	f040 8140 	bne.w	8002798 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6818      	ldr	r0, [r3, #0]
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	6819      	ldr	r1, [r3, #0]
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	461a      	mov	r2, r3
 8002526:	f7ff faf5 	bl	8001b14 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	68db      	ldr	r3, [r3, #12]
 800252e:	4a8f      	ldr	r2, [pc, #572]	; (800276c <HAL_ADC_ConfigChannel+0x6b0>)
 8002530:	4293      	cmp	r3, r2
 8002532:	f040 8131 	bne.w	8002798 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002542:	2b00      	cmp	r3, #0
 8002544:	d10b      	bne.n	800255e <HAL_ADC_ConfigChannel+0x4a2>
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	0e9b      	lsrs	r3, r3, #26
 800254c:	3301      	adds	r3, #1
 800254e:	f003 031f 	and.w	r3, r3, #31
 8002552:	2b09      	cmp	r3, #9
 8002554:	bf94      	ite	ls
 8002556:	2301      	movls	r3, #1
 8002558:	2300      	movhi	r3, #0
 800255a:	b2db      	uxtb	r3, r3
 800255c:	e019      	b.n	8002592 <HAL_ADC_ConfigChannel+0x4d6>
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002564:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002566:	fa93 f3a3 	rbit	r3, r3
 800256a:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800256c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800256e:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002570:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002572:	2b00      	cmp	r3, #0
 8002574:	d101      	bne.n	800257a <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8002576:	2320      	movs	r3, #32
 8002578:	e003      	b.n	8002582 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800257a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800257c:	fab3 f383 	clz	r3, r3
 8002580:	b2db      	uxtb	r3, r3
 8002582:	3301      	adds	r3, #1
 8002584:	f003 031f 	and.w	r3, r3, #31
 8002588:	2b09      	cmp	r3, #9
 800258a:	bf94      	ite	ls
 800258c:	2301      	movls	r3, #1
 800258e:	2300      	movhi	r3, #0
 8002590:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002592:	2b00      	cmp	r3, #0
 8002594:	d079      	beq.n	800268a <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d107      	bne.n	80025b2 <HAL_ADC_ConfigChannel+0x4f6>
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	0e9b      	lsrs	r3, r3, #26
 80025a8:	3301      	adds	r3, #1
 80025aa:	069b      	lsls	r3, r3, #26
 80025ac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025b0:	e015      	b.n	80025de <HAL_ADC_ConfigChannel+0x522>
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80025ba:	fa93 f3a3 	rbit	r3, r3
 80025be:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80025c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025c2:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80025c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 80025ca:	2320      	movs	r3, #32
 80025cc:	e003      	b.n	80025d6 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80025ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025d0:	fab3 f383 	clz	r3, r3
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	3301      	adds	r3, #1
 80025d8:	069b      	lsls	r3, r3, #26
 80025da:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d109      	bne.n	80025fe <HAL_ADC_ConfigChannel+0x542>
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	0e9b      	lsrs	r3, r3, #26
 80025f0:	3301      	adds	r3, #1
 80025f2:	f003 031f 	and.w	r3, r3, #31
 80025f6:	2101      	movs	r1, #1
 80025f8:	fa01 f303 	lsl.w	r3, r1, r3
 80025fc:	e017      	b.n	800262e <HAL_ADC_ConfigChannel+0x572>
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002604:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002606:	fa93 f3a3 	rbit	r3, r3
 800260a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800260c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800260e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002610:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002612:	2b00      	cmp	r3, #0
 8002614:	d101      	bne.n	800261a <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8002616:	2320      	movs	r3, #32
 8002618:	e003      	b.n	8002622 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 800261a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800261c:	fab3 f383 	clz	r3, r3
 8002620:	b2db      	uxtb	r3, r3
 8002622:	3301      	adds	r3, #1
 8002624:	f003 031f 	and.w	r3, r3, #31
 8002628:	2101      	movs	r1, #1
 800262a:	fa01 f303 	lsl.w	r3, r1, r3
 800262e:	ea42 0103 	orr.w	r1, r2, r3
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800263a:	2b00      	cmp	r3, #0
 800263c:	d10a      	bne.n	8002654 <HAL_ADC_ConfigChannel+0x598>
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	0e9b      	lsrs	r3, r3, #26
 8002644:	3301      	adds	r3, #1
 8002646:	f003 021f 	and.w	r2, r3, #31
 800264a:	4613      	mov	r3, r2
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	4413      	add	r3, r2
 8002650:	051b      	lsls	r3, r3, #20
 8002652:	e018      	b.n	8002686 <HAL_ADC_ConfigChannel+0x5ca>
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800265a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800265c:	fa93 f3a3 	rbit	r3, r3
 8002660:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002664:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002666:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002668:	2b00      	cmp	r3, #0
 800266a:	d101      	bne.n	8002670 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 800266c:	2320      	movs	r3, #32
 800266e:	e003      	b.n	8002678 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8002670:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002672:	fab3 f383 	clz	r3, r3
 8002676:	b2db      	uxtb	r3, r3
 8002678:	3301      	adds	r3, #1
 800267a:	f003 021f 	and.w	r2, r3, #31
 800267e:	4613      	mov	r3, r2
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	4413      	add	r3, r2
 8002684:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002686:	430b      	orrs	r3, r1
 8002688:	e081      	b.n	800278e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002692:	2b00      	cmp	r3, #0
 8002694:	d107      	bne.n	80026a6 <HAL_ADC_ConfigChannel+0x5ea>
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	0e9b      	lsrs	r3, r3, #26
 800269c:	3301      	adds	r3, #1
 800269e:	069b      	lsls	r3, r3, #26
 80026a0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026a4:	e015      	b.n	80026d2 <HAL_ADC_ConfigChannel+0x616>
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026ae:	fa93 f3a3 	rbit	r3, r3
 80026b2:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80026b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026b6:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80026b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d101      	bne.n	80026c2 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 80026be:	2320      	movs	r3, #32
 80026c0:	e003      	b.n	80026ca <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80026c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026c4:	fab3 f383 	clz	r3, r3
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	3301      	adds	r3, #1
 80026cc:	069b      	lsls	r3, r3, #26
 80026ce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d109      	bne.n	80026f2 <HAL_ADC_ConfigChannel+0x636>
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	0e9b      	lsrs	r3, r3, #26
 80026e4:	3301      	adds	r3, #1
 80026e6:	f003 031f 	and.w	r3, r3, #31
 80026ea:	2101      	movs	r1, #1
 80026ec:	fa01 f303 	lsl.w	r3, r1, r3
 80026f0:	e017      	b.n	8002722 <HAL_ADC_ConfigChannel+0x666>
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f8:	6a3b      	ldr	r3, [r7, #32]
 80026fa:	fa93 f3a3 	rbit	r3, r3
 80026fe:	61fb      	str	r3, [r7, #28]
  return result;
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 800270a:	2320      	movs	r3, #32
 800270c:	e003      	b.n	8002716 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 800270e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002710:	fab3 f383 	clz	r3, r3
 8002714:	b2db      	uxtb	r3, r3
 8002716:	3301      	adds	r3, #1
 8002718:	f003 031f 	and.w	r3, r3, #31
 800271c:	2101      	movs	r1, #1
 800271e:	fa01 f303 	lsl.w	r3, r1, r3
 8002722:	ea42 0103 	orr.w	r1, r2, r3
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800272e:	2b00      	cmp	r3, #0
 8002730:	d10d      	bne.n	800274e <HAL_ADC_ConfigChannel+0x692>
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	0e9b      	lsrs	r3, r3, #26
 8002738:	3301      	adds	r3, #1
 800273a:	f003 021f 	and.w	r2, r3, #31
 800273e:	4613      	mov	r3, r2
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	4413      	add	r3, r2
 8002744:	3b1e      	subs	r3, #30
 8002746:	051b      	lsls	r3, r3, #20
 8002748:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800274c:	e01e      	b.n	800278c <HAL_ADC_ConfigChannel+0x6d0>
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	fa93 f3a3 	rbit	r3, r3
 800275a:	613b      	str	r3, [r7, #16]
  return result;
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d104      	bne.n	8002770 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002766:	2320      	movs	r3, #32
 8002768:	e006      	b.n	8002778 <HAL_ADC_ConfigChannel+0x6bc>
 800276a:	bf00      	nop
 800276c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	fab3 f383 	clz	r3, r3
 8002776:	b2db      	uxtb	r3, r3
 8002778:	3301      	adds	r3, #1
 800277a:	f003 021f 	and.w	r2, r3, #31
 800277e:	4613      	mov	r3, r2
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	4413      	add	r3, r2
 8002784:	3b1e      	subs	r3, #30
 8002786:	051b      	lsls	r3, r3, #20
 8002788:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800278c:	430b      	orrs	r3, r1
 800278e:	683a      	ldr	r2, [r7, #0]
 8002790:	6892      	ldr	r2, [r2, #8]
 8002792:	4619      	mov	r1, r3
 8002794:	f7ff f993 	bl	8001abe <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	4b3d      	ldr	r3, [pc, #244]	; (8002894 <HAL_ADC_ConfigChannel+0x7d8>)
 800279e:	4013      	ands	r3, r2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d06c      	beq.n	800287e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027a4:	483c      	ldr	r0, [pc, #240]	; (8002898 <HAL_ADC_ConfigChannel+0x7dc>)
 80027a6:	f7ff f8d5 	bl	8001954 <LL_ADC_GetCommonPathInternalCh>
 80027aa:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a3a      	ldr	r2, [pc, #232]	; (800289c <HAL_ADC_ConfigChannel+0x7e0>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d127      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80027b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d121      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a35      	ldr	r2, [pc, #212]	; (80028a0 <HAL_ADC_ConfigChannel+0x7e4>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d157      	bne.n	800287e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80027d2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80027d6:	4619      	mov	r1, r3
 80027d8:	482f      	ldr	r0, [pc, #188]	; (8002898 <HAL_ADC_ConfigChannel+0x7dc>)
 80027da:	f7ff f8a8 	bl	800192e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027de:	4b31      	ldr	r3, [pc, #196]	; (80028a4 <HAL_ADC_ConfigChannel+0x7e8>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	099b      	lsrs	r3, r3, #6
 80027e4:	4a30      	ldr	r2, [pc, #192]	; (80028a8 <HAL_ADC_ConfigChannel+0x7ec>)
 80027e6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ea:	099b      	lsrs	r3, r3, #6
 80027ec:	1c5a      	adds	r2, r3, #1
 80027ee:	4613      	mov	r3, r2
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	4413      	add	r3, r2
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80027f8:	e002      	b.n	8002800 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	3b01      	subs	r3, #1
 80027fe:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d1f9      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002806:	e03a      	b.n	800287e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a27      	ldr	r2, [pc, #156]	; (80028ac <HAL_ADC_ConfigChannel+0x7f0>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d113      	bne.n	800283a <HAL_ADC_ConfigChannel+0x77e>
 8002812:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002816:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d10d      	bne.n	800283a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a1f      	ldr	r2, [pc, #124]	; (80028a0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d12a      	bne.n	800287e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002828:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800282c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002830:	4619      	mov	r1, r3
 8002832:	4819      	ldr	r0, [pc, #100]	; (8002898 <HAL_ADC_ConfigChannel+0x7dc>)
 8002834:	f7ff f87b 	bl	800192e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002838:	e021      	b.n	800287e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a1c      	ldr	r2, [pc, #112]	; (80028b0 <HAL_ADC_ConfigChannel+0x7f4>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d11c      	bne.n	800287e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002844:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002848:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d116      	bne.n	800287e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a12      	ldr	r2, [pc, #72]	; (80028a0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d111      	bne.n	800287e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800285a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800285e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002862:	4619      	mov	r1, r3
 8002864:	480c      	ldr	r0, [pc, #48]	; (8002898 <HAL_ADC_ConfigChannel+0x7dc>)
 8002866:	f7ff f862 	bl	800192e <LL_ADC_SetCommonPathInternalCh>
 800286a:	e008      	b.n	800287e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002870:	f043 0220 	orr.w	r2, r3, #32
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002886:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800288a:	4618      	mov	r0, r3
 800288c:	37d8      	adds	r7, #216	; 0xd8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	80080000 	.word	0x80080000
 8002898:	50040300 	.word	0x50040300
 800289c:	c7520000 	.word	0xc7520000
 80028a0:	50040000 	.word	0x50040000
 80028a4:	20000004 	.word	0x20000004
 80028a8:	053e2d63 	.word	0x053e2d63
 80028ac:	cb840000 	.word	0xcb840000
 80028b0:	80000001 	.word	0x80000001

080028b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80028bc:	2300      	movs	r3, #0
 80028be:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7ff f9bf 	bl	8001c48 <LL_ADC_IsEnabled>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d169      	bne.n	80029a4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	689a      	ldr	r2, [r3, #8]
 80028d6:	4b36      	ldr	r3, [pc, #216]	; (80029b0 <ADC_Enable+0xfc>)
 80028d8:	4013      	ands	r3, r2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00d      	beq.n	80028fa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028e2:	f043 0210 	orr.w	r2, r3, #16
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ee:	f043 0201 	orr.w	r2, r3, #1
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e055      	b.n	80029a6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff f97a 	bl	8001bf8 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002904:	482b      	ldr	r0, [pc, #172]	; (80029b4 <ADC_Enable+0x100>)
 8002906:	f7ff f825 	bl	8001954 <LL_ADC_GetCommonPathInternalCh>
 800290a:	4603      	mov	r3, r0
 800290c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d013      	beq.n	800293c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002914:	4b28      	ldr	r3, [pc, #160]	; (80029b8 <ADC_Enable+0x104>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	099b      	lsrs	r3, r3, #6
 800291a:	4a28      	ldr	r2, [pc, #160]	; (80029bc <ADC_Enable+0x108>)
 800291c:	fba2 2303 	umull	r2, r3, r2, r3
 8002920:	099b      	lsrs	r3, r3, #6
 8002922:	1c5a      	adds	r2, r3, #1
 8002924:	4613      	mov	r3, r2
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	4413      	add	r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800292e:	e002      	b.n	8002936 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	3b01      	subs	r3, #1
 8002934:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d1f9      	bne.n	8002930 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800293c:	f7fe ffb4 	bl	80018a8 <HAL_GetTick>
 8002940:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002942:	e028      	b.n	8002996 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4618      	mov	r0, r3
 800294a:	f7ff f97d 	bl	8001c48 <LL_ADC_IsEnabled>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d104      	bne.n	800295e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff f94d 	bl	8001bf8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800295e:	f7fe ffa3 	bl	80018a8 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d914      	bls.n	8002996 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	2b01      	cmp	r3, #1
 8002978:	d00d      	beq.n	8002996 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800297e:	f043 0210 	orr.w	r2, r3, #16
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800298a:	f043 0201 	orr.w	r2, r3, #1
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e007      	b.n	80029a6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0301 	and.w	r3, r3, #1
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d1cf      	bne.n	8002944 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3710      	adds	r7, #16
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	8000003f 	.word	0x8000003f
 80029b4:	50040300 	.word	0x50040300
 80029b8:	20000004 	.word	0x20000004
 80029bc:	053e2d63 	.word	0x053e2d63

080029c0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff f94e 	bl	8001c6e <LL_ADC_IsDisableOngoing>
 80029d2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff f935 	bl	8001c48 <LL_ADC_IsEnabled>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d047      	beq.n	8002a74 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d144      	bne.n	8002a74 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f003 030d 	and.w	r3, r3, #13
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d10c      	bne.n	8002a12 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff f90f 	bl	8001c20 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2203      	movs	r2, #3
 8002a08:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a0a:	f7fe ff4d 	bl	80018a8 <HAL_GetTick>
 8002a0e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002a10:	e029      	b.n	8002a66 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a16:	f043 0210 	orr.w	r2, r3, #16
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a22:	f043 0201 	orr.w	r2, r3, #1
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e023      	b.n	8002a76 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a2e:	f7fe ff3b 	bl	80018a8 <HAL_GetTick>
 8002a32:	4602      	mov	r2, r0
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	d914      	bls.n	8002a66 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00d      	beq.n	8002a66 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4e:	f043 0210 	orr.w	r2, r3, #16
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a5a:	f043 0201 	orr.w	r2, r3, #1
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e007      	b.n	8002a76 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f003 0301 	and.w	r3, r3, #1
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1dc      	bne.n	8002a2e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3710      	adds	r7, #16
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b084      	sub	sp, #16
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a8a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a90:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d14b      	bne.n	8002b30 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a9c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0308 	and.w	r3, r3, #8
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d021      	beq.n	8002af6 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7fe ffc2 	bl	8001a40 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d032      	beq.n	8002b28 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d12b      	bne.n	8002b28 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d11f      	bne.n	8002b28 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aec:	f043 0201 	orr.w	r2, r3, #1
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	659a      	str	r2, [r3, #88]	; 0x58
 8002af4:	e018      	b.n	8002b28 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	f003 0302 	and.w	r3, r3, #2
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d111      	bne.n	8002b28 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d105      	bne.n	8002b28 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b20:	f043 0201 	orr.w	r2, r3, #1
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f7fe fbeb 	bl	8001304 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b2e:	e00e      	b.n	8002b4e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b34:	f003 0310 	and.w	r3, r3, #16
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d003      	beq.n	8002b44 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002b3c:	68f8      	ldr	r0, [r7, #12]
 8002b3e:	f7ff fab3 	bl	80020a8 <HAL_ADC_ErrorCallback>
}
 8002b42:	e004      	b.n	8002b4e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	4798      	blx	r3
}
 8002b4e:	bf00      	nop
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b084      	sub	sp, #16
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b62:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b64:	68f8      	ldr	r0, [r7, #12]
 8002b66:	f7fe fbbd 	bl	80012e4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b6a:	bf00      	nop
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b084      	sub	sp, #16
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b7e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b84:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b90:	f043 0204 	orr.w	r2, r3, #4
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b98:	68f8      	ldr	r0, [r7, #12]
 8002b9a:	f7ff fa85 	bl	80020a8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b9e:	bf00      	nop
 8002ba0:	3710      	adds	r7, #16
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <LL_ADC_StartCalibration>:
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	b083      	sub	sp, #12
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
 8002bae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002bb8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bbc:	683a      	ldr	r2, [r7, #0]
 8002bbe:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	609a      	str	r2, [r3, #8]
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <LL_ADC_IsCalibrationOnGoing>:
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002be8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002bec:	d101      	bne.n	8002bf2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e000      	b.n	8002bf4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002bf2:	2300      	movs	r3, #0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d101      	bne.n	8002c1c <HAL_ADCEx_Calibration_Start+0x1c>
 8002c18:	2302      	movs	r3, #2
 8002c1a:	e04d      	b.n	8002cb8 <HAL_ADCEx_Calibration_Start+0xb8>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f7ff fecb 	bl	80029c0 <ADC_Disable>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002c2e:	7bfb      	ldrb	r3, [r7, #15]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d136      	bne.n	8002ca2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c38:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c3c:	f023 0302 	bic.w	r3, r3, #2
 8002c40:	f043 0202 	orr.w	r2, r3, #2
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	6839      	ldr	r1, [r7, #0]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f7ff ffa9 	bl	8002ba6 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002c54:	e014      	b.n	8002c80 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	3301      	adds	r3, #1
 8002c5a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8002c62:	d30d      	bcc.n	8002c80 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c68:	f023 0312 	bic.w	r3, r3, #18
 8002c6c:	f043 0210 	orr.w	r2, r3, #16
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e01b      	b.n	8002cb8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7ff ffa7 	bl	8002bd8 <LL_ADC_IsCalibrationOnGoing>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d1e2      	bne.n	8002c56 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c94:	f023 0303 	bic.w	r3, r3, #3
 8002c98:	f043 0201 	orr.w	r2, r3, #1
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	659a      	str	r2, [r3, #88]	; 0x58
 8002ca0:	e005      	b.n	8002cae <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca6:	f043 0210 	orr.w	r2, r3, #16
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cd0:	4b0c      	ldr	r3, [pc, #48]	; (8002d04 <__NVIC_SetPriorityGrouping+0x44>)
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cd6:	68ba      	ldr	r2, [r7, #8]
 8002cd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cdc:	4013      	ands	r3, r2
 8002cde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ce8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cf2:	4a04      	ldr	r2, [pc, #16]	; (8002d04 <__NVIC_SetPriorityGrouping+0x44>)
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	60d3      	str	r3, [r2, #12]
}
 8002cf8:	bf00      	nop
 8002cfa:	3714      	adds	r7, #20
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr
 8002d04:	e000ed00 	.word	0xe000ed00

08002d08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d0c:	4b04      	ldr	r3, [pc, #16]	; (8002d20 <__NVIC_GetPriorityGrouping+0x18>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	0a1b      	lsrs	r3, r3, #8
 8002d12:	f003 0307 	and.w	r3, r3, #7
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr
 8002d20:	e000ed00 	.word	0xe000ed00

08002d24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	db0b      	blt.n	8002d4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	f003 021f 	and.w	r2, r3, #31
 8002d3c:	4907      	ldr	r1, [pc, #28]	; (8002d5c <__NVIC_EnableIRQ+0x38>)
 8002d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d42:	095b      	lsrs	r3, r3, #5
 8002d44:	2001      	movs	r0, #1
 8002d46:	fa00 f202 	lsl.w	r2, r0, r2
 8002d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	e000e100 	.word	0xe000e100

08002d60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	6039      	str	r1, [r7, #0]
 8002d6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	db0a      	blt.n	8002d8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	b2da      	uxtb	r2, r3
 8002d78:	490c      	ldr	r1, [pc, #48]	; (8002dac <__NVIC_SetPriority+0x4c>)
 8002d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7e:	0112      	lsls	r2, r2, #4
 8002d80:	b2d2      	uxtb	r2, r2
 8002d82:	440b      	add	r3, r1
 8002d84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d88:	e00a      	b.n	8002da0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	4908      	ldr	r1, [pc, #32]	; (8002db0 <__NVIC_SetPriority+0x50>)
 8002d90:	79fb      	ldrb	r3, [r7, #7]
 8002d92:	f003 030f 	and.w	r3, r3, #15
 8002d96:	3b04      	subs	r3, #4
 8002d98:	0112      	lsls	r2, r2, #4
 8002d9a:	b2d2      	uxtb	r2, r2
 8002d9c:	440b      	add	r3, r1
 8002d9e:	761a      	strb	r2, [r3, #24]
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr
 8002dac:	e000e100 	.word	0xe000e100
 8002db0:	e000ed00 	.word	0xe000ed00

08002db4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b089      	sub	sp, #36	; 0x24
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f003 0307 	and.w	r3, r3, #7
 8002dc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	f1c3 0307 	rsb	r3, r3, #7
 8002dce:	2b04      	cmp	r3, #4
 8002dd0:	bf28      	it	cs
 8002dd2:	2304      	movcs	r3, #4
 8002dd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	3304      	adds	r3, #4
 8002dda:	2b06      	cmp	r3, #6
 8002ddc:	d902      	bls.n	8002de4 <NVIC_EncodePriority+0x30>
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	3b03      	subs	r3, #3
 8002de2:	e000      	b.n	8002de6 <NVIC_EncodePriority+0x32>
 8002de4:	2300      	movs	r3, #0
 8002de6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002de8:	f04f 32ff 	mov.w	r2, #4294967295
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	43da      	mvns	r2, r3
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	401a      	ands	r2, r3
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	fa01 f303 	lsl.w	r3, r1, r3
 8002e06:	43d9      	mvns	r1, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e0c:	4313      	orrs	r3, r2
         );
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3724      	adds	r7, #36	; 0x24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
	...

08002e1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	3b01      	subs	r3, #1
 8002e28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e2c:	d301      	bcc.n	8002e32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e00f      	b.n	8002e52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e32:	4a0a      	ldr	r2, [pc, #40]	; (8002e5c <SysTick_Config+0x40>)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	3b01      	subs	r3, #1
 8002e38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e3a:	210f      	movs	r1, #15
 8002e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e40:	f7ff ff8e 	bl	8002d60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e44:	4b05      	ldr	r3, [pc, #20]	; (8002e5c <SysTick_Config+0x40>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e4a:	4b04      	ldr	r3, [pc, #16]	; (8002e5c <SysTick_Config+0x40>)
 8002e4c:	2207      	movs	r2, #7
 8002e4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	e000e010 	.word	0xe000e010

08002e60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7ff ff29 	bl	8002cc0 <__NVIC_SetPriorityGrouping>
}
 8002e6e:	bf00      	nop
 8002e70:	3708      	adds	r7, #8
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b086      	sub	sp, #24
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	60b9      	str	r1, [r7, #8]
 8002e80:	607a      	str	r2, [r7, #4]
 8002e82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e84:	2300      	movs	r3, #0
 8002e86:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e88:	f7ff ff3e 	bl	8002d08 <__NVIC_GetPriorityGrouping>
 8002e8c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	68b9      	ldr	r1, [r7, #8]
 8002e92:	6978      	ldr	r0, [r7, #20]
 8002e94:	f7ff ff8e 	bl	8002db4 <NVIC_EncodePriority>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e9e:	4611      	mov	r1, r2
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff ff5d 	bl	8002d60 <__NVIC_SetPriority>
}
 8002ea6:	bf00      	nop
 8002ea8:	3718      	adds	r7, #24
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}

08002eae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b082      	sub	sp, #8
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff ff31 	bl	8002d24 <__NVIC_EnableIRQ>
}
 8002ec2:	bf00      	nop
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	b082      	sub	sp, #8
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7ff ffa2 	bl	8002e1c <SysTick_Config>
 8002ed8:	4603      	mov	r3, r0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
	...

08002ee4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b085      	sub	sp, #20
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e098      	b.n	8003028 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	461a      	mov	r2, r3
 8002efc:	4b4d      	ldr	r3, [pc, #308]	; (8003034 <HAL_DMA_Init+0x150>)
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d80f      	bhi.n	8002f22 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	461a      	mov	r2, r3
 8002f08:	4b4b      	ldr	r3, [pc, #300]	; (8003038 <HAL_DMA_Init+0x154>)
 8002f0a:	4413      	add	r3, r2
 8002f0c:	4a4b      	ldr	r2, [pc, #300]	; (800303c <HAL_DMA_Init+0x158>)
 8002f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f12:	091b      	lsrs	r3, r3, #4
 8002f14:	009a      	lsls	r2, r3, #2
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a48      	ldr	r2, [pc, #288]	; (8003040 <HAL_DMA_Init+0x15c>)
 8002f1e:	641a      	str	r2, [r3, #64]	; 0x40
 8002f20:	e00e      	b.n	8002f40 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	461a      	mov	r2, r3
 8002f28:	4b46      	ldr	r3, [pc, #280]	; (8003044 <HAL_DMA_Init+0x160>)
 8002f2a:	4413      	add	r3, r2
 8002f2c:	4a43      	ldr	r2, [pc, #268]	; (800303c <HAL_DMA_Init+0x158>)
 8002f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f32:	091b      	lsrs	r3, r3, #4
 8002f34:	009a      	lsls	r2, r3, #2
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a42      	ldr	r2, [pc, #264]	; (8003048 <HAL_DMA_Init+0x164>)
 8002f3e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2202      	movs	r2, #2
 8002f44:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f5a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002f64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a1b      	ldr	r3, [r3, #32]
 8002f82:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f84:	68fa      	ldr	r2, [r7, #12]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f9a:	d039      	beq.n	8003010 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa0:	4a27      	ldr	r2, [pc, #156]	; (8003040 <HAL_DMA_Init+0x15c>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d11a      	bne.n	8002fdc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002fa6:	4b29      	ldr	r3, [pc, #164]	; (800304c <HAL_DMA_Init+0x168>)
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fae:	f003 031c 	and.w	r3, r3, #28
 8002fb2:	210f      	movs	r1, #15
 8002fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb8:	43db      	mvns	r3, r3
 8002fba:	4924      	ldr	r1, [pc, #144]	; (800304c <HAL_DMA_Init+0x168>)
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002fc0:	4b22      	ldr	r3, [pc, #136]	; (800304c <HAL_DMA_Init+0x168>)
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6859      	ldr	r1, [r3, #4]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fcc:	f003 031c 	and.w	r3, r3, #28
 8002fd0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd4:	491d      	ldr	r1, [pc, #116]	; (800304c <HAL_DMA_Init+0x168>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	600b      	str	r3, [r1, #0]
 8002fda:	e019      	b.n	8003010 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002fdc:	4b1c      	ldr	r3, [pc, #112]	; (8003050 <HAL_DMA_Init+0x16c>)
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe4:	f003 031c 	and.w	r3, r3, #28
 8002fe8:	210f      	movs	r1, #15
 8002fea:	fa01 f303 	lsl.w	r3, r1, r3
 8002fee:	43db      	mvns	r3, r3
 8002ff0:	4917      	ldr	r1, [pc, #92]	; (8003050 <HAL_DMA_Init+0x16c>)
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002ff6:	4b16      	ldr	r3, [pc, #88]	; (8003050 <HAL_DMA_Init+0x16c>)
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6859      	ldr	r1, [r3, #4]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003002:	f003 031c 	and.w	r3, r3, #28
 8003006:	fa01 f303 	lsl.w	r3, r1, r3
 800300a:	4911      	ldr	r1, [pc, #68]	; (8003050 <HAL_DMA_Init+0x16c>)
 800300c:	4313      	orrs	r3, r2
 800300e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2201      	movs	r2, #1
 800301a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3714      	adds	r7, #20
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	40020407 	.word	0x40020407
 8003038:	bffdfff8 	.word	0xbffdfff8
 800303c:	cccccccd 	.word	0xcccccccd
 8003040:	40020000 	.word	0x40020000
 8003044:	bffdfbf8 	.word	0xbffdfbf8
 8003048:	40020400 	.word	0x40020400
 800304c:	400200a8 	.word	0x400200a8
 8003050:	400204a8 	.word	0x400204a8

08003054 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b086      	sub	sp, #24
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
 8003060:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003062:	2300      	movs	r3, #0
 8003064:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800306c:	2b01      	cmp	r3, #1
 800306e:	d101      	bne.n	8003074 <HAL_DMA_Start_IT+0x20>
 8003070:	2302      	movs	r3, #2
 8003072:	e04b      	b.n	800310c <HAL_DMA_Start_IT+0xb8>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003082:	b2db      	uxtb	r3, r3
 8003084:	2b01      	cmp	r3, #1
 8003086:	d13a      	bne.n	80030fe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2202      	movs	r2, #2
 800308c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2200      	movs	r2, #0
 8003094:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0201 	bic.w	r2, r2, #1
 80030a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	68b9      	ldr	r1, [r7, #8]
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 f8e0 	bl	8003272 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d008      	beq.n	80030cc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f042 020e 	orr.w	r2, r2, #14
 80030c8:	601a      	str	r2, [r3, #0]
 80030ca:	e00f      	b.n	80030ec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 0204 	bic.w	r2, r2, #4
 80030da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f042 020a 	orr.w	r2, r2, #10
 80030ea:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0201 	orr.w	r2, r2, #1
 80030fa:	601a      	str	r2, [r3, #0]
 80030fc:	e005      	b.n	800310a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003106:	2302      	movs	r3, #2
 8003108:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800310a:	7dfb      	ldrb	r3, [r7, #23]
}
 800310c:	4618      	mov	r0, r3
 800310e:	3718      	adds	r7, #24
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}

08003114 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003130:	f003 031c 	and.w	r3, r3, #28
 8003134:	2204      	movs	r2, #4
 8003136:	409a      	lsls	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	4013      	ands	r3, r2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d026      	beq.n	800318e <HAL_DMA_IRQHandler+0x7a>
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	f003 0304 	and.w	r3, r3, #4
 8003146:	2b00      	cmp	r3, #0
 8003148:	d021      	beq.n	800318e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0320 	and.w	r3, r3, #32
 8003154:	2b00      	cmp	r3, #0
 8003156:	d107      	bne.n	8003168 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f022 0204 	bic.w	r2, r2, #4
 8003166:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316c:	f003 021c 	and.w	r2, r3, #28
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003174:	2104      	movs	r1, #4
 8003176:	fa01 f202 	lsl.w	r2, r1, r2
 800317a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003180:	2b00      	cmp	r3, #0
 8003182:	d071      	beq.n	8003268 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800318c:	e06c      	b.n	8003268 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003192:	f003 031c 	and.w	r3, r3, #28
 8003196:	2202      	movs	r2, #2
 8003198:	409a      	lsls	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	4013      	ands	r3, r2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d02e      	beq.n	8003200 <HAL_DMA_IRQHandler+0xec>
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d029      	beq.n	8003200 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0320 	and.w	r3, r3, #32
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10b      	bne.n	80031d2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f022 020a 	bic.w	r2, r2, #10
 80031c8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2201      	movs	r2, #1
 80031ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d6:	f003 021c 	and.w	r2, r3, #28
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031de:	2102      	movs	r1, #2
 80031e0:	fa01 f202 	lsl.w	r2, r1, r2
 80031e4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d038      	beq.n	8003268 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80031fe:	e033      	b.n	8003268 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003204:	f003 031c 	and.w	r3, r3, #28
 8003208:	2208      	movs	r2, #8
 800320a:	409a      	lsls	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	4013      	ands	r3, r2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d02a      	beq.n	800326a <HAL_DMA_IRQHandler+0x156>
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	f003 0308 	and.w	r3, r3, #8
 800321a:	2b00      	cmp	r3, #0
 800321c:	d025      	beq.n	800326a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 020e 	bic.w	r2, r2, #14
 800322c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003232:	f003 021c 	and.w	r2, r3, #28
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323a:	2101      	movs	r1, #1
 800323c:	fa01 f202 	lsl.w	r2, r1, r2
 8003240:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800325c:	2b00      	cmp	r3, #0
 800325e:	d004      	beq.n	800326a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003268:	bf00      	nop
 800326a:	bf00      	nop
}
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}

08003272 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003272:	b480      	push	{r7}
 8003274:	b085      	sub	sp, #20
 8003276:	af00      	add	r7, sp, #0
 8003278:	60f8      	str	r0, [r7, #12]
 800327a:	60b9      	str	r1, [r7, #8]
 800327c:	607a      	str	r2, [r7, #4]
 800327e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003284:	f003 021c 	and.w	r2, r3, #28
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328c:	2101      	movs	r1, #1
 800328e:	fa01 f202 	lsl.w	r2, r1, r2
 8003292:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	2b10      	cmp	r3, #16
 80032a2:	d108      	bne.n	80032b6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	68ba      	ldr	r2, [r7, #8]
 80032b2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80032b4:	e007      	b.n	80032c6 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	60da      	str	r2, [r3, #12]
}
 80032c6:	bf00      	nop
 80032c8:	3714      	adds	r7, #20
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
	...

080032d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b087      	sub	sp, #28
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032de:	2300      	movs	r3, #0
 80032e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032e2:	e154      	b.n	800358e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	2101      	movs	r1, #1
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	fa01 f303 	lsl.w	r3, r1, r3
 80032f0:	4013      	ands	r3, r2
 80032f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	f000 8146 	beq.w	8003588 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f003 0303 	and.w	r3, r3, #3
 8003304:	2b01      	cmp	r3, #1
 8003306:	d005      	beq.n	8003314 <HAL_GPIO_Init+0x40>
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f003 0303 	and.w	r3, r3, #3
 8003310:	2b02      	cmp	r3, #2
 8003312:	d130      	bne.n	8003376 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	2203      	movs	r2, #3
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	43db      	mvns	r3, r3
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	4013      	ands	r3, r2
 800332a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	68da      	ldr	r2, [r3, #12]
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	693a      	ldr	r2, [r7, #16]
 800333a:	4313      	orrs	r3, r2
 800333c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800334a:	2201      	movs	r2, #1
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	43db      	mvns	r3, r3
 8003354:	693a      	ldr	r2, [r7, #16]
 8003356:	4013      	ands	r3, r2
 8003358:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	091b      	lsrs	r3, r3, #4
 8003360:	f003 0201 	and.w	r2, r3, #1
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	fa02 f303 	lsl.w	r3, r2, r3
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	4313      	orrs	r3, r2
 800336e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f003 0303 	and.w	r3, r3, #3
 800337e:	2b03      	cmp	r3, #3
 8003380:	d017      	beq.n	80033b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	2203      	movs	r2, #3
 800338e:	fa02 f303 	lsl.w	r3, r2, r3
 8003392:	43db      	mvns	r3, r3
 8003394:	693a      	ldr	r2, [r7, #16]
 8003396:	4013      	ands	r3, r2
 8003398:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	689a      	ldr	r2, [r3, #8]
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f003 0303 	and.w	r3, r3, #3
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d123      	bne.n	8003406 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	08da      	lsrs	r2, r3, #3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	3208      	adds	r2, #8
 80033c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	f003 0307 	and.w	r3, r3, #7
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	220f      	movs	r2, #15
 80033d6:	fa02 f303 	lsl.w	r3, r2, r3
 80033da:	43db      	mvns	r3, r3
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	4013      	ands	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	691a      	ldr	r2, [r3, #16]
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	f003 0307 	and.w	r3, r3, #7
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	08da      	lsrs	r2, r3, #3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	3208      	adds	r2, #8
 8003400:	6939      	ldr	r1, [r7, #16]
 8003402:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	2203      	movs	r2, #3
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43db      	mvns	r3, r3
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	4013      	ands	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f003 0203 	and.w	r2, r3, #3
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	fa02 f303 	lsl.w	r3, r2, r3
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	4313      	orrs	r3, r2
 8003432:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003442:	2b00      	cmp	r3, #0
 8003444:	f000 80a0 	beq.w	8003588 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003448:	4b58      	ldr	r3, [pc, #352]	; (80035ac <HAL_GPIO_Init+0x2d8>)
 800344a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800344c:	4a57      	ldr	r2, [pc, #348]	; (80035ac <HAL_GPIO_Init+0x2d8>)
 800344e:	f043 0301 	orr.w	r3, r3, #1
 8003452:	6613      	str	r3, [r2, #96]	; 0x60
 8003454:	4b55      	ldr	r3, [pc, #340]	; (80035ac <HAL_GPIO_Init+0x2d8>)
 8003456:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	60bb      	str	r3, [r7, #8]
 800345e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003460:	4a53      	ldr	r2, [pc, #332]	; (80035b0 <HAL_GPIO_Init+0x2dc>)
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	089b      	lsrs	r3, r3, #2
 8003466:	3302      	adds	r3, #2
 8003468:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800346c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	f003 0303 	and.w	r3, r3, #3
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	220f      	movs	r2, #15
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	43db      	mvns	r3, r3
 800347e:	693a      	ldr	r2, [r7, #16]
 8003480:	4013      	ands	r3, r2
 8003482:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800348a:	d019      	beq.n	80034c0 <HAL_GPIO_Init+0x1ec>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	4a49      	ldr	r2, [pc, #292]	; (80035b4 <HAL_GPIO_Init+0x2e0>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d013      	beq.n	80034bc <HAL_GPIO_Init+0x1e8>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	4a48      	ldr	r2, [pc, #288]	; (80035b8 <HAL_GPIO_Init+0x2e4>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d00d      	beq.n	80034b8 <HAL_GPIO_Init+0x1e4>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	4a47      	ldr	r2, [pc, #284]	; (80035bc <HAL_GPIO_Init+0x2e8>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d007      	beq.n	80034b4 <HAL_GPIO_Init+0x1e0>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	4a46      	ldr	r2, [pc, #280]	; (80035c0 <HAL_GPIO_Init+0x2ec>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d101      	bne.n	80034b0 <HAL_GPIO_Init+0x1dc>
 80034ac:	2304      	movs	r3, #4
 80034ae:	e008      	b.n	80034c2 <HAL_GPIO_Init+0x1ee>
 80034b0:	2307      	movs	r3, #7
 80034b2:	e006      	b.n	80034c2 <HAL_GPIO_Init+0x1ee>
 80034b4:	2303      	movs	r3, #3
 80034b6:	e004      	b.n	80034c2 <HAL_GPIO_Init+0x1ee>
 80034b8:	2302      	movs	r3, #2
 80034ba:	e002      	b.n	80034c2 <HAL_GPIO_Init+0x1ee>
 80034bc:	2301      	movs	r3, #1
 80034be:	e000      	b.n	80034c2 <HAL_GPIO_Init+0x1ee>
 80034c0:	2300      	movs	r3, #0
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	f002 0203 	and.w	r2, r2, #3
 80034c8:	0092      	lsls	r2, r2, #2
 80034ca:	4093      	lsls	r3, r2
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80034d2:	4937      	ldr	r1, [pc, #220]	; (80035b0 <HAL_GPIO_Init+0x2dc>)
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	089b      	lsrs	r3, r3, #2
 80034d8:	3302      	adds	r3, #2
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80034e0:	4b38      	ldr	r3, [pc, #224]	; (80035c4 <HAL_GPIO_Init+0x2f0>)
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	43db      	mvns	r3, r3
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	4013      	ands	r3, r2
 80034ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d003      	beq.n	8003504 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80034fc:	693a      	ldr	r2, [r7, #16]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	4313      	orrs	r3, r2
 8003502:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003504:	4a2f      	ldr	r2, [pc, #188]	; (80035c4 <HAL_GPIO_Init+0x2f0>)
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800350a:	4b2e      	ldr	r3, [pc, #184]	; (80035c4 <HAL_GPIO_Init+0x2f0>)
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	43db      	mvns	r3, r3
 8003514:	693a      	ldr	r2, [r7, #16]
 8003516:	4013      	ands	r3, r2
 8003518:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d003      	beq.n	800352e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	4313      	orrs	r3, r2
 800352c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800352e:	4a25      	ldr	r2, [pc, #148]	; (80035c4 <HAL_GPIO_Init+0x2f0>)
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003534:	4b23      	ldr	r3, [pc, #140]	; (80035c4 <HAL_GPIO_Init+0x2f0>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	43db      	mvns	r3, r3
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	4013      	ands	r3, r2
 8003542:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d003      	beq.n	8003558 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	4313      	orrs	r3, r2
 8003556:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003558:	4a1a      	ldr	r2, [pc, #104]	; (80035c4 <HAL_GPIO_Init+0x2f0>)
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800355e:	4b19      	ldr	r3, [pc, #100]	; (80035c4 <HAL_GPIO_Init+0x2f0>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	43db      	mvns	r3, r3
 8003568:	693a      	ldr	r2, [r7, #16]
 800356a:	4013      	ands	r3, r2
 800356c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d003      	beq.n	8003582 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	4313      	orrs	r3, r2
 8003580:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003582:	4a10      	ldr	r2, [pc, #64]	; (80035c4 <HAL_GPIO_Init+0x2f0>)
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	3301      	adds	r3, #1
 800358c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	fa22 f303 	lsr.w	r3, r2, r3
 8003598:	2b00      	cmp	r3, #0
 800359a:	f47f aea3 	bne.w	80032e4 <HAL_GPIO_Init+0x10>
  }
}
 800359e:	bf00      	nop
 80035a0:	bf00      	nop
 80035a2:	371c      	adds	r7, #28
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr
 80035ac:	40021000 	.word	0x40021000
 80035b0:	40010000 	.word	0x40010000
 80035b4:	48000400 	.word	0x48000400
 80035b8:	48000800 	.word	0x48000800
 80035bc:	48000c00 	.word	0x48000c00
 80035c0:	48001000 	.word	0x48001000
 80035c4:	40010400 	.word	0x40010400

080035c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	460b      	mov	r3, r1
 80035d2:	807b      	strh	r3, [r7, #2]
 80035d4:	4613      	mov	r3, r2
 80035d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035d8:	787b      	ldrb	r3, [r7, #1]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d003      	beq.n	80035e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80035de:	887a      	ldrh	r2, [r7, #2]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80035e4:	e002      	b.n	80035ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80035e6:	887a      	ldrh	r2, [r7, #2]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	629a      	str	r2, [r3, #40]	; 0x28
}
 80035ec:	bf00      	nop
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b085      	sub	sp, #20
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	460b      	mov	r3, r1
 8003602:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	695b      	ldr	r3, [r3, #20]
 8003608:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800360a:	887a      	ldrh	r2, [r7, #2]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	4013      	ands	r3, r2
 8003610:	041a      	lsls	r2, r3, #16
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	43d9      	mvns	r1, r3
 8003616:	887b      	ldrh	r3, [r7, #2]
 8003618:	400b      	ands	r3, r1
 800361a:	431a      	orrs	r2, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	619a      	str	r2, [r3, #24]
}
 8003620:	bf00      	nop
 8003622:	3714      	adds	r7, #20
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003630:	4b04      	ldr	r3, [pc, #16]	; (8003644 <HAL_PWREx_GetVoltageRange+0x18>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003638:	4618      	mov	r0, r3
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	40007000 	.word	0x40007000

08003648 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003656:	d130      	bne.n	80036ba <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003658:	4b23      	ldr	r3, [pc, #140]	; (80036e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003660:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003664:	d038      	beq.n	80036d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003666:	4b20      	ldr	r3, [pc, #128]	; (80036e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800366e:	4a1e      	ldr	r2, [pc, #120]	; (80036e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003670:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003674:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003676:	4b1d      	ldr	r3, [pc, #116]	; (80036ec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	2232      	movs	r2, #50	; 0x32
 800367c:	fb02 f303 	mul.w	r3, r2, r3
 8003680:	4a1b      	ldr	r2, [pc, #108]	; (80036f0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003682:	fba2 2303 	umull	r2, r3, r2, r3
 8003686:	0c9b      	lsrs	r3, r3, #18
 8003688:	3301      	adds	r3, #1
 800368a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800368c:	e002      	b.n	8003694 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	3b01      	subs	r3, #1
 8003692:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003694:	4b14      	ldr	r3, [pc, #80]	; (80036e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800369c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036a0:	d102      	bne.n	80036a8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d1f2      	bne.n	800368e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036a8:	4b0f      	ldr	r3, [pc, #60]	; (80036e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036b4:	d110      	bne.n	80036d8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e00f      	b.n	80036da <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80036ba:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80036c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036c6:	d007      	beq.n	80036d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80036c8:	4b07      	ldr	r3, [pc, #28]	; (80036e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80036d0:	4a05      	ldr	r2, [pc, #20]	; (80036e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036d6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3714      	adds	r7, #20
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	40007000 	.word	0x40007000
 80036ec:	20000004 	.word	0x20000004
 80036f0:	431bde83 	.word	0x431bde83

080036f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b088      	sub	sp, #32
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d102      	bne.n	8003708 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	f000 bc02 	b.w	8003f0c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003708:	4b96      	ldr	r3, [pc, #600]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f003 030c 	and.w	r3, r3, #12
 8003710:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003712:	4b94      	ldr	r3, [pc, #592]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 8003714:	68db      	ldr	r3, [r3, #12]
 8003716:	f003 0303 	and.w	r3, r3, #3
 800371a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0310 	and.w	r3, r3, #16
 8003724:	2b00      	cmp	r3, #0
 8003726:	f000 80e4 	beq.w	80038f2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d007      	beq.n	8003740 <HAL_RCC_OscConfig+0x4c>
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	2b0c      	cmp	r3, #12
 8003734:	f040 808b 	bne.w	800384e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	2b01      	cmp	r3, #1
 800373c:	f040 8087 	bne.w	800384e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003740:	4b88      	ldr	r3, [pc, #544]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d005      	beq.n	8003758 <HAL_RCC_OscConfig+0x64>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	699b      	ldr	r3, [r3, #24]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e3d9      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a1a      	ldr	r2, [r3, #32]
 800375c:	4b81      	ldr	r3, [pc, #516]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0308 	and.w	r3, r3, #8
 8003764:	2b00      	cmp	r3, #0
 8003766:	d004      	beq.n	8003772 <HAL_RCC_OscConfig+0x7e>
 8003768:	4b7e      	ldr	r3, [pc, #504]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003770:	e005      	b.n	800377e <HAL_RCC_OscConfig+0x8a>
 8003772:	4b7c      	ldr	r3, [pc, #496]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 8003774:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003778:	091b      	lsrs	r3, r3, #4
 800377a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800377e:	4293      	cmp	r3, r2
 8003780:	d223      	bcs.n	80037ca <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	4618      	mov	r0, r3
 8003788:	f000 fd8c 	bl	80042a4 <RCC_SetFlashLatencyFromMSIRange>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e3ba      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003796:	4b73      	ldr	r3, [pc, #460]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a72      	ldr	r2, [pc, #456]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 800379c:	f043 0308 	orr.w	r3, r3, #8
 80037a0:	6013      	str	r3, [r2, #0]
 80037a2:	4b70      	ldr	r3, [pc, #448]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	496d      	ldr	r1, [pc, #436]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037b4:	4b6b      	ldr	r3, [pc, #428]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	69db      	ldr	r3, [r3, #28]
 80037c0:	021b      	lsls	r3, r3, #8
 80037c2:	4968      	ldr	r1, [pc, #416]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	604b      	str	r3, [r1, #4]
 80037c8:	e025      	b.n	8003816 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037ca:	4b66      	ldr	r3, [pc, #408]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a65      	ldr	r2, [pc, #404]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80037d0:	f043 0308 	orr.w	r3, r3, #8
 80037d4:	6013      	str	r3, [r2, #0]
 80037d6:	4b63      	ldr	r3, [pc, #396]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a1b      	ldr	r3, [r3, #32]
 80037e2:	4960      	ldr	r1, [pc, #384]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037e8:	4b5e      	ldr	r3, [pc, #376]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	69db      	ldr	r3, [r3, #28]
 80037f4:	021b      	lsls	r3, r3, #8
 80037f6:	495b      	ldr	r1, [pc, #364]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d109      	bne.n	8003816 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a1b      	ldr	r3, [r3, #32]
 8003806:	4618      	mov	r0, r3
 8003808:	f000 fd4c 	bl	80042a4 <RCC_SetFlashLatencyFromMSIRange>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d001      	beq.n	8003816 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e37a      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003816:	f000 fc81 	bl	800411c <HAL_RCC_GetSysClockFreq>
 800381a:	4602      	mov	r2, r0
 800381c:	4b51      	ldr	r3, [pc, #324]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	091b      	lsrs	r3, r3, #4
 8003822:	f003 030f 	and.w	r3, r3, #15
 8003826:	4950      	ldr	r1, [pc, #320]	; (8003968 <HAL_RCC_OscConfig+0x274>)
 8003828:	5ccb      	ldrb	r3, [r1, r3]
 800382a:	f003 031f 	and.w	r3, r3, #31
 800382e:	fa22 f303 	lsr.w	r3, r2, r3
 8003832:	4a4e      	ldr	r2, [pc, #312]	; (800396c <HAL_RCC_OscConfig+0x278>)
 8003834:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003836:	4b4e      	ldr	r3, [pc, #312]	; (8003970 <HAL_RCC_OscConfig+0x27c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4618      	mov	r0, r3
 800383c:	f7fd ffe4 	bl	8001808 <HAL_InitTick>
 8003840:	4603      	mov	r3, r0
 8003842:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003844:	7bfb      	ldrb	r3, [r7, #15]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d052      	beq.n	80038f0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800384a:	7bfb      	ldrb	r3, [r7, #15]
 800384c:	e35e      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d032      	beq.n	80038bc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003856:	4b43      	ldr	r3, [pc, #268]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a42      	ldr	r2, [pc, #264]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 800385c:	f043 0301 	orr.w	r3, r3, #1
 8003860:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003862:	f7fe f821 	bl	80018a8 <HAL_GetTick>
 8003866:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003868:	e008      	b.n	800387c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800386a:	f7fe f81d 	bl	80018a8 <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e347      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800387c:	4b39      	ldr	r3, [pc, #228]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0f0      	beq.n	800386a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003888:	4b36      	ldr	r3, [pc, #216]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a35      	ldr	r2, [pc, #212]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 800388e:	f043 0308 	orr.w	r3, r3, #8
 8003892:	6013      	str	r3, [r2, #0]
 8003894:	4b33      	ldr	r3, [pc, #204]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	4930      	ldr	r1, [pc, #192]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80038a2:	4313      	orrs	r3, r2
 80038a4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038a6:	4b2f      	ldr	r3, [pc, #188]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	69db      	ldr	r3, [r3, #28]
 80038b2:	021b      	lsls	r3, r3, #8
 80038b4:	492b      	ldr	r1, [pc, #172]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	604b      	str	r3, [r1, #4]
 80038ba:	e01a      	b.n	80038f2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80038bc:	4b29      	ldr	r3, [pc, #164]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a28      	ldr	r2, [pc, #160]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80038c2:	f023 0301 	bic.w	r3, r3, #1
 80038c6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038c8:	f7fd ffee 	bl	80018a8 <HAL_GetTick>
 80038cc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80038ce:	e008      	b.n	80038e2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038d0:	f7fd ffea 	bl	80018a8 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e314      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80038e2:	4b20      	ldr	r3, [pc, #128]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1f0      	bne.n	80038d0 <HAL_RCC_OscConfig+0x1dc>
 80038ee:	e000      	b.n	80038f2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80038f0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d073      	beq.n	80039e6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	2b08      	cmp	r3, #8
 8003902:	d005      	beq.n	8003910 <HAL_RCC_OscConfig+0x21c>
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	2b0c      	cmp	r3, #12
 8003908:	d10e      	bne.n	8003928 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	2b03      	cmp	r3, #3
 800390e:	d10b      	bne.n	8003928 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003910:	4b14      	ldr	r3, [pc, #80]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d063      	beq.n	80039e4 <HAL_RCC_OscConfig+0x2f0>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d15f      	bne.n	80039e4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e2f1      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003930:	d106      	bne.n	8003940 <HAL_RCC_OscConfig+0x24c>
 8003932:	4b0c      	ldr	r3, [pc, #48]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a0b      	ldr	r2, [pc, #44]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 8003938:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800393c:	6013      	str	r3, [r2, #0]
 800393e:	e025      	b.n	800398c <HAL_RCC_OscConfig+0x298>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003948:	d114      	bne.n	8003974 <HAL_RCC_OscConfig+0x280>
 800394a:	4b06      	ldr	r3, [pc, #24]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a05      	ldr	r2, [pc, #20]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 8003950:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003954:	6013      	str	r3, [r2, #0]
 8003956:	4b03      	ldr	r3, [pc, #12]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a02      	ldr	r2, [pc, #8]	; (8003964 <HAL_RCC_OscConfig+0x270>)
 800395c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003960:	6013      	str	r3, [r2, #0]
 8003962:	e013      	b.n	800398c <HAL_RCC_OscConfig+0x298>
 8003964:	40021000 	.word	0x40021000
 8003968:	08007f38 	.word	0x08007f38
 800396c:	20000004 	.word	0x20000004
 8003970:	20000008 	.word	0x20000008
 8003974:	4ba0      	ldr	r3, [pc, #640]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a9f      	ldr	r2, [pc, #636]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 800397a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800397e:	6013      	str	r3, [r2, #0]
 8003980:	4b9d      	ldr	r3, [pc, #628]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a9c      	ldr	r2, [pc, #624]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003986:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800398a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d013      	beq.n	80039bc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003994:	f7fd ff88 	bl	80018a8 <HAL_GetTick>
 8003998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800399a:	e008      	b.n	80039ae <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800399c:	f7fd ff84 	bl	80018a8 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b64      	cmp	r3, #100	; 0x64
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e2ae      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039ae:	4b92      	ldr	r3, [pc, #584]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d0f0      	beq.n	800399c <HAL_RCC_OscConfig+0x2a8>
 80039ba:	e014      	b.n	80039e6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039bc:	f7fd ff74 	bl	80018a8 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039c2:	e008      	b.n	80039d6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039c4:	f7fd ff70 	bl	80018a8 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b64      	cmp	r3, #100	; 0x64
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e29a      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039d6:	4b88      	ldr	r3, [pc, #544]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1f0      	bne.n	80039c4 <HAL_RCC_OscConfig+0x2d0>
 80039e2:	e000      	b.n	80039e6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d060      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	2b04      	cmp	r3, #4
 80039f6:	d005      	beq.n	8003a04 <HAL_RCC_OscConfig+0x310>
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	2b0c      	cmp	r3, #12
 80039fc:	d119      	bne.n	8003a32 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d116      	bne.n	8003a32 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a04:	4b7c      	ldr	r3, [pc, #496]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d005      	beq.n	8003a1c <HAL_RCC_OscConfig+0x328>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e277      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a1c:	4b76      	ldr	r3, [pc, #472]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	691b      	ldr	r3, [r3, #16]
 8003a28:	061b      	lsls	r3, r3, #24
 8003a2a:	4973      	ldr	r1, [pc, #460]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a30:	e040      	b.n	8003ab4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d023      	beq.n	8003a82 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a3a:	4b6f      	ldr	r3, [pc, #444]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a6e      	ldr	r2, [pc, #440]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003a40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a46:	f7fd ff2f 	bl	80018a8 <HAL_GetTick>
 8003a4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a4c:	e008      	b.n	8003a60 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a4e:	f7fd ff2b 	bl	80018a8 <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d901      	bls.n	8003a60 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e255      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a60:	4b65      	ldr	r3, [pc, #404]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d0f0      	beq.n	8003a4e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a6c:	4b62      	ldr	r3, [pc, #392]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	691b      	ldr	r3, [r3, #16]
 8003a78:	061b      	lsls	r3, r3, #24
 8003a7a:	495f      	ldr	r1, [pc, #380]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	604b      	str	r3, [r1, #4]
 8003a80:	e018      	b.n	8003ab4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a82:	4b5d      	ldr	r3, [pc, #372]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a5c      	ldr	r2, [pc, #368]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003a88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a8e:	f7fd ff0b 	bl	80018a8 <HAL_GetTick>
 8003a92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a94:	e008      	b.n	8003aa8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a96:	f7fd ff07 	bl	80018a8 <HAL_GetTick>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d901      	bls.n	8003aa8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e231      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003aa8:	4b53      	ldr	r3, [pc, #332]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1f0      	bne.n	8003a96 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0308 	and.w	r3, r3, #8
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d03c      	beq.n	8003b3a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	695b      	ldr	r3, [r3, #20]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d01c      	beq.n	8003b02 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ac8:	4b4b      	ldr	r3, [pc, #300]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ace:	4a4a      	ldr	r2, [pc, #296]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003ad0:	f043 0301 	orr.w	r3, r3, #1
 8003ad4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ad8:	f7fd fee6 	bl	80018a8 <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ae0:	f7fd fee2 	bl	80018a8 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e20c      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003af2:	4b41      	ldr	r3, [pc, #260]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003af4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003af8:	f003 0302 	and.w	r3, r3, #2
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d0ef      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x3ec>
 8003b00:	e01b      	b.n	8003b3a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b02:	4b3d      	ldr	r3, [pc, #244]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003b04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b08:	4a3b      	ldr	r2, [pc, #236]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003b0a:	f023 0301 	bic.w	r3, r3, #1
 8003b0e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b12:	f7fd fec9 	bl	80018a8 <HAL_GetTick>
 8003b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b18:	e008      	b.n	8003b2c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b1a:	f7fd fec5 	bl	80018a8 <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d901      	bls.n	8003b2c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e1ef      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b2c:	4b32      	ldr	r3, [pc, #200]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003b2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1ef      	bne.n	8003b1a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0304 	and.w	r3, r3, #4
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f000 80a6 	beq.w	8003c94 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003b4c:	4b2a      	ldr	r3, [pc, #168]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003b4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d10d      	bne.n	8003b74 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b58:	4b27      	ldr	r3, [pc, #156]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003b5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b5c:	4a26      	ldr	r2, [pc, #152]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003b5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b62:	6593      	str	r3, [r2, #88]	; 0x58
 8003b64:	4b24      	ldr	r3, [pc, #144]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003b66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b6c:	60bb      	str	r3, [r7, #8]
 8003b6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b70:	2301      	movs	r3, #1
 8003b72:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b74:	4b21      	ldr	r3, [pc, #132]	; (8003bfc <HAL_RCC_OscConfig+0x508>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d118      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b80:	4b1e      	ldr	r3, [pc, #120]	; (8003bfc <HAL_RCC_OscConfig+0x508>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a1d      	ldr	r2, [pc, #116]	; (8003bfc <HAL_RCC_OscConfig+0x508>)
 8003b86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b8a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b8c:	f7fd fe8c 	bl	80018a8 <HAL_GetTick>
 8003b90:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b92:	e008      	b.n	8003ba6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b94:	f7fd fe88 	bl	80018a8 <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e1b2      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ba6:	4b15      	ldr	r3, [pc, #84]	; (8003bfc <HAL_RCC_OscConfig+0x508>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d0f0      	beq.n	8003b94 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d108      	bne.n	8003bcc <HAL_RCC_OscConfig+0x4d8>
 8003bba:	4b0f      	ldr	r3, [pc, #60]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bc0:	4a0d      	ldr	r2, [pc, #52]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003bc2:	f043 0301 	orr.w	r3, r3, #1
 8003bc6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003bca:	e029      	b.n	8003c20 <HAL_RCC_OscConfig+0x52c>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	2b05      	cmp	r3, #5
 8003bd2:	d115      	bne.n	8003c00 <HAL_RCC_OscConfig+0x50c>
 8003bd4:	4b08      	ldr	r3, [pc, #32]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bda:	4a07      	ldr	r2, [pc, #28]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003bdc:	f043 0304 	orr.w	r3, r3, #4
 8003be0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003be4:	4b04      	ldr	r3, [pc, #16]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bea:	4a03      	ldr	r2, [pc, #12]	; (8003bf8 <HAL_RCC_OscConfig+0x504>)
 8003bec:	f043 0301 	orr.w	r3, r3, #1
 8003bf0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003bf4:	e014      	b.n	8003c20 <HAL_RCC_OscConfig+0x52c>
 8003bf6:	bf00      	nop
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	40007000 	.word	0x40007000
 8003c00:	4b9a      	ldr	r3, [pc, #616]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c06:	4a99      	ldr	r2, [pc, #612]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003c08:	f023 0301 	bic.w	r3, r3, #1
 8003c0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c10:	4b96      	ldr	r3, [pc, #600]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c16:	4a95      	ldr	r2, [pc, #596]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003c18:	f023 0304 	bic.w	r3, r3, #4
 8003c1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d016      	beq.n	8003c56 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c28:	f7fd fe3e 	bl	80018a8 <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c2e:	e00a      	b.n	8003c46 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c30:	f7fd fe3a 	bl	80018a8 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d901      	bls.n	8003c46 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e162      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c46:	4b89      	ldr	r3, [pc, #548]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003c48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0ed      	beq.n	8003c30 <HAL_RCC_OscConfig+0x53c>
 8003c54:	e015      	b.n	8003c82 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c56:	f7fd fe27 	bl	80018a8 <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c5c:	e00a      	b.n	8003c74 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c5e:	f7fd fe23 	bl	80018a8 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d901      	bls.n	8003c74 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003c70:	2303      	movs	r3, #3
 8003c72:	e14b      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c74:	4b7d      	ldr	r3, [pc, #500]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c7a:	f003 0302 	and.w	r3, r3, #2
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d1ed      	bne.n	8003c5e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c82:	7ffb      	ldrb	r3, [r7, #31]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d105      	bne.n	8003c94 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c88:	4b78      	ldr	r3, [pc, #480]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003c8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c8c:	4a77      	ldr	r2, [pc, #476]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003c8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c92:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0320 	and.w	r3, r3, #32
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d03c      	beq.n	8003d1a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d01c      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003ca8:	4b70      	ldr	r3, [pc, #448]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003caa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003cae:	4a6f      	ldr	r2, [pc, #444]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003cb0:	f043 0301 	orr.w	r3, r3, #1
 8003cb4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb8:	f7fd fdf6 	bl	80018a8 <HAL_GetTick>
 8003cbc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cbe:	e008      	b.n	8003cd2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cc0:	f7fd fdf2 	bl	80018a8 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e11c      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003cd2:	4b66      	ldr	r3, [pc, #408]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003cd4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d0ef      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x5cc>
 8003ce0:	e01b      	b.n	8003d1a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ce2:	4b62      	ldr	r3, [pc, #392]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003ce4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ce8:	4a60      	ldr	r2, [pc, #384]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003cea:	f023 0301 	bic.w	r3, r3, #1
 8003cee:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cf2:	f7fd fdd9 	bl	80018a8 <HAL_GetTick>
 8003cf6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003cf8:	e008      	b.n	8003d0c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cfa:	f7fd fdd5 	bl	80018a8 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d901      	bls.n	8003d0c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e0ff      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d0c:	4b57      	ldr	r3, [pc, #348]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003d0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1ef      	bne.n	8003cfa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	f000 80f3 	beq.w	8003f0a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	f040 80c9 	bne.w	8003ec0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003d2e:	4b4f      	ldr	r3, [pc, #316]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	f003 0203 	and.w	r2, r3, #3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d12c      	bne.n	8003d9c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4c:	3b01      	subs	r3, #1
 8003d4e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d123      	bne.n	8003d9c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d5e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d11b      	bne.n	8003d9c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d6e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d113      	bne.n	8003d9c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d7e:	085b      	lsrs	r3, r3, #1
 8003d80:	3b01      	subs	r3, #1
 8003d82:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d109      	bne.n	8003d9c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d92:	085b      	lsrs	r3, r3, #1
 8003d94:	3b01      	subs	r3, #1
 8003d96:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d06b      	beq.n	8003e74 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	2b0c      	cmp	r3, #12
 8003da0:	d062      	beq.n	8003e68 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003da2:	4b32      	ldr	r3, [pc, #200]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d001      	beq.n	8003db2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e0ac      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003db2:	4b2e      	ldr	r3, [pc, #184]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a2d      	ldr	r2, [pc, #180]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003db8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003dbc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003dbe:	f7fd fd73 	bl	80018a8 <HAL_GetTick>
 8003dc2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dc4:	e008      	b.n	8003dd8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc6:	f7fd fd6f 	bl	80018a8 <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e099      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dd8:	4b24      	ldr	r3, [pc, #144]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1f0      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003de4:	4b21      	ldr	r3, [pc, #132]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003de6:	68da      	ldr	r2, [r3, #12]
 8003de8:	4b21      	ldr	r3, [pc, #132]	; (8003e70 <HAL_RCC_OscConfig+0x77c>)
 8003dea:	4013      	ands	r3, r2
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003df4:	3a01      	subs	r2, #1
 8003df6:	0112      	lsls	r2, r2, #4
 8003df8:	4311      	orrs	r1, r2
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003dfe:	0212      	lsls	r2, r2, #8
 8003e00:	4311      	orrs	r1, r2
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003e06:	0852      	lsrs	r2, r2, #1
 8003e08:	3a01      	subs	r2, #1
 8003e0a:	0552      	lsls	r2, r2, #21
 8003e0c:	4311      	orrs	r1, r2
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003e12:	0852      	lsrs	r2, r2, #1
 8003e14:	3a01      	subs	r2, #1
 8003e16:	0652      	lsls	r2, r2, #25
 8003e18:	4311      	orrs	r1, r2
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003e1e:	06d2      	lsls	r2, r2, #27
 8003e20:	430a      	orrs	r2, r1
 8003e22:	4912      	ldr	r1, [pc, #72]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003e28:	4b10      	ldr	r3, [pc, #64]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a0f      	ldr	r2, [pc, #60]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003e2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e32:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e34:	4b0d      	ldr	r3, [pc, #52]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	4a0c      	ldr	r2, [pc, #48]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003e3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e3e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e40:	f7fd fd32 	bl	80018a8 <HAL_GetTick>
 8003e44:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e46:	e008      	b.n	8003e5a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e48:	f7fd fd2e 	bl	80018a8 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e058      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e5a:	4b04      	ldr	r3, [pc, #16]	; (8003e6c <HAL_RCC_OscConfig+0x778>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d0f0      	beq.n	8003e48 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e66:	e050      	b.n	8003f0a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e04f      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
 8003e6c:	40021000 	.word	0x40021000
 8003e70:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e74:	4b27      	ldr	r3, [pc, #156]	; (8003f14 <HAL_RCC_OscConfig+0x820>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d144      	bne.n	8003f0a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003e80:	4b24      	ldr	r3, [pc, #144]	; (8003f14 <HAL_RCC_OscConfig+0x820>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a23      	ldr	r2, [pc, #140]	; (8003f14 <HAL_RCC_OscConfig+0x820>)
 8003e86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e8a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e8c:	4b21      	ldr	r3, [pc, #132]	; (8003f14 <HAL_RCC_OscConfig+0x820>)
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	4a20      	ldr	r2, [pc, #128]	; (8003f14 <HAL_RCC_OscConfig+0x820>)
 8003e92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e96:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e98:	f7fd fd06 	bl	80018a8 <HAL_GetTick>
 8003e9c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e9e:	e008      	b.n	8003eb2 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ea0:	f7fd fd02 	bl	80018a8 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d901      	bls.n	8003eb2 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e02c      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eb2:	4b18      	ldr	r3, [pc, #96]	; (8003f14 <HAL_RCC_OscConfig+0x820>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d0f0      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x7ac>
 8003ebe:	e024      	b.n	8003f0a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	2b0c      	cmp	r3, #12
 8003ec4:	d01f      	beq.n	8003f06 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ec6:	4b13      	ldr	r3, [pc, #76]	; (8003f14 <HAL_RCC_OscConfig+0x820>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a12      	ldr	r2, [pc, #72]	; (8003f14 <HAL_RCC_OscConfig+0x820>)
 8003ecc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ed0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed2:	f7fd fce9 	bl	80018a8 <HAL_GetTick>
 8003ed6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ed8:	e008      	b.n	8003eec <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eda:	f7fd fce5 	bl	80018a8 <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d901      	bls.n	8003eec <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e00f      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003eec:	4b09      	ldr	r3, [pc, #36]	; (8003f14 <HAL_RCC_OscConfig+0x820>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1f0      	bne.n	8003eda <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003ef8:	4b06      	ldr	r3, [pc, #24]	; (8003f14 <HAL_RCC_OscConfig+0x820>)
 8003efa:	68da      	ldr	r2, [r3, #12]
 8003efc:	4905      	ldr	r1, [pc, #20]	; (8003f14 <HAL_RCC_OscConfig+0x820>)
 8003efe:	4b06      	ldr	r3, [pc, #24]	; (8003f18 <HAL_RCC_OscConfig+0x824>)
 8003f00:	4013      	ands	r3, r2
 8003f02:	60cb      	str	r3, [r1, #12]
 8003f04:	e001      	b.n	8003f0a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e000      	b.n	8003f0c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3720      	adds	r7, #32
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	40021000 	.word	0x40021000
 8003f18:	feeefffc 	.word	0xfeeefffc

08003f1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d101      	bne.n	8003f30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e0e7      	b.n	8004100 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f30:	4b75      	ldr	r3, [pc, #468]	; (8004108 <HAL_RCC_ClockConfig+0x1ec>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 0307 	and.w	r3, r3, #7
 8003f38:	683a      	ldr	r2, [r7, #0]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d910      	bls.n	8003f60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f3e:	4b72      	ldr	r3, [pc, #456]	; (8004108 <HAL_RCC_ClockConfig+0x1ec>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f023 0207 	bic.w	r2, r3, #7
 8003f46:	4970      	ldr	r1, [pc, #448]	; (8004108 <HAL_RCC_ClockConfig+0x1ec>)
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f4e:	4b6e      	ldr	r3, [pc, #440]	; (8004108 <HAL_RCC_ClockConfig+0x1ec>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d001      	beq.n	8003f60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e0cf      	b.n	8004100 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d010      	beq.n	8003f8e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689a      	ldr	r2, [r3, #8]
 8003f70:	4b66      	ldr	r3, [pc, #408]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d908      	bls.n	8003f8e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f7c:	4b63      	ldr	r3, [pc, #396]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	4960      	ldr	r1, [pc, #384]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0301 	and.w	r3, r3, #1
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d04c      	beq.n	8004034 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	2b03      	cmp	r3, #3
 8003fa0:	d107      	bne.n	8003fb2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fa2:	4b5a      	ldr	r3, [pc, #360]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d121      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e0a6      	b.n	8004100 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d107      	bne.n	8003fca <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fba:	4b54      	ldr	r3, [pc, #336]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d115      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e09a      	b.n	8004100 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d107      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fd2:	4b4e      	ldr	r3, [pc, #312]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d109      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e08e      	b.n	8004100 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fe2:	4b4a      	ldr	r3, [pc, #296]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e086      	b.n	8004100 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ff2:	4b46      	ldr	r3, [pc, #280]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f023 0203 	bic.w	r2, r3, #3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	4943      	ldr	r1, [pc, #268]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 8004000:	4313      	orrs	r3, r2
 8004002:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004004:	f7fd fc50 	bl	80018a8 <HAL_GetTick>
 8004008:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800400a:	e00a      	b.n	8004022 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800400c:	f7fd fc4c 	bl	80018a8 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	f241 3288 	movw	r2, #5000	; 0x1388
 800401a:	4293      	cmp	r3, r2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e06e      	b.n	8004100 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004022:	4b3a      	ldr	r3, [pc, #232]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f003 020c 	and.w	r2, r3, #12
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	429a      	cmp	r2, r3
 8004032:	d1eb      	bne.n	800400c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0302 	and.w	r3, r3, #2
 800403c:	2b00      	cmp	r3, #0
 800403e:	d010      	beq.n	8004062 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	689a      	ldr	r2, [r3, #8]
 8004044:	4b31      	ldr	r3, [pc, #196]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800404c:	429a      	cmp	r2, r3
 800404e:	d208      	bcs.n	8004062 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004050:	4b2e      	ldr	r3, [pc, #184]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	492b      	ldr	r1, [pc, #172]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 800405e:	4313      	orrs	r3, r2
 8004060:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004062:	4b29      	ldr	r3, [pc, #164]	; (8004108 <HAL_RCC_ClockConfig+0x1ec>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0307 	and.w	r3, r3, #7
 800406a:	683a      	ldr	r2, [r7, #0]
 800406c:	429a      	cmp	r2, r3
 800406e:	d210      	bcs.n	8004092 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004070:	4b25      	ldr	r3, [pc, #148]	; (8004108 <HAL_RCC_ClockConfig+0x1ec>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f023 0207 	bic.w	r2, r3, #7
 8004078:	4923      	ldr	r1, [pc, #140]	; (8004108 <HAL_RCC_ClockConfig+0x1ec>)
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	4313      	orrs	r3, r2
 800407e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004080:	4b21      	ldr	r3, [pc, #132]	; (8004108 <HAL_RCC_ClockConfig+0x1ec>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0307 	and.w	r3, r3, #7
 8004088:	683a      	ldr	r2, [r7, #0]
 800408a:	429a      	cmp	r2, r3
 800408c:	d001      	beq.n	8004092 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e036      	b.n	8004100 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0304 	and.w	r3, r3, #4
 800409a:	2b00      	cmp	r3, #0
 800409c:	d008      	beq.n	80040b0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800409e:	4b1b      	ldr	r3, [pc, #108]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	4918      	ldr	r1, [pc, #96]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0308 	and.w	r3, r3, #8
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d009      	beq.n	80040d0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040bc:	4b13      	ldr	r3, [pc, #76]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	4910      	ldr	r1, [pc, #64]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040d0:	f000 f824 	bl	800411c <HAL_RCC_GetSysClockFreq>
 80040d4:	4602      	mov	r2, r0
 80040d6:	4b0d      	ldr	r3, [pc, #52]	; (800410c <HAL_RCC_ClockConfig+0x1f0>)
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	091b      	lsrs	r3, r3, #4
 80040dc:	f003 030f 	and.w	r3, r3, #15
 80040e0:	490b      	ldr	r1, [pc, #44]	; (8004110 <HAL_RCC_ClockConfig+0x1f4>)
 80040e2:	5ccb      	ldrb	r3, [r1, r3]
 80040e4:	f003 031f 	and.w	r3, r3, #31
 80040e8:	fa22 f303 	lsr.w	r3, r2, r3
 80040ec:	4a09      	ldr	r2, [pc, #36]	; (8004114 <HAL_RCC_ClockConfig+0x1f8>)
 80040ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80040f0:	4b09      	ldr	r3, [pc, #36]	; (8004118 <HAL_RCC_ClockConfig+0x1fc>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7fd fb87 	bl	8001808 <HAL_InitTick>
 80040fa:	4603      	mov	r3, r0
 80040fc:	72fb      	strb	r3, [r7, #11]

  return status;
 80040fe:	7afb      	ldrb	r3, [r7, #11]
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40022000 	.word	0x40022000
 800410c:	40021000 	.word	0x40021000
 8004110:	08007f38 	.word	0x08007f38
 8004114:	20000004 	.word	0x20000004
 8004118:	20000008 	.word	0x20000008

0800411c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800411c:	b480      	push	{r7}
 800411e:	b089      	sub	sp, #36	; 0x24
 8004120:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004122:	2300      	movs	r3, #0
 8004124:	61fb      	str	r3, [r7, #28]
 8004126:	2300      	movs	r3, #0
 8004128:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800412a:	4b3e      	ldr	r3, [pc, #248]	; (8004224 <HAL_RCC_GetSysClockFreq+0x108>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 030c 	and.w	r3, r3, #12
 8004132:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004134:	4b3b      	ldr	r3, [pc, #236]	; (8004224 <HAL_RCC_GetSysClockFreq+0x108>)
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f003 0303 	and.w	r3, r3, #3
 800413c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d005      	beq.n	8004150 <HAL_RCC_GetSysClockFreq+0x34>
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	2b0c      	cmp	r3, #12
 8004148:	d121      	bne.n	800418e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d11e      	bne.n	800418e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004150:	4b34      	ldr	r3, [pc, #208]	; (8004224 <HAL_RCC_GetSysClockFreq+0x108>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0308 	and.w	r3, r3, #8
 8004158:	2b00      	cmp	r3, #0
 800415a:	d107      	bne.n	800416c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800415c:	4b31      	ldr	r3, [pc, #196]	; (8004224 <HAL_RCC_GetSysClockFreq+0x108>)
 800415e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004162:	0a1b      	lsrs	r3, r3, #8
 8004164:	f003 030f 	and.w	r3, r3, #15
 8004168:	61fb      	str	r3, [r7, #28]
 800416a:	e005      	b.n	8004178 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800416c:	4b2d      	ldr	r3, [pc, #180]	; (8004224 <HAL_RCC_GetSysClockFreq+0x108>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	091b      	lsrs	r3, r3, #4
 8004172:	f003 030f 	and.w	r3, r3, #15
 8004176:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004178:	4a2b      	ldr	r2, [pc, #172]	; (8004228 <HAL_RCC_GetSysClockFreq+0x10c>)
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004180:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d10d      	bne.n	80041a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800418c:	e00a      	b.n	80041a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	2b04      	cmp	r3, #4
 8004192:	d102      	bne.n	800419a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004194:	4b25      	ldr	r3, [pc, #148]	; (800422c <HAL_RCC_GetSysClockFreq+0x110>)
 8004196:	61bb      	str	r3, [r7, #24]
 8004198:	e004      	b.n	80041a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	2b08      	cmp	r3, #8
 800419e:	d101      	bne.n	80041a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80041a0:	4b23      	ldr	r3, [pc, #140]	; (8004230 <HAL_RCC_GetSysClockFreq+0x114>)
 80041a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	2b0c      	cmp	r3, #12
 80041a8:	d134      	bne.n	8004214 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041aa:	4b1e      	ldr	r3, [pc, #120]	; (8004224 <HAL_RCC_GetSysClockFreq+0x108>)
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	f003 0303 	and.w	r3, r3, #3
 80041b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d003      	beq.n	80041c2 <HAL_RCC_GetSysClockFreq+0xa6>
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	2b03      	cmp	r3, #3
 80041be:	d003      	beq.n	80041c8 <HAL_RCC_GetSysClockFreq+0xac>
 80041c0:	e005      	b.n	80041ce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80041c2:	4b1a      	ldr	r3, [pc, #104]	; (800422c <HAL_RCC_GetSysClockFreq+0x110>)
 80041c4:	617b      	str	r3, [r7, #20]
      break;
 80041c6:	e005      	b.n	80041d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80041c8:	4b19      	ldr	r3, [pc, #100]	; (8004230 <HAL_RCC_GetSysClockFreq+0x114>)
 80041ca:	617b      	str	r3, [r7, #20]
      break;
 80041cc:	e002      	b.n	80041d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	617b      	str	r3, [r7, #20]
      break;
 80041d2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041d4:	4b13      	ldr	r3, [pc, #76]	; (8004224 <HAL_RCC_GetSysClockFreq+0x108>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	091b      	lsrs	r3, r3, #4
 80041da:	f003 0307 	and.w	r3, r3, #7
 80041de:	3301      	adds	r3, #1
 80041e0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80041e2:	4b10      	ldr	r3, [pc, #64]	; (8004224 <HAL_RCC_GetSysClockFreq+0x108>)
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	0a1b      	lsrs	r3, r3, #8
 80041e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041ec:	697a      	ldr	r2, [r7, #20]
 80041ee:	fb03 f202 	mul.w	r2, r3, r2
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80041fa:	4b0a      	ldr	r3, [pc, #40]	; (8004224 <HAL_RCC_GetSysClockFreq+0x108>)
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	0e5b      	lsrs	r3, r3, #25
 8004200:	f003 0303 	and.w	r3, r3, #3
 8004204:	3301      	adds	r3, #1
 8004206:	005b      	lsls	r3, r3, #1
 8004208:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004212:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004214:	69bb      	ldr	r3, [r7, #24]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3724      	adds	r7, #36	; 0x24
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	40021000 	.word	0x40021000
 8004228:	08007f50 	.word	0x08007f50
 800422c:	00f42400 	.word	0x00f42400
 8004230:	007a1200 	.word	0x007a1200

08004234 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004234:	b480      	push	{r7}
 8004236:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004238:	4b03      	ldr	r3, [pc, #12]	; (8004248 <HAL_RCC_GetHCLKFreq+0x14>)
 800423a:	681b      	ldr	r3, [r3, #0]
}
 800423c:	4618      	mov	r0, r3
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	20000004 	.word	0x20000004

0800424c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004250:	f7ff fff0 	bl	8004234 <HAL_RCC_GetHCLKFreq>
 8004254:	4602      	mov	r2, r0
 8004256:	4b06      	ldr	r3, [pc, #24]	; (8004270 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	0a1b      	lsrs	r3, r3, #8
 800425c:	f003 0307 	and.w	r3, r3, #7
 8004260:	4904      	ldr	r1, [pc, #16]	; (8004274 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004262:	5ccb      	ldrb	r3, [r1, r3]
 8004264:	f003 031f 	and.w	r3, r3, #31
 8004268:	fa22 f303 	lsr.w	r3, r2, r3
}
 800426c:	4618      	mov	r0, r3
 800426e:	bd80      	pop	{r7, pc}
 8004270:	40021000 	.word	0x40021000
 8004274:	08007f48 	.word	0x08007f48

08004278 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800427c:	f7ff ffda 	bl	8004234 <HAL_RCC_GetHCLKFreq>
 8004280:	4602      	mov	r2, r0
 8004282:	4b06      	ldr	r3, [pc, #24]	; (800429c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	0adb      	lsrs	r3, r3, #11
 8004288:	f003 0307 	and.w	r3, r3, #7
 800428c:	4904      	ldr	r1, [pc, #16]	; (80042a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800428e:	5ccb      	ldrb	r3, [r1, r3]
 8004290:	f003 031f 	and.w	r3, r3, #31
 8004294:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004298:	4618      	mov	r0, r3
 800429a:	bd80      	pop	{r7, pc}
 800429c:	40021000 	.word	0x40021000
 80042a0:	08007f48 	.word	0x08007f48

080042a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b086      	sub	sp, #24
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80042ac:	2300      	movs	r3, #0
 80042ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80042b0:	4b2a      	ldr	r3, [pc, #168]	; (800435c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80042b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d003      	beq.n	80042c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80042bc:	f7ff f9b6 	bl	800362c <HAL_PWREx_GetVoltageRange>
 80042c0:	6178      	str	r0, [r7, #20]
 80042c2:	e014      	b.n	80042ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80042c4:	4b25      	ldr	r3, [pc, #148]	; (800435c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80042c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042c8:	4a24      	ldr	r2, [pc, #144]	; (800435c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80042ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042ce:	6593      	str	r3, [r2, #88]	; 0x58
 80042d0:	4b22      	ldr	r3, [pc, #136]	; (800435c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80042d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042d8:	60fb      	str	r3, [r7, #12]
 80042da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80042dc:	f7ff f9a6 	bl	800362c <HAL_PWREx_GetVoltageRange>
 80042e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80042e2:	4b1e      	ldr	r3, [pc, #120]	; (800435c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80042e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042e6:	4a1d      	ldr	r2, [pc, #116]	; (800435c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80042e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042ec:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042f4:	d10b      	bne.n	800430e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2b80      	cmp	r3, #128	; 0x80
 80042fa:	d919      	bls.n	8004330 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2ba0      	cmp	r3, #160	; 0xa0
 8004300:	d902      	bls.n	8004308 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004302:	2302      	movs	r3, #2
 8004304:	613b      	str	r3, [r7, #16]
 8004306:	e013      	b.n	8004330 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004308:	2301      	movs	r3, #1
 800430a:	613b      	str	r3, [r7, #16]
 800430c:	e010      	b.n	8004330 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2b80      	cmp	r3, #128	; 0x80
 8004312:	d902      	bls.n	800431a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004314:	2303      	movs	r3, #3
 8004316:	613b      	str	r3, [r7, #16]
 8004318:	e00a      	b.n	8004330 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2b80      	cmp	r3, #128	; 0x80
 800431e:	d102      	bne.n	8004326 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004320:	2302      	movs	r3, #2
 8004322:	613b      	str	r3, [r7, #16]
 8004324:	e004      	b.n	8004330 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2b70      	cmp	r3, #112	; 0x70
 800432a:	d101      	bne.n	8004330 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800432c:	2301      	movs	r3, #1
 800432e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004330:	4b0b      	ldr	r3, [pc, #44]	; (8004360 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f023 0207 	bic.w	r2, r3, #7
 8004338:	4909      	ldr	r1, [pc, #36]	; (8004360 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	4313      	orrs	r3, r2
 800433e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004340:	4b07      	ldr	r3, [pc, #28]	; (8004360 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0307 	and.w	r3, r3, #7
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	429a      	cmp	r2, r3
 800434c:	d001      	beq.n	8004352 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e000      	b.n	8004354 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3718      	adds	r7, #24
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	40021000 	.word	0x40021000
 8004360:	40022000 	.word	0x40022000

08004364 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800436c:	2300      	movs	r3, #0
 800436e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004370:	2300      	movs	r3, #0
 8004372:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800437c:	2b00      	cmp	r3, #0
 800437e:	d031      	beq.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004384:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004388:	d01a      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800438a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800438e:	d814      	bhi.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004390:	2b00      	cmp	r3, #0
 8004392:	d009      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004394:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004398:	d10f      	bne.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800439a:	4b5d      	ldr	r3, [pc, #372]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	4a5c      	ldr	r2, [pc, #368]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043a4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80043a6:	e00c      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	3304      	adds	r3, #4
 80043ac:	2100      	movs	r1, #0
 80043ae:	4618      	mov	r0, r3
 80043b0:	f000 fa44 	bl	800483c <RCCEx_PLLSAI1_Config>
 80043b4:	4603      	mov	r3, r0
 80043b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80043b8:	e003      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	74fb      	strb	r3, [r7, #19]
      break;
 80043be:	e000      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80043c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043c2:	7cfb      	ldrb	r3, [r7, #19]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d10b      	bne.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80043c8:	4b51      	ldr	r3, [pc, #324]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043d6:	494e      	ldr	r1, [pc, #312]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80043de:	e001      	b.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e0:	7cfb      	ldrb	r3, [r7, #19]
 80043e2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	f000 809e 	beq.w	800452e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043f2:	2300      	movs	r3, #0
 80043f4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043f6:	4b46      	ldr	r3, [pc, #280]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d101      	bne.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004402:	2301      	movs	r3, #1
 8004404:	e000      	b.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004406:	2300      	movs	r3, #0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d00d      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800440c:	4b40      	ldr	r3, [pc, #256]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800440e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004410:	4a3f      	ldr	r2, [pc, #252]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004412:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004416:	6593      	str	r3, [r2, #88]	; 0x58
 8004418:	4b3d      	ldr	r3, [pc, #244]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800441a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800441c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004420:	60bb      	str	r3, [r7, #8]
 8004422:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004424:	2301      	movs	r3, #1
 8004426:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004428:	4b3a      	ldr	r3, [pc, #232]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a39      	ldr	r2, [pc, #228]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800442e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004432:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004434:	f7fd fa38 	bl	80018a8 <HAL_GetTick>
 8004438:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800443a:	e009      	b.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800443c:	f7fd fa34 	bl	80018a8 <HAL_GetTick>
 8004440:	4602      	mov	r2, r0
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	1ad3      	subs	r3, r2, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d902      	bls.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	74fb      	strb	r3, [r7, #19]
        break;
 800444e:	e005      	b.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004450:	4b30      	ldr	r3, [pc, #192]	; (8004514 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004458:	2b00      	cmp	r3, #0
 800445a:	d0ef      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800445c:	7cfb      	ldrb	r3, [r7, #19]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d15a      	bne.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004462:	4b2b      	ldr	r3, [pc, #172]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004464:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004468:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800446c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d01e      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	429a      	cmp	r2, r3
 800447c:	d019      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800447e:	4b24      	ldr	r3, [pc, #144]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004480:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004484:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004488:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800448a:	4b21      	ldr	r3, [pc, #132]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800448c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004490:	4a1f      	ldr	r2, [pc, #124]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004492:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004496:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800449a:	4b1d      	ldr	r3, [pc, #116]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800449c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044a0:	4a1b      	ldr	r2, [pc, #108]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044aa:	4a19      	ldr	r2, [pc, #100]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	f003 0301 	and.w	r3, r3, #1
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d016      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044bc:	f7fd f9f4 	bl	80018a8 <HAL_GetTick>
 80044c0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044c2:	e00b      	b.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044c4:	f7fd f9f0 	bl	80018a8 <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d902      	bls.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	74fb      	strb	r3, [r7, #19]
            break;
 80044da:	e006      	b.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044dc:	4b0c      	ldr	r3, [pc, #48]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d0ec      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80044ea:	7cfb      	ldrb	r3, [r7, #19]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d10b      	bne.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044f0:	4b07      	ldr	r3, [pc, #28]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80044fe:	4904      	ldr	r1, [pc, #16]	; (8004510 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004500:	4313      	orrs	r3, r2
 8004502:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004506:	e009      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004508:	7cfb      	ldrb	r3, [r7, #19]
 800450a:	74bb      	strb	r3, [r7, #18]
 800450c:	e006      	b.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800450e:	bf00      	nop
 8004510:	40021000 	.word	0x40021000
 8004514:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004518:	7cfb      	ldrb	r3, [r7, #19]
 800451a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800451c:	7c7b      	ldrb	r3, [r7, #17]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d105      	bne.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004522:	4b9e      	ldr	r3, [pc, #632]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004526:	4a9d      	ldr	r2, [pc, #628]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004528:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800452c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00a      	beq.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800453a:	4b98      	ldr	r3, [pc, #608]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800453c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004540:	f023 0203 	bic.w	r2, r3, #3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a1b      	ldr	r3, [r3, #32]
 8004548:	4994      	ldr	r1, [pc, #592]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800454a:	4313      	orrs	r3, r2
 800454c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0302 	and.w	r3, r3, #2
 8004558:	2b00      	cmp	r3, #0
 800455a:	d00a      	beq.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800455c:	4b8f      	ldr	r3, [pc, #572]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800455e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004562:	f023 020c 	bic.w	r2, r3, #12
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456a:	498c      	ldr	r1, [pc, #560]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800456c:	4313      	orrs	r3, r2
 800456e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0304 	and.w	r3, r3, #4
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00a      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800457e:	4b87      	ldr	r3, [pc, #540]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004580:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004584:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800458c:	4983      	ldr	r1, [pc, #524]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800458e:	4313      	orrs	r3, r2
 8004590:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 0308 	and.w	r3, r3, #8
 800459c:	2b00      	cmp	r3, #0
 800459e:	d00a      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045a0:	4b7e      	ldr	r3, [pc, #504]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80045a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045a6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ae:	497b      	ldr	r1, [pc, #492]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80045b0:	4313      	orrs	r3, r2
 80045b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0320 	and.w	r3, r3, #32
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d00a      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045c2:	4b76      	ldr	r3, [pc, #472]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80045c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d0:	4972      	ldr	r1, [pc, #456]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00a      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045e4:	4b6d      	ldr	r3, [pc, #436]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80045e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045ea:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045f2:	496a      	ldr	r1, [pc, #424]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004602:	2b00      	cmp	r3, #0
 8004604:	d00a      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004606:	4b65      	ldr	r3, [pc, #404]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800460c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004614:	4961      	ldr	r1, [pc, #388]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004616:	4313      	orrs	r3, r2
 8004618:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004624:	2b00      	cmp	r3, #0
 8004626:	d00a      	beq.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004628:	4b5c      	ldr	r3, [pc, #368]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800462a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800462e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004636:	4959      	ldr	r1, [pc, #356]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004638:	4313      	orrs	r3, r2
 800463a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00a      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800464a:	4b54      	ldr	r3, [pc, #336]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800464c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004650:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004658:	4950      	ldr	r1, [pc, #320]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800465a:	4313      	orrs	r3, r2
 800465c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004668:	2b00      	cmp	r3, #0
 800466a:	d00a      	beq.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800466c:	4b4b      	ldr	r3, [pc, #300]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800466e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004672:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800467a:	4948      	ldr	r1, [pc, #288]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800467c:	4313      	orrs	r3, r2
 800467e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00a      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800468e:	4b43      	ldr	r3, [pc, #268]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004690:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004694:	f023 0203 	bic.w	r2, r3, #3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469c:	493f      	ldr	r1, [pc, #252]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800469e:	4313      	orrs	r3, r2
 80046a0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d028      	beq.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046b0:	4b3a      	ldr	r3, [pc, #232]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80046b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046b6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046be:	4937      	ldr	r1, [pc, #220]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046ce:	d106      	bne.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046d0:	4b32      	ldr	r3, [pc, #200]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	4a31      	ldr	r2, [pc, #196]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80046d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046da:	60d3      	str	r3, [r2, #12]
 80046dc:	e011      	b.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046e2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80046e6:	d10c      	bne.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	3304      	adds	r3, #4
 80046ec:	2101      	movs	r1, #1
 80046ee:	4618      	mov	r0, r3
 80046f0:	f000 f8a4 	bl	800483c <RCCEx_PLLSAI1_Config>
 80046f4:	4603      	mov	r3, r0
 80046f6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80046f8:	7cfb      	ldrb	r3, [r7, #19]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 80046fe:	7cfb      	ldrb	r3, [r7, #19]
 8004700:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d028      	beq.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800470e:	4b23      	ldr	r3, [pc, #140]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004710:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004714:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800471c:	491f      	ldr	r1, [pc, #124]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800471e:	4313      	orrs	r3, r2
 8004720:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004728:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800472c:	d106      	bne.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800472e:	4b1b      	ldr	r3, [pc, #108]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	4a1a      	ldr	r2, [pc, #104]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004734:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004738:	60d3      	str	r3, [r2, #12]
 800473a:	e011      	b.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004740:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004744:	d10c      	bne.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	3304      	adds	r3, #4
 800474a:	2101      	movs	r1, #1
 800474c:	4618      	mov	r0, r3
 800474e:	f000 f875 	bl	800483c <RCCEx_PLLSAI1_Config>
 8004752:	4603      	mov	r3, r0
 8004754:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004756:	7cfb      	ldrb	r3, [r7, #19]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d001      	beq.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 800475c:	7cfb      	ldrb	r3, [r7, #19]
 800475e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004768:	2b00      	cmp	r3, #0
 800476a:	d02b      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800476c:	4b0b      	ldr	r3, [pc, #44]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800476e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004772:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800477a:	4908      	ldr	r1, [pc, #32]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800477c:	4313      	orrs	r3, r2
 800477e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004786:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800478a:	d109      	bne.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800478c:	4b03      	ldr	r3, [pc, #12]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	4a02      	ldr	r2, [pc, #8]	; (800479c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004792:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004796:	60d3      	str	r3, [r2, #12]
 8004798:	e014      	b.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x460>
 800479a:	bf00      	nop
 800479c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80047a8:	d10c      	bne.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	3304      	adds	r3, #4
 80047ae:	2101      	movs	r1, #1
 80047b0:	4618      	mov	r0, r3
 80047b2:	f000 f843 	bl	800483c <RCCEx_PLLSAI1_Config>
 80047b6:	4603      	mov	r3, r0
 80047b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047ba:	7cfb      	ldrb	r3, [r7, #19]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 80047c0:	7cfb      	ldrb	r3, [r7, #19]
 80047c2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d01c      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047d0:	4b19      	ldr	r3, [pc, #100]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80047d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047d6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047de:	4916      	ldr	r1, [pc, #88]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047ee:	d10c      	bne.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	3304      	adds	r3, #4
 80047f4:	2102      	movs	r1, #2
 80047f6:	4618      	mov	r0, r3
 80047f8:	f000 f820 	bl	800483c <RCCEx_PLLSAI1_Config>
 80047fc:	4603      	mov	r3, r0
 80047fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004800:	7cfb      	ldrb	r3, [r7, #19]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d001      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 8004806:	7cfb      	ldrb	r3, [r7, #19]
 8004808:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00a      	beq.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004816:	4b08      	ldr	r3, [pc, #32]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8004818:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800481c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004824:	4904      	ldr	r1, [pc, #16]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8004826:	4313      	orrs	r3, r2
 8004828:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800482c:	7cbb      	ldrb	r3, [r7, #18]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3718      	adds	r7, #24
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	40021000 	.word	0x40021000

0800483c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004846:	2300      	movs	r3, #0
 8004848:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800484a:	4b74      	ldr	r3, [pc, #464]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	f003 0303 	and.w	r3, r3, #3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d018      	beq.n	8004888 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004856:	4b71      	ldr	r3, [pc, #452]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	f003 0203 	and.w	r2, r3, #3
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	429a      	cmp	r2, r3
 8004864:	d10d      	bne.n	8004882 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
       ||
 800486a:	2b00      	cmp	r3, #0
 800486c:	d009      	beq.n	8004882 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800486e:	4b6b      	ldr	r3, [pc, #428]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	091b      	lsrs	r3, r3, #4
 8004874:	f003 0307 	and.w	r3, r3, #7
 8004878:	1c5a      	adds	r2, r3, #1
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
       ||
 800487e:	429a      	cmp	r2, r3
 8004880:	d047      	beq.n	8004912 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	73fb      	strb	r3, [r7, #15]
 8004886:	e044      	b.n	8004912 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2b03      	cmp	r3, #3
 800488e:	d018      	beq.n	80048c2 <RCCEx_PLLSAI1_Config+0x86>
 8004890:	2b03      	cmp	r3, #3
 8004892:	d825      	bhi.n	80048e0 <RCCEx_PLLSAI1_Config+0xa4>
 8004894:	2b01      	cmp	r3, #1
 8004896:	d002      	beq.n	800489e <RCCEx_PLLSAI1_Config+0x62>
 8004898:	2b02      	cmp	r3, #2
 800489a:	d009      	beq.n	80048b0 <RCCEx_PLLSAI1_Config+0x74>
 800489c:	e020      	b.n	80048e0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800489e:	4b5f      	ldr	r3, [pc, #380]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d11d      	bne.n	80048e6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048ae:	e01a      	b.n	80048e6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80048b0:	4b5a      	ldr	r3, [pc, #360]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d116      	bne.n	80048ea <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048c0:	e013      	b.n	80048ea <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80048c2:	4b56      	ldr	r3, [pc, #344]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d10f      	bne.n	80048ee <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048ce:	4b53      	ldr	r3, [pc, #332]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d109      	bne.n	80048ee <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80048de:	e006      	b.n	80048ee <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	73fb      	strb	r3, [r7, #15]
      break;
 80048e4:	e004      	b.n	80048f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80048e6:	bf00      	nop
 80048e8:	e002      	b.n	80048f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80048ea:	bf00      	nop
 80048ec:	e000      	b.n	80048f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80048ee:	bf00      	nop
    }

    if(status == HAL_OK)
 80048f0:	7bfb      	ldrb	r3, [r7, #15]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d10d      	bne.n	8004912 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80048f6:	4b49      	ldr	r3, [pc, #292]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6819      	ldr	r1, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	3b01      	subs	r3, #1
 8004908:	011b      	lsls	r3, r3, #4
 800490a:	430b      	orrs	r3, r1
 800490c:	4943      	ldr	r1, [pc, #268]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 800490e:	4313      	orrs	r3, r2
 8004910:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004912:	7bfb      	ldrb	r3, [r7, #15]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d17c      	bne.n	8004a12 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004918:	4b40      	ldr	r3, [pc, #256]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a3f      	ldr	r2, [pc, #252]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 800491e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004922:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004924:	f7fc ffc0 	bl	80018a8 <HAL_GetTick>
 8004928:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800492a:	e009      	b.n	8004940 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800492c:	f7fc ffbc 	bl	80018a8 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b02      	cmp	r3, #2
 8004938:	d902      	bls.n	8004940 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	73fb      	strb	r3, [r7, #15]
        break;
 800493e:	e005      	b.n	800494c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004940:	4b36      	ldr	r3, [pc, #216]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d1ef      	bne.n	800492c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800494c:	7bfb      	ldrb	r3, [r7, #15]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d15f      	bne.n	8004a12 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d110      	bne.n	800497a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004958:	4b30      	ldr	r3, [pc, #192]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 800495a:	691b      	ldr	r3, [r3, #16]
 800495c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004960:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	6892      	ldr	r2, [r2, #8]
 8004968:	0211      	lsls	r1, r2, #8
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	68d2      	ldr	r2, [r2, #12]
 800496e:	06d2      	lsls	r2, r2, #27
 8004970:	430a      	orrs	r2, r1
 8004972:	492a      	ldr	r1, [pc, #168]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004974:	4313      	orrs	r3, r2
 8004976:	610b      	str	r3, [r1, #16]
 8004978:	e027      	b.n	80049ca <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b01      	cmp	r3, #1
 800497e:	d112      	bne.n	80049a6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004980:	4b26      	ldr	r3, [pc, #152]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004988:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	6892      	ldr	r2, [r2, #8]
 8004990:	0211      	lsls	r1, r2, #8
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	6912      	ldr	r2, [r2, #16]
 8004996:	0852      	lsrs	r2, r2, #1
 8004998:	3a01      	subs	r2, #1
 800499a:	0552      	lsls	r2, r2, #21
 800499c:	430a      	orrs	r2, r1
 800499e:	491f      	ldr	r1, [pc, #124]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	610b      	str	r3, [r1, #16]
 80049a4:	e011      	b.n	80049ca <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049a6:	4b1d      	ldr	r3, [pc, #116]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80049ae:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	6892      	ldr	r2, [r2, #8]
 80049b6:	0211      	lsls	r1, r2, #8
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	6952      	ldr	r2, [r2, #20]
 80049bc:	0852      	lsrs	r2, r2, #1
 80049be:	3a01      	subs	r2, #1
 80049c0:	0652      	lsls	r2, r2, #25
 80049c2:	430a      	orrs	r2, r1
 80049c4:	4915      	ldr	r1, [pc, #84]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80049ca:	4b14      	ldr	r3, [pc, #80]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a13      	ldr	r2, [pc, #76]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 80049d0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80049d4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049d6:	f7fc ff67 	bl	80018a8 <HAL_GetTick>
 80049da:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80049dc:	e009      	b.n	80049f2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049de:	f7fc ff63 	bl	80018a8 <HAL_GetTick>
 80049e2:	4602      	mov	r2, r0
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	1ad3      	subs	r3, r2, r3
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d902      	bls.n	80049f2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80049ec:	2303      	movs	r3, #3
 80049ee:	73fb      	strb	r3, [r7, #15]
          break;
 80049f0:	e005      	b.n	80049fe <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80049f2:	4b0a      	ldr	r3, [pc, #40]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d0ef      	beq.n	80049de <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80049fe:	7bfb      	ldrb	r3, [r7, #15]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d106      	bne.n	8004a12 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004a04:	4b05      	ldr	r3, [pc, #20]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a06:	691a      	ldr	r2, [r3, #16]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	4903      	ldr	r1, [pc, #12]	; (8004a1c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3710      	adds	r7, #16
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	40021000 	.word	0x40021000

08004a20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e040      	b.n	8004ab4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d106      	bne.n	8004a48 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f7fc fd2e 	bl	80014a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2224      	movs	r2, #36	; 0x24
 8004a4c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f022 0201 	bic.w	r2, r2, #1
 8004a5c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f8c0 	bl	8004be4 <UART_SetConfig>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d101      	bne.n	8004a6e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e022      	b.n	8004ab4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d002      	beq.n	8004a7c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 fb3a 	bl	80050f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	685a      	ldr	r2, [r3, #4]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	689a      	ldr	r2, [r3, #8]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f042 0201 	orr.w	r2, r2, #1
 8004aaa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f000 fbc1 	bl	8005234 <UART_CheckIdleState>
 8004ab2:	4603      	mov	r3, r0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3708      	adds	r7, #8
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}

08004abc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b08a      	sub	sp, #40	; 0x28
 8004ac0:	af02      	add	r7, sp, #8
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	603b      	str	r3, [r7, #0]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ad0:	2b20      	cmp	r3, #32
 8004ad2:	f040 8082 	bne.w	8004bda <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d002      	beq.n	8004ae2 <HAL_UART_Transmit+0x26>
 8004adc:	88fb      	ldrh	r3, [r7, #6]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e07a      	b.n	8004bdc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d101      	bne.n	8004af4 <HAL_UART_Transmit+0x38>
 8004af0:	2302      	movs	r3, #2
 8004af2:	e073      	b.n	8004bdc <HAL_UART_Transmit+0x120>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2221      	movs	r2, #33	; 0x21
 8004b08:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b0a:	f7fc fecd 	bl	80018a8 <HAL_GetTick>
 8004b0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	88fa      	ldrh	r2, [r7, #6]
 8004b14:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	88fa      	ldrh	r2, [r7, #6]
 8004b1c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b28:	d108      	bne.n	8004b3c <HAL_UART_Transmit+0x80>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d104      	bne.n	8004b3c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004b32:	2300      	movs	r3, #0
 8004b34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	61bb      	str	r3, [r7, #24]
 8004b3a:	e003      	b.n	8004b44 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b40:	2300      	movs	r3, #0
 8004b42:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004b4c:	e02d      	b.n	8004baa <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	9300      	str	r3, [sp, #0]
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	2200      	movs	r2, #0
 8004b56:	2180      	movs	r1, #128	; 0x80
 8004b58:	68f8      	ldr	r0, [r7, #12]
 8004b5a:	f000 fbb4 	bl	80052c6 <UART_WaitOnFlagUntilTimeout>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d001      	beq.n	8004b68 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e039      	b.n	8004bdc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10b      	bne.n	8004b86 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	881a      	ldrh	r2, [r3, #0]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b7a:	b292      	uxth	r2, r2
 8004b7c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	3302      	adds	r3, #2
 8004b82:	61bb      	str	r3, [r7, #24]
 8004b84:	e008      	b.n	8004b98 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	781a      	ldrb	r2, [r3, #0]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	b292      	uxth	r2, r2
 8004b90:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	3301      	adds	r3, #1
 8004b96:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	b29a      	uxth	r2, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1cb      	bne.n	8004b4e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	9300      	str	r3, [sp, #0]
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	2140      	movs	r1, #64	; 0x40
 8004bc0:	68f8      	ldr	r0, [r7, #12]
 8004bc2:	f000 fb80 	bl	80052c6 <UART_WaitOnFlagUntilTimeout>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d001      	beq.n	8004bd0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e005      	b.n	8004bdc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	e000      	b.n	8004bdc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004bda:	2302      	movs	r3, #2
  }
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3720      	adds	r7, #32
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004be4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004be8:	b08a      	sub	sp, #40	; 0x28
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	689a      	ldr	r2, [r3, #8]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	691b      	ldr	r3, [r3, #16]
 8004bfc:	431a      	orrs	r2, r3
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	695b      	ldr	r3, [r3, #20]
 8004c02:	431a      	orrs	r2, r3
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	69db      	ldr	r3, [r3, #28]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	4ba5      	ldr	r3, [pc, #660]	; (8004ea8 <UART_SetConfig+0x2c4>)
 8004c14:	4013      	ands	r3, r2
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	6812      	ldr	r2, [r2, #0]
 8004c1a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004c1c:	430b      	orrs	r3, r1
 8004c1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	68da      	ldr	r2, [r3, #12]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	430a      	orrs	r2, r1
 8004c34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a9a      	ldr	r2, [pc, #616]	; (8004eac <UART_SetConfig+0x2c8>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d004      	beq.n	8004c50 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c60:	430a      	orrs	r2, r1
 8004c62:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a91      	ldr	r2, [pc, #580]	; (8004eb0 <UART_SetConfig+0x2cc>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d126      	bne.n	8004cbc <UART_SetConfig+0xd8>
 8004c6e:	4b91      	ldr	r3, [pc, #580]	; (8004eb4 <UART_SetConfig+0x2d0>)
 8004c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c74:	f003 0303 	and.w	r3, r3, #3
 8004c78:	2b03      	cmp	r3, #3
 8004c7a:	d81b      	bhi.n	8004cb4 <UART_SetConfig+0xd0>
 8004c7c:	a201      	add	r2, pc, #4	; (adr r2, 8004c84 <UART_SetConfig+0xa0>)
 8004c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c82:	bf00      	nop
 8004c84:	08004c95 	.word	0x08004c95
 8004c88:	08004ca5 	.word	0x08004ca5
 8004c8c:	08004c9d 	.word	0x08004c9d
 8004c90:	08004cad 	.word	0x08004cad
 8004c94:	2301      	movs	r3, #1
 8004c96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c9a:	e0d6      	b.n	8004e4a <UART_SetConfig+0x266>
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ca2:	e0d2      	b.n	8004e4a <UART_SetConfig+0x266>
 8004ca4:	2304      	movs	r3, #4
 8004ca6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004caa:	e0ce      	b.n	8004e4a <UART_SetConfig+0x266>
 8004cac:	2308      	movs	r3, #8
 8004cae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cb2:	e0ca      	b.n	8004e4a <UART_SetConfig+0x266>
 8004cb4:	2310      	movs	r3, #16
 8004cb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cba:	e0c6      	b.n	8004e4a <UART_SetConfig+0x266>
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a7d      	ldr	r2, [pc, #500]	; (8004eb8 <UART_SetConfig+0x2d4>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d138      	bne.n	8004d38 <UART_SetConfig+0x154>
 8004cc6:	4b7b      	ldr	r3, [pc, #492]	; (8004eb4 <UART_SetConfig+0x2d0>)
 8004cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ccc:	f003 030c 	and.w	r3, r3, #12
 8004cd0:	2b0c      	cmp	r3, #12
 8004cd2:	d82d      	bhi.n	8004d30 <UART_SetConfig+0x14c>
 8004cd4:	a201      	add	r2, pc, #4	; (adr r2, 8004cdc <UART_SetConfig+0xf8>)
 8004cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cda:	bf00      	nop
 8004cdc:	08004d11 	.word	0x08004d11
 8004ce0:	08004d31 	.word	0x08004d31
 8004ce4:	08004d31 	.word	0x08004d31
 8004ce8:	08004d31 	.word	0x08004d31
 8004cec:	08004d21 	.word	0x08004d21
 8004cf0:	08004d31 	.word	0x08004d31
 8004cf4:	08004d31 	.word	0x08004d31
 8004cf8:	08004d31 	.word	0x08004d31
 8004cfc:	08004d19 	.word	0x08004d19
 8004d00:	08004d31 	.word	0x08004d31
 8004d04:	08004d31 	.word	0x08004d31
 8004d08:	08004d31 	.word	0x08004d31
 8004d0c:	08004d29 	.word	0x08004d29
 8004d10:	2300      	movs	r3, #0
 8004d12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d16:	e098      	b.n	8004e4a <UART_SetConfig+0x266>
 8004d18:	2302      	movs	r3, #2
 8004d1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d1e:	e094      	b.n	8004e4a <UART_SetConfig+0x266>
 8004d20:	2304      	movs	r3, #4
 8004d22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d26:	e090      	b.n	8004e4a <UART_SetConfig+0x266>
 8004d28:	2308      	movs	r3, #8
 8004d2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d2e:	e08c      	b.n	8004e4a <UART_SetConfig+0x266>
 8004d30:	2310      	movs	r3, #16
 8004d32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d36:	e088      	b.n	8004e4a <UART_SetConfig+0x266>
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a5f      	ldr	r2, [pc, #380]	; (8004ebc <UART_SetConfig+0x2d8>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d125      	bne.n	8004d8e <UART_SetConfig+0x1aa>
 8004d42:	4b5c      	ldr	r3, [pc, #368]	; (8004eb4 <UART_SetConfig+0x2d0>)
 8004d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d48:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004d4c:	2b30      	cmp	r3, #48	; 0x30
 8004d4e:	d016      	beq.n	8004d7e <UART_SetConfig+0x19a>
 8004d50:	2b30      	cmp	r3, #48	; 0x30
 8004d52:	d818      	bhi.n	8004d86 <UART_SetConfig+0x1a2>
 8004d54:	2b20      	cmp	r3, #32
 8004d56:	d00a      	beq.n	8004d6e <UART_SetConfig+0x18a>
 8004d58:	2b20      	cmp	r3, #32
 8004d5a:	d814      	bhi.n	8004d86 <UART_SetConfig+0x1a2>
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d002      	beq.n	8004d66 <UART_SetConfig+0x182>
 8004d60:	2b10      	cmp	r3, #16
 8004d62:	d008      	beq.n	8004d76 <UART_SetConfig+0x192>
 8004d64:	e00f      	b.n	8004d86 <UART_SetConfig+0x1a2>
 8004d66:	2300      	movs	r3, #0
 8004d68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d6c:	e06d      	b.n	8004e4a <UART_SetConfig+0x266>
 8004d6e:	2302      	movs	r3, #2
 8004d70:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d74:	e069      	b.n	8004e4a <UART_SetConfig+0x266>
 8004d76:	2304      	movs	r3, #4
 8004d78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d7c:	e065      	b.n	8004e4a <UART_SetConfig+0x266>
 8004d7e:	2308      	movs	r3, #8
 8004d80:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d84:	e061      	b.n	8004e4a <UART_SetConfig+0x266>
 8004d86:	2310      	movs	r3, #16
 8004d88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d8c:	e05d      	b.n	8004e4a <UART_SetConfig+0x266>
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a4b      	ldr	r2, [pc, #300]	; (8004ec0 <UART_SetConfig+0x2dc>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d125      	bne.n	8004de4 <UART_SetConfig+0x200>
 8004d98:	4b46      	ldr	r3, [pc, #280]	; (8004eb4 <UART_SetConfig+0x2d0>)
 8004d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d9e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004da2:	2bc0      	cmp	r3, #192	; 0xc0
 8004da4:	d016      	beq.n	8004dd4 <UART_SetConfig+0x1f0>
 8004da6:	2bc0      	cmp	r3, #192	; 0xc0
 8004da8:	d818      	bhi.n	8004ddc <UART_SetConfig+0x1f8>
 8004daa:	2b80      	cmp	r3, #128	; 0x80
 8004dac:	d00a      	beq.n	8004dc4 <UART_SetConfig+0x1e0>
 8004dae:	2b80      	cmp	r3, #128	; 0x80
 8004db0:	d814      	bhi.n	8004ddc <UART_SetConfig+0x1f8>
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d002      	beq.n	8004dbc <UART_SetConfig+0x1d8>
 8004db6:	2b40      	cmp	r3, #64	; 0x40
 8004db8:	d008      	beq.n	8004dcc <UART_SetConfig+0x1e8>
 8004dba:	e00f      	b.n	8004ddc <UART_SetConfig+0x1f8>
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dc2:	e042      	b.n	8004e4a <UART_SetConfig+0x266>
 8004dc4:	2302      	movs	r3, #2
 8004dc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dca:	e03e      	b.n	8004e4a <UART_SetConfig+0x266>
 8004dcc:	2304      	movs	r3, #4
 8004dce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dd2:	e03a      	b.n	8004e4a <UART_SetConfig+0x266>
 8004dd4:	2308      	movs	r3, #8
 8004dd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dda:	e036      	b.n	8004e4a <UART_SetConfig+0x266>
 8004ddc:	2310      	movs	r3, #16
 8004dde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004de2:	e032      	b.n	8004e4a <UART_SetConfig+0x266>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a30      	ldr	r2, [pc, #192]	; (8004eac <UART_SetConfig+0x2c8>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d12a      	bne.n	8004e44 <UART_SetConfig+0x260>
 8004dee:	4b31      	ldr	r3, [pc, #196]	; (8004eb4 <UART_SetConfig+0x2d0>)
 8004df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004df4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004df8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004dfc:	d01a      	beq.n	8004e34 <UART_SetConfig+0x250>
 8004dfe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e02:	d81b      	bhi.n	8004e3c <UART_SetConfig+0x258>
 8004e04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e08:	d00c      	beq.n	8004e24 <UART_SetConfig+0x240>
 8004e0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e0e:	d815      	bhi.n	8004e3c <UART_SetConfig+0x258>
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d003      	beq.n	8004e1c <UART_SetConfig+0x238>
 8004e14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e18:	d008      	beq.n	8004e2c <UART_SetConfig+0x248>
 8004e1a:	e00f      	b.n	8004e3c <UART_SetConfig+0x258>
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e22:	e012      	b.n	8004e4a <UART_SetConfig+0x266>
 8004e24:	2302      	movs	r3, #2
 8004e26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e2a:	e00e      	b.n	8004e4a <UART_SetConfig+0x266>
 8004e2c:	2304      	movs	r3, #4
 8004e2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e32:	e00a      	b.n	8004e4a <UART_SetConfig+0x266>
 8004e34:	2308      	movs	r3, #8
 8004e36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e3a:	e006      	b.n	8004e4a <UART_SetConfig+0x266>
 8004e3c:	2310      	movs	r3, #16
 8004e3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e42:	e002      	b.n	8004e4a <UART_SetConfig+0x266>
 8004e44:	2310      	movs	r3, #16
 8004e46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a17      	ldr	r2, [pc, #92]	; (8004eac <UART_SetConfig+0x2c8>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	f040 808b 	bne.w	8004f6c <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004e56:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e5a:	2b08      	cmp	r3, #8
 8004e5c:	d834      	bhi.n	8004ec8 <UART_SetConfig+0x2e4>
 8004e5e:	a201      	add	r2, pc, #4	; (adr r2, 8004e64 <UART_SetConfig+0x280>)
 8004e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e64:	08004e89 	.word	0x08004e89
 8004e68:	08004ec9 	.word	0x08004ec9
 8004e6c:	08004e91 	.word	0x08004e91
 8004e70:	08004ec9 	.word	0x08004ec9
 8004e74:	08004e97 	.word	0x08004e97
 8004e78:	08004ec9 	.word	0x08004ec9
 8004e7c:	08004ec9 	.word	0x08004ec9
 8004e80:	08004ec9 	.word	0x08004ec9
 8004e84:	08004e9f 	.word	0x08004e9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e88:	f7ff f9e0 	bl	800424c <HAL_RCC_GetPCLK1Freq>
 8004e8c:	61f8      	str	r0, [r7, #28]
        break;
 8004e8e:	e021      	b.n	8004ed4 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e90:	4b0c      	ldr	r3, [pc, #48]	; (8004ec4 <UART_SetConfig+0x2e0>)
 8004e92:	61fb      	str	r3, [r7, #28]
        break;
 8004e94:	e01e      	b.n	8004ed4 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e96:	f7ff f941 	bl	800411c <HAL_RCC_GetSysClockFreq>
 8004e9a:	61f8      	str	r0, [r7, #28]
        break;
 8004e9c:	e01a      	b.n	8004ed4 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ea2:	61fb      	str	r3, [r7, #28]
        break;
 8004ea4:	e016      	b.n	8004ed4 <UART_SetConfig+0x2f0>
 8004ea6:	bf00      	nop
 8004ea8:	efff69f3 	.word	0xefff69f3
 8004eac:	40008000 	.word	0x40008000
 8004eb0:	40013800 	.word	0x40013800
 8004eb4:	40021000 	.word	0x40021000
 8004eb8:	40004400 	.word	0x40004400
 8004ebc:	40004800 	.word	0x40004800
 8004ec0:	40004c00 	.word	0x40004c00
 8004ec4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004ed2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	f000 80fa 	beq.w	80050d0 <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	685a      	ldr	r2, [r3, #4]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	005b      	lsls	r3, r3, #1
 8004ee4:	4413      	add	r3, r2
 8004ee6:	69fa      	ldr	r2, [r7, #28]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d305      	bcc.n	8004ef8 <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004ef2:	69fa      	ldr	r2, [r7, #28]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d903      	bls.n	8004f00 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004efe:	e0e7      	b.n	80050d0 <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004f00:	69fb      	ldr	r3, [r7, #28]
 8004f02:	2200      	movs	r2, #0
 8004f04:	461c      	mov	r4, r3
 8004f06:	4615      	mov	r5, r2
 8004f08:	f04f 0200 	mov.w	r2, #0
 8004f0c:	f04f 0300 	mov.w	r3, #0
 8004f10:	022b      	lsls	r3, r5, #8
 8004f12:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004f16:	0222      	lsls	r2, r4, #8
 8004f18:	68f9      	ldr	r1, [r7, #12]
 8004f1a:	6849      	ldr	r1, [r1, #4]
 8004f1c:	0849      	lsrs	r1, r1, #1
 8004f1e:	2000      	movs	r0, #0
 8004f20:	4688      	mov	r8, r1
 8004f22:	4681      	mov	r9, r0
 8004f24:	eb12 0a08 	adds.w	sl, r2, r8
 8004f28:	eb43 0b09 	adc.w	fp, r3, r9
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	603b      	str	r3, [r7, #0]
 8004f34:	607a      	str	r2, [r7, #4]
 8004f36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f3a:	4650      	mov	r0, sl
 8004f3c:	4659      	mov	r1, fp
 8004f3e:	f7fb fe3b 	bl	8000bb8 <__aeabi_uldivmod>
 8004f42:	4602      	mov	r2, r0
 8004f44:	460b      	mov	r3, r1
 8004f46:	4613      	mov	r3, r2
 8004f48:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004f4a:	69bb      	ldr	r3, [r7, #24]
 8004f4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f50:	d308      	bcc.n	8004f64 <UART_SetConfig+0x380>
 8004f52:	69bb      	ldr	r3, [r7, #24]
 8004f54:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f58:	d204      	bcs.n	8004f64 <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	69ba      	ldr	r2, [r7, #24]
 8004f60:	60da      	str	r2, [r3, #12]
 8004f62:	e0b5      	b.n	80050d0 <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004f6a:	e0b1      	b.n	80050d0 <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	69db      	ldr	r3, [r3, #28]
 8004f70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f74:	d15d      	bne.n	8005032 <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 8004f76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f7a:	2b08      	cmp	r3, #8
 8004f7c:	d827      	bhi.n	8004fce <UART_SetConfig+0x3ea>
 8004f7e:	a201      	add	r2, pc, #4	; (adr r2, 8004f84 <UART_SetConfig+0x3a0>)
 8004f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f84:	08004fa9 	.word	0x08004fa9
 8004f88:	08004fb1 	.word	0x08004fb1
 8004f8c:	08004fb9 	.word	0x08004fb9
 8004f90:	08004fcf 	.word	0x08004fcf
 8004f94:	08004fbf 	.word	0x08004fbf
 8004f98:	08004fcf 	.word	0x08004fcf
 8004f9c:	08004fcf 	.word	0x08004fcf
 8004fa0:	08004fcf 	.word	0x08004fcf
 8004fa4:	08004fc7 	.word	0x08004fc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fa8:	f7ff f950 	bl	800424c <HAL_RCC_GetPCLK1Freq>
 8004fac:	61f8      	str	r0, [r7, #28]
        break;
 8004fae:	e014      	b.n	8004fda <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004fb0:	f7ff f962 	bl	8004278 <HAL_RCC_GetPCLK2Freq>
 8004fb4:	61f8      	str	r0, [r7, #28]
        break;
 8004fb6:	e010      	b.n	8004fda <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fb8:	4b4c      	ldr	r3, [pc, #304]	; (80050ec <UART_SetConfig+0x508>)
 8004fba:	61fb      	str	r3, [r7, #28]
        break;
 8004fbc:	e00d      	b.n	8004fda <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fbe:	f7ff f8ad 	bl	800411c <HAL_RCC_GetSysClockFreq>
 8004fc2:	61f8      	str	r0, [r7, #28]
        break;
 8004fc4:	e009      	b.n	8004fda <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fca:	61fb      	str	r3, [r7, #28]
        break;
 8004fcc:	e005      	b.n	8004fda <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004fd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d077      	beq.n	80050d0 <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004fe0:	69fb      	ldr	r3, [r7, #28]
 8004fe2:	005a      	lsls	r2, r3, #1
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	085b      	lsrs	r3, r3, #1
 8004fea:	441a      	add	r2, r3
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ff4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	2b0f      	cmp	r3, #15
 8004ffa:	d916      	bls.n	800502a <UART_SetConfig+0x446>
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005002:	d212      	bcs.n	800502a <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005004:	69bb      	ldr	r3, [r7, #24]
 8005006:	b29b      	uxth	r3, r3
 8005008:	f023 030f 	bic.w	r3, r3, #15
 800500c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	085b      	lsrs	r3, r3, #1
 8005012:	b29b      	uxth	r3, r3
 8005014:	f003 0307 	and.w	r3, r3, #7
 8005018:	b29a      	uxth	r2, r3
 800501a:	8afb      	ldrh	r3, [r7, #22]
 800501c:	4313      	orrs	r3, r2
 800501e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	8afa      	ldrh	r2, [r7, #22]
 8005026:	60da      	str	r2, [r3, #12]
 8005028:	e052      	b.n	80050d0 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005030:	e04e      	b.n	80050d0 <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005032:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005036:	2b08      	cmp	r3, #8
 8005038:	d827      	bhi.n	800508a <UART_SetConfig+0x4a6>
 800503a:	a201      	add	r2, pc, #4	; (adr r2, 8005040 <UART_SetConfig+0x45c>)
 800503c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005040:	08005065 	.word	0x08005065
 8005044:	0800506d 	.word	0x0800506d
 8005048:	08005075 	.word	0x08005075
 800504c:	0800508b 	.word	0x0800508b
 8005050:	0800507b 	.word	0x0800507b
 8005054:	0800508b 	.word	0x0800508b
 8005058:	0800508b 	.word	0x0800508b
 800505c:	0800508b 	.word	0x0800508b
 8005060:	08005083 	.word	0x08005083
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005064:	f7ff f8f2 	bl	800424c <HAL_RCC_GetPCLK1Freq>
 8005068:	61f8      	str	r0, [r7, #28]
        break;
 800506a:	e014      	b.n	8005096 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800506c:	f7ff f904 	bl	8004278 <HAL_RCC_GetPCLK2Freq>
 8005070:	61f8      	str	r0, [r7, #28]
        break;
 8005072:	e010      	b.n	8005096 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005074:	4b1d      	ldr	r3, [pc, #116]	; (80050ec <UART_SetConfig+0x508>)
 8005076:	61fb      	str	r3, [r7, #28]
        break;
 8005078:	e00d      	b.n	8005096 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800507a:	f7ff f84f 	bl	800411c <HAL_RCC_GetSysClockFreq>
 800507e:	61f8      	str	r0, [r7, #28]
        break;
 8005080:	e009      	b.n	8005096 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005082:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005086:	61fb      	str	r3, [r7, #28]
        break;
 8005088:	e005      	b.n	8005096 <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 800508a:	2300      	movs	r3, #0
 800508c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005094:	bf00      	nop
    }

    if (pclk != 0U)
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d019      	beq.n	80050d0 <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	085a      	lsrs	r2, r3, #1
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	441a      	add	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ae:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	2b0f      	cmp	r3, #15
 80050b4:	d909      	bls.n	80050ca <UART_SetConfig+0x4e6>
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050bc:	d205      	bcs.n	80050ca <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	b29a      	uxth	r2, r3
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	60da      	str	r2, [r3, #12]
 80050c8:	e002      	b.n	80050d0 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80050dc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3728      	adds	r7, #40	; 0x28
 80050e4:	46bd      	mov	sp, r7
 80050e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050ea:	bf00      	nop
 80050ec:	00f42400 	.word	0x00f42400

080050f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050fc:	f003 0301 	and.w	r3, r3, #1
 8005100:	2b00      	cmp	r3, #0
 8005102:	d00a      	beq.n	800511a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	430a      	orrs	r2, r1
 8005118:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511e:	f003 0302 	and.w	r3, r3, #2
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00a      	beq.n	800513c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	430a      	orrs	r2, r1
 800513a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005140:	f003 0304 	and.w	r3, r3, #4
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00a      	beq.n	800515e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	430a      	orrs	r2, r1
 800515c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005162:	f003 0308 	and.w	r3, r3, #8
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00a      	beq.n	8005180 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	430a      	orrs	r2, r1
 800517e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005184:	f003 0310 	and.w	r3, r3, #16
 8005188:	2b00      	cmp	r3, #0
 800518a:	d00a      	beq.n	80051a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	430a      	orrs	r2, r1
 80051a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a6:	f003 0320 	and.w	r3, r3, #32
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00a      	beq.n	80051c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	430a      	orrs	r2, r1
 80051c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d01a      	beq.n	8005206 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	430a      	orrs	r2, r1
 80051e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80051ee:	d10a      	bne.n	8005206 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	430a      	orrs	r2, r1
 8005204:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00a      	beq.n	8005228 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	430a      	orrs	r2, r1
 8005226:	605a      	str	r2, [r3, #4]
  }
}
 8005228:	bf00      	nop
 800522a:	370c      	adds	r7, #12
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b086      	sub	sp, #24
 8005238:	af02      	add	r7, sp, #8
 800523a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005244:	f7fc fb30 	bl	80018a8 <HAL_GetTick>
 8005248:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0308 	and.w	r3, r3, #8
 8005254:	2b08      	cmp	r3, #8
 8005256:	d10e      	bne.n	8005276 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005258:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f82d 	bl	80052c6 <UART_WaitOnFlagUntilTimeout>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d001      	beq.n	8005276 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	e023      	b.n	80052be <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0304 	and.w	r3, r3, #4
 8005280:	2b04      	cmp	r3, #4
 8005282:	d10e      	bne.n	80052a2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005284:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005288:	9300      	str	r3, [sp, #0]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2200      	movs	r2, #0
 800528e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f817 	bl	80052c6 <UART_WaitOnFlagUntilTimeout>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e00d      	b.n	80052be <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2220      	movs	r2, #32
 80052a6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2220      	movs	r2, #32
 80052ac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80052c6:	b580      	push	{r7, lr}
 80052c8:	b09c      	sub	sp, #112	; 0x70
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	60f8      	str	r0, [r7, #12]
 80052ce:	60b9      	str	r1, [r7, #8]
 80052d0:	603b      	str	r3, [r7, #0]
 80052d2:	4613      	mov	r3, r2
 80052d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052d6:	e0a5      	b.n	8005424 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80052da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052de:	f000 80a1 	beq.w	8005424 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052e2:	f7fc fae1 	bl	80018a8 <HAL_GetTick>
 80052e6:	4602      	mov	r2, r0
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d302      	bcc.n	80052f8 <UART_WaitOnFlagUntilTimeout+0x32>
 80052f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d13e      	bne.n	8005376 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005300:	e853 3f00 	ldrex	r3, [r3]
 8005304:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005306:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005308:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800530c:	667b      	str	r3, [r7, #100]	; 0x64
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	461a      	mov	r2, r3
 8005314:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005316:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005318:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800531c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800531e:	e841 2300 	strex	r3, r2, [r1]
 8005322:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005324:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005326:	2b00      	cmp	r3, #0
 8005328:	d1e6      	bne.n	80052f8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	3308      	adds	r3, #8
 8005330:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005332:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005334:	e853 3f00 	ldrex	r3, [r3]
 8005338:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800533a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800533c:	f023 0301 	bic.w	r3, r3, #1
 8005340:	663b      	str	r3, [r7, #96]	; 0x60
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	3308      	adds	r3, #8
 8005348:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800534a:	64ba      	str	r2, [r7, #72]	; 0x48
 800534c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800534e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005350:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005352:	e841 2300 	strex	r3, r2, [r1]
 8005356:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005358:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800535a:	2b00      	cmp	r3, #0
 800535c:	d1e5      	bne.n	800532a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2220      	movs	r2, #32
 8005362:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2220      	movs	r2, #32
 8005368:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e067      	b.n	8005446 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0304 	and.w	r3, r3, #4
 8005380:	2b00      	cmp	r3, #0
 8005382:	d04f      	beq.n	8005424 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	69db      	ldr	r3, [r3, #28]
 800538a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800538e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005392:	d147      	bne.n	8005424 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800539c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053a6:	e853 3f00 	ldrex	r3, [r3]
 80053aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80053ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ae:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80053b2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	461a      	mov	r2, r3
 80053ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053bc:	637b      	str	r3, [r7, #52]	; 0x34
 80053be:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80053c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80053c4:	e841 2300 	strex	r3, r2, [r1]
 80053c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80053ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1e6      	bne.n	800539e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	3308      	adds	r3, #8
 80053d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	e853 3f00 	ldrex	r3, [r3]
 80053de:	613b      	str	r3, [r7, #16]
   return(result);
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	f023 0301 	bic.w	r3, r3, #1
 80053e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3308      	adds	r3, #8
 80053ee:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80053f0:	623a      	str	r2, [r7, #32]
 80053f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f4:	69f9      	ldr	r1, [r7, #28]
 80053f6:	6a3a      	ldr	r2, [r7, #32]
 80053f8:	e841 2300 	strex	r3, r2, [r1]
 80053fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80053fe:	69bb      	ldr	r3, [r7, #24]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1e5      	bne.n	80053d0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2220      	movs	r2, #32
 8005408:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2220      	movs	r2, #32
 800540e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2220      	movs	r2, #32
 8005414:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2200      	movs	r2, #0
 800541c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e010      	b.n	8005446 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	69da      	ldr	r2, [r3, #28]
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	4013      	ands	r3, r2
 800542e:	68ba      	ldr	r2, [r7, #8]
 8005430:	429a      	cmp	r2, r3
 8005432:	bf0c      	ite	eq
 8005434:	2301      	moveq	r3, #1
 8005436:	2300      	movne	r3, #0
 8005438:	b2db      	uxtb	r3, r3
 800543a:	461a      	mov	r2, r3
 800543c:	79fb      	ldrb	r3, [r7, #7]
 800543e:	429a      	cmp	r2, r3
 8005440:	f43f af4a 	beq.w	80052d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005444:	2300      	movs	r3, #0
}
 8005446:	4618      	mov	r0, r3
 8005448:	3770      	adds	r7, #112	; 0x70
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
	...

08005450 <__errno>:
 8005450:	4b01      	ldr	r3, [pc, #4]	; (8005458 <__errno+0x8>)
 8005452:	6818      	ldr	r0, [r3, #0]
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	20000010 	.word	0x20000010

0800545c <__libc_init_array>:
 800545c:	b570      	push	{r4, r5, r6, lr}
 800545e:	4d0d      	ldr	r5, [pc, #52]	; (8005494 <__libc_init_array+0x38>)
 8005460:	4c0d      	ldr	r4, [pc, #52]	; (8005498 <__libc_init_array+0x3c>)
 8005462:	1b64      	subs	r4, r4, r5
 8005464:	10a4      	asrs	r4, r4, #2
 8005466:	2600      	movs	r6, #0
 8005468:	42a6      	cmp	r6, r4
 800546a:	d109      	bne.n	8005480 <__libc_init_array+0x24>
 800546c:	4d0b      	ldr	r5, [pc, #44]	; (800549c <__libc_init_array+0x40>)
 800546e:	4c0c      	ldr	r4, [pc, #48]	; (80054a0 <__libc_init_array+0x44>)
 8005470:	f002 fd4e 	bl	8007f10 <_init>
 8005474:	1b64      	subs	r4, r4, r5
 8005476:	10a4      	asrs	r4, r4, #2
 8005478:	2600      	movs	r6, #0
 800547a:	42a6      	cmp	r6, r4
 800547c:	d105      	bne.n	800548a <__libc_init_array+0x2e>
 800547e:	bd70      	pop	{r4, r5, r6, pc}
 8005480:	f855 3b04 	ldr.w	r3, [r5], #4
 8005484:	4798      	blx	r3
 8005486:	3601      	adds	r6, #1
 8005488:	e7ee      	b.n	8005468 <__libc_init_array+0xc>
 800548a:	f855 3b04 	ldr.w	r3, [r5], #4
 800548e:	4798      	blx	r3
 8005490:	3601      	adds	r6, #1
 8005492:	e7f2      	b.n	800547a <__libc_init_array+0x1e>
 8005494:	08008364 	.word	0x08008364
 8005498:	08008364 	.word	0x08008364
 800549c:	08008364 	.word	0x08008364
 80054a0:	08008368 	.word	0x08008368

080054a4 <memset>:
 80054a4:	4402      	add	r2, r0
 80054a6:	4603      	mov	r3, r0
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d100      	bne.n	80054ae <memset+0xa>
 80054ac:	4770      	bx	lr
 80054ae:	f803 1b01 	strb.w	r1, [r3], #1
 80054b2:	e7f9      	b.n	80054a8 <memset+0x4>

080054b4 <__cvt>:
 80054b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054b8:	ec55 4b10 	vmov	r4, r5, d0
 80054bc:	2d00      	cmp	r5, #0
 80054be:	460e      	mov	r6, r1
 80054c0:	4619      	mov	r1, r3
 80054c2:	462b      	mov	r3, r5
 80054c4:	bfbb      	ittet	lt
 80054c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80054ca:	461d      	movlt	r5, r3
 80054cc:	2300      	movge	r3, #0
 80054ce:	232d      	movlt	r3, #45	; 0x2d
 80054d0:	700b      	strb	r3, [r1, #0]
 80054d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80054d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80054d8:	4691      	mov	r9, r2
 80054da:	f023 0820 	bic.w	r8, r3, #32
 80054de:	bfbc      	itt	lt
 80054e0:	4622      	movlt	r2, r4
 80054e2:	4614      	movlt	r4, r2
 80054e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054e8:	d005      	beq.n	80054f6 <__cvt+0x42>
 80054ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80054ee:	d100      	bne.n	80054f2 <__cvt+0x3e>
 80054f0:	3601      	adds	r6, #1
 80054f2:	2102      	movs	r1, #2
 80054f4:	e000      	b.n	80054f8 <__cvt+0x44>
 80054f6:	2103      	movs	r1, #3
 80054f8:	ab03      	add	r3, sp, #12
 80054fa:	9301      	str	r3, [sp, #4]
 80054fc:	ab02      	add	r3, sp, #8
 80054fe:	9300      	str	r3, [sp, #0]
 8005500:	ec45 4b10 	vmov	d0, r4, r5
 8005504:	4653      	mov	r3, sl
 8005506:	4632      	mov	r2, r6
 8005508:	f000 fce2 	bl	8005ed0 <_dtoa_r>
 800550c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005510:	4607      	mov	r7, r0
 8005512:	d102      	bne.n	800551a <__cvt+0x66>
 8005514:	f019 0f01 	tst.w	r9, #1
 8005518:	d022      	beq.n	8005560 <__cvt+0xac>
 800551a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800551e:	eb07 0906 	add.w	r9, r7, r6
 8005522:	d110      	bne.n	8005546 <__cvt+0x92>
 8005524:	783b      	ldrb	r3, [r7, #0]
 8005526:	2b30      	cmp	r3, #48	; 0x30
 8005528:	d10a      	bne.n	8005540 <__cvt+0x8c>
 800552a:	2200      	movs	r2, #0
 800552c:	2300      	movs	r3, #0
 800552e:	4620      	mov	r0, r4
 8005530:	4629      	mov	r1, r5
 8005532:	f7fb fad1 	bl	8000ad8 <__aeabi_dcmpeq>
 8005536:	b918      	cbnz	r0, 8005540 <__cvt+0x8c>
 8005538:	f1c6 0601 	rsb	r6, r6, #1
 800553c:	f8ca 6000 	str.w	r6, [sl]
 8005540:	f8da 3000 	ldr.w	r3, [sl]
 8005544:	4499      	add	r9, r3
 8005546:	2200      	movs	r2, #0
 8005548:	2300      	movs	r3, #0
 800554a:	4620      	mov	r0, r4
 800554c:	4629      	mov	r1, r5
 800554e:	f7fb fac3 	bl	8000ad8 <__aeabi_dcmpeq>
 8005552:	b108      	cbz	r0, 8005558 <__cvt+0xa4>
 8005554:	f8cd 900c 	str.w	r9, [sp, #12]
 8005558:	2230      	movs	r2, #48	; 0x30
 800555a:	9b03      	ldr	r3, [sp, #12]
 800555c:	454b      	cmp	r3, r9
 800555e:	d307      	bcc.n	8005570 <__cvt+0xbc>
 8005560:	9b03      	ldr	r3, [sp, #12]
 8005562:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005564:	1bdb      	subs	r3, r3, r7
 8005566:	4638      	mov	r0, r7
 8005568:	6013      	str	r3, [r2, #0]
 800556a:	b004      	add	sp, #16
 800556c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005570:	1c59      	adds	r1, r3, #1
 8005572:	9103      	str	r1, [sp, #12]
 8005574:	701a      	strb	r2, [r3, #0]
 8005576:	e7f0      	b.n	800555a <__cvt+0xa6>

08005578 <__exponent>:
 8005578:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800557a:	4603      	mov	r3, r0
 800557c:	2900      	cmp	r1, #0
 800557e:	bfb8      	it	lt
 8005580:	4249      	neglt	r1, r1
 8005582:	f803 2b02 	strb.w	r2, [r3], #2
 8005586:	bfb4      	ite	lt
 8005588:	222d      	movlt	r2, #45	; 0x2d
 800558a:	222b      	movge	r2, #43	; 0x2b
 800558c:	2909      	cmp	r1, #9
 800558e:	7042      	strb	r2, [r0, #1]
 8005590:	dd2a      	ble.n	80055e8 <__exponent+0x70>
 8005592:	f10d 0407 	add.w	r4, sp, #7
 8005596:	46a4      	mov	ip, r4
 8005598:	270a      	movs	r7, #10
 800559a:	46a6      	mov	lr, r4
 800559c:	460a      	mov	r2, r1
 800559e:	fb91 f6f7 	sdiv	r6, r1, r7
 80055a2:	fb07 1516 	mls	r5, r7, r6, r1
 80055a6:	3530      	adds	r5, #48	; 0x30
 80055a8:	2a63      	cmp	r2, #99	; 0x63
 80055aa:	f104 34ff 	add.w	r4, r4, #4294967295
 80055ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80055b2:	4631      	mov	r1, r6
 80055b4:	dcf1      	bgt.n	800559a <__exponent+0x22>
 80055b6:	3130      	adds	r1, #48	; 0x30
 80055b8:	f1ae 0502 	sub.w	r5, lr, #2
 80055bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80055c0:	1c44      	adds	r4, r0, #1
 80055c2:	4629      	mov	r1, r5
 80055c4:	4561      	cmp	r1, ip
 80055c6:	d30a      	bcc.n	80055de <__exponent+0x66>
 80055c8:	f10d 0209 	add.w	r2, sp, #9
 80055cc:	eba2 020e 	sub.w	r2, r2, lr
 80055d0:	4565      	cmp	r5, ip
 80055d2:	bf88      	it	hi
 80055d4:	2200      	movhi	r2, #0
 80055d6:	4413      	add	r3, r2
 80055d8:	1a18      	subs	r0, r3, r0
 80055da:	b003      	add	sp, #12
 80055dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80055e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80055e6:	e7ed      	b.n	80055c4 <__exponent+0x4c>
 80055e8:	2330      	movs	r3, #48	; 0x30
 80055ea:	3130      	adds	r1, #48	; 0x30
 80055ec:	7083      	strb	r3, [r0, #2]
 80055ee:	70c1      	strb	r1, [r0, #3]
 80055f0:	1d03      	adds	r3, r0, #4
 80055f2:	e7f1      	b.n	80055d8 <__exponent+0x60>

080055f4 <_printf_float>:
 80055f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055f8:	ed2d 8b02 	vpush	{d8}
 80055fc:	b08d      	sub	sp, #52	; 0x34
 80055fe:	460c      	mov	r4, r1
 8005600:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005604:	4616      	mov	r6, r2
 8005606:	461f      	mov	r7, r3
 8005608:	4605      	mov	r5, r0
 800560a:	f001 fb45 	bl	8006c98 <_localeconv_r>
 800560e:	f8d0 a000 	ldr.w	sl, [r0]
 8005612:	4650      	mov	r0, sl
 8005614:	f7fa fde4 	bl	80001e0 <strlen>
 8005618:	2300      	movs	r3, #0
 800561a:	930a      	str	r3, [sp, #40]	; 0x28
 800561c:	6823      	ldr	r3, [r4, #0]
 800561e:	9305      	str	r3, [sp, #20]
 8005620:	f8d8 3000 	ldr.w	r3, [r8]
 8005624:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005628:	3307      	adds	r3, #7
 800562a:	f023 0307 	bic.w	r3, r3, #7
 800562e:	f103 0208 	add.w	r2, r3, #8
 8005632:	f8c8 2000 	str.w	r2, [r8]
 8005636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800563e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005642:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005646:	9307      	str	r3, [sp, #28]
 8005648:	f8cd 8018 	str.w	r8, [sp, #24]
 800564c:	ee08 0a10 	vmov	s16, r0
 8005650:	4b9f      	ldr	r3, [pc, #636]	; (80058d0 <_printf_float+0x2dc>)
 8005652:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005656:	f04f 32ff 	mov.w	r2, #4294967295
 800565a:	f7fb fa6f 	bl	8000b3c <__aeabi_dcmpun>
 800565e:	bb88      	cbnz	r0, 80056c4 <_printf_float+0xd0>
 8005660:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005664:	4b9a      	ldr	r3, [pc, #616]	; (80058d0 <_printf_float+0x2dc>)
 8005666:	f04f 32ff 	mov.w	r2, #4294967295
 800566a:	f7fb fa49 	bl	8000b00 <__aeabi_dcmple>
 800566e:	bb48      	cbnz	r0, 80056c4 <_printf_float+0xd0>
 8005670:	2200      	movs	r2, #0
 8005672:	2300      	movs	r3, #0
 8005674:	4640      	mov	r0, r8
 8005676:	4649      	mov	r1, r9
 8005678:	f7fb fa38 	bl	8000aec <__aeabi_dcmplt>
 800567c:	b110      	cbz	r0, 8005684 <_printf_float+0x90>
 800567e:	232d      	movs	r3, #45	; 0x2d
 8005680:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005684:	4b93      	ldr	r3, [pc, #588]	; (80058d4 <_printf_float+0x2e0>)
 8005686:	4894      	ldr	r0, [pc, #592]	; (80058d8 <_printf_float+0x2e4>)
 8005688:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800568c:	bf94      	ite	ls
 800568e:	4698      	movls	r8, r3
 8005690:	4680      	movhi	r8, r0
 8005692:	2303      	movs	r3, #3
 8005694:	6123      	str	r3, [r4, #16]
 8005696:	9b05      	ldr	r3, [sp, #20]
 8005698:	f023 0204 	bic.w	r2, r3, #4
 800569c:	6022      	str	r2, [r4, #0]
 800569e:	f04f 0900 	mov.w	r9, #0
 80056a2:	9700      	str	r7, [sp, #0]
 80056a4:	4633      	mov	r3, r6
 80056a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80056a8:	4621      	mov	r1, r4
 80056aa:	4628      	mov	r0, r5
 80056ac:	f000 f9d8 	bl	8005a60 <_printf_common>
 80056b0:	3001      	adds	r0, #1
 80056b2:	f040 8090 	bne.w	80057d6 <_printf_float+0x1e2>
 80056b6:	f04f 30ff 	mov.w	r0, #4294967295
 80056ba:	b00d      	add	sp, #52	; 0x34
 80056bc:	ecbd 8b02 	vpop	{d8}
 80056c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056c4:	4642      	mov	r2, r8
 80056c6:	464b      	mov	r3, r9
 80056c8:	4640      	mov	r0, r8
 80056ca:	4649      	mov	r1, r9
 80056cc:	f7fb fa36 	bl	8000b3c <__aeabi_dcmpun>
 80056d0:	b140      	cbz	r0, 80056e4 <_printf_float+0xf0>
 80056d2:	464b      	mov	r3, r9
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	bfbc      	itt	lt
 80056d8:	232d      	movlt	r3, #45	; 0x2d
 80056da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80056de:	487f      	ldr	r0, [pc, #508]	; (80058dc <_printf_float+0x2e8>)
 80056e0:	4b7f      	ldr	r3, [pc, #508]	; (80058e0 <_printf_float+0x2ec>)
 80056e2:	e7d1      	b.n	8005688 <_printf_float+0x94>
 80056e4:	6863      	ldr	r3, [r4, #4]
 80056e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80056ea:	9206      	str	r2, [sp, #24]
 80056ec:	1c5a      	adds	r2, r3, #1
 80056ee:	d13f      	bne.n	8005770 <_printf_float+0x17c>
 80056f0:	2306      	movs	r3, #6
 80056f2:	6063      	str	r3, [r4, #4]
 80056f4:	9b05      	ldr	r3, [sp, #20]
 80056f6:	6861      	ldr	r1, [r4, #4]
 80056f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80056fc:	2300      	movs	r3, #0
 80056fe:	9303      	str	r3, [sp, #12]
 8005700:	ab0a      	add	r3, sp, #40	; 0x28
 8005702:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005706:	ab09      	add	r3, sp, #36	; 0x24
 8005708:	ec49 8b10 	vmov	d0, r8, r9
 800570c:	9300      	str	r3, [sp, #0]
 800570e:	6022      	str	r2, [r4, #0]
 8005710:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005714:	4628      	mov	r0, r5
 8005716:	f7ff fecd 	bl	80054b4 <__cvt>
 800571a:	9b06      	ldr	r3, [sp, #24]
 800571c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800571e:	2b47      	cmp	r3, #71	; 0x47
 8005720:	4680      	mov	r8, r0
 8005722:	d108      	bne.n	8005736 <_printf_float+0x142>
 8005724:	1cc8      	adds	r0, r1, #3
 8005726:	db02      	blt.n	800572e <_printf_float+0x13a>
 8005728:	6863      	ldr	r3, [r4, #4]
 800572a:	4299      	cmp	r1, r3
 800572c:	dd41      	ble.n	80057b2 <_printf_float+0x1be>
 800572e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005732:	fa5f fb8b 	uxtb.w	fp, fp
 8005736:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800573a:	d820      	bhi.n	800577e <_printf_float+0x18a>
 800573c:	3901      	subs	r1, #1
 800573e:	465a      	mov	r2, fp
 8005740:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005744:	9109      	str	r1, [sp, #36]	; 0x24
 8005746:	f7ff ff17 	bl	8005578 <__exponent>
 800574a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800574c:	1813      	adds	r3, r2, r0
 800574e:	2a01      	cmp	r2, #1
 8005750:	4681      	mov	r9, r0
 8005752:	6123      	str	r3, [r4, #16]
 8005754:	dc02      	bgt.n	800575c <_printf_float+0x168>
 8005756:	6822      	ldr	r2, [r4, #0]
 8005758:	07d2      	lsls	r2, r2, #31
 800575a:	d501      	bpl.n	8005760 <_printf_float+0x16c>
 800575c:	3301      	adds	r3, #1
 800575e:	6123      	str	r3, [r4, #16]
 8005760:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005764:	2b00      	cmp	r3, #0
 8005766:	d09c      	beq.n	80056a2 <_printf_float+0xae>
 8005768:	232d      	movs	r3, #45	; 0x2d
 800576a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800576e:	e798      	b.n	80056a2 <_printf_float+0xae>
 8005770:	9a06      	ldr	r2, [sp, #24]
 8005772:	2a47      	cmp	r2, #71	; 0x47
 8005774:	d1be      	bne.n	80056f4 <_printf_float+0x100>
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1bc      	bne.n	80056f4 <_printf_float+0x100>
 800577a:	2301      	movs	r3, #1
 800577c:	e7b9      	b.n	80056f2 <_printf_float+0xfe>
 800577e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005782:	d118      	bne.n	80057b6 <_printf_float+0x1c2>
 8005784:	2900      	cmp	r1, #0
 8005786:	6863      	ldr	r3, [r4, #4]
 8005788:	dd0b      	ble.n	80057a2 <_printf_float+0x1ae>
 800578a:	6121      	str	r1, [r4, #16]
 800578c:	b913      	cbnz	r3, 8005794 <_printf_float+0x1a0>
 800578e:	6822      	ldr	r2, [r4, #0]
 8005790:	07d0      	lsls	r0, r2, #31
 8005792:	d502      	bpl.n	800579a <_printf_float+0x1a6>
 8005794:	3301      	adds	r3, #1
 8005796:	440b      	add	r3, r1
 8005798:	6123      	str	r3, [r4, #16]
 800579a:	65a1      	str	r1, [r4, #88]	; 0x58
 800579c:	f04f 0900 	mov.w	r9, #0
 80057a0:	e7de      	b.n	8005760 <_printf_float+0x16c>
 80057a2:	b913      	cbnz	r3, 80057aa <_printf_float+0x1b6>
 80057a4:	6822      	ldr	r2, [r4, #0]
 80057a6:	07d2      	lsls	r2, r2, #31
 80057a8:	d501      	bpl.n	80057ae <_printf_float+0x1ba>
 80057aa:	3302      	adds	r3, #2
 80057ac:	e7f4      	b.n	8005798 <_printf_float+0x1a4>
 80057ae:	2301      	movs	r3, #1
 80057b0:	e7f2      	b.n	8005798 <_printf_float+0x1a4>
 80057b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80057b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057b8:	4299      	cmp	r1, r3
 80057ba:	db05      	blt.n	80057c8 <_printf_float+0x1d4>
 80057bc:	6823      	ldr	r3, [r4, #0]
 80057be:	6121      	str	r1, [r4, #16]
 80057c0:	07d8      	lsls	r0, r3, #31
 80057c2:	d5ea      	bpl.n	800579a <_printf_float+0x1a6>
 80057c4:	1c4b      	adds	r3, r1, #1
 80057c6:	e7e7      	b.n	8005798 <_printf_float+0x1a4>
 80057c8:	2900      	cmp	r1, #0
 80057ca:	bfd4      	ite	le
 80057cc:	f1c1 0202 	rsble	r2, r1, #2
 80057d0:	2201      	movgt	r2, #1
 80057d2:	4413      	add	r3, r2
 80057d4:	e7e0      	b.n	8005798 <_printf_float+0x1a4>
 80057d6:	6823      	ldr	r3, [r4, #0]
 80057d8:	055a      	lsls	r2, r3, #21
 80057da:	d407      	bmi.n	80057ec <_printf_float+0x1f8>
 80057dc:	6923      	ldr	r3, [r4, #16]
 80057de:	4642      	mov	r2, r8
 80057e0:	4631      	mov	r1, r6
 80057e2:	4628      	mov	r0, r5
 80057e4:	47b8      	blx	r7
 80057e6:	3001      	adds	r0, #1
 80057e8:	d12c      	bne.n	8005844 <_printf_float+0x250>
 80057ea:	e764      	b.n	80056b6 <_printf_float+0xc2>
 80057ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80057f0:	f240 80e0 	bls.w	80059b4 <_printf_float+0x3c0>
 80057f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80057f8:	2200      	movs	r2, #0
 80057fa:	2300      	movs	r3, #0
 80057fc:	f7fb f96c 	bl	8000ad8 <__aeabi_dcmpeq>
 8005800:	2800      	cmp	r0, #0
 8005802:	d034      	beq.n	800586e <_printf_float+0x27a>
 8005804:	4a37      	ldr	r2, [pc, #220]	; (80058e4 <_printf_float+0x2f0>)
 8005806:	2301      	movs	r3, #1
 8005808:	4631      	mov	r1, r6
 800580a:	4628      	mov	r0, r5
 800580c:	47b8      	blx	r7
 800580e:	3001      	adds	r0, #1
 8005810:	f43f af51 	beq.w	80056b6 <_printf_float+0xc2>
 8005814:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005818:	429a      	cmp	r2, r3
 800581a:	db02      	blt.n	8005822 <_printf_float+0x22e>
 800581c:	6823      	ldr	r3, [r4, #0]
 800581e:	07d8      	lsls	r0, r3, #31
 8005820:	d510      	bpl.n	8005844 <_printf_float+0x250>
 8005822:	ee18 3a10 	vmov	r3, s16
 8005826:	4652      	mov	r2, sl
 8005828:	4631      	mov	r1, r6
 800582a:	4628      	mov	r0, r5
 800582c:	47b8      	blx	r7
 800582e:	3001      	adds	r0, #1
 8005830:	f43f af41 	beq.w	80056b6 <_printf_float+0xc2>
 8005834:	f04f 0800 	mov.w	r8, #0
 8005838:	f104 091a 	add.w	r9, r4, #26
 800583c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800583e:	3b01      	subs	r3, #1
 8005840:	4543      	cmp	r3, r8
 8005842:	dc09      	bgt.n	8005858 <_printf_float+0x264>
 8005844:	6823      	ldr	r3, [r4, #0]
 8005846:	079b      	lsls	r3, r3, #30
 8005848:	f100 8105 	bmi.w	8005a56 <_printf_float+0x462>
 800584c:	68e0      	ldr	r0, [r4, #12]
 800584e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005850:	4298      	cmp	r0, r3
 8005852:	bfb8      	it	lt
 8005854:	4618      	movlt	r0, r3
 8005856:	e730      	b.n	80056ba <_printf_float+0xc6>
 8005858:	2301      	movs	r3, #1
 800585a:	464a      	mov	r2, r9
 800585c:	4631      	mov	r1, r6
 800585e:	4628      	mov	r0, r5
 8005860:	47b8      	blx	r7
 8005862:	3001      	adds	r0, #1
 8005864:	f43f af27 	beq.w	80056b6 <_printf_float+0xc2>
 8005868:	f108 0801 	add.w	r8, r8, #1
 800586c:	e7e6      	b.n	800583c <_printf_float+0x248>
 800586e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005870:	2b00      	cmp	r3, #0
 8005872:	dc39      	bgt.n	80058e8 <_printf_float+0x2f4>
 8005874:	4a1b      	ldr	r2, [pc, #108]	; (80058e4 <_printf_float+0x2f0>)
 8005876:	2301      	movs	r3, #1
 8005878:	4631      	mov	r1, r6
 800587a:	4628      	mov	r0, r5
 800587c:	47b8      	blx	r7
 800587e:	3001      	adds	r0, #1
 8005880:	f43f af19 	beq.w	80056b6 <_printf_float+0xc2>
 8005884:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005888:	4313      	orrs	r3, r2
 800588a:	d102      	bne.n	8005892 <_printf_float+0x29e>
 800588c:	6823      	ldr	r3, [r4, #0]
 800588e:	07d9      	lsls	r1, r3, #31
 8005890:	d5d8      	bpl.n	8005844 <_printf_float+0x250>
 8005892:	ee18 3a10 	vmov	r3, s16
 8005896:	4652      	mov	r2, sl
 8005898:	4631      	mov	r1, r6
 800589a:	4628      	mov	r0, r5
 800589c:	47b8      	blx	r7
 800589e:	3001      	adds	r0, #1
 80058a0:	f43f af09 	beq.w	80056b6 <_printf_float+0xc2>
 80058a4:	f04f 0900 	mov.w	r9, #0
 80058a8:	f104 0a1a 	add.w	sl, r4, #26
 80058ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058ae:	425b      	negs	r3, r3
 80058b0:	454b      	cmp	r3, r9
 80058b2:	dc01      	bgt.n	80058b8 <_printf_float+0x2c4>
 80058b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058b6:	e792      	b.n	80057de <_printf_float+0x1ea>
 80058b8:	2301      	movs	r3, #1
 80058ba:	4652      	mov	r2, sl
 80058bc:	4631      	mov	r1, r6
 80058be:	4628      	mov	r0, r5
 80058c0:	47b8      	blx	r7
 80058c2:	3001      	adds	r0, #1
 80058c4:	f43f aef7 	beq.w	80056b6 <_printf_float+0xc2>
 80058c8:	f109 0901 	add.w	r9, r9, #1
 80058cc:	e7ee      	b.n	80058ac <_printf_float+0x2b8>
 80058ce:	bf00      	nop
 80058d0:	7fefffff 	.word	0x7fefffff
 80058d4:	08007f84 	.word	0x08007f84
 80058d8:	08007f88 	.word	0x08007f88
 80058dc:	08007f90 	.word	0x08007f90
 80058e0:	08007f8c 	.word	0x08007f8c
 80058e4:	08007f94 	.word	0x08007f94
 80058e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80058ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80058ec:	429a      	cmp	r2, r3
 80058ee:	bfa8      	it	ge
 80058f0:	461a      	movge	r2, r3
 80058f2:	2a00      	cmp	r2, #0
 80058f4:	4691      	mov	r9, r2
 80058f6:	dc37      	bgt.n	8005968 <_printf_float+0x374>
 80058f8:	f04f 0b00 	mov.w	fp, #0
 80058fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005900:	f104 021a 	add.w	r2, r4, #26
 8005904:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005906:	9305      	str	r3, [sp, #20]
 8005908:	eba3 0309 	sub.w	r3, r3, r9
 800590c:	455b      	cmp	r3, fp
 800590e:	dc33      	bgt.n	8005978 <_printf_float+0x384>
 8005910:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005914:	429a      	cmp	r2, r3
 8005916:	db3b      	blt.n	8005990 <_printf_float+0x39c>
 8005918:	6823      	ldr	r3, [r4, #0]
 800591a:	07da      	lsls	r2, r3, #31
 800591c:	d438      	bmi.n	8005990 <_printf_float+0x39c>
 800591e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005920:	9a05      	ldr	r2, [sp, #20]
 8005922:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005924:	1a9a      	subs	r2, r3, r2
 8005926:	eba3 0901 	sub.w	r9, r3, r1
 800592a:	4591      	cmp	r9, r2
 800592c:	bfa8      	it	ge
 800592e:	4691      	movge	r9, r2
 8005930:	f1b9 0f00 	cmp.w	r9, #0
 8005934:	dc35      	bgt.n	80059a2 <_printf_float+0x3ae>
 8005936:	f04f 0800 	mov.w	r8, #0
 800593a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800593e:	f104 0a1a 	add.w	sl, r4, #26
 8005942:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005946:	1a9b      	subs	r3, r3, r2
 8005948:	eba3 0309 	sub.w	r3, r3, r9
 800594c:	4543      	cmp	r3, r8
 800594e:	f77f af79 	ble.w	8005844 <_printf_float+0x250>
 8005952:	2301      	movs	r3, #1
 8005954:	4652      	mov	r2, sl
 8005956:	4631      	mov	r1, r6
 8005958:	4628      	mov	r0, r5
 800595a:	47b8      	blx	r7
 800595c:	3001      	adds	r0, #1
 800595e:	f43f aeaa 	beq.w	80056b6 <_printf_float+0xc2>
 8005962:	f108 0801 	add.w	r8, r8, #1
 8005966:	e7ec      	b.n	8005942 <_printf_float+0x34e>
 8005968:	4613      	mov	r3, r2
 800596a:	4631      	mov	r1, r6
 800596c:	4642      	mov	r2, r8
 800596e:	4628      	mov	r0, r5
 8005970:	47b8      	blx	r7
 8005972:	3001      	adds	r0, #1
 8005974:	d1c0      	bne.n	80058f8 <_printf_float+0x304>
 8005976:	e69e      	b.n	80056b6 <_printf_float+0xc2>
 8005978:	2301      	movs	r3, #1
 800597a:	4631      	mov	r1, r6
 800597c:	4628      	mov	r0, r5
 800597e:	9205      	str	r2, [sp, #20]
 8005980:	47b8      	blx	r7
 8005982:	3001      	adds	r0, #1
 8005984:	f43f ae97 	beq.w	80056b6 <_printf_float+0xc2>
 8005988:	9a05      	ldr	r2, [sp, #20]
 800598a:	f10b 0b01 	add.w	fp, fp, #1
 800598e:	e7b9      	b.n	8005904 <_printf_float+0x310>
 8005990:	ee18 3a10 	vmov	r3, s16
 8005994:	4652      	mov	r2, sl
 8005996:	4631      	mov	r1, r6
 8005998:	4628      	mov	r0, r5
 800599a:	47b8      	blx	r7
 800599c:	3001      	adds	r0, #1
 800599e:	d1be      	bne.n	800591e <_printf_float+0x32a>
 80059a0:	e689      	b.n	80056b6 <_printf_float+0xc2>
 80059a2:	9a05      	ldr	r2, [sp, #20]
 80059a4:	464b      	mov	r3, r9
 80059a6:	4442      	add	r2, r8
 80059a8:	4631      	mov	r1, r6
 80059aa:	4628      	mov	r0, r5
 80059ac:	47b8      	blx	r7
 80059ae:	3001      	adds	r0, #1
 80059b0:	d1c1      	bne.n	8005936 <_printf_float+0x342>
 80059b2:	e680      	b.n	80056b6 <_printf_float+0xc2>
 80059b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059b6:	2a01      	cmp	r2, #1
 80059b8:	dc01      	bgt.n	80059be <_printf_float+0x3ca>
 80059ba:	07db      	lsls	r3, r3, #31
 80059bc:	d538      	bpl.n	8005a30 <_printf_float+0x43c>
 80059be:	2301      	movs	r3, #1
 80059c0:	4642      	mov	r2, r8
 80059c2:	4631      	mov	r1, r6
 80059c4:	4628      	mov	r0, r5
 80059c6:	47b8      	blx	r7
 80059c8:	3001      	adds	r0, #1
 80059ca:	f43f ae74 	beq.w	80056b6 <_printf_float+0xc2>
 80059ce:	ee18 3a10 	vmov	r3, s16
 80059d2:	4652      	mov	r2, sl
 80059d4:	4631      	mov	r1, r6
 80059d6:	4628      	mov	r0, r5
 80059d8:	47b8      	blx	r7
 80059da:	3001      	adds	r0, #1
 80059dc:	f43f ae6b 	beq.w	80056b6 <_printf_float+0xc2>
 80059e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80059e4:	2200      	movs	r2, #0
 80059e6:	2300      	movs	r3, #0
 80059e8:	f7fb f876 	bl	8000ad8 <__aeabi_dcmpeq>
 80059ec:	b9d8      	cbnz	r0, 8005a26 <_printf_float+0x432>
 80059ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059f0:	f108 0201 	add.w	r2, r8, #1
 80059f4:	3b01      	subs	r3, #1
 80059f6:	4631      	mov	r1, r6
 80059f8:	4628      	mov	r0, r5
 80059fa:	47b8      	blx	r7
 80059fc:	3001      	adds	r0, #1
 80059fe:	d10e      	bne.n	8005a1e <_printf_float+0x42a>
 8005a00:	e659      	b.n	80056b6 <_printf_float+0xc2>
 8005a02:	2301      	movs	r3, #1
 8005a04:	4652      	mov	r2, sl
 8005a06:	4631      	mov	r1, r6
 8005a08:	4628      	mov	r0, r5
 8005a0a:	47b8      	blx	r7
 8005a0c:	3001      	adds	r0, #1
 8005a0e:	f43f ae52 	beq.w	80056b6 <_printf_float+0xc2>
 8005a12:	f108 0801 	add.w	r8, r8, #1
 8005a16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a18:	3b01      	subs	r3, #1
 8005a1a:	4543      	cmp	r3, r8
 8005a1c:	dcf1      	bgt.n	8005a02 <_printf_float+0x40e>
 8005a1e:	464b      	mov	r3, r9
 8005a20:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005a24:	e6dc      	b.n	80057e0 <_printf_float+0x1ec>
 8005a26:	f04f 0800 	mov.w	r8, #0
 8005a2a:	f104 0a1a 	add.w	sl, r4, #26
 8005a2e:	e7f2      	b.n	8005a16 <_printf_float+0x422>
 8005a30:	2301      	movs	r3, #1
 8005a32:	4642      	mov	r2, r8
 8005a34:	e7df      	b.n	80059f6 <_printf_float+0x402>
 8005a36:	2301      	movs	r3, #1
 8005a38:	464a      	mov	r2, r9
 8005a3a:	4631      	mov	r1, r6
 8005a3c:	4628      	mov	r0, r5
 8005a3e:	47b8      	blx	r7
 8005a40:	3001      	adds	r0, #1
 8005a42:	f43f ae38 	beq.w	80056b6 <_printf_float+0xc2>
 8005a46:	f108 0801 	add.w	r8, r8, #1
 8005a4a:	68e3      	ldr	r3, [r4, #12]
 8005a4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a4e:	1a5b      	subs	r3, r3, r1
 8005a50:	4543      	cmp	r3, r8
 8005a52:	dcf0      	bgt.n	8005a36 <_printf_float+0x442>
 8005a54:	e6fa      	b.n	800584c <_printf_float+0x258>
 8005a56:	f04f 0800 	mov.w	r8, #0
 8005a5a:	f104 0919 	add.w	r9, r4, #25
 8005a5e:	e7f4      	b.n	8005a4a <_printf_float+0x456>

08005a60 <_printf_common>:
 8005a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a64:	4616      	mov	r6, r2
 8005a66:	4699      	mov	r9, r3
 8005a68:	688a      	ldr	r2, [r1, #8]
 8005a6a:	690b      	ldr	r3, [r1, #16]
 8005a6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a70:	4293      	cmp	r3, r2
 8005a72:	bfb8      	it	lt
 8005a74:	4613      	movlt	r3, r2
 8005a76:	6033      	str	r3, [r6, #0]
 8005a78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a7c:	4607      	mov	r7, r0
 8005a7e:	460c      	mov	r4, r1
 8005a80:	b10a      	cbz	r2, 8005a86 <_printf_common+0x26>
 8005a82:	3301      	adds	r3, #1
 8005a84:	6033      	str	r3, [r6, #0]
 8005a86:	6823      	ldr	r3, [r4, #0]
 8005a88:	0699      	lsls	r1, r3, #26
 8005a8a:	bf42      	ittt	mi
 8005a8c:	6833      	ldrmi	r3, [r6, #0]
 8005a8e:	3302      	addmi	r3, #2
 8005a90:	6033      	strmi	r3, [r6, #0]
 8005a92:	6825      	ldr	r5, [r4, #0]
 8005a94:	f015 0506 	ands.w	r5, r5, #6
 8005a98:	d106      	bne.n	8005aa8 <_printf_common+0x48>
 8005a9a:	f104 0a19 	add.w	sl, r4, #25
 8005a9e:	68e3      	ldr	r3, [r4, #12]
 8005aa0:	6832      	ldr	r2, [r6, #0]
 8005aa2:	1a9b      	subs	r3, r3, r2
 8005aa4:	42ab      	cmp	r3, r5
 8005aa6:	dc26      	bgt.n	8005af6 <_printf_common+0x96>
 8005aa8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005aac:	1e13      	subs	r3, r2, #0
 8005aae:	6822      	ldr	r2, [r4, #0]
 8005ab0:	bf18      	it	ne
 8005ab2:	2301      	movne	r3, #1
 8005ab4:	0692      	lsls	r2, r2, #26
 8005ab6:	d42b      	bmi.n	8005b10 <_printf_common+0xb0>
 8005ab8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005abc:	4649      	mov	r1, r9
 8005abe:	4638      	mov	r0, r7
 8005ac0:	47c0      	blx	r8
 8005ac2:	3001      	adds	r0, #1
 8005ac4:	d01e      	beq.n	8005b04 <_printf_common+0xa4>
 8005ac6:	6823      	ldr	r3, [r4, #0]
 8005ac8:	68e5      	ldr	r5, [r4, #12]
 8005aca:	6832      	ldr	r2, [r6, #0]
 8005acc:	f003 0306 	and.w	r3, r3, #6
 8005ad0:	2b04      	cmp	r3, #4
 8005ad2:	bf08      	it	eq
 8005ad4:	1aad      	subeq	r5, r5, r2
 8005ad6:	68a3      	ldr	r3, [r4, #8]
 8005ad8:	6922      	ldr	r2, [r4, #16]
 8005ada:	bf0c      	ite	eq
 8005adc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ae0:	2500      	movne	r5, #0
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	bfc4      	itt	gt
 8005ae6:	1a9b      	subgt	r3, r3, r2
 8005ae8:	18ed      	addgt	r5, r5, r3
 8005aea:	2600      	movs	r6, #0
 8005aec:	341a      	adds	r4, #26
 8005aee:	42b5      	cmp	r5, r6
 8005af0:	d11a      	bne.n	8005b28 <_printf_common+0xc8>
 8005af2:	2000      	movs	r0, #0
 8005af4:	e008      	b.n	8005b08 <_printf_common+0xa8>
 8005af6:	2301      	movs	r3, #1
 8005af8:	4652      	mov	r2, sl
 8005afa:	4649      	mov	r1, r9
 8005afc:	4638      	mov	r0, r7
 8005afe:	47c0      	blx	r8
 8005b00:	3001      	adds	r0, #1
 8005b02:	d103      	bne.n	8005b0c <_printf_common+0xac>
 8005b04:	f04f 30ff 	mov.w	r0, #4294967295
 8005b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b0c:	3501      	adds	r5, #1
 8005b0e:	e7c6      	b.n	8005a9e <_printf_common+0x3e>
 8005b10:	18e1      	adds	r1, r4, r3
 8005b12:	1c5a      	adds	r2, r3, #1
 8005b14:	2030      	movs	r0, #48	; 0x30
 8005b16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005b1a:	4422      	add	r2, r4
 8005b1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b24:	3302      	adds	r3, #2
 8005b26:	e7c7      	b.n	8005ab8 <_printf_common+0x58>
 8005b28:	2301      	movs	r3, #1
 8005b2a:	4622      	mov	r2, r4
 8005b2c:	4649      	mov	r1, r9
 8005b2e:	4638      	mov	r0, r7
 8005b30:	47c0      	blx	r8
 8005b32:	3001      	adds	r0, #1
 8005b34:	d0e6      	beq.n	8005b04 <_printf_common+0xa4>
 8005b36:	3601      	adds	r6, #1
 8005b38:	e7d9      	b.n	8005aee <_printf_common+0x8e>
	...

08005b3c <_printf_i>:
 8005b3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b40:	7e0f      	ldrb	r7, [r1, #24]
 8005b42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005b44:	2f78      	cmp	r7, #120	; 0x78
 8005b46:	4691      	mov	r9, r2
 8005b48:	4680      	mov	r8, r0
 8005b4a:	460c      	mov	r4, r1
 8005b4c:	469a      	mov	sl, r3
 8005b4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005b52:	d807      	bhi.n	8005b64 <_printf_i+0x28>
 8005b54:	2f62      	cmp	r7, #98	; 0x62
 8005b56:	d80a      	bhi.n	8005b6e <_printf_i+0x32>
 8005b58:	2f00      	cmp	r7, #0
 8005b5a:	f000 80d8 	beq.w	8005d0e <_printf_i+0x1d2>
 8005b5e:	2f58      	cmp	r7, #88	; 0x58
 8005b60:	f000 80a3 	beq.w	8005caa <_printf_i+0x16e>
 8005b64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b6c:	e03a      	b.n	8005be4 <_printf_i+0xa8>
 8005b6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b72:	2b15      	cmp	r3, #21
 8005b74:	d8f6      	bhi.n	8005b64 <_printf_i+0x28>
 8005b76:	a101      	add	r1, pc, #4	; (adr r1, 8005b7c <_printf_i+0x40>)
 8005b78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b7c:	08005bd5 	.word	0x08005bd5
 8005b80:	08005be9 	.word	0x08005be9
 8005b84:	08005b65 	.word	0x08005b65
 8005b88:	08005b65 	.word	0x08005b65
 8005b8c:	08005b65 	.word	0x08005b65
 8005b90:	08005b65 	.word	0x08005b65
 8005b94:	08005be9 	.word	0x08005be9
 8005b98:	08005b65 	.word	0x08005b65
 8005b9c:	08005b65 	.word	0x08005b65
 8005ba0:	08005b65 	.word	0x08005b65
 8005ba4:	08005b65 	.word	0x08005b65
 8005ba8:	08005cf5 	.word	0x08005cf5
 8005bac:	08005c19 	.word	0x08005c19
 8005bb0:	08005cd7 	.word	0x08005cd7
 8005bb4:	08005b65 	.word	0x08005b65
 8005bb8:	08005b65 	.word	0x08005b65
 8005bbc:	08005d17 	.word	0x08005d17
 8005bc0:	08005b65 	.word	0x08005b65
 8005bc4:	08005c19 	.word	0x08005c19
 8005bc8:	08005b65 	.word	0x08005b65
 8005bcc:	08005b65 	.word	0x08005b65
 8005bd0:	08005cdf 	.word	0x08005cdf
 8005bd4:	682b      	ldr	r3, [r5, #0]
 8005bd6:	1d1a      	adds	r2, r3, #4
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	602a      	str	r2, [r5, #0]
 8005bdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005be0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005be4:	2301      	movs	r3, #1
 8005be6:	e0a3      	b.n	8005d30 <_printf_i+0x1f4>
 8005be8:	6820      	ldr	r0, [r4, #0]
 8005bea:	6829      	ldr	r1, [r5, #0]
 8005bec:	0606      	lsls	r6, r0, #24
 8005bee:	f101 0304 	add.w	r3, r1, #4
 8005bf2:	d50a      	bpl.n	8005c0a <_printf_i+0xce>
 8005bf4:	680e      	ldr	r6, [r1, #0]
 8005bf6:	602b      	str	r3, [r5, #0]
 8005bf8:	2e00      	cmp	r6, #0
 8005bfa:	da03      	bge.n	8005c04 <_printf_i+0xc8>
 8005bfc:	232d      	movs	r3, #45	; 0x2d
 8005bfe:	4276      	negs	r6, r6
 8005c00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c04:	485e      	ldr	r0, [pc, #376]	; (8005d80 <_printf_i+0x244>)
 8005c06:	230a      	movs	r3, #10
 8005c08:	e019      	b.n	8005c3e <_printf_i+0x102>
 8005c0a:	680e      	ldr	r6, [r1, #0]
 8005c0c:	602b      	str	r3, [r5, #0]
 8005c0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005c12:	bf18      	it	ne
 8005c14:	b236      	sxthne	r6, r6
 8005c16:	e7ef      	b.n	8005bf8 <_printf_i+0xbc>
 8005c18:	682b      	ldr	r3, [r5, #0]
 8005c1a:	6820      	ldr	r0, [r4, #0]
 8005c1c:	1d19      	adds	r1, r3, #4
 8005c1e:	6029      	str	r1, [r5, #0]
 8005c20:	0601      	lsls	r1, r0, #24
 8005c22:	d501      	bpl.n	8005c28 <_printf_i+0xec>
 8005c24:	681e      	ldr	r6, [r3, #0]
 8005c26:	e002      	b.n	8005c2e <_printf_i+0xf2>
 8005c28:	0646      	lsls	r6, r0, #25
 8005c2a:	d5fb      	bpl.n	8005c24 <_printf_i+0xe8>
 8005c2c:	881e      	ldrh	r6, [r3, #0]
 8005c2e:	4854      	ldr	r0, [pc, #336]	; (8005d80 <_printf_i+0x244>)
 8005c30:	2f6f      	cmp	r7, #111	; 0x6f
 8005c32:	bf0c      	ite	eq
 8005c34:	2308      	moveq	r3, #8
 8005c36:	230a      	movne	r3, #10
 8005c38:	2100      	movs	r1, #0
 8005c3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c3e:	6865      	ldr	r5, [r4, #4]
 8005c40:	60a5      	str	r5, [r4, #8]
 8005c42:	2d00      	cmp	r5, #0
 8005c44:	bfa2      	ittt	ge
 8005c46:	6821      	ldrge	r1, [r4, #0]
 8005c48:	f021 0104 	bicge.w	r1, r1, #4
 8005c4c:	6021      	strge	r1, [r4, #0]
 8005c4e:	b90e      	cbnz	r6, 8005c54 <_printf_i+0x118>
 8005c50:	2d00      	cmp	r5, #0
 8005c52:	d04d      	beq.n	8005cf0 <_printf_i+0x1b4>
 8005c54:	4615      	mov	r5, r2
 8005c56:	fbb6 f1f3 	udiv	r1, r6, r3
 8005c5a:	fb03 6711 	mls	r7, r3, r1, r6
 8005c5e:	5dc7      	ldrb	r7, [r0, r7]
 8005c60:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005c64:	4637      	mov	r7, r6
 8005c66:	42bb      	cmp	r3, r7
 8005c68:	460e      	mov	r6, r1
 8005c6a:	d9f4      	bls.n	8005c56 <_printf_i+0x11a>
 8005c6c:	2b08      	cmp	r3, #8
 8005c6e:	d10b      	bne.n	8005c88 <_printf_i+0x14c>
 8005c70:	6823      	ldr	r3, [r4, #0]
 8005c72:	07de      	lsls	r6, r3, #31
 8005c74:	d508      	bpl.n	8005c88 <_printf_i+0x14c>
 8005c76:	6923      	ldr	r3, [r4, #16]
 8005c78:	6861      	ldr	r1, [r4, #4]
 8005c7a:	4299      	cmp	r1, r3
 8005c7c:	bfde      	ittt	le
 8005c7e:	2330      	movle	r3, #48	; 0x30
 8005c80:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c84:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c88:	1b52      	subs	r2, r2, r5
 8005c8a:	6122      	str	r2, [r4, #16]
 8005c8c:	f8cd a000 	str.w	sl, [sp]
 8005c90:	464b      	mov	r3, r9
 8005c92:	aa03      	add	r2, sp, #12
 8005c94:	4621      	mov	r1, r4
 8005c96:	4640      	mov	r0, r8
 8005c98:	f7ff fee2 	bl	8005a60 <_printf_common>
 8005c9c:	3001      	adds	r0, #1
 8005c9e:	d14c      	bne.n	8005d3a <_printf_i+0x1fe>
 8005ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ca4:	b004      	add	sp, #16
 8005ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005caa:	4835      	ldr	r0, [pc, #212]	; (8005d80 <_printf_i+0x244>)
 8005cac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005cb0:	6829      	ldr	r1, [r5, #0]
 8005cb2:	6823      	ldr	r3, [r4, #0]
 8005cb4:	f851 6b04 	ldr.w	r6, [r1], #4
 8005cb8:	6029      	str	r1, [r5, #0]
 8005cba:	061d      	lsls	r5, r3, #24
 8005cbc:	d514      	bpl.n	8005ce8 <_printf_i+0x1ac>
 8005cbe:	07df      	lsls	r7, r3, #31
 8005cc0:	bf44      	itt	mi
 8005cc2:	f043 0320 	orrmi.w	r3, r3, #32
 8005cc6:	6023      	strmi	r3, [r4, #0]
 8005cc8:	b91e      	cbnz	r6, 8005cd2 <_printf_i+0x196>
 8005cca:	6823      	ldr	r3, [r4, #0]
 8005ccc:	f023 0320 	bic.w	r3, r3, #32
 8005cd0:	6023      	str	r3, [r4, #0]
 8005cd2:	2310      	movs	r3, #16
 8005cd4:	e7b0      	b.n	8005c38 <_printf_i+0xfc>
 8005cd6:	6823      	ldr	r3, [r4, #0]
 8005cd8:	f043 0320 	orr.w	r3, r3, #32
 8005cdc:	6023      	str	r3, [r4, #0]
 8005cde:	2378      	movs	r3, #120	; 0x78
 8005ce0:	4828      	ldr	r0, [pc, #160]	; (8005d84 <_printf_i+0x248>)
 8005ce2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005ce6:	e7e3      	b.n	8005cb0 <_printf_i+0x174>
 8005ce8:	0659      	lsls	r1, r3, #25
 8005cea:	bf48      	it	mi
 8005cec:	b2b6      	uxthmi	r6, r6
 8005cee:	e7e6      	b.n	8005cbe <_printf_i+0x182>
 8005cf0:	4615      	mov	r5, r2
 8005cf2:	e7bb      	b.n	8005c6c <_printf_i+0x130>
 8005cf4:	682b      	ldr	r3, [r5, #0]
 8005cf6:	6826      	ldr	r6, [r4, #0]
 8005cf8:	6961      	ldr	r1, [r4, #20]
 8005cfa:	1d18      	adds	r0, r3, #4
 8005cfc:	6028      	str	r0, [r5, #0]
 8005cfe:	0635      	lsls	r5, r6, #24
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	d501      	bpl.n	8005d08 <_printf_i+0x1cc>
 8005d04:	6019      	str	r1, [r3, #0]
 8005d06:	e002      	b.n	8005d0e <_printf_i+0x1d2>
 8005d08:	0670      	lsls	r0, r6, #25
 8005d0a:	d5fb      	bpl.n	8005d04 <_printf_i+0x1c8>
 8005d0c:	8019      	strh	r1, [r3, #0]
 8005d0e:	2300      	movs	r3, #0
 8005d10:	6123      	str	r3, [r4, #16]
 8005d12:	4615      	mov	r5, r2
 8005d14:	e7ba      	b.n	8005c8c <_printf_i+0x150>
 8005d16:	682b      	ldr	r3, [r5, #0]
 8005d18:	1d1a      	adds	r2, r3, #4
 8005d1a:	602a      	str	r2, [r5, #0]
 8005d1c:	681d      	ldr	r5, [r3, #0]
 8005d1e:	6862      	ldr	r2, [r4, #4]
 8005d20:	2100      	movs	r1, #0
 8005d22:	4628      	mov	r0, r5
 8005d24:	f7fa fa64 	bl	80001f0 <memchr>
 8005d28:	b108      	cbz	r0, 8005d2e <_printf_i+0x1f2>
 8005d2a:	1b40      	subs	r0, r0, r5
 8005d2c:	6060      	str	r0, [r4, #4]
 8005d2e:	6863      	ldr	r3, [r4, #4]
 8005d30:	6123      	str	r3, [r4, #16]
 8005d32:	2300      	movs	r3, #0
 8005d34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d38:	e7a8      	b.n	8005c8c <_printf_i+0x150>
 8005d3a:	6923      	ldr	r3, [r4, #16]
 8005d3c:	462a      	mov	r2, r5
 8005d3e:	4649      	mov	r1, r9
 8005d40:	4640      	mov	r0, r8
 8005d42:	47d0      	blx	sl
 8005d44:	3001      	adds	r0, #1
 8005d46:	d0ab      	beq.n	8005ca0 <_printf_i+0x164>
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	079b      	lsls	r3, r3, #30
 8005d4c:	d413      	bmi.n	8005d76 <_printf_i+0x23a>
 8005d4e:	68e0      	ldr	r0, [r4, #12]
 8005d50:	9b03      	ldr	r3, [sp, #12]
 8005d52:	4298      	cmp	r0, r3
 8005d54:	bfb8      	it	lt
 8005d56:	4618      	movlt	r0, r3
 8005d58:	e7a4      	b.n	8005ca4 <_printf_i+0x168>
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	4632      	mov	r2, r6
 8005d5e:	4649      	mov	r1, r9
 8005d60:	4640      	mov	r0, r8
 8005d62:	47d0      	blx	sl
 8005d64:	3001      	adds	r0, #1
 8005d66:	d09b      	beq.n	8005ca0 <_printf_i+0x164>
 8005d68:	3501      	adds	r5, #1
 8005d6a:	68e3      	ldr	r3, [r4, #12]
 8005d6c:	9903      	ldr	r1, [sp, #12]
 8005d6e:	1a5b      	subs	r3, r3, r1
 8005d70:	42ab      	cmp	r3, r5
 8005d72:	dcf2      	bgt.n	8005d5a <_printf_i+0x21e>
 8005d74:	e7eb      	b.n	8005d4e <_printf_i+0x212>
 8005d76:	2500      	movs	r5, #0
 8005d78:	f104 0619 	add.w	r6, r4, #25
 8005d7c:	e7f5      	b.n	8005d6a <_printf_i+0x22e>
 8005d7e:	bf00      	nop
 8005d80:	08007f96 	.word	0x08007f96
 8005d84:	08007fa7 	.word	0x08007fa7

08005d88 <iprintf>:
 8005d88:	b40f      	push	{r0, r1, r2, r3}
 8005d8a:	4b0a      	ldr	r3, [pc, #40]	; (8005db4 <iprintf+0x2c>)
 8005d8c:	b513      	push	{r0, r1, r4, lr}
 8005d8e:	681c      	ldr	r4, [r3, #0]
 8005d90:	b124      	cbz	r4, 8005d9c <iprintf+0x14>
 8005d92:	69a3      	ldr	r3, [r4, #24]
 8005d94:	b913      	cbnz	r3, 8005d9c <iprintf+0x14>
 8005d96:	4620      	mov	r0, r4
 8005d98:	f000 fee0 	bl	8006b5c <__sinit>
 8005d9c:	ab05      	add	r3, sp, #20
 8005d9e:	9a04      	ldr	r2, [sp, #16]
 8005da0:	68a1      	ldr	r1, [r4, #8]
 8005da2:	9301      	str	r3, [sp, #4]
 8005da4:	4620      	mov	r0, r4
 8005da6:	f001 fc39 	bl	800761c <_vfiprintf_r>
 8005daa:	b002      	add	sp, #8
 8005dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005db0:	b004      	add	sp, #16
 8005db2:	4770      	bx	lr
 8005db4:	20000010 	.word	0x20000010

08005db8 <quorem>:
 8005db8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dbc:	6903      	ldr	r3, [r0, #16]
 8005dbe:	690c      	ldr	r4, [r1, #16]
 8005dc0:	42a3      	cmp	r3, r4
 8005dc2:	4607      	mov	r7, r0
 8005dc4:	f2c0 8081 	blt.w	8005eca <quorem+0x112>
 8005dc8:	3c01      	subs	r4, #1
 8005dca:	f101 0814 	add.w	r8, r1, #20
 8005dce:	f100 0514 	add.w	r5, r0, #20
 8005dd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dd6:	9301      	str	r3, [sp, #4]
 8005dd8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005ddc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005de0:	3301      	adds	r3, #1
 8005de2:	429a      	cmp	r2, r3
 8005de4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005de8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005dec:	fbb2 f6f3 	udiv	r6, r2, r3
 8005df0:	d331      	bcc.n	8005e56 <quorem+0x9e>
 8005df2:	f04f 0e00 	mov.w	lr, #0
 8005df6:	4640      	mov	r0, r8
 8005df8:	46ac      	mov	ip, r5
 8005dfa:	46f2      	mov	sl, lr
 8005dfc:	f850 2b04 	ldr.w	r2, [r0], #4
 8005e00:	b293      	uxth	r3, r2
 8005e02:	fb06 e303 	mla	r3, r6, r3, lr
 8005e06:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	ebaa 0303 	sub.w	r3, sl, r3
 8005e10:	f8dc a000 	ldr.w	sl, [ip]
 8005e14:	0c12      	lsrs	r2, r2, #16
 8005e16:	fa13 f38a 	uxtah	r3, r3, sl
 8005e1a:	fb06 e202 	mla	r2, r6, r2, lr
 8005e1e:	9300      	str	r3, [sp, #0]
 8005e20:	9b00      	ldr	r3, [sp, #0]
 8005e22:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e26:	b292      	uxth	r2, r2
 8005e28:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005e2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e30:	f8bd 3000 	ldrh.w	r3, [sp]
 8005e34:	4581      	cmp	r9, r0
 8005e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e3a:	f84c 3b04 	str.w	r3, [ip], #4
 8005e3e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005e42:	d2db      	bcs.n	8005dfc <quorem+0x44>
 8005e44:	f855 300b 	ldr.w	r3, [r5, fp]
 8005e48:	b92b      	cbnz	r3, 8005e56 <quorem+0x9e>
 8005e4a:	9b01      	ldr	r3, [sp, #4]
 8005e4c:	3b04      	subs	r3, #4
 8005e4e:	429d      	cmp	r5, r3
 8005e50:	461a      	mov	r2, r3
 8005e52:	d32e      	bcc.n	8005eb2 <quorem+0xfa>
 8005e54:	613c      	str	r4, [r7, #16]
 8005e56:	4638      	mov	r0, r7
 8005e58:	f001 f9be 	bl	80071d8 <__mcmp>
 8005e5c:	2800      	cmp	r0, #0
 8005e5e:	db24      	blt.n	8005eaa <quorem+0xf2>
 8005e60:	3601      	adds	r6, #1
 8005e62:	4628      	mov	r0, r5
 8005e64:	f04f 0c00 	mov.w	ip, #0
 8005e68:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e6c:	f8d0 e000 	ldr.w	lr, [r0]
 8005e70:	b293      	uxth	r3, r2
 8005e72:	ebac 0303 	sub.w	r3, ip, r3
 8005e76:	0c12      	lsrs	r2, r2, #16
 8005e78:	fa13 f38e 	uxtah	r3, r3, lr
 8005e7c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005e80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e8a:	45c1      	cmp	r9, r8
 8005e8c:	f840 3b04 	str.w	r3, [r0], #4
 8005e90:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005e94:	d2e8      	bcs.n	8005e68 <quorem+0xb0>
 8005e96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e9e:	b922      	cbnz	r2, 8005eaa <quorem+0xf2>
 8005ea0:	3b04      	subs	r3, #4
 8005ea2:	429d      	cmp	r5, r3
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	d30a      	bcc.n	8005ebe <quorem+0x106>
 8005ea8:	613c      	str	r4, [r7, #16]
 8005eaa:	4630      	mov	r0, r6
 8005eac:	b003      	add	sp, #12
 8005eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eb2:	6812      	ldr	r2, [r2, #0]
 8005eb4:	3b04      	subs	r3, #4
 8005eb6:	2a00      	cmp	r2, #0
 8005eb8:	d1cc      	bne.n	8005e54 <quorem+0x9c>
 8005eba:	3c01      	subs	r4, #1
 8005ebc:	e7c7      	b.n	8005e4e <quorem+0x96>
 8005ebe:	6812      	ldr	r2, [r2, #0]
 8005ec0:	3b04      	subs	r3, #4
 8005ec2:	2a00      	cmp	r2, #0
 8005ec4:	d1f0      	bne.n	8005ea8 <quorem+0xf0>
 8005ec6:	3c01      	subs	r4, #1
 8005ec8:	e7eb      	b.n	8005ea2 <quorem+0xea>
 8005eca:	2000      	movs	r0, #0
 8005ecc:	e7ee      	b.n	8005eac <quorem+0xf4>
	...

08005ed0 <_dtoa_r>:
 8005ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ed4:	ed2d 8b04 	vpush	{d8-d9}
 8005ed8:	ec57 6b10 	vmov	r6, r7, d0
 8005edc:	b093      	sub	sp, #76	; 0x4c
 8005ede:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005ee0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005ee4:	9106      	str	r1, [sp, #24]
 8005ee6:	ee10 aa10 	vmov	sl, s0
 8005eea:	4604      	mov	r4, r0
 8005eec:	9209      	str	r2, [sp, #36]	; 0x24
 8005eee:	930c      	str	r3, [sp, #48]	; 0x30
 8005ef0:	46bb      	mov	fp, r7
 8005ef2:	b975      	cbnz	r5, 8005f12 <_dtoa_r+0x42>
 8005ef4:	2010      	movs	r0, #16
 8005ef6:	f000 fed7 	bl	8006ca8 <malloc>
 8005efa:	4602      	mov	r2, r0
 8005efc:	6260      	str	r0, [r4, #36]	; 0x24
 8005efe:	b920      	cbnz	r0, 8005f0a <_dtoa_r+0x3a>
 8005f00:	4ba7      	ldr	r3, [pc, #668]	; (80061a0 <_dtoa_r+0x2d0>)
 8005f02:	21ea      	movs	r1, #234	; 0xea
 8005f04:	48a7      	ldr	r0, [pc, #668]	; (80061a4 <_dtoa_r+0x2d4>)
 8005f06:	f001 fddf 	bl	8007ac8 <__assert_func>
 8005f0a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005f0e:	6005      	str	r5, [r0, #0]
 8005f10:	60c5      	str	r5, [r0, #12]
 8005f12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f14:	6819      	ldr	r1, [r3, #0]
 8005f16:	b151      	cbz	r1, 8005f2e <_dtoa_r+0x5e>
 8005f18:	685a      	ldr	r2, [r3, #4]
 8005f1a:	604a      	str	r2, [r1, #4]
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	4093      	lsls	r3, r2
 8005f20:	608b      	str	r3, [r1, #8]
 8005f22:	4620      	mov	r0, r4
 8005f24:	f000 ff16 	bl	8006d54 <_Bfree>
 8005f28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	601a      	str	r2, [r3, #0]
 8005f2e:	1e3b      	subs	r3, r7, #0
 8005f30:	bfaa      	itet	ge
 8005f32:	2300      	movge	r3, #0
 8005f34:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005f38:	f8c8 3000 	strge.w	r3, [r8]
 8005f3c:	4b9a      	ldr	r3, [pc, #616]	; (80061a8 <_dtoa_r+0x2d8>)
 8005f3e:	bfbc      	itt	lt
 8005f40:	2201      	movlt	r2, #1
 8005f42:	f8c8 2000 	strlt.w	r2, [r8]
 8005f46:	ea33 030b 	bics.w	r3, r3, fp
 8005f4a:	d11b      	bne.n	8005f84 <_dtoa_r+0xb4>
 8005f4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f4e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f52:	6013      	str	r3, [r2, #0]
 8005f54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005f58:	4333      	orrs	r3, r6
 8005f5a:	f000 8592 	beq.w	8006a82 <_dtoa_r+0xbb2>
 8005f5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f60:	b963      	cbnz	r3, 8005f7c <_dtoa_r+0xac>
 8005f62:	4b92      	ldr	r3, [pc, #584]	; (80061ac <_dtoa_r+0x2dc>)
 8005f64:	e022      	b.n	8005fac <_dtoa_r+0xdc>
 8005f66:	4b92      	ldr	r3, [pc, #584]	; (80061b0 <_dtoa_r+0x2e0>)
 8005f68:	9301      	str	r3, [sp, #4]
 8005f6a:	3308      	adds	r3, #8
 8005f6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005f6e:	6013      	str	r3, [r2, #0]
 8005f70:	9801      	ldr	r0, [sp, #4]
 8005f72:	b013      	add	sp, #76	; 0x4c
 8005f74:	ecbd 8b04 	vpop	{d8-d9}
 8005f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f7c:	4b8b      	ldr	r3, [pc, #556]	; (80061ac <_dtoa_r+0x2dc>)
 8005f7e:	9301      	str	r3, [sp, #4]
 8005f80:	3303      	adds	r3, #3
 8005f82:	e7f3      	b.n	8005f6c <_dtoa_r+0x9c>
 8005f84:	2200      	movs	r2, #0
 8005f86:	2300      	movs	r3, #0
 8005f88:	4650      	mov	r0, sl
 8005f8a:	4659      	mov	r1, fp
 8005f8c:	f7fa fda4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f90:	ec4b ab19 	vmov	d9, sl, fp
 8005f94:	4680      	mov	r8, r0
 8005f96:	b158      	cbz	r0, 8005fb0 <_dtoa_r+0xe0>
 8005f98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	6013      	str	r3, [r2, #0]
 8005f9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	f000 856b 	beq.w	8006a7c <_dtoa_r+0xbac>
 8005fa6:	4883      	ldr	r0, [pc, #524]	; (80061b4 <_dtoa_r+0x2e4>)
 8005fa8:	6018      	str	r0, [r3, #0]
 8005faa:	1e43      	subs	r3, r0, #1
 8005fac:	9301      	str	r3, [sp, #4]
 8005fae:	e7df      	b.n	8005f70 <_dtoa_r+0xa0>
 8005fb0:	ec4b ab10 	vmov	d0, sl, fp
 8005fb4:	aa10      	add	r2, sp, #64	; 0x40
 8005fb6:	a911      	add	r1, sp, #68	; 0x44
 8005fb8:	4620      	mov	r0, r4
 8005fba:	f001 f9b3 	bl	8007324 <__d2b>
 8005fbe:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005fc2:	ee08 0a10 	vmov	s16, r0
 8005fc6:	2d00      	cmp	r5, #0
 8005fc8:	f000 8084 	beq.w	80060d4 <_dtoa_r+0x204>
 8005fcc:	ee19 3a90 	vmov	r3, s19
 8005fd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fd4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005fd8:	4656      	mov	r6, sl
 8005fda:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005fde:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005fe2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005fe6:	4b74      	ldr	r3, [pc, #464]	; (80061b8 <_dtoa_r+0x2e8>)
 8005fe8:	2200      	movs	r2, #0
 8005fea:	4630      	mov	r0, r6
 8005fec:	4639      	mov	r1, r7
 8005fee:	f7fa f953 	bl	8000298 <__aeabi_dsub>
 8005ff2:	a365      	add	r3, pc, #404	; (adr r3, 8006188 <_dtoa_r+0x2b8>)
 8005ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff8:	f7fa fb06 	bl	8000608 <__aeabi_dmul>
 8005ffc:	a364      	add	r3, pc, #400	; (adr r3, 8006190 <_dtoa_r+0x2c0>)
 8005ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006002:	f7fa f94b 	bl	800029c <__adddf3>
 8006006:	4606      	mov	r6, r0
 8006008:	4628      	mov	r0, r5
 800600a:	460f      	mov	r7, r1
 800600c:	f7fa fa92 	bl	8000534 <__aeabi_i2d>
 8006010:	a361      	add	r3, pc, #388	; (adr r3, 8006198 <_dtoa_r+0x2c8>)
 8006012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006016:	f7fa faf7 	bl	8000608 <__aeabi_dmul>
 800601a:	4602      	mov	r2, r0
 800601c:	460b      	mov	r3, r1
 800601e:	4630      	mov	r0, r6
 8006020:	4639      	mov	r1, r7
 8006022:	f7fa f93b 	bl	800029c <__adddf3>
 8006026:	4606      	mov	r6, r0
 8006028:	460f      	mov	r7, r1
 800602a:	f7fa fd9d 	bl	8000b68 <__aeabi_d2iz>
 800602e:	2200      	movs	r2, #0
 8006030:	9000      	str	r0, [sp, #0]
 8006032:	2300      	movs	r3, #0
 8006034:	4630      	mov	r0, r6
 8006036:	4639      	mov	r1, r7
 8006038:	f7fa fd58 	bl	8000aec <__aeabi_dcmplt>
 800603c:	b150      	cbz	r0, 8006054 <_dtoa_r+0x184>
 800603e:	9800      	ldr	r0, [sp, #0]
 8006040:	f7fa fa78 	bl	8000534 <__aeabi_i2d>
 8006044:	4632      	mov	r2, r6
 8006046:	463b      	mov	r3, r7
 8006048:	f7fa fd46 	bl	8000ad8 <__aeabi_dcmpeq>
 800604c:	b910      	cbnz	r0, 8006054 <_dtoa_r+0x184>
 800604e:	9b00      	ldr	r3, [sp, #0]
 8006050:	3b01      	subs	r3, #1
 8006052:	9300      	str	r3, [sp, #0]
 8006054:	9b00      	ldr	r3, [sp, #0]
 8006056:	2b16      	cmp	r3, #22
 8006058:	d85a      	bhi.n	8006110 <_dtoa_r+0x240>
 800605a:	9a00      	ldr	r2, [sp, #0]
 800605c:	4b57      	ldr	r3, [pc, #348]	; (80061bc <_dtoa_r+0x2ec>)
 800605e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006066:	ec51 0b19 	vmov	r0, r1, d9
 800606a:	f7fa fd3f 	bl	8000aec <__aeabi_dcmplt>
 800606e:	2800      	cmp	r0, #0
 8006070:	d050      	beq.n	8006114 <_dtoa_r+0x244>
 8006072:	9b00      	ldr	r3, [sp, #0]
 8006074:	3b01      	subs	r3, #1
 8006076:	9300      	str	r3, [sp, #0]
 8006078:	2300      	movs	r3, #0
 800607a:	930b      	str	r3, [sp, #44]	; 0x2c
 800607c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800607e:	1b5d      	subs	r5, r3, r5
 8006080:	1e6b      	subs	r3, r5, #1
 8006082:	9305      	str	r3, [sp, #20]
 8006084:	bf45      	ittet	mi
 8006086:	f1c5 0301 	rsbmi	r3, r5, #1
 800608a:	9304      	strmi	r3, [sp, #16]
 800608c:	2300      	movpl	r3, #0
 800608e:	2300      	movmi	r3, #0
 8006090:	bf4c      	ite	mi
 8006092:	9305      	strmi	r3, [sp, #20]
 8006094:	9304      	strpl	r3, [sp, #16]
 8006096:	9b00      	ldr	r3, [sp, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	db3d      	blt.n	8006118 <_dtoa_r+0x248>
 800609c:	9b05      	ldr	r3, [sp, #20]
 800609e:	9a00      	ldr	r2, [sp, #0]
 80060a0:	920a      	str	r2, [sp, #40]	; 0x28
 80060a2:	4413      	add	r3, r2
 80060a4:	9305      	str	r3, [sp, #20]
 80060a6:	2300      	movs	r3, #0
 80060a8:	9307      	str	r3, [sp, #28]
 80060aa:	9b06      	ldr	r3, [sp, #24]
 80060ac:	2b09      	cmp	r3, #9
 80060ae:	f200 8089 	bhi.w	80061c4 <_dtoa_r+0x2f4>
 80060b2:	2b05      	cmp	r3, #5
 80060b4:	bfc4      	itt	gt
 80060b6:	3b04      	subgt	r3, #4
 80060b8:	9306      	strgt	r3, [sp, #24]
 80060ba:	9b06      	ldr	r3, [sp, #24]
 80060bc:	f1a3 0302 	sub.w	r3, r3, #2
 80060c0:	bfcc      	ite	gt
 80060c2:	2500      	movgt	r5, #0
 80060c4:	2501      	movle	r5, #1
 80060c6:	2b03      	cmp	r3, #3
 80060c8:	f200 8087 	bhi.w	80061da <_dtoa_r+0x30a>
 80060cc:	e8df f003 	tbb	[pc, r3]
 80060d0:	59383a2d 	.word	0x59383a2d
 80060d4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80060d8:	441d      	add	r5, r3
 80060da:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80060de:	2b20      	cmp	r3, #32
 80060e0:	bfc1      	itttt	gt
 80060e2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80060e6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80060ea:	fa0b f303 	lslgt.w	r3, fp, r3
 80060ee:	fa26 f000 	lsrgt.w	r0, r6, r0
 80060f2:	bfda      	itte	le
 80060f4:	f1c3 0320 	rsble	r3, r3, #32
 80060f8:	fa06 f003 	lslle.w	r0, r6, r3
 80060fc:	4318      	orrgt	r0, r3
 80060fe:	f7fa fa09 	bl	8000514 <__aeabi_ui2d>
 8006102:	2301      	movs	r3, #1
 8006104:	4606      	mov	r6, r0
 8006106:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800610a:	3d01      	subs	r5, #1
 800610c:	930e      	str	r3, [sp, #56]	; 0x38
 800610e:	e76a      	b.n	8005fe6 <_dtoa_r+0x116>
 8006110:	2301      	movs	r3, #1
 8006112:	e7b2      	b.n	800607a <_dtoa_r+0x1aa>
 8006114:	900b      	str	r0, [sp, #44]	; 0x2c
 8006116:	e7b1      	b.n	800607c <_dtoa_r+0x1ac>
 8006118:	9b04      	ldr	r3, [sp, #16]
 800611a:	9a00      	ldr	r2, [sp, #0]
 800611c:	1a9b      	subs	r3, r3, r2
 800611e:	9304      	str	r3, [sp, #16]
 8006120:	4253      	negs	r3, r2
 8006122:	9307      	str	r3, [sp, #28]
 8006124:	2300      	movs	r3, #0
 8006126:	930a      	str	r3, [sp, #40]	; 0x28
 8006128:	e7bf      	b.n	80060aa <_dtoa_r+0x1da>
 800612a:	2300      	movs	r3, #0
 800612c:	9308      	str	r3, [sp, #32]
 800612e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006130:	2b00      	cmp	r3, #0
 8006132:	dc55      	bgt.n	80061e0 <_dtoa_r+0x310>
 8006134:	2301      	movs	r3, #1
 8006136:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800613a:	461a      	mov	r2, r3
 800613c:	9209      	str	r2, [sp, #36]	; 0x24
 800613e:	e00c      	b.n	800615a <_dtoa_r+0x28a>
 8006140:	2301      	movs	r3, #1
 8006142:	e7f3      	b.n	800612c <_dtoa_r+0x25c>
 8006144:	2300      	movs	r3, #0
 8006146:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006148:	9308      	str	r3, [sp, #32]
 800614a:	9b00      	ldr	r3, [sp, #0]
 800614c:	4413      	add	r3, r2
 800614e:	9302      	str	r3, [sp, #8]
 8006150:	3301      	adds	r3, #1
 8006152:	2b01      	cmp	r3, #1
 8006154:	9303      	str	r3, [sp, #12]
 8006156:	bfb8      	it	lt
 8006158:	2301      	movlt	r3, #1
 800615a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800615c:	2200      	movs	r2, #0
 800615e:	6042      	str	r2, [r0, #4]
 8006160:	2204      	movs	r2, #4
 8006162:	f102 0614 	add.w	r6, r2, #20
 8006166:	429e      	cmp	r6, r3
 8006168:	6841      	ldr	r1, [r0, #4]
 800616a:	d93d      	bls.n	80061e8 <_dtoa_r+0x318>
 800616c:	4620      	mov	r0, r4
 800616e:	f000 fdb1 	bl	8006cd4 <_Balloc>
 8006172:	9001      	str	r0, [sp, #4]
 8006174:	2800      	cmp	r0, #0
 8006176:	d13b      	bne.n	80061f0 <_dtoa_r+0x320>
 8006178:	4b11      	ldr	r3, [pc, #68]	; (80061c0 <_dtoa_r+0x2f0>)
 800617a:	4602      	mov	r2, r0
 800617c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006180:	e6c0      	b.n	8005f04 <_dtoa_r+0x34>
 8006182:	2301      	movs	r3, #1
 8006184:	e7df      	b.n	8006146 <_dtoa_r+0x276>
 8006186:	bf00      	nop
 8006188:	636f4361 	.word	0x636f4361
 800618c:	3fd287a7 	.word	0x3fd287a7
 8006190:	8b60c8b3 	.word	0x8b60c8b3
 8006194:	3fc68a28 	.word	0x3fc68a28
 8006198:	509f79fb 	.word	0x509f79fb
 800619c:	3fd34413 	.word	0x3fd34413
 80061a0:	08007fc5 	.word	0x08007fc5
 80061a4:	08007fdc 	.word	0x08007fdc
 80061a8:	7ff00000 	.word	0x7ff00000
 80061ac:	08007fc1 	.word	0x08007fc1
 80061b0:	08007fb8 	.word	0x08007fb8
 80061b4:	08007f95 	.word	0x08007f95
 80061b8:	3ff80000 	.word	0x3ff80000
 80061bc:	08008130 	.word	0x08008130
 80061c0:	08008037 	.word	0x08008037
 80061c4:	2501      	movs	r5, #1
 80061c6:	2300      	movs	r3, #0
 80061c8:	9306      	str	r3, [sp, #24]
 80061ca:	9508      	str	r5, [sp, #32]
 80061cc:	f04f 33ff 	mov.w	r3, #4294967295
 80061d0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80061d4:	2200      	movs	r2, #0
 80061d6:	2312      	movs	r3, #18
 80061d8:	e7b0      	b.n	800613c <_dtoa_r+0x26c>
 80061da:	2301      	movs	r3, #1
 80061dc:	9308      	str	r3, [sp, #32]
 80061de:	e7f5      	b.n	80061cc <_dtoa_r+0x2fc>
 80061e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061e2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80061e6:	e7b8      	b.n	800615a <_dtoa_r+0x28a>
 80061e8:	3101      	adds	r1, #1
 80061ea:	6041      	str	r1, [r0, #4]
 80061ec:	0052      	lsls	r2, r2, #1
 80061ee:	e7b8      	b.n	8006162 <_dtoa_r+0x292>
 80061f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061f2:	9a01      	ldr	r2, [sp, #4]
 80061f4:	601a      	str	r2, [r3, #0]
 80061f6:	9b03      	ldr	r3, [sp, #12]
 80061f8:	2b0e      	cmp	r3, #14
 80061fa:	f200 809d 	bhi.w	8006338 <_dtoa_r+0x468>
 80061fe:	2d00      	cmp	r5, #0
 8006200:	f000 809a 	beq.w	8006338 <_dtoa_r+0x468>
 8006204:	9b00      	ldr	r3, [sp, #0]
 8006206:	2b00      	cmp	r3, #0
 8006208:	dd32      	ble.n	8006270 <_dtoa_r+0x3a0>
 800620a:	4ab7      	ldr	r2, [pc, #732]	; (80064e8 <_dtoa_r+0x618>)
 800620c:	f003 030f 	and.w	r3, r3, #15
 8006210:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006214:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006218:	9b00      	ldr	r3, [sp, #0]
 800621a:	05d8      	lsls	r0, r3, #23
 800621c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006220:	d516      	bpl.n	8006250 <_dtoa_r+0x380>
 8006222:	4bb2      	ldr	r3, [pc, #712]	; (80064ec <_dtoa_r+0x61c>)
 8006224:	ec51 0b19 	vmov	r0, r1, d9
 8006228:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800622c:	f7fa fb16 	bl	800085c <__aeabi_ddiv>
 8006230:	f007 070f 	and.w	r7, r7, #15
 8006234:	4682      	mov	sl, r0
 8006236:	468b      	mov	fp, r1
 8006238:	2503      	movs	r5, #3
 800623a:	4eac      	ldr	r6, [pc, #688]	; (80064ec <_dtoa_r+0x61c>)
 800623c:	b957      	cbnz	r7, 8006254 <_dtoa_r+0x384>
 800623e:	4642      	mov	r2, r8
 8006240:	464b      	mov	r3, r9
 8006242:	4650      	mov	r0, sl
 8006244:	4659      	mov	r1, fp
 8006246:	f7fa fb09 	bl	800085c <__aeabi_ddiv>
 800624a:	4682      	mov	sl, r0
 800624c:	468b      	mov	fp, r1
 800624e:	e028      	b.n	80062a2 <_dtoa_r+0x3d2>
 8006250:	2502      	movs	r5, #2
 8006252:	e7f2      	b.n	800623a <_dtoa_r+0x36a>
 8006254:	07f9      	lsls	r1, r7, #31
 8006256:	d508      	bpl.n	800626a <_dtoa_r+0x39a>
 8006258:	4640      	mov	r0, r8
 800625a:	4649      	mov	r1, r9
 800625c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006260:	f7fa f9d2 	bl	8000608 <__aeabi_dmul>
 8006264:	3501      	adds	r5, #1
 8006266:	4680      	mov	r8, r0
 8006268:	4689      	mov	r9, r1
 800626a:	107f      	asrs	r7, r7, #1
 800626c:	3608      	adds	r6, #8
 800626e:	e7e5      	b.n	800623c <_dtoa_r+0x36c>
 8006270:	f000 809b 	beq.w	80063aa <_dtoa_r+0x4da>
 8006274:	9b00      	ldr	r3, [sp, #0]
 8006276:	4f9d      	ldr	r7, [pc, #628]	; (80064ec <_dtoa_r+0x61c>)
 8006278:	425e      	negs	r6, r3
 800627a:	4b9b      	ldr	r3, [pc, #620]	; (80064e8 <_dtoa_r+0x618>)
 800627c:	f006 020f 	and.w	r2, r6, #15
 8006280:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006288:	ec51 0b19 	vmov	r0, r1, d9
 800628c:	f7fa f9bc 	bl	8000608 <__aeabi_dmul>
 8006290:	1136      	asrs	r6, r6, #4
 8006292:	4682      	mov	sl, r0
 8006294:	468b      	mov	fp, r1
 8006296:	2300      	movs	r3, #0
 8006298:	2502      	movs	r5, #2
 800629a:	2e00      	cmp	r6, #0
 800629c:	d17a      	bne.n	8006394 <_dtoa_r+0x4c4>
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d1d3      	bne.n	800624a <_dtoa_r+0x37a>
 80062a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 8082 	beq.w	80063ae <_dtoa_r+0x4de>
 80062aa:	4b91      	ldr	r3, [pc, #580]	; (80064f0 <_dtoa_r+0x620>)
 80062ac:	2200      	movs	r2, #0
 80062ae:	4650      	mov	r0, sl
 80062b0:	4659      	mov	r1, fp
 80062b2:	f7fa fc1b 	bl	8000aec <__aeabi_dcmplt>
 80062b6:	2800      	cmp	r0, #0
 80062b8:	d079      	beq.n	80063ae <_dtoa_r+0x4de>
 80062ba:	9b03      	ldr	r3, [sp, #12]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d076      	beq.n	80063ae <_dtoa_r+0x4de>
 80062c0:	9b02      	ldr	r3, [sp, #8]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	dd36      	ble.n	8006334 <_dtoa_r+0x464>
 80062c6:	9b00      	ldr	r3, [sp, #0]
 80062c8:	4650      	mov	r0, sl
 80062ca:	4659      	mov	r1, fp
 80062cc:	1e5f      	subs	r7, r3, #1
 80062ce:	2200      	movs	r2, #0
 80062d0:	4b88      	ldr	r3, [pc, #544]	; (80064f4 <_dtoa_r+0x624>)
 80062d2:	f7fa f999 	bl	8000608 <__aeabi_dmul>
 80062d6:	9e02      	ldr	r6, [sp, #8]
 80062d8:	4682      	mov	sl, r0
 80062da:	468b      	mov	fp, r1
 80062dc:	3501      	adds	r5, #1
 80062de:	4628      	mov	r0, r5
 80062e0:	f7fa f928 	bl	8000534 <__aeabi_i2d>
 80062e4:	4652      	mov	r2, sl
 80062e6:	465b      	mov	r3, fp
 80062e8:	f7fa f98e 	bl	8000608 <__aeabi_dmul>
 80062ec:	4b82      	ldr	r3, [pc, #520]	; (80064f8 <_dtoa_r+0x628>)
 80062ee:	2200      	movs	r2, #0
 80062f0:	f7f9 ffd4 	bl	800029c <__adddf3>
 80062f4:	46d0      	mov	r8, sl
 80062f6:	46d9      	mov	r9, fp
 80062f8:	4682      	mov	sl, r0
 80062fa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80062fe:	2e00      	cmp	r6, #0
 8006300:	d158      	bne.n	80063b4 <_dtoa_r+0x4e4>
 8006302:	4b7e      	ldr	r3, [pc, #504]	; (80064fc <_dtoa_r+0x62c>)
 8006304:	2200      	movs	r2, #0
 8006306:	4640      	mov	r0, r8
 8006308:	4649      	mov	r1, r9
 800630a:	f7f9 ffc5 	bl	8000298 <__aeabi_dsub>
 800630e:	4652      	mov	r2, sl
 8006310:	465b      	mov	r3, fp
 8006312:	4680      	mov	r8, r0
 8006314:	4689      	mov	r9, r1
 8006316:	f7fa fc07 	bl	8000b28 <__aeabi_dcmpgt>
 800631a:	2800      	cmp	r0, #0
 800631c:	f040 8295 	bne.w	800684a <_dtoa_r+0x97a>
 8006320:	4652      	mov	r2, sl
 8006322:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006326:	4640      	mov	r0, r8
 8006328:	4649      	mov	r1, r9
 800632a:	f7fa fbdf 	bl	8000aec <__aeabi_dcmplt>
 800632e:	2800      	cmp	r0, #0
 8006330:	f040 8289 	bne.w	8006846 <_dtoa_r+0x976>
 8006334:	ec5b ab19 	vmov	sl, fp, d9
 8006338:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800633a:	2b00      	cmp	r3, #0
 800633c:	f2c0 8148 	blt.w	80065d0 <_dtoa_r+0x700>
 8006340:	9a00      	ldr	r2, [sp, #0]
 8006342:	2a0e      	cmp	r2, #14
 8006344:	f300 8144 	bgt.w	80065d0 <_dtoa_r+0x700>
 8006348:	4b67      	ldr	r3, [pc, #412]	; (80064e8 <_dtoa_r+0x618>)
 800634a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800634e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006352:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006354:	2b00      	cmp	r3, #0
 8006356:	f280 80d5 	bge.w	8006504 <_dtoa_r+0x634>
 800635a:	9b03      	ldr	r3, [sp, #12]
 800635c:	2b00      	cmp	r3, #0
 800635e:	f300 80d1 	bgt.w	8006504 <_dtoa_r+0x634>
 8006362:	f040 826f 	bne.w	8006844 <_dtoa_r+0x974>
 8006366:	4b65      	ldr	r3, [pc, #404]	; (80064fc <_dtoa_r+0x62c>)
 8006368:	2200      	movs	r2, #0
 800636a:	4640      	mov	r0, r8
 800636c:	4649      	mov	r1, r9
 800636e:	f7fa f94b 	bl	8000608 <__aeabi_dmul>
 8006372:	4652      	mov	r2, sl
 8006374:	465b      	mov	r3, fp
 8006376:	f7fa fbcd 	bl	8000b14 <__aeabi_dcmpge>
 800637a:	9e03      	ldr	r6, [sp, #12]
 800637c:	4637      	mov	r7, r6
 800637e:	2800      	cmp	r0, #0
 8006380:	f040 8245 	bne.w	800680e <_dtoa_r+0x93e>
 8006384:	9d01      	ldr	r5, [sp, #4]
 8006386:	2331      	movs	r3, #49	; 0x31
 8006388:	f805 3b01 	strb.w	r3, [r5], #1
 800638c:	9b00      	ldr	r3, [sp, #0]
 800638e:	3301      	adds	r3, #1
 8006390:	9300      	str	r3, [sp, #0]
 8006392:	e240      	b.n	8006816 <_dtoa_r+0x946>
 8006394:	07f2      	lsls	r2, r6, #31
 8006396:	d505      	bpl.n	80063a4 <_dtoa_r+0x4d4>
 8006398:	e9d7 2300 	ldrd	r2, r3, [r7]
 800639c:	f7fa f934 	bl	8000608 <__aeabi_dmul>
 80063a0:	3501      	adds	r5, #1
 80063a2:	2301      	movs	r3, #1
 80063a4:	1076      	asrs	r6, r6, #1
 80063a6:	3708      	adds	r7, #8
 80063a8:	e777      	b.n	800629a <_dtoa_r+0x3ca>
 80063aa:	2502      	movs	r5, #2
 80063ac:	e779      	b.n	80062a2 <_dtoa_r+0x3d2>
 80063ae:	9f00      	ldr	r7, [sp, #0]
 80063b0:	9e03      	ldr	r6, [sp, #12]
 80063b2:	e794      	b.n	80062de <_dtoa_r+0x40e>
 80063b4:	9901      	ldr	r1, [sp, #4]
 80063b6:	4b4c      	ldr	r3, [pc, #304]	; (80064e8 <_dtoa_r+0x618>)
 80063b8:	4431      	add	r1, r6
 80063ba:	910d      	str	r1, [sp, #52]	; 0x34
 80063bc:	9908      	ldr	r1, [sp, #32]
 80063be:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80063c2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063c6:	2900      	cmp	r1, #0
 80063c8:	d043      	beq.n	8006452 <_dtoa_r+0x582>
 80063ca:	494d      	ldr	r1, [pc, #308]	; (8006500 <_dtoa_r+0x630>)
 80063cc:	2000      	movs	r0, #0
 80063ce:	f7fa fa45 	bl	800085c <__aeabi_ddiv>
 80063d2:	4652      	mov	r2, sl
 80063d4:	465b      	mov	r3, fp
 80063d6:	f7f9 ff5f 	bl	8000298 <__aeabi_dsub>
 80063da:	9d01      	ldr	r5, [sp, #4]
 80063dc:	4682      	mov	sl, r0
 80063de:	468b      	mov	fp, r1
 80063e0:	4649      	mov	r1, r9
 80063e2:	4640      	mov	r0, r8
 80063e4:	f7fa fbc0 	bl	8000b68 <__aeabi_d2iz>
 80063e8:	4606      	mov	r6, r0
 80063ea:	f7fa f8a3 	bl	8000534 <__aeabi_i2d>
 80063ee:	4602      	mov	r2, r0
 80063f0:	460b      	mov	r3, r1
 80063f2:	4640      	mov	r0, r8
 80063f4:	4649      	mov	r1, r9
 80063f6:	f7f9 ff4f 	bl	8000298 <__aeabi_dsub>
 80063fa:	3630      	adds	r6, #48	; 0x30
 80063fc:	f805 6b01 	strb.w	r6, [r5], #1
 8006400:	4652      	mov	r2, sl
 8006402:	465b      	mov	r3, fp
 8006404:	4680      	mov	r8, r0
 8006406:	4689      	mov	r9, r1
 8006408:	f7fa fb70 	bl	8000aec <__aeabi_dcmplt>
 800640c:	2800      	cmp	r0, #0
 800640e:	d163      	bne.n	80064d8 <_dtoa_r+0x608>
 8006410:	4642      	mov	r2, r8
 8006412:	464b      	mov	r3, r9
 8006414:	4936      	ldr	r1, [pc, #216]	; (80064f0 <_dtoa_r+0x620>)
 8006416:	2000      	movs	r0, #0
 8006418:	f7f9 ff3e 	bl	8000298 <__aeabi_dsub>
 800641c:	4652      	mov	r2, sl
 800641e:	465b      	mov	r3, fp
 8006420:	f7fa fb64 	bl	8000aec <__aeabi_dcmplt>
 8006424:	2800      	cmp	r0, #0
 8006426:	f040 80b5 	bne.w	8006594 <_dtoa_r+0x6c4>
 800642a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800642c:	429d      	cmp	r5, r3
 800642e:	d081      	beq.n	8006334 <_dtoa_r+0x464>
 8006430:	4b30      	ldr	r3, [pc, #192]	; (80064f4 <_dtoa_r+0x624>)
 8006432:	2200      	movs	r2, #0
 8006434:	4650      	mov	r0, sl
 8006436:	4659      	mov	r1, fp
 8006438:	f7fa f8e6 	bl	8000608 <__aeabi_dmul>
 800643c:	4b2d      	ldr	r3, [pc, #180]	; (80064f4 <_dtoa_r+0x624>)
 800643e:	4682      	mov	sl, r0
 8006440:	468b      	mov	fp, r1
 8006442:	4640      	mov	r0, r8
 8006444:	4649      	mov	r1, r9
 8006446:	2200      	movs	r2, #0
 8006448:	f7fa f8de 	bl	8000608 <__aeabi_dmul>
 800644c:	4680      	mov	r8, r0
 800644e:	4689      	mov	r9, r1
 8006450:	e7c6      	b.n	80063e0 <_dtoa_r+0x510>
 8006452:	4650      	mov	r0, sl
 8006454:	4659      	mov	r1, fp
 8006456:	f7fa f8d7 	bl	8000608 <__aeabi_dmul>
 800645a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800645c:	9d01      	ldr	r5, [sp, #4]
 800645e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006460:	4682      	mov	sl, r0
 8006462:	468b      	mov	fp, r1
 8006464:	4649      	mov	r1, r9
 8006466:	4640      	mov	r0, r8
 8006468:	f7fa fb7e 	bl	8000b68 <__aeabi_d2iz>
 800646c:	4606      	mov	r6, r0
 800646e:	f7fa f861 	bl	8000534 <__aeabi_i2d>
 8006472:	3630      	adds	r6, #48	; 0x30
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	4640      	mov	r0, r8
 800647a:	4649      	mov	r1, r9
 800647c:	f7f9 ff0c 	bl	8000298 <__aeabi_dsub>
 8006480:	f805 6b01 	strb.w	r6, [r5], #1
 8006484:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006486:	429d      	cmp	r5, r3
 8006488:	4680      	mov	r8, r0
 800648a:	4689      	mov	r9, r1
 800648c:	f04f 0200 	mov.w	r2, #0
 8006490:	d124      	bne.n	80064dc <_dtoa_r+0x60c>
 8006492:	4b1b      	ldr	r3, [pc, #108]	; (8006500 <_dtoa_r+0x630>)
 8006494:	4650      	mov	r0, sl
 8006496:	4659      	mov	r1, fp
 8006498:	f7f9 ff00 	bl	800029c <__adddf3>
 800649c:	4602      	mov	r2, r0
 800649e:	460b      	mov	r3, r1
 80064a0:	4640      	mov	r0, r8
 80064a2:	4649      	mov	r1, r9
 80064a4:	f7fa fb40 	bl	8000b28 <__aeabi_dcmpgt>
 80064a8:	2800      	cmp	r0, #0
 80064aa:	d173      	bne.n	8006594 <_dtoa_r+0x6c4>
 80064ac:	4652      	mov	r2, sl
 80064ae:	465b      	mov	r3, fp
 80064b0:	4913      	ldr	r1, [pc, #76]	; (8006500 <_dtoa_r+0x630>)
 80064b2:	2000      	movs	r0, #0
 80064b4:	f7f9 fef0 	bl	8000298 <__aeabi_dsub>
 80064b8:	4602      	mov	r2, r0
 80064ba:	460b      	mov	r3, r1
 80064bc:	4640      	mov	r0, r8
 80064be:	4649      	mov	r1, r9
 80064c0:	f7fa fb14 	bl	8000aec <__aeabi_dcmplt>
 80064c4:	2800      	cmp	r0, #0
 80064c6:	f43f af35 	beq.w	8006334 <_dtoa_r+0x464>
 80064ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80064cc:	1e6b      	subs	r3, r5, #1
 80064ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80064d0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80064d4:	2b30      	cmp	r3, #48	; 0x30
 80064d6:	d0f8      	beq.n	80064ca <_dtoa_r+0x5fa>
 80064d8:	9700      	str	r7, [sp, #0]
 80064da:	e049      	b.n	8006570 <_dtoa_r+0x6a0>
 80064dc:	4b05      	ldr	r3, [pc, #20]	; (80064f4 <_dtoa_r+0x624>)
 80064de:	f7fa f893 	bl	8000608 <__aeabi_dmul>
 80064e2:	4680      	mov	r8, r0
 80064e4:	4689      	mov	r9, r1
 80064e6:	e7bd      	b.n	8006464 <_dtoa_r+0x594>
 80064e8:	08008130 	.word	0x08008130
 80064ec:	08008108 	.word	0x08008108
 80064f0:	3ff00000 	.word	0x3ff00000
 80064f4:	40240000 	.word	0x40240000
 80064f8:	401c0000 	.word	0x401c0000
 80064fc:	40140000 	.word	0x40140000
 8006500:	3fe00000 	.word	0x3fe00000
 8006504:	9d01      	ldr	r5, [sp, #4]
 8006506:	4656      	mov	r6, sl
 8006508:	465f      	mov	r7, fp
 800650a:	4642      	mov	r2, r8
 800650c:	464b      	mov	r3, r9
 800650e:	4630      	mov	r0, r6
 8006510:	4639      	mov	r1, r7
 8006512:	f7fa f9a3 	bl	800085c <__aeabi_ddiv>
 8006516:	f7fa fb27 	bl	8000b68 <__aeabi_d2iz>
 800651a:	4682      	mov	sl, r0
 800651c:	f7fa f80a 	bl	8000534 <__aeabi_i2d>
 8006520:	4642      	mov	r2, r8
 8006522:	464b      	mov	r3, r9
 8006524:	f7fa f870 	bl	8000608 <__aeabi_dmul>
 8006528:	4602      	mov	r2, r0
 800652a:	460b      	mov	r3, r1
 800652c:	4630      	mov	r0, r6
 800652e:	4639      	mov	r1, r7
 8006530:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006534:	f7f9 feb0 	bl	8000298 <__aeabi_dsub>
 8006538:	f805 6b01 	strb.w	r6, [r5], #1
 800653c:	9e01      	ldr	r6, [sp, #4]
 800653e:	9f03      	ldr	r7, [sp, #12]
 8006540:	1bae      	subs	r6, r5, r6
 8006542:	42b7      	cmp	r7, r6
 8006544:	4602      	mov	r2, r0
 8006546:	460b      	mov	r3, r1
 8006548:	d135      	bne.n	80065b6 <_dtoa_r+0x6e6>
 800654a:	f7f9 fea7 	bl	800029c <__adddf3>
 800654e:	4642      	mov	r2, r8
 8006550:	464b      	mov	r3, r9
 8006552:	4606      	mov	r6, r0
 8006554:	460f      	mov	r7, r1
 8006556:	f7fa fae7 	bl	8000b28 <__aeabi_dcmpgt>
 800655a:	b9d0      	cbnz	r0, 8006592 <_dtoa_r+0x6c2>
 800655c:	4642      	mov	r2, r8
 800655e:	464b      	mov	r3, r9
 8006560:	4630      	mov	r0, r6
 8006562:	4639      	mov	r1, r7
 8006564:	f7fa fab8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006568:	b110      	cbz	r0, 8006570 <_dtoa_r+0x6a0>
 800656a:	f01a 0f01 	tst.w	sl, #1
 800656e:	d110      	bne.n	8006592 <_dtoa_r+0x6c2>
 8006570:	4620      	mov	r0, r4
 8006572:	ee18 1a10 	vmov	r1, s16
 8006576:	f000 fbed 	bl	8006d54 <_Bfree>
 800657a:	2300      	movs	r3, #0
 800657c:	9800      	ldr	r0, [sp, #0]
 800657e:	702b      	strb	r3, [r5, #0]
 8006580:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006582:	3001      	adds	r0, #1
 8006584:	6018      	str	r0, [r3, #0]
 8006586:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006588:	2b00      	cmp	r3, #0
 800658a:	f43f acf1 	beq.w	8005f70 <_dtoa_r+0xa0>
 800658e:	601d      	str	r5, [r3, #0]
 8006590:	e4ee      	b.n	8005f70 <_dtoa_r+0xa0>
 8006592:	9f00      	ldr	r7, [sp, #0]
 8006594:	462b      	mov	r3, r5
 8006596:	461d      	mov	r5, r3
 8006598:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800659c:	2a39      	cmp	r2, #57	; 0x39
 800659e:	d106      	bne.n	80065ae <_dtoa_r+0x6de>
 80065a0:	9a01      	ldr	r2, [sp, #4]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d1f7      	bne.n	8006596 <_dtoa_r+0x6c6>
 80065a6:	9901      	ldr	r1, [sp, #4]
 80065a8:	2230      	movs	r2, #48	; 0x30
 80065aa:	3701      	adds	r7, #1
 80065ac:	700a      	strb	r2, [r1, #0]
 80065ae:	781a      	ldrb	r2, [r3, #0]
 80065b0:	3201      	adds	r2, #1
 80065b2:	701a      	strb	r2, [r3, #0]
 80065b4:	e790      	b.n	80064d8 <_dtoa_r+0x608>
 80065b6:	4ba6      	ldr	r3, [pc, #664]	; (8006850 <_dtoa_r+0x980>)
 80065b8:	2200      	movs	r2, #0
 80065ba:	f7fa f825 	bl	8000608 <__aeabi_dmul>
 80065be:	2200      	movs	r2, #0
 80065c0:	2300      	movs	r3, #0
 80065c2:	4606      	mov	r6, r0
 80065c4:	460f      	mov	r7, r1
 80065c6:	f7fa fa87 	bl	8000ad8 <__aeabi_dcmpeq>
 80065ca:	2800      	cmp	r0, #0
 80065cc:	d09d      	beq.n	800650a <_dtoa_r+0x63a>
 80065ce:	e7cf      	b.n	8006570 <_dtoa_r+0x6a0>
 80065d0:	9a08      	ldr	r2, [sp, #32]
 80065d2:	2a00      	cmp	r2, #0
 80065d4:	f000 80d7 	beq.w	8006786 <_dtoa_r+0x8b6>
 80065d8:	9a06      	ldr	r2, [sp, #24]
 80065da:	2a01      	cmp	r2, #1
 80065dc:	f300 80ba 	bgt.w	8006754 <_dtoa_r+0x884>
 80065e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065e2:	2a00      	cmp	r2, #0
 80065e4:	f000 80b2 	beq.w	800674c <_dtoa_r+0x87c>
 80065e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80065ec:	9e07      	ldr	r6, [sp, #28]
 80065ee:	9d04      	ldr	r5, [sp, #16]
 80065f0:	9a04      	ldr	r2, [sp, #16]
 80065f2:	441a      	add	r2, r3
 80065f4:	9204      	str	r2, [sp, #16]
 80065f6:	9a05      	ldr	r2, [sp, #20]
 80065f8:	2101      	movs	r1, #1
 80065fa:	441a      	add	r2, r3
 80065fc:	4620      	mov	r0, r4
 80065fe:	9205      	str	r2, [sp, #20]
 8006600:	f000 fc60 	bl	8006ec4 <__i2b>
 8006604:	4607      	mov	r7, r0
 8006606:	2d00      	cmp	r5, #0
 8006608:	dd0c      	ble.n	8006624 <_dtoa_r+0x754>
 800660a:	9b05      	ldr	r3, [sp, #20]
 800660c:	2b00      	cmp	r3, #0
 800660e:	dd09      	ble.n	8006624 <_dtoa_r+0x754>
 8006610:	42ab      	cmp	r3, r5
 8006612:	9a04      	ldr	r2, [sp, #16]
 8006614:	bfa8      	it	ge
 8006616:	462b      	movge	r3, r5
 8006618:	1ad2      	subs	r2, r2, r3
 800661a:	9204      	str	r2, [sp, #16]
 800661c:	9a05      	ldr	r2, [sp, #20]
 800661e:	1aed      	subs	r5, r5, r3
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	9305      	str	r3, [sp, #20]
 8006624:	9b07      	ldr	r3, [sp, #28]
 8006626:	b31b      	cbz	r3, 8006670 <_dtoa_r+0x7a0>
 8006628:	9b08      	ldr	r3, [sp, #32]
 800662a:	2b00      	cmp	r3, #0
 800662c:	f000 80af 	beq.w	800678e <_dtoa_r+0x8be>
 8006630:	2e00      	cmp	r6, #0
 8006632:	dd13      	ble.n	800665c <_dtoa_r+0x78c>
 8006634:	4639      	mov	r1, r7
 8006636:	4632      	mov	r2, r6
 8006638:	4620      	mov	r0, r4
 800663a:	f000 fd03 	bl	8007044 <__pow5mult>
 800663e:	ee18 2a10 	vmov	r2, s16
 8006642:	4601      	mov	r1, r0
 8006644:	4607      	mov	r7, r0
 8006646:	4620      	mov	r0, r4
 8006648:	f000 fc52 	bl	8006ef0 <__multiply>
 800664c:	ee18 1a10 	vmov	r1, s16
 8006650:	4680      	mov	r8, r0
 8006652:	4620      	mov	r0, r4
 8006654:	f000 fb7e 	bl	8006d54 <_Bfree>
 8006658:	ee08 8a10 	vmov	s16, r8
 800665c:	9b07      	ldr	r3, [sp, #28]
 800665e:	1b9a      	subs	r2, r3, r6
 8006660:	d006      	beq.n	8006670 <_dtoa_r+0x7a0>
 8006662:	ee18 1a10 	vmov	r1, s16
 8006666:	4620      	mov	r0, r4
 8006668:	f000 fcec 	bl	8007044 <__pow5mult>
 800666c:	ee08 0a10 	vmov	s16, r0
 8006670:	2101      	movs	r1, #1
 8006672:	4620      	mov	r0, r4
 8006674:	f000 fc26 	bl	8006ec4 <__i2b>
 8006678:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800667a:	2b00      	cmp	r3, #0
 800667c:	4606      	mov	r6, r0
 800667e:	f340 8088 	ble.w	8006792 <_dtoa_r+0x8c2>
 8006682:	461a      	mov	r2, r3
 8006684:	4601      	mov	r1, r0
 8006686:	4620      	mov	r0, r4
 8006688:	f000 fcdc 	bl	8007044 <__pow5mult>
 800668c:	9b06      	ldr	r3, [sp, #24]
 800668e:	2b01      	cmp	r3, #1
 8006690:	4606      	mov	r6, r0
 8006692:	f340 8081 	ble.w	8006798 <_dtoa_r+0x8c8>
 8006696:	f04f 0800 	mov.w	r8, #0
 800669a:	6933      	ldr	r3, [r6, #16]
 800669c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80066a0:	6918      	ldr	r0, [r3, #16]
 80066a2:	f000 fbbf 	bl	8006e24 <__hi0bits>
 80066a6:	f1c0 0020 	rsb	r0, r0, #32
 80066aa:	9b05      	ldr	r3, [sp, #20]
 80066ac:	4418      	add	r0, r3
 80066ae:	f010 001f 	ands.w	r0, r0, #31
 80066b2:	f000 8092 	beq.w	80067da <_dtoa_r+0x90a>
 80066b6:	f1c0 0320 	rsb	r3, r0, #32
 80066ba:	2b04      	cmp	r3, #4
 80066bc:	f340 808a 	ble.w	80067d4 <_dtoa_r+0x904>
 80066c0:	f1c0 001c 	rsb	r0, r0, #28
 80066c4:	9b04      	ldr	r3, [sp, #16]
 80066c6:	4403      	add	r3, r0
 80066c8:	9304      	str	r3, [sp, #16]
 80066ca:	9b05      	ldr	r3, [sp, #20]
 80066cc:	4403      	add	r3, r0
 80066ce:	4405      	add	r5, r0
 80066d0:	9305      	str	r3, [sp, #20]
 80066d2:	9b04      	ldr	r3, [sp, #16]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	dd07      	ble.n	80066e8 <_dtoa_r+0x818>
 80066d8:	ee18 1a10 	vmov	r1, s16
 80066dc:	461a      	mov	r2, r3
 80066de:	4620      	mov	r0, r4
 80066e0:	f000 fd0a 	bl	80070f8 <__lshift>
 80066e4:	ee08 0a10 	vmov	s16, r0
 80066e8:	9b05      	ldr	r3, [sp, #20]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	dd05      	ble.n	80066fa <_dtoa_r+0x82a>
 80066ee:	4631      	mov	r1, r6
 80066f0:	461a      	mov	r2, r3
 80066f2:	4620      	mov	r0, r4
 80066f4:	f000 fd00 	bl	80070f8 <__lshift>
 80066f8:	4606      	mov	r6, r0
 80066fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d06e      	beq.n	80067de <_dtoa_r+0x90e>
 8006700:	ee18 0a10 	vmov	r0, s16
 8006704:	4631      	mov	r1, r6
 8006706:	f000 fd67 	bl	80071d8 <__mcmp>
 800670a:	2800      	cmp	r0, #0
 800670c:	da67      	bge.n	80067de <_dtoa_r+0x90e>
 800670e:	9b00      	ldr	r3, [sp, #0]
 8006710:	3b01      	subs	r3, #1
 8006712:	ee18 1a10 	vmov	r1, s16
 8006716:	9300      	str	r3, [sp, #0]
 8006718:	220a      	movs	r2, #10
 800671a:	2300      	movs	r3, #0
 800671c:	4620      	mov	r0, r4
 800671e:	f000 fb3b 	bl	8006d98 <__multadd>
 8006722:	9b08      	ldr	r3, [sp, #32]
 8006724:	ee08 0a10 	vmov	s16, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	f000 81b1 	beq.w	8006a90 <_dtoa_r+0xbc0>
 800672e:	2300      	movs	r3, #0
 8006730:	4639      	mov	r1, r7
 8006732:	220a      	movs	r2, #10
 8006734:	4620      	mov	r0, r4
 8006736:	f000 fb2f 	bl	8006d98 <__multadd>
 800673a:	9b02      	ldr	r3, [sp, #8]
 800673c:	2b00      	cmp	r3, #0
 800673e:	4607      	mov	r7, r0
 8006740:	f300 808e 	bgt.w	8006860 <_dtoa_r+0x990>
 8006744:	9b06      	ldr	r3, [sp, #24]
 8006746:	2b02      	cmp	r3, #2
 8006748:	dc51      	bgt.n	80067ee <_dtoa_r+0x91e>
 800674a:	e089      	b.n	8006860 <_dtoa_r+0x990>
 800674c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800674e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006752:	e74b      	b.n	80065ec <_dtoa_r+0x71c>
 8006754:	9b03      	ldr	r3, [sp, #12]
 8006756:	1e5e      	subs	r6, r3, #1
 8006758:	9b07      	ldr	r3, [sp, #28]
 800675a:	42b3      	cmp	r3, r6
 800675c:	bfbf      	itttt	lt
 800675e:	9b07      	ldrlt	r3, [sp, #28]
 8006760:	9607      	strlt	r6, [sp, #28]
 8006762:	1af2      	sublt	r2, r6, r3
 8006764:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006766:	bfb6      	itet	lt
 8006768:	189b      	addlt	r3, r3, r2
 800676a:	1b9e      	subge	r6, r3, r6
 800676c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800676e:	9b03      	ldr	r3, [sp, #12]
 8006770:	bfb8      	it	lt
 8006772:	2600      	movlt	r6, #0
 8006774:	2b00      	cmp	r3, #0
 8006776:	bfb7      	itett	lt
 8006778:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800677c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006780:	1a9d      	sublt	r5, r3, r2
 8006782:	2300      	movlt	r3, #0
 8006784:	e734      	b.n	80065f0 <_dtoa_r+0x720>
 8006786:	9e07      	ldr	r6, [sp, #28]
 8006788:	9d04      	ldr	r5, [sp, #16]
 800678a:	9f08      	ldr	r7, [sp, #32]
 800678c:	e73b      	b.n	8006606 <_dtoa_r+0x736>
 800678e:	9a07      	ldr	r2, [sp, #28]
 8006790:	e767      	b.n	8006662 <_dtoa_r+0x792>
 8006792:	9b06      	ldr	r3, [sp, #24]
 8006794:	2b01      	cmp	r3, #1
 8006796:	dc18      	bgt.n	80067ca <_dtoa_r+0x8fa>
 8006798:	f1ba 0f00 	cmp.w	sl, #0
 800679c:	d115      	bne.n	80067ca <_dtoa_r+0x8fa>
 800679e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80067a2:	b993      	cbnz	r3, 80067ca <_dtoa_r+0x8fa>
 80067a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80067a8:	0d1b      	lsrs	r3, r3, #20
 80067aa:	051b      	lsls	r3, r3, #20
 80067ac:	b183      	cbz	r3, 80067d0 <_dtoa_r+0x900>
 80067ae:	9b04      	ldr	r3, [sp, #16]
 80067b0:	3301      	adds	r3, #1
 80067b2:	9304      	str	r3, [sp, #16]
 80067b4:	9b05      	ldr	r3, [sp, #20]
 80067b6:	3301      	adds	r3, #1
 80067b8:	9305      	str	r3, [sp, #20]
 80067ba:	f04f 0801 	mov.w	r8, #1
 80067be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	f47f af6a 	bne.w	800669a <_dtoa_r+0x7ca>
 80067c6:	2001      	movs	r0, #1
 80067c8:	e76f      	b.n	80066aa <_dtoa_r+0x7da>
 80067ca:	f04f 0800 	mov.w	r8, #0
 80067ce:	e7f6      	b.n	80067be <_dtoa_r+0x8ee>
 80067d0:	4698      	mov	r8, r3
 80067d2:	e7f4      	b.n	80067be <_dtoa_r+0x8ee>
 80067d4:	f43f af7d 	beq.w	80066d2 <_dtoa_r+0x802>
 80067d8:	4618      	mov	r0, r3
 80067da:	301c      	adds	r0, #28
 80067dc:	e772      	b.n	80066c4 <_dtoa_r+0x7f4>
 80067de:	9b03      	ldr	r3, [sp, #12]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	dc37      	bgt.n	8006854 <_dtoa_r+0x984>
 80067e4:	9b06      	ldr	r3, [sp, #24]
 80067e6:	2b02      	cmp	r3, #2
 80067e8:	dd34      	ble.n	8006854 <_dtoa_r+0x984>
 80067ea:	9b03      	ldr	r3, [sp, #12]
 80067ec:	9302      	str	r3, [sp, #8]
 80067ee:	9b02      	ldr	r3, [sp, #8]
 80067f0:	b96b      	cbnz	r3, 800680e <_dtoa_r+0x93e>
 80067f2:	4631      	mov	r1, r6
 80067f4:	2205      	movs	r2, #5
 80067f6:	4620      	mov	r0, r4
 80067f8:	f000 face 	bl	8006d98 <__multadd>
 80067fc:	4601      	mov	r1, r0
 80067fe:	4606      	mov	r6, r0
 8006800:	ee18 0a10 	vmov	r0, s16
 8006804:	f000 fce8 	bl	80071d8 <__mcmp>
 8006808:	2800      	cmp	r0, #0
 800680a:	f73f adbb 	bgt.w	8006384 <_dtoa_r+0x4b4>
 800680e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006810:	9d01      	ldr	r5, [sp, #4]
 8006812:	43db      	mvns	r3, r3
 8006814:	9300      	str	r3, [sp, #0]
 8006816:	f04f 0800 	mov.w	r8, #0
 800681a:	4631      	mov	r1, r6
 800681c:	4620      	mov	r0, r4
 800681e:	f000 fa99 	bl	8006d54 <_Bfree>
 8006822:	2f00      	cmp	r7, #0
 8006824:	f43f aea4 	beq.w	8006570 <_dtoa_r+0x6a0>
 8006828:	f1b8 0f00 	cmp.w	r8, #0
 800682c:	d005      	beq.n	800683a <_dtoa_r+0x96a>
 800682e:	45b8      	cmp	r8, r7
 8006830:	d003      	beq.n	800683a <_dtoa_r+0x96a>
 8006832:	4641      	mov	r1, r8
 8006834:	4620      	mov	r0, r4
 8006836:	f000 fa8d 	bl	8006d54 <_Bfree>
 800683a:	4639      	mov	r1, r7
 800683c:	4620      	mov	r0, r4
 800683e:	f000 fa89 	bl	8006d54 <_Bfree>
 8006842:	e695      	b.n	8006570 <_dtoa_r+0x6a0>
 8006844:	2600      	movs	r6, #0
 8006846:	4637      	mov	r7, r6
 8006848:	e7e1      	b.n	800680e <_dtoa_r+0x93e>
 800684a:	9700      	str	r7, [sp, #0]
 800684c:	4637      	mov	r7, r6
 800684e:	e599      	b.n	8006384 <_dtoa_r+0x4b4>
 8006850:	40240000 	.word	0x40240000
 8006854:	9b08      	ldr	r3, [sp, #32]
 8006856:	2b00      	cmp	r3, #0
 8006858:	f000 80ca 	beq.w	80069f0 <_dtoa_r+0xb20>
 800685c:	9b03      	ldr	r3, [sp, #12]
 800685e:	9302      	str	r3, [sp, #8]
 8006860:	2d00      	cmp	r5, #0
 8006862:	dd05      	ble.n	8006870 <_dtoa_r+0x9a0>
 8006864:	4639      	mov	r1, r7
 8006866:	462a      	mov	r2, r5
 8006868:	4620      	mov	r0, r4
 800686a:	f000 fc45 	bl	80070f8 <__lshift>
 800686e:	4607      	mov	r7, r0
 8006870:	f1b8 0f00 	cmp.w	r8, #0
 8006874:	d05b      	beq.n	800692e <_dtoa_r+0xa5e>
 8006876:	6879      	ldr	r1, [r7, #4]
 8006878:	4620      	mov	r0, r4
 800687a:	f000 fa2b 	bl	8006cd4 <_Balloc>
 800687e:	4605      	mov	r5, r0
 8006880:	b928      	cbnz	r0, 800688e <_dtoa_r+0x9be>
 8006882:	4b87      	ldr	r3, [pc, #540]	; (8006aa0 <_dtoa_r+0xbd0>)
 8006884:	4602      	mov	r2, r0
 8006886:	f240 21ea 	movw	r1, #746	; 0x2ea
 800688a:	f7ff bb3b 	b.w	8005f04 <_dtoa_r+0x34>
 800688e:	693a      	ldr	r2, [r7, #16]
 8006890:	3202      	adds	r2, #2
 8006892:	0092      	lsls	r2, r2, #2
 8006894:	f107 010c 	add.w	r1, r7, #12
 8006898:	300c      	adds	r0, #12
 800689a:	f000 fa0d 	bl	8006cb8 <memcpy>
 800689e:	2201      	movs	r2, #1
 80068a0:	4629      	mov	r1, r5
 80068a2:	4620      	mov	r0, r4
 80068a4:	f000 fc28 	bl	80070f8 <__lshift>
 80068a8:	9b01      	ldr	r3, [sp, #4]
 80068aa:	f103 0901 	add.w	r9, r3, #1
 80068ae:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80068b2:	4413      	add	r3, r2
 80068b4:	9305      	str	r3, [sp, #20]
 80068b6:	f00a 0301 	and.w	r3, sl, #1
 80068ba:	46b8      	mov	r8, r7
 80068bc:	9304      	str	r3, [sp, #16]
 80068be:	4607      	mov	r7, r0
 80068c0:	4631      	mov	r1, r6
 80068c2:	ee18 0a10 	vmov	r0, s16
 80068c6:	f7ff fa77 	bl	8005db8 <quorem>
 80068ca:	4641      	mov	r1, r8
 80068cc:	9002      	str	r0, [sp, #8]
 80068ce:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80068d2:	ee18 0a10 	vmov	r0, s16
 80068d6:	f000 fc7f 	bl	80071d8 <__mcmp>
 80068da:	463a      	mov	r2, r7
 80068dc:	9003      	str	r0, [sp, #12]
 80068de:	4631      	mov	r1, r6
 80068e0:	4620      	mov	r0, r4
 80068e2:	f000 fc95 	bl	8007210 <__mdiff>
 80068e6:	68c2      	ldr	r2, [r0, #12]
 80068e8:	f109 3bff 	add.w	fp, r9, #4294967295
 80068ec:	4605      	mov	r5, r0
 80068ee:	bb02      	cbnz	r2, 8006932 <_dtoa_r+0xa62>
 80068f0:	4601      	mov	r1, r0
 80068f2:	ee18 0a10 	vmov	r0, s16
 80068f6:	f000 fc6f 	bl	80071d8 <__mcmp>
 80068fa:	4602      	mov	r2, r0
 80068fc:	4629      	mov	r1, r5
 80068fe:	4620      	mov	r0, r4
 8006900:	9207      	str	r2, [sp, #28]
 8006902:	f000 fa27 	bl	8006d54 <_Bfree>
 8006906:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800690a:	ea43 0102 	orr.w	r1, r3, r2
 800690e:	9b04      	ldr	r3, [sp, #16]
 8006910:	430b      	orrs	r3, r1
 8006912:	464d      	mov	r5, r9
 8006914:	d10f      	bne.n	8006936 <_dtoa_r+0xa66>
 8006916:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800691a:	d02a      	beq.n	8006972 <_dtoa_r+0xaa2>
 800691c:	9b03      	ldr	r3, [sp, #12]
 800691e:	2b00      	cmp	r3, #0
 8006920:	dd02      	ble.n	8006928 <_dtoa_r+0xa58>
 8006922:	9b02      	ldr	r3, [sp, #8]
 8006924:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006928:	f88b a000 	strb.w	sl, [fp]
 800692c:	e775      	b.n	800681a <_dtoa_r+0x94a>
 800692e:	4638      	mov	r0, r7
 8006930:	e7ba      	b.n	80068a8 <_dtoa_r+0x9d8>
 8006932:	2201      	movs	r2, #1
 8006934:	e7e2      	b.n	80068fc <_dtoa_r+0xa2c>
 8006936:	9b03      	ldr	r3, [sp, #12]
 8006938:	2b00      	cmp	r3, #0
 800693a:	db04      	blt.n	8006946 <_dtoa_r+0xa76>
 800693c:	9906      	ldr	r1, [sp, #24]
 800693e:	430b      	orrs	r3, r1
 8006940:	9904      	ldr	r1, [sp, #16]
 8006942:	430b      	orrs	r3, r1
 8006944:	d122      	bne.n	800698c <_dtoa_r+0xabc>
 8006946:	2a00      	cmp	r2, #0
 8006948:	ddee      	ble.n	8006928 <_dtoa_r+0xa58>
 800694a:	ee18 1a10 	vmov	r1, s16
 800694e:	2201      	movs	r2, #1
 8006950:	4620      	mov	r0, r4
 8006952:	f000 fbd1 	bl	80070f8 <__lshift>
 8006956:	4631      	mov	r1, r6
 8006958:	ee08 0a10 	vmov	s16, r0
 800695c:	f000 fc3c 	bl	80071d8 <__mcmp>
 8006960:	2800      	cmp	r0, #0
 8006962:	dc03      	bgt.n	800696c <_dtoa_r+0xa9c>
 8006964:	d1e0      	bne.n	8006928 <_dtoa_r+0xa58>
 8006966:	f01a 0f01 	tst.w	sl, #1
 800696a:	d0dd      	beq.n	8006928 <_dtoa_r+0xa58>
 800696c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006970:	d1d7      	bne.n	8006922 <_dtoa_r+0xa52>
 8006972:	2339      	movs	r3, #57	; 0x39
 8006974:	f88b 3000 	strb.w	r3, [fp]
 8006978:	462b      	mov	r3, r5
 800697a:	461d      	mov	r5, r3
 800697c:	3b01      	subs	r3, #1
 800697e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006982:	2a39      	cmp	r2, #57	; 0x39
 8006984:	d071      	beq.n	8006a6a <_dtoa_r+0xb9a>
 8006986:	3201      	adds	r2, #1
 8006988:	701a      	strb	r2, [r3, #0]
 800698a:	e746      	b.n	800681a <_dtoa_r+0x94a>
 800698c:	2a00      	cmp	r2, #0
 800698e:	dd07      	ble.n	80069a0 <_dtoa_r+0xad0>
 8006990:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006994:	d0ed      	beq.n	8006972 <_dtoa_r+0xaa2>
 8006996:	f10a 0301 	add.w	r3, sl, #1
 800699a:	f88b 3000 	strb.w	r3, [fp]
 800699e:	e73c      	b.n	800681a <_dtoa_r+0x94a>
 80069a0:	9b05      	ldr	r3, [sp, #20]
 80069a2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80069a6:	4599      	cmp	r9, r3
 80069a8:	d047      	beq.n	8006a3a <_dtoa_r+0xb6a>
 80069aa:	ee18 1a10 	vmov	r1, s16
 80069ae:	2300      	movs	r3, #0
 80069b0:	220a      	movs	r2, #10
 80069b2:	4620      	mov	r0, r4
 80069b4:	f000 f9f0 	bl	8006d98 <__multadd>
 80069b8:	45b8      	cmp	r8, r7
 80069ba:	ee08 0a10 	vmov	s16, r0
 80069be:	f04f 0300 	mov.w	r3, #0
 80069c2:	f04f 020a 	mov.w	r2, #10
 80069c6:	4641      	mov	r1, r8
 80069c8:	4620      	mov	r0, r4
 80069ca:	d106      	bne.n	80069da <_dtoa_r+0xb0a>
 80069cc:	f000 f9e4 	bl	8006d98 <__multadd>
 80069d0:	4680      	mov	r8, r0
 80069d2:	4607      	mov	r7, r0
 80069d4:	f109 0901 	add.w	r9, r9, #1
 80069d8:	e772      	b.n	80068c0 <_dtoa_r+0x9f0>
 80069da:	f000 f9dd 	bl	8006d98 <__multadd>
 80069de:	4639      	mov	r1, r7
 80069e0:	4680      	mov	r8, r0
 80069e2:	2300      	movs	r3, #0
 80069e4:	220a      	movs	r2, #10
 80069e6:	4620      	mov	r0, r4
 80069e8:	f000 f9d6 	bl	8006d98 <__multadd>
 80069ec:	4607      	mov	r7, r0
 80069ee:	e7f1      	b.n	80069d4 <_dtoa_r+0xb04>
 80069f0:	9b03      	ldr	r3, [sp, #12]
 80069f2:	9302      	str	r3, [sp, #8]
 80069f4:	9d01      	ldr	r5, [sp, #4]
 80069f6:	ee18 0a10 	vmov	r0, s16
 80069fa:	4631      	mov	r1, r6
 80069fc:	f7ff f9dc 	bl	8005db8 <quorem>
 8006a00:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006a04:	9b01      	ldr	r3, [sp, #4]
 8006a06:	f805 ab01 	strb.w	sl, [r5], #1
 8006a0a:	1aea      	subs	r2, r5, r3
 8006a0c:	9b02      	ldr	r3, [sp, #8]
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	dd09      	ble.n	8006a26 <_dtoa_r+0xb56>
 8006a12:	ee18 1a10 	vmov	r1, s16
 8006a16:	2300      	movs	r3, #0
 8006a18:	220a      	movs	r2, #10
 8006a1a:	4620      	mov	r0, r4
 8006a1c:	f000 f9bc 	bl	8006d98 <__multadd>
 8006a20:	ee08 0a10 	vmov	s16, r0
 8006a24:	e7e7      	b.n	80069f6 <_dtoa_r+0xb26>
 8006a26:	9b02      	ldr	r3, [sp, #8]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	bfc8      	it	gt
 8006a2c:	461d      	movgt	r5, r3
 8006a2e:	9b01      	ldr	r3, [sp, #4]
 8006a30:	bfd8      	it	le
 8006a32:	2501      	movle	r5, #1
 8006a34:	441d      	add	r5, r3
 8006a36:	f04f 0800 	mov.w	r8, #0
 8006a3a:	ee18 1a10 	vmov	r1, s16
 8006a3e:	2201      	movs	r2, #1
 8006a40:	4620      	mov	r0, r4
 8006a42:	f000 fb59 	bl	80070f8 <__lshift>
 8006a46:	4631      	mov	r1, r6
 8006a48:	ee08 0a10 	vmov	s16, r0
 8006a4c:	f000 fbc4 	bl	80071d8 <__mcmp>
 8006a50:	2800      	cmp	r0, #0
 8006a52:	dc91      	bgt.n	8006978 <_dtoa_r+0xaa8>
 8006a54:	d102      	bne.n	8006a5c <_dtoa_r+0xb8c>
 8006a56:	f01a 0f01 	tst.w	sl, #1
 8006a5a:	d18d      	bne.n	8006978 <_dtoa_r+0xaa8>
 8006a5c:	462b      	mov	r3, r5
 8006a5e:	461d      	mov	r5, r3
 8006a60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a64:	2a30      	cmp	r2, #48	; 0x30
 8006a66:	d0fa      	beq.n	8006a5e <_dtoa_r+0xb8e>
 8006a68:	e6d7      	b.n	800681a <_dtoa_r+0x94a>
 8006a6a:	9a01      	ldr	r2, [sp, #4]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d184      	bne.n	800697a <_dtoa_r+0xaaa>
 8006a70:	9b00      	ldr	r3, [sp, #0]
 8006a72:	3301      	adds	r3, #1
 8006a74:	9300      	str	r3, [sp, #0]
 8006a76:	2331      	movs	r3, #49	; 0x31
 8006a78:	7013      	strb	r3, [r2, #0]
 8006a7a:	e6ce      	b.n	800681a <_dtoa_r+0x94a>
 8006a7c:	4b09      	ldr	r3, [pc, #36]	; (8006aa4 <_dtoa_r+0xbd4>)
 8006a7e:	f7ff ba95 	b.w	8005fac <_dtoa_r+0xdc>
 8006a82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	f47f aa6e 	bne.w	8005f66 <_dtoa_r+0x96>
 8006a8a:	4b07      	ldr	r3, [pc, #28]	; (8006aa8 <_dtoa_r+0xbd8>)
 8006a8c:	f7ff ba8e 	b.w	8005fac <_dtoa_r+0xdc>
 8006a90:	9b02      	ldr	r3, [sp, #8]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	dcae      	bgt.n	80069f4 <_dtoa_r+0xb24>
 8006a96:	9b06      	ldr	r3, [sp, #24]
 8006a98:	2b02      	cmp	r3, #2
 8006a9a:	f73f aea8 	bgt.w	80067ee <_dtoa_r+0x91e>
 8006a9e:	e7a9      	b.n	80069f4 <_dtoa_r+0xb24>
 8006aa0:	08008037 	.word	0x08008037
 8006aa4:	08007f94 	.word	0x08007f94
 8006aa8:	08007fb8 	.word	0x08007fb8

08006aac <std>:
 8006aac:	2300      	movs	r3, #0
 8006aae:	b510      	push	{r4, lr}
 8006ab0:	4604      	mov	r4, r0
 8006ab2:	e9c0 3300 	strd	r3, r3, [r0]
 8006ab6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006aba:	6083      	str	r3, [r0, #8]
 8006abc:	8181      	strh	r1, [r0, #12]
 8006abe:	6643      	str	r3, [r0, #100]	; 0x64
 8006ac0:	81c2      	strh	r2, [r0, #14]
 8006ac2:	6183      	str	r3, [r0, #24]
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	2208      	movs	r2, #8
 8006ac8:	305c      	adds	r0, #92	; 0x5c
 8006aca:	f7fe fceb 	bl	80054a4 <memset>
 8006ace:	4b05      	ldr	r3, [pc, #20]	; (8006ae4 <std+0x38>)
 8006ad0:	6263      	str	r3, [r4, #36]	; 0x24
 8006ad2:	4b05      	ldr	r3, [pc, #20]	; (8006ae8 <std+0x3c>)
 8006ad4:	62a3      	str	r3, [r4, #40]	; 0x28
 8006ad6:	4b05      	ldr	r3, [pc, #20]	; (8006aec <std+0x40>)
 8006ad8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ada:	4b05      	ldr	r3, [pc, #20]	; (8006af0 <std+0x44>)
 8006adc:	6224      	str	r4, [r4, #32]
 8006ade:	6323      	str	r3, [r4, #48]	; 0x30
 8006ae0:	bd10      	pop	{r4, pc}
 8006ae2:	bf00      	nop
 8006ae4:	0800789d 	.word	0x0800789d
 8006ae8:	080078bf 	.word	0x080078bf
 8006aec:	080078f7 	.word	0x080078f7
 8006af0:	0800791b 	.word	0x0800791b

08006af4 <_cleanup_r>:
 8006af4:	4901      	ldr	r1, [pc, #4]	; (8006afc <_cleanup_r+0x8>)
 8006af6:	f000 b8af 	b.w	8006c58 <_fwalk_reent>
 8006afa:	bf00      	nop
 8006afc:	08007c31 	.word	0x08007c31

08006b00 <__sfmoreglue>:
 8006b00:	b570      	push	{r4, r5, r6, lr}
 8006b02:	2268      	movs	r2, #104	; 0x68
 8006b04:	1e4d      	subs	r5, r1, #1
 8006b06:	4355      	muls	r5, r2
 8006b08:	460e      	mov	r6, r1
 8006b0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006b0e:	f000 fce7 	bl	80074e0 <_malloc_r>
 8006b12:	4604      	mov	r4, r0
 8006b14:	b140      	cbz	r0, 8006b28 <__sfmoreglue+0x28>
 8006b16:	2100      	movs	r1, #0
 8006b18:	e9c0 1600 	strd	r1, r6, [r0]
 8006b1c:	300c      	adds	r0, #12
 8006b1e:	60a0      	str	r0, [r4, #8]
 8006b20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006b24:	f7fe fcbe 	bl	80054a4 <memset>
 8006b28:	4620      	mov	r0, r4
 8006b2a:	bd70      	pop	{r4, r5, r6, pc}

08006b2c <__sfp_lock_acquire>:
 8006b2c:	4801      	ldr	r0, [pc, #4]	; (8006b34 <__sfp_lock_acquire+0x8>)
 8006b2e:	f000 b8b8 	b.w	8006ca2 <__retarget_lock_acquire_recursive>
 8006b32:	bf00      	nop
 8006b34:	20000381 	.word	0x20000381

08006b38 <__sfp_lock_release>:
 8006b38:	4801      	ldr	r0, [pc, #4]	; (8006b40 <__sfp_lock_release+0x8>)
 8006b3a:	f000 b8b3 	b.w	8006ca4 <__retarget_lock_release_recursive>
 8006b3e:	bf00      	nop
 8006b40:	20000381 	.word	0x20000381

08006b44 <__sinit_lock_acquire>:
 8006b44:	4801      	ldr	r0, [pc, #4]	; (8006b4c <__sinit_lock_acquire+0x8>)
 8006b46:	f000 b8ac 	b.w	8006ca2 <__retarget_lock_acquire_recursive>
 8006b4a:	bf00      	nop
 8006b4c:	20000382 	.word	0x20000382

08006b50 <__sinit_lock_release>:
 8006b50:	4801      	ldr	r0, [pc, #4]	; (8006b58 <__sinit_lock_release+0x8>)
 8006b52:	f000 b8a7 	b.w	8006ca4 <__retarget_lock_release_recursive>
 8006b56:	bf00      	nop
 8006b58:	20000382 	.word	0x20000382

08006b5c <__sinit>:
 8006b5c:	b510      	push	{r4, lr}
 8006b5e:	4604      	mov	r4, r0
 8006b60:	f7ff fff0 	bl	8006b44 <__sinit_lock_acquire>
 8006b64:	69a3      	ldr	r3, [r4, #24]
 8006b66:	b11b      	cbz	r3, 8006b70 <__sinit+0x14>
 8006b68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b6c:	f7ff bff0 	b.w	8006b50 <__sinit_lock_release>
 8006b70:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006b74:	6523      	str	r3, [r4, #80]	; 0x50
 8006b76:	4b13      	ldr	r3, [pc, #76]	; (8006bc4 <__sinit+0x68>)
 8006b78:	4a13      	ldr	r2, [pc, #76]	; (8006bc8 <__sinit+0x6c>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006b7e:	42a3      	cmp	r3, r4
 8006b80:	bf04      	itt	eq
 8006b82:	2301      	moveq	r3, #1
 8006b84:	61a3      	streq	r3, [r4, #24]
 8006b86:	4620      	mov	r0, r4
 8006b88:	f000 f820 	bl	8006bcc <__sfp>
 8006b8c:	6060      	str	r0, [r4, #4]
 8006b8e:	4620      	mov	r0, r4
 8006b90:	f000 f81c 	bl	8006bcc <__sfp>
 8006b94:	60a0      	str	r0, [r4, #8]
 8006b96:	4620      	mov	r0, r4
 8006b98:	f000 f818 	bl	8006bcc <__sfp>
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	60e0      	str	r0, [r4, #12]
 8006ba0:	2104      	movs	r1, #4
 8006ba2:	6860      	ldr	r0, [r4, #4]
 8006ba4:	f7ff ff82 	bl	8006aac <std>
 8006ba8:	68a0      	ldr	r0, [r4, #8]
 8006baa:	2201      	movs	r2, #1
 8006bac:	2109      	movs	r1, #9
 8006bae:	f7ff ff7d 	bl	8006aac <std>
 8006bb2:	68e0      	ldr	r0, [r4, #12]
 8006bb4:	2202      	movs	r2, #2
 8006bb6:	2112      	movs	r1, #18
 8006bb8:	f7ff ff78 	bl	8006aac <std>
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	61a3      	str	r3, [r4, #24]
 8006bc0:	e7d2      	b.n	8006b68 <__sinit+0xc>
 8006bc2:	bf00      	nop
 8006bc4:	08007f80 	.word	0x08007f80
 8006bc8:	08006af5 	.word	0x08006af5

08006bcc <__sfp>:
 8006bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bce:	4607      	mov	r7, r0
 8006bd0:	f7ff ffac 	bl	8006b2c <__sfp_lock_acquire>
 8006bd4:	4b1e      	ldr	r3, [pc, #120]	; (8006c50 <__sfp+0x84>)
 8006bd6:	681e      	ldr	r6, [r3, #0]
 8006bd8:	69b3      	ldr	r3, [r6, #24]
 8006bda:	b913      	cbnz	r3, 8006be2 <__sfp+0x16>
 8006bdc:	4630      	mov	r0, r6
 8006bde:	f7ff ffbd 	bl	8006b5c <__sinit>
 8006be2:	3648      	adds	r6, #72	; 0x48
 8006be4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006be8:	3b01      	subs	r3, #1
 8006bea:	d503      	bpl.n	8006bf4 <__sfp+0x28>
 8006bec:	6833      	ldr	r3, [r6, #0]
 8006bee:	b30b      	cbz	r3, 8006c34 <__sfp+0x68>
 8006bf0:	6836      	ldr	r6, [r6, #0]
 8006bf2:	e7f7      	b.n	8006be4 <__sfp+0x18>
 8006bf4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006bf8:	b9d5      	cbnz	r5, 8006c30 <__sfp+0x64>
 8006bfa:	4b16      	ldr	r3, [pc, #88]	; (8006c54 <__sfp+0x88>)
 8006bfc:	60e3      	str	r3, [r4, #12]
 8006bfe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006c02:	6665      	str	r5, [r4, #100]	; 0x64
 8006c04:	f000 f84c 	bl	8006ca0 <__retarget_lock_init_recursive>
 8006c08:	f7ff ff96 	bl	8006b38 <__sfp_lock_release>
 8006c0c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006c10:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006c14:	6025      	str	r5, [r4, #0]
 8006c16:	61a5      	str	r5, [r4, #24]
 8006c18:	2208      	movs	r2, #8
 8006c1a:	4629      	mov	r1, r5
 8006c1c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006c20:	f7fe fc40 	bl	80054a4 <memset>
 8006c24:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006c28:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006c2c:	4620      	mov	r0, r4
 8006c2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c30:	3468      	adds	r4, #104	; 0x68
 8006c32:	e7d9      	b.n	8006be8 <__sfp+0x1c>
 8006c34:	2104      	movs	r1, #4
 8006c36:	4638      	mov	r0, r7
 8006c38:	f7ff ff62 	bl	8006b00 <__sfmoreglue>
 8006c3c:	4604      	mov	r4, r0
 8006c3e:	6030      	str	r0, [r6, #0]
 8006c40:	2800      	cmp	r0, #0
 8006c42:	d1d5      	bne.n	8006bf0 <__sfp+0x24>
 8006c44:	f7ff ff78 	bl	8006b38 <__sfp_lock_release>
 8006c48:	230c      	movs	r3, #12
 8006c4a:	603b      	str	r3, [r7, #0]
 8006c4c:	e7ee      	b.n	8006c2c <__sfp+0x60>
 8006c4e:	bf00      	nop
 8006c50:	08007f80 	.word	0x08007f80
 8006c54:	ffff0001 	.word	0xffff0001

08006c58 <_fwalk_reent>:
 8006c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c5c:	4606      	mov	r6, r0
 8006c5e:	4688      	mov	r8, r1
 8006c60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006c64:	2700      	movs	r7, #0
 8006c66:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c6a:	f1b9 0901 	subs.w	r9, r9, #1
 8006c6e:	d505      	bpl.n	8006c7c <_fwalk_reent+0x24>
 8006c70:	6824      	ldr	r4, [r4, #0]
 8006c72:	2c00      	cmp	r4, #0
 8006c74:	d1f7      	bne.n	8006c66 <_fwalk_reent+0xe>
 8006c76:	4638      	mov	r0, r7
 8006c78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c7c:	89ab      	ldrh	r3, [r5, #12]
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d907      	bls.n	8006c92 <_fwalk_reent+0x3a>
 8006c82:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c86:	3301      	adds	r3, #1
 8006c88:	d003      	beq.n	8006c92 <_fwalk_reent+0x3a>
 8006c8a:	4629      	mov	r1, r5
 8006c8c:	4630      	mov	r0, r6
 8006c8e:	47c0      	blx	r8
 8006c90:	4307      	orrs	r7, r0
 8006c92:	3568      	adds	r5, #104	; 0x68
 8006c94:	e7e9      	b.n	8006c6a <_fwalk_reent+0x12>
	...

08006c98 <_localeconv_r>:
 8006c98:	4800      	ldr	r0, [pc, #0]	; (8006c9c <_localeconv_r+0x4>)
 8006c9a:	4770      	bx	lr
 8006c9c:	20000164 	.word	0x20000164

08006ca0 <__retarget_lock_init_recursive>:
 8006ca0:	4770      	bx	lr

08006ca2 <__retarget_lock_acquire_recursive>:
 8006ca2:	4770      	bx	lr

08006ca4 <__retarget_lock_release_recursive>:
 8006ca4:	4770      	bx	lr
	...

08006ca8 <malloc>:
 8006ca8:	4b02      	ldr	r3, [pc, #8]	; (8006cb4 <malloc+0xc>)
 8006caa:	4601      	mov	r1, r0
 8006cac:	6818      	ldr	r0, [r3, #0]
 8006cae:	f000 bc17 	b.w	80074e0 <_malloc_r>
 8006cb2:	bf00      	nop
 8006cb4:	20000010 	.word	0x20000010

08006cb8 <memcpy>:
 8006cb8:	440a      	add	r2, r1
 8006cba:	4291      	cmp	r1, r2
 8006cbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006cc0:	d100      	bne.n	8006cc4 <memcpy+0xc>
 8006cc2:	4770      	bx	lr
 8006cc4:	b510      	push	{r4, lr}
 8006cc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cce:	4291      	cmp	r1, r2
 8006cd0:	d1f9      	bne.n	8006cc6 <memcpy+0xe>
 8006cd2:	bd10      	pop	{r4, pc}

08006cd4 <_Balloc>:
 8006cd4:	b570      	push	{r4, r5, r6, lr}
 8006cd6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006cd8:	4604      	mov	r4, r0
 8006cda:	460d      	mov	r5, r1
 8006cdc:	b976      	cbnz	r6, 8006cfc <_Balloc+0x28>
 8006cde:	2010      	movs	r0, #16
 8006ce0:	f7ff ffe2 	bl	8006ca8 <malloc>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	6260      	str	r0, [r4, #36]	; 0x24
 8006ce8:	b920      	cbnz	r0, 8006cf4 <_Balloc+0x20>
 8006cea:	4b18      	ldr	r3, [pc, #96]	; (8006d4c <_Balloc+0x78>)
 8006cec:	4818      	ldr	r0, [pc, #96]	; (8006d50 <_Balloc+0x7c>)
 8006cee:	2166      	movs	r1, #102	; 0x66
 8006cf0:	f000 feea 	bl	8007ac8 <__assert_func>
 8006cf4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006cf8:	6006      	str	r6, [r0, #0]
 8006cfa:	60c6      	str	r6, [r0, #12]
 8006cfc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006cfe:	68f3      	ldr	r3, [r6, #12]
 8006d00:	b183      	cbz	r3, 8006d24 <_Balloc+0x50>
 8006d02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d04:	68db      	ldr	r3, [r3, #12]
 8006d06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006d0a:	b9b8      	cbnz	r0, 8006d3c <_Balloc+0x68>
 8006d0c:	2101      	movs	r1, #1
 8006d0e:	fa01 f605 	lsl.w	r6, r1, r5
 8006d12:	1d72      	adds	r2, r6, #5
 8006d14:	0092      	lsls	r2, r2, #2
 8006d16:	4620      	mov	r0, r4
 8006d18:	f000 fb60 	bl	80073dc <_calloc_r>
 8006d1c:	b160      	cbz	r0, 8006d38 <_Balloc+0x64>
 8006d1e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006d22:	e00e      	b.n	8006d42 <_Balloc+0x6e>
 8006d24:	2221      	movs	r2, #33	; 0x21
 8006d26:	2104      	movs	r1, #4
 8006d28:	4620      	mov	r0, r4
 8006d2a:	f000 fb57 	bl	80073dc <_calloc_r>
 8006d2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d30:	60f0      	str	r0, [r6, #12]
 8006d32:	68db      	ldr	r3, [r3, #12]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d1e4      	bne.n	8006d02 <_Balloc+0x2e>
 8006d38:	2000      	movs	r0, #0
 8006d3a:	bd70      	pop	{r4, r5, r6, pc}
 8006d3c:	6802      	ldr	r2, [r0, #0]
 8006d3e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d42:	2300      	movs	r3, #0
 8006d44:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d48:	e7f7      	b.n	8006d3a <_Balloc+0x66>
 8006d4a:	bf00      	nop
 8006d4c:	08007fc5 	.word	0x08007fc5
 8006d50:	080080a8 	.word	0x080080a8

08006d54 <_Bfree>:
 8006d54:	b570      	push	{r4, r5, r6, lr}
 8006d56:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006d58:	4605      	mov	r5, r0
 8006d5a:	460c      	mov	r4, r1
 8006d5c:	b976      	cbnz	r6, 8006d7c <_Bfree+0x28>
 8006d5e:	2010      	movs	r0, #16
 8006d60:	f7ff ffa2 	bl	8006ca8 <malloc>
 8006d64:	4602      	mov	r2, r0
 8006d66:	6268      	str	r0, [r5, #36]	; 0x24
 8006d68:	b920      	cbnz	r0, 8006d74 <_Bfree+0x20>
 8006d6a:	4b09      	ldr	r3, [pc, #36]	; (8006d90 <_Bfree+0x3c>)
 8006d6c:	4809      	ldr	r0, [pc, #36]	; (8006d94 <_Bfree+0x40>)
 8006d6e:	218a      	movs	r1, #138	; 0x8a
 8006d70:	f000 feaa 	bl	8007ac8 <__assert_func>
 8006d74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d78:	6006      	str	r6, [r0, #0]
 8006d7a:	60c6      	str	r6, [r0, #12]
 8006d7c:	b13c      	cbz	r4, 8006d8e <_Bfree+0x3a>
 8006d7e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006d80:	6862      	ldr	r2, [r4, #4]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d88:	6021      	str	r1, [r4, #0]
 8006d8a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d8e:	bd70      	pop	{r4, r5, r6, pc}
 8006d90:	08007fc5 	.word	0x08007fc5
 8006d94:	080080a8 	.word	0x080080a8

08006d98 <__multadd>:
 8006d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d9c:	690d      	ldr	r5, [r1, #16]
 8006d9e:	4607      	mov	r7, r0
 8006da0:	460c      	mov	r4, r1
 8006da2:	461e      	mov	r6, r3
 8006da4:	f101 0c14 	add.w	ip, r1, #20
 8006da8:	2000      	movs	r0, #0
 8006daa:	f8dc 3000 	ldr.w	r3, [ip]
 8006dae:	b299      	uxth	r1, r3
 8006db0:	fb02 6101 	mla	r1, r2, r1, r6
 8006db4:	0c1e      	lsrs	r6, r3, #16
 8006db6:	0c0b      	lsrs	r3, r1, #16
 8006db8:	fb02 3306 	mla	r3, r2, r6, r3
 8006dbc:	b289      	uxth	r1, r1
 8006dbe:	3001      	adds	r0, #1
 8006dc0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006dc4:	4285      	cmp	r5, r0
 8006dc6:	f84c 1b04 	str.w	r1, [ip], #4
 8006dca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006dce:	dcec      	bgt.n	8006daa <__multadd+0x12>
 8006dd0:	b30e      	cbz	r6, 8006e16 <__multadd+0x7e>
 8006dd2:	68a3      	ldr	r3, [r4, #8]
 8006dd4:	42ab      	cmp	r3, r5
 8006dd6:	dc19      	bgt.n	8006e0c <__multadd+0x74>
 8006dd8:	6861      	ldr	r1, [r4, #4]
 8006dda:	4638      	mov	r0, r7
 8006ddc:	3101      	adds	r1, #1
 8006dde:	f7ff ff79 	bl	8006cd4 <_Balloc>
 8006de2:	4680      	mov	r8, r0
 8006de4:	b928      	cbnz	r0, 8006df2 <__multadd+0x5a>
 8006de6:	4602      	mov	r2, r0
 8006de8:	4b0c      	ldr	r3, [pc, #48]	; (8006e1c <__multadd+0x84>)
 8006dea:	480d      	ldr	r0, [pc, #52]	; (8006e20 <__multadd+0x88>)
 8006dec:	21b5      	movs	r1, #181	; 0xb5
 8006dee:	f000 fe6b 	bl	8007ac8 <__assert_func>
 8006df2:	6922      	ldr	r2, [r4, #16]
 8006df4:	3202      	adds	r2, #2
 8006df6:	f104 010c 	add.w	r1, r4, #12
 8006dfa:	0092      	lsls	r2, r2, #2
 8006dfc:	300c      	adds	r0, #12
 8006dfe:	f7ff ff5b 	bl	8006cb8 <memcpy>
 8006e02:	4621      	mov	r1, r4
 8006e04:	4638      	mov	r0, r7
 8006e06:	f7ff ffa5 	bl	8006d54 <_Bfree>
 8006e0a:	4644      	mov	r4, r8
 8006e0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006e10:	3501      	adds	r5, #1
 8006e12:	615e      	str	r6, [r3, #20]
 8006e14:	6125      	str	r5, [r4, #16]
 8006e16:	4620      	mov	r0, r4
 8006e18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e1c:	08008037 	.word	0x08008037
 8006e20:	080080a8 	.word	0x080080a8

08006e24 <__hi0bits>:
 8006e24:	0c03      	lsrs	r3, r0, #16
 8006e26:	041b      	lsls	r3, r3, #16
 8006e28:	b9d3      	cbnz	r3, 8006e60 <__hi0bits+0x3c>
 8006e2a:	0400      	lsls	r0, r0, #16
 8006e2c:	2310      	movs	r3, #16
 8006e2e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006e32:	bf04      	itt	eq
 8006e34:	0200      	lsleq	r0, r0, #8
 8006e36:	3308      	addeq	r3, #8
 8006e38:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006e3c:	bf04      	itt	eq
 8006e3e:	0100      	lsleq	r0, r0, #4
 8006e40:	3304      	addeq	r3, #4
 8006e42:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006e46:	bf04      	itt	eq
 8006e48:	0080      	lsleq	r0, r0, #2
 8006e4a:	3302      	addeq	r3, #2
 8006e4c:	2800      	cmp	r0, #0
 8006e4e:	db05      	blt.n	8006e5c <__hi0bits+0x38>
 8006e50:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006e54:	f103 0301 	add.w	r3, r3, #1
 8006e58:	bf08      	it	eq
 8006e5a:	2320      	moveq	r3, #32
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	4770      	bx	lr
 8006e60:	2300      	movs	r3, #0
 8006e62:	e7e4      	b.n	8006e2e <__hi0bits+0xa>

08006e64 <__lo0bits>:
 8006e64:	6803      	ldr	r3, [r0, #0]
 8006e66:	f013 0207 	ands.w	r2, r3, #7
 8006e6a:	4601      	mov	r1, r0
 8006e6c:	d00b      	beq.n	8006e86 <__lo0bits+0x22>
 8006e6e:	07da      	lsls	r2, r3, #31
 8006e70:	d423      	bmi.n	8006eba <__lo0bits+0x56>
 8006e72:	0798      	lsls	r0, r3, #30
 8006e74:	bf49      	itett	mi
 8006e76:	085b      	lsrmi	r3, r3, #1
 8006e78:	089b      	lsrpl	r3, r3, #2
 8006e7a:	2001      	movmi	r0, #1
 8006e7c:	600b      	strmi	r3, [r1, #0]
 8006e7e:	bf5c      	itt	pl
 8006e80:	600b      	strpl	r3, [r1, #0]
 8006e82:	2002      	movpl	r0, #2
 8006e84:	4770      	bx	lr
 8006e86:	b298      	uxth	r0, r3
 8006e88:	b9a8      	cbnz	r0, 8006eb6 <__lo0bits+0x52>
 8006e8a:	0c1b      	lsrs	r3, r3, #16
 8006e8c:	2010      	movs	r0, #16
 8006e8e:	b2da      	uxtb	r2, r3
 8006e90:	b90a      	cbnz	r2, 8006e96 <__lo0bits+0x32>
 8006e92:	3008      	adds	r0, #8
 8006e94:	0a1b      	lsrs	r3, r3, #8
 8006e96:	071a      	lsls	r2, r3, #28
 8006e98:	bf04      	itt	eq
 8006e9a:	091b      	lsreq	r3, r3, #4
 8006e9c:	3004      	addeq	r0, #4
 8006e9e:	079a      	lsls	r2, r3, #30
 8006ea0:	bf04      	itt	eq
 8006ea2:	089b      	lsreq	r3, r3, #2
 8006ea4:	3002      	addeq	r0, #2
 8006ea6:	07da      	lsls	r2, r3, #31
 8006ea8:	d403      	bmi.n	8006eb2 <__lo0bits+0x4e>
 8006eaa:	085b      	lsrs	r3, r3, #1
 8006eac:	f100 0001 	add.w	r0, r0, #1
 8006eb0:	d005      	beq.n	8006ebe <__lo0bits+0x5a>
 8006eb2:	600b      	str	r3, [r1, #0]
 8006eb4:	4770      	bx	lr
 8006eb6:	4610      	mov	r0, r2
 8006eb8:	e7e9      	b.n	8006e8e <__lo0bits+0x2a>
 8006eba:	2000      	movs	r0, #0
 8006ebc:	4770      	bx	lr
 8006ebe:	2020      	movs	r0, #32
 8006ec0:	4770      	bx	lr
	...

08006ec4 <__i2b>:
 8006ec4:	b510      	push	{r4, lr}
 8006ec6:	460c      	mov	r4, r1
 8006ec8:	2101      	movs	r1, #1
 8006eca:	f7ff ff03 	bl	8006cd4 <_Balloc>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	b928      	cbnz	r0, 8006ede <__i2b+0x1a>
 8006ed2:	4b05      	ldr	r3, [pc, #20]	; (8006ee8 <__i2b+0x24>)
 8006ed4:	4805      	ldr	r0, [pc, #20]	; (8006eec <__i2b+0x28>)
 8006ed6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006eda:	f000 fdf5 	bl	8007ac8 <__assert_func>
 8006ede:	2301      	movs	r3, #1
 8006ee0:	6144      	str	r4, [r0, #20]
 8006ee2:	6103      	str	r3, [r0, #16]
 8006ee4:	bd10      	pop	{r4, pc}
 8006ee6:	bf00      	nop
 8006ee8:	08008037 	.word	0x08008037
 8006eec:	080080a8 	.word	0x080080a8

08006ef0 <__multiply>:
 8006ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef4:	4691      	mov	r9, r2
 8006ef6:	690a      	ldr	r2, [r1, #16]
 8006ef8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006efc:	429a      	cmp	r2, r3
 8006efe:	bfb8      	it	lt
 8006f00:	460b      	movlt	r3, r1
 8006f02:	460c      	mov	r4, r1
 8006f04:	bfbc      	itt	lt
 8006f06:	464c      	movlt	r4, r9
 8006f08:	4699      	movlt	r9, r3
 8006f0a:	6927      	ldr	r7, [r4, #16]
 8006f0c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006f10:	68a3      	ldr	r3, [r4, #8]
 8006f12:	6861      	ldr	r1, [r4, #4]
 8006f14:	eb07 060a 	add.w	r6, r7, sl
 8006f18:	42b3      	cmp	r3, r6
 8006f1a:	b085      	sub	sp, #20
 8006f1c:	bfb8      	it	lt
 8006f1e:	3101      	addlt	r1, #1
 8006f20:	f7ff fed8 	bl	8006cd4 <_Balloc>
 8006f24:	b930      	cbnz	r0, 8006f34 <__multiply+0x44>
 8006f26:	4602      	mov	r2, r0
 8006f28:	4b44      	ldr	r3, [pc, #272]	; (800703c <__multiply+0x14c>)
 8006f2a:	4845      	ldr	r0, [pc, #276]	; (8007040 <__multiply+0x150>)
 8006f2c:	f240 115d 	movw	r1, #349	; 0x15d
 8006f30:	f000 fdca 	bl	8007ac8 <__assert_func>
 8006f34:	f100 0514 	add.w	r5, r0, #20
 8006f38:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006f3c:	462b      	mov	r3, r5
 8006f3e:	2200      	movs	r2, #0
 8006f40:	4543      	cmp	r3, r8
 8006f42:	d321      	bcc.n	8006f88 <__multiply+0x98>
 8006f44:	f104 0314 	add.w	r3, r4, #20
 8006f48:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006f4c:	f109 0314 	add.w	r3, r9, #20
 8006f50:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006f54:	9202      	str	r2, [sp, #8]
 8006f56:	1b3a      	subs	r2, r7, r4
 8006f58:	3a15      	subs	r2, #21
 8006f5a:	f022 0203 	bic.w	r2, r2, #3
 8006f5e:	3204      	adds	r2, #4
 8006f60:	f104 0115 	add.w	r1, r4, #21
 8006f64:	428f      	cmp	r7, r1
 8006f66:	bf38      	it	cc
 8006f68:	2204      	movcc	r2, #4
 8006f6a:	9201      	str	r2, [sp, #4]
 8006f6c:	9a02      	ldr	r2, [sp, #8]
 8006f6e:	9303      	str	r3, [sp, #12]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d80c      	bhi.n	8006f8e <__multiply+0x9e>
 8006f74:	2e00      	cmp	r6, #0
 8006f76:	dd03      	ble.n	8006f80 <__multiply+0x90>
 8006f78:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d05a      	beq.n	8007036 <__multiply+0x146>
 8006f80:	6106      	str	r6, [r0, #16]
 8006f82:	b005      	add	sp, #20
 8006f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f88:	f843 2b04 	str.w	r2, [r3], #4
 8006f8c:	e7d8      	b.n	8006f40 <__multiply+0x50>
 8006f8e:	f8b3 a000 	ldrh.w	sl, [r3]
 8006f92:	f1ba 0f00 	cmp.w	sl, #0
 8006f96:	d024      	beq.n	8006fe2 <__multiply+0xf2>
 8006f98:	f104 0e14 	add.w	lr, r4, #20
 8006f9c:	46a9      	mov	r9, r5
 8006f9e:	f04f 0c00 	mov.w	ip, #0
 8006fa2:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006fa6:	f8d9 1000 	ldr.w	r1, [r9]
 8006faa:	fa1f fb82 	uxth.w	fp, r2
 8006fae:	b289      	uxth	r1, r1
 8006fb0:	fb0a 110b 	mla	r1, sl, fp, r1
 8006fb4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006fb8:	f8d9 2000 	ldr.w	r2, [r9]
 8006fbc:	4461      	add	r1, ip
 8006fbe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006fc2:	fb0a c20b 	mla	r2, sl, fp, ip
 8006fc6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006fca:	b289      	uxth	r1, r1
 8006fcc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006fd0:	4577      	cmp	r7, lr
 8006fd2:	f849 1b04 	str.w	r1, [r9], #4
 8006fd6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006fda:	d8e2      	bhi.n	8006fa2 <__multiply+0xb2>
 8006fdc:	9a01      	ldr	r2, [sp, #4]
 8006fde:	f845 c002 	str.w	ip, [r5, r2]
 8006fe2:	9a03      	ldr	r2, [sp, #12]
 8006fe4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006fe8:	3304      	adds	r3, #4
 8006fea:	f1b9 0f00 	cmp.w	r9, #0
 8006fee:	d020      	beq.n	8007032 <__multiply+0x142>
 8006ff0:	6829      	ldr	r1, [r5, #0]
 8006ff2:	f104 0c14 	add.w	ip, r4, #20
 8006ff6:	46ae      	mov	lr, r5
 8006ff8:	f04f 0a00 	mov.w	sl, #0
 8006ffc:	f8bc b000 	ldrh.w	fp, [ip]
 8007000:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007004:	fb09 220b 	mla	r2, r9, fp, r2
 8007008:	4492      	add	sl, r2
 800700a:	b289      	uxth	r1, r1
 800700c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007010:	f84e 1b04 	str.w	r1, [lr], #4
 8007014:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007018:	f8be 1000 	ldrh.w	r1, [lr]
 800701c:	0c12      	lsrs	r2, r2, #16
 800701e:	fb09 1102 	mla	r1, r9, r2, r1
 8007022:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007026:	4567      	cmp	r7, ip
 8007028:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800702c:	d8e6      	bhi.n	8006ffc <__multiply+0x10c>
 800702e:	9a01      	ldr	r2, [sp, #4]
 8007030:	50a9      	str	r1, [r5, r2]
 8007032:	3504      	adds	r5, #4
 8007034:	e79a      	b.n	8006f6c <__multiply+0x7c>
 8007036:	3e01      	subs	r6, #1
 8007038:	e79c      	b.n	8006f74 <__multiply+0x84>
 800703a:	bf00      	nop
 800703c:	08008037 	.word	0x08008037
 8007040:	080080a8 	.word	0x080080a8

08007044 <__pow5mult>:
 8007044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007048:	4615      	mov	r5, r2
 800704a:	f012 0203 	ands.w	r2, r2, #3
 800704e:	4606      	mov	r6, r0
 8007050:	460f      	mov	r7, r1
 8007052:	d007      	beq.n	8007064 <__pow5mult+0x20>
 8007054:	4c25      	ldr	r4, [pc, #148]	; (80070ec <__pow5mult+0xa8>)
 8007056:	3a01      	subs	r2, #1
 8007058:	2300      	movs	r3, #0
 800705a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800705e:	f7ff fe9b 	bl	8006d98 <__multadd>
 8007062:	4607      	mov	r7, r0
 8007064:	10ad      	asrs	r5, r5, #2
 8007066:	d03d      	beq.n	80070e4 <__pow5mult+0xa0>
 8007068:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800706a:	b97c      	cbnz	r4, 800708c <__pow5mult+0x48>
 800706c:	2010      	movs	r0, #16
 800706e:	f7ff fe1b 	bl	8006ca8 <malloc>
 8007072:	4602      	mov	r2, r0
 8007074:	6270      	str	r0, [r6, #36]	; 0x24
 8007076:	b928      	cbnz	r0, 8007084 <__pow5mult+0x40>
 8007078:	4b1d      	ldr	r3, [pc, #116]	; (80070f0 <__pow5mult+0xac>)
 800707a:	481e      	ldr	r0, [pc, #120]	; (80070f4 <__pow5mult+0xb0>)
 800707c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007080:	f000 fd22 	bl	8007ac8 <__assert_func>
 8007084:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007088:	6004      	str	r4, [r0, #0]
 800708a:	60c4      	str	r4, [r0, #12]
 800708c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007090:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007094:	b94c      	cbnz	r4, 80070aa <__pow5mult+0x66>
 8007096:	f240 2171 	movw	r1, #625	; 0x271
 800709a:	4630      	mov	r0, r6
 800709c:	f7ff ff12 	bl	8006ec4 <__i2b>
 80070a0:	2300      	movs	r3, #0
 80070a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80070a6:	4604      	mov	r4, r0
 80070a8:	6003      	str	r3, [r0, #0]
 80070aa:	f04f 0900 	mov.w	r9, #0
 80070ae:	07eb      	lsls	r3, r5, #31
 80070b0:	d50a      	bpl.n	80070c8 <__pow5mult+0x84>
 80070b2:	4639      	mov	r1, r7
 80070b4:	4622      	mov	r2, r4
 80070b6:	4630      	mov	r0, r6
 80070b8:	f7ff ff1a 	bl	8006ef0 <__multiply>
 80070bc:	4639      	mov	r1, r7
 80070be:	4680      	mov	r8, r0
 80070c0:	4630      	mov	r0, r6
 80070c2:	f7ff fe47 	bl	8006d54 <_Bfree>
 80070c6:	4647      	mov	r7, r8
 80070c8:	106d      	asrs	r5, r5, #1
 80070ca:	d00b      	beq.n	80070e4 <__pow5mult+0xa0>
 80070cc:	6820      	ldr	r0, [r4, #0]
 80070ce:	b938      	cbnz	r0, 80070e0 <__pow5mult+0x9c>
 80070d0:	4622      	mov	r2, r4
 80070d2:	4621      	mov	r1, r4
 80070d4:	4630      	mov	r0, r6
 80070d6:	f7ff ff0b 	bl	8006ef0 <__multiply>
 80070da:	6020      	str	r0, [r4, #0]
 80070dc:	f8c0 9000 	str.w	r9, [r0]
 80070e0:	4604      	mov	r4, r0
 80070e2:	e7e4      	b.n	80070ae <__pow5mult+0x6a>
 80070e4:	4638      	mov	r0, r7
 80070e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070ea:	bf00      	nop
 80070ec:	080081f8 	.word	0x080081f8
 80070f0:	08007fc5 	.word	0x08007fc5
 80070f4:	080080a8 	.word	0x080080a8

080070f8 <__lshift>:
 80070f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070fc:	460c      	mov	r4, r1
 80070fe:	6849      	ldr	r1, [r1, #4]
 8007100:	6923      	ldr	r3, [r4, #16]
 8007102:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007106:	68a3      	ldr	r3, [r4, #8]
 8007108:	4607      	mov	r7, r0
 800710a:	4691      	mov	r9, r2
 800710c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007110:	f108 0601 	add.w	r6, r8, #1
 8007114:	42b3      	cmp	r3, r6
 8007116:	db0b      	blt.n	8007130 <__lshift+0x38>
 8007118:	4638      	mov	r0, r7
 800711a:	f7ff fddb 	bl	8006cd4 <_Balloc>
 800711e:	4605      	mov	r5, r0
 8007120:	b948      	cbnz	r0, 8007136 <__lshift+0x3e>
 8007122:	4602      	mov	r2, r0
 8007124:	4b2a      	ldr	r3, [pc, #168]	; (80071d0 <__lshift+0xd8>)
 8007126:	482b      	ldr	r0, [pc, #172]	; (80071d4 <__lshift+0xdc>)
 8007128:	f240 11d9 	movw	r1, #473	; 0x1d9
 800712c:	f000 fccc 	bl	8007ac8 <__assert_func>
 8007130:	3101      	adds	r1, #1
 8007132:	005b      	lsls	r3, r3, #1
 8007134:	e7ee      	b.n	8007114 <__lshift+0x1c>
 8007136:	2300      	movs	r3, #0
 8007138:	f100 0114 	add.w	r1, r0, #20
 800713c:	f100 0210 	add.w	r2, r0, #16
 8007140:	4618      	mov	r0, r3
 8007142:	4553      	cmp	r3, sl
 8007144:	db37      	blt.n	80071b6 <__lshift+0xbe>
 8007146:	6920      	ldr	r0, [r4, #16]
 8007148:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800714c:	f104 0314 	add.w	r3, r4, #20
 8007150:	f019 091f 	ands.w	r9, r9, #31
 8007154:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007158:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800715c:	d02f      	beq.n	80071be <__lshift+0xc6>
 800715e:	f1c9 0e20 	rsb	lr, r9, #32
 8007162:	468a      	mov	sl, r1
 8007164:	f04f 0c00 	mov.w	ip, #0
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	fa02 f209 	lsl.w	r2, r2, r9
 800716e:	ea42 020c 	orr.w	r2, r2, ip
 8007172:	f84a 2b04 	str.w	r2, [sl], #4
 8007176:	f853 2b04 	ldr.w	r2, [r3], #4
 800717a:	4298      	cmp	r0, r3
 800717c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007180:	d8f2      	bhi.n	8007168 <__lshift+0x70>
 8007182:	1b03      	subs	r3, r0, r4
 8007184:	3b15      	subs	r3, #21
 8007186:	f023 0303 	bic.w	r3, r3, #3
 800718a:	3304      	adds	r3, #4
 800718c:	f104 0215 	add.w	r2, r4, #21
 8007190:	4290      	cmp	r0, r2
 8007192:	bf38      	it	cc
 8007194:	2304      	movcc	r3, #4
 8007196:	f841 c003 	str.w	ip, [r1, r3]
 800719a:	f1bc 0f00 	cmp.w	ip, #0
 800719e:	d001      	beq.n	80071a4 <__lshift+0xac>
 80071a0:	f108 0602 	add.w	r6, r8, #2
 80071a4:	3e01      	subs	r6, #1
 80071a6:	4638      	mov	r0, r7
 80071a8:	612e      	str	r6, [r5, #16]
 80071aa:	4621      	mov	r1, r4
 80071ac:	f7ff fdd2 	bl	8006d54 <_Bfree>
 80071b0:	4628      	mov	r0, r5
 80071b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80071ba:	3301      	adds	r3, #1
 80071bc:	e7c1      	b.n	8007142 <__lshift+0x4a>
 80071be:	3904      	subs	r1, #4
 80071c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80071c4:	f841 2f04 	str.w	r2, [r1, #4]!
 80071c8:	4298      	cmp	r0, r3
 80071ca:	d8f9      	bhi.n	80071c0 <__lshift+0xc8>
 80071cc:	e7ea      	b.n	80071a4 <__lshift+0xac>
 80071ce:	bf00      	nop
 80071d0:	08008037 	.word	0x08008037
 80071d4:	080080a8 	.word	0x080080a8

080071d8 <__mcmp>:
 80071d8:	b530      	push	{r4, r5, lr}
 80071da:	6902      	ldr	r2, [r0, #16]
 80071dc:	690c      	ldr	r4, [r1, #16]
 80071de:	1b12      	subs	r2, r2, r4
 80071e0:	d10e      	bne.n	8007200 <__mcmp+0x28>
 80071e2:	f100 0314 	add.w	r3, r0, #20
 80071e6:	3114      	adds	r1, #20
 80071e8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80071ec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80071f0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80071f4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80071f8:	42a5      	cmp	r5, r4
 80071fa:	d003      	beq.n	8007204 <__mcmp+0x2c>
 80071fc:	d305      	bcc.n	800720a <__mcmp+0x32>
 80071fe:	2201      	movs	r2, #1
 8007200:	4610      	mov	r0, r2
 8007202:	bd30      	pop	{r4, r5, pc}
 8007204:	4283      	cmp	r3, r0
 8007206:	d3f3      	bcc.n	80071f0 <__mcmp+0x18>
 8007208:	e7fa      	b.n	8007200 <__mcmp+0x28>
 800720a:	f04f 32ff 	mov.w	r2, #4294967295
 800720e:	e7f7      	b.n	8007200 <__mcmp+0x28>

08007210 <__mdiff>:
 8007210:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007214:	460c      	mov	r4, r1
 8007216:	4606      	mov	r6, r0
 8007218:	4611      	mov	r1, r2
 800721a:	4620      	mov	r0, r4
 800721c:	4690      	mov	r8, r2
 800721e:	f7ff ffdb 	bl	80071d8 <__mcmp>
 8007222:	1e05      	subs	r5, r0, #0
 8007224:	d110      	bne.n	8007248 <__mdiff+0x38>
 8007226:	4629      	mov	r1, r5
 8007228:	4630      	mov	r0, r6
 800722a:	f7ff fd53 	bl	8006cd4 <_Balloc>
 800722e:	b930      	cbnz	r0, 800723e <__mdiff+0x2e>
 8007230:	4b3a      	ldr	r3, [pc, #232]	; (800731c <__mdiff+0x10c>)
 8007232:	4602      	mov	r2, r0
 8007234:	f240 2132 	movw	r1, #562	; 0x232
 8007238:	4839      	ldr	r0, [pc, #228]	; (8007320 <__mdiff+0x110>)
 800723a:	f000 fc45 	bl	8007ac8 <__assert_func>
 800723e:	2301      	movs	r3, #1
 8007240:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007244:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007248:	bfa4      	itt	ge
 800724a:	4643      	movge	r3, r8
 800724c:	46a0      	movge	r8, r4
 800724e:	4630      	mov	r0, r6
 8007250:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007254:	bfa6      	itte	ge
 8007256:	461c      	movge	r4, r3
 8007258:	2500      	movge	r5, #0
 800725a:	2501      	movlt	r5, #1
 800725c:	f7ff fd3a 	bl	8006cd4 <_Balloc>
 8007260:	b920      	cbnz	r0, 800726c <__mdiff+0x5c>
 8007262:	4b2e      	ldr	r3, [pc, #184]	; (800731c <__mdiff+0x10c>)
 8007264:	4602      	mov	r2, r0
 8007266:	f44f 7110 	mov.w	r1, #576	; 0x240
 800726a:	e7e5      	b.n	8007238 <__mdiff+0x28>
 800726c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007270:	6926      	ldr	r6, [r4, #16]
 8007272:	60c5      	str	r5, [r0, #12]
 8007274:	f104 0914 	add.w	r9, r4, #20
 8007278:	f108 0514 	add.w	r5, r8, #20
 800727c:	f100 0e14 	add.w	lr, r0, #20
 8007280:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007284:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007288:	f108 0210 	add.w	r2, r8, #16
 800728c:	46f2      	mov	sl, lr
 800728e:	2100      	movs	r1, #0
 8007290:	f859 3b04 	ldr.w	r3, [r9], #4
 8007294:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007298:	fa1f f883 	uxth.w	r8, r3
 800729c:	fa11 f18b 	uxtah	r1, r1, fp
 80072a0:	0c1b      	lsrs	r3, r3, #16
 80072a2:	eba1 0808 	sub.w	r8, r1, r8
 80072a6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80072aa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80072ae:	fa1f f888 	uxth.w	r8, r8
 80072b2:	1419      	asrs	r1, r3, #16
 80072b4:	454e      	cmp	r6, r9
 80072b6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80072ba:	f84a 3b04 	str.w	r3, [sl], #4
 80072be:	d8e7      	bhi.n	8007290 <__mdiff+0x80>
 80072c0:	1b33      	subs	r3, r6, r4
 80072c2:	3b15      	subs	r3, #21
 80072c4:	f023 0303 	bic.w	r3, r3, #3
 80072c8:	3304      	adds	r3, #4
 80072ca:	3415      	adds	r4, #21
 80072cc:	42a6      	cmp	r6, r4
 80072ce:	bf38      	it	cc
 80072d0:	2304      	movcc	r3, #4
 80072d2:	441d      	add	r5, r3
 80072d4:	4473      	add	r3, lr
 80072d6:	469e      	mov	lr, r3
 80072d8:	462e      	mov	r6, r5
 80072da:	4566      	cmp	r6, ip
 80072dc:	d30e      	bcc.n	80072fc <__mdiff+0xec>
 80072de:	f10c 0203 	add.w	r2, ip, #3
 80072e2:	1b52      	subs	r2, r2, r5
 80072e4:	f022 0203 	bic.w	r2, r2, #3
 80072e8:	3d03      	subs	r5, #3
 80072ea:	45ac      	cmp	ip, r5
 80072ec:	bf38      	it	cc
 80072ee:	2200      	movcc	r2, #0
 80072f0:	441a      	add	r2, r3
 80072f2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80072f6:	b17b      	cbz	r3, 8007318 <__mdiff+0x108>
 80072f8:	6107      	str	r7, [r0, #16]
 80072fa:	e7a3      	b.n	8007244 <__mdiff+0x34>
 80072fc:	f856 8b04 	ldr.w	r8, [r6], #4
 8007300:	fa11 f288 	uxtah	r2, r1, r8
 8007304:	1414      	asrs	r4, r2, #16
 8007306:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800730a:	b292      	uxth	r2, r2
 800730c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007310:	f84e 2b04 	str.w	r2, [lr], #4
 8007314:	1421      	asrs	r1, r4, #16
 8007316:	e7e0      	b.n	80072da <__mdiff+0xca>
 8007318:	3f01      	subs	r7, #1
 800731a:	e7ea      	b.n	80072f2 <__mdiff+0xe2>
 800731c:	08008037 	.word	0x08008037
 8007320:	080080a8 	.word	0x080080a8

08007324 <__d2b>:
 8007324:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007328:	4689      	mov	r9, r1
 800732a:	2101      	movs	r1, #1
 800732c:	ec57 6b10 	vmov	r6, r7, d0
 8007330:	4690      	mov	r8, r2
 8007332:	f7ff fccf 	bl	8006cd4 <_Balloc>
 8007336:	4604      	mov	r4, r0
 8007338:	b930      	cbnz	r0, 8007348 <__d2b+0x24>
 800733a:	4602      	mov	r2, r0
 800733c:	4b25      	ldr	r3, [pc, #148]	; (80073d4 <__d2b+0xb0>)
 800733e:	4826      	ldr	r0, [pc, #152]	; (80073d8 <__d2b+0xb4>)
 8007340:	f240 310a 	movw	r1, #778	; 0x30a
 8007344:	f000 fbc0 	bl	8007ac8 <__assert_func>
 8007348:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800734c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007350:	bb35      	cbnz	r5, 80073a0 <__d2b+0x7c>
 8007352:	2e00      	cmp	r6, #0
 8007354:	9301      	str	r3, [sp, #4]
 8007356:	d028      	beq.n	80073aa <__d2b+0x86>
 8007358:	4668      	mov	r0, sp
 800735a:	9600      	str	r6, [sp, #0]
 800735c:	f7ff fd82 	bl	8006e64 <__lo0bits>
 8007360:	9900      	ldr	r1, [sp, #0]
 8007362:	b300      	cbz	r0, 80073a6 <__d2b+0x82>
 8007364:	9a01      	ldr	r2, [sp, #4]
 8007366:	f1c0 0320 	rsb	r3, r0, #32
 800736a:	fa02 f303 	lsl.w	r3, r2, r3
 800736e:	430b      	orrs	r3, r1
 8007370:	40c2      	lsrs	r2, r0
 8007372:	6163      	str	r3, [r4, #20]
 8007374:	9201      	str	r2, [sp, #4]
 8007376:	9b01      	ldr	r3, [sp, #4]
 8007378:	61a3      	str	r3, [r4, #24]
 800737a:	2b00      	cmp	r3, #0
 800737c:	bf14      	ite	ne
 800737e:	2202      	movne	r2, #2
 8007380:	2201      	moveq	r2, #1
 8007382:	6122      	str	r2, [r4, #16]
 8007384:	b1d5      	cbz	r5, 80073bc <__d2b+0x98>
 8007386:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800738a:	4405      	add	r5, r0
 800738c:	f8c9 5000 	str.w	r5, [r9]
 8007390:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007394:	f8c8 0000 	str.w	r0, [r8]
 8007398:	4620      	mov	r0, r4
 800739a:	b003      	add	sp, #12
 800739c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80073a4:	e7d5      	b.n	8007352 <__d2b+0x2e>
 80073a6:	6161      	str	r1, [r4, #20]
 80073a8:	e7e5      	b.n	8007376 <__d2b+0x52>
 80073aa:	a801      	add	r0, sp, #4
 80073ac:	f7ff fd5a 	bl	8006e64 <__lo0bits>
 80073b0:	9b01      	ldr	r3, [sp, #4]
 80073b2:	6163      	str	r3, [r4, #20]
 80073b4:	2201      	movs	r2, #1
 80073b6:	6122      	str	r2, [r4, #16]
 80073b8:	3020      	adds	r0, #32
 80073ba:	e7e3      	b.n	8007384 <__d2b+0x60>
 80073bc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80073c0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80073c4:	f8c9 0000 	str.w	r0, [r9]
 80073c8:	6918      	ldr	r0, [r3, #16]
 80073ca:	f7ff fd2b 	bl	8006e24 <__hi0bits>
 80073ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80073d2:	e7df      	b.n	8007394 <__d2b+0x70>
 80073d4:	08008037 	.word	0x08008037
 80073d8:	080080a8 	.word	0x080080a8

080073dc <_calloc_r>:
 80073dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80073de:	fba1 2402 	umull	r2, r4, r1, r2
 80073e2:	b94c      	cbnz	r4, 80073f8 <_calloc_r+0x1c>
 80073e4:	4611      	mov	r1, r2
 80073e6:	9201      	str	r2, [sp, #4]
 80073e8:	f000 f87a 	bl	80074e0 <_malloc_r>
 80073ec:	9a01      	ldr	r2, [sp, #4]
 80073ee:	4605      	mov	r5, r0
 80073f0:	b930      	cbnz	r0, 8007400 <_calloc_r+0x24>
 80073f2:	4628      	mov	r0, r5
 80073f4:	b003      	add	sp, #12
 80073f6:	bd30      	pop	{r4, r5, pc}
 80073f8:	220c      	movs	r2, #12
 80073fa:	6002      	str	r2, [r0, #0]
 80073fc:	2500      	movs	r5, #0
 80073fe:	e7f8      	b.n	80073f2 <_calloc_r+0x16>
 8007400:	4621      	mov	r1, r4
 8007402:	f7fe f84f 	bl	80054a4 <memset>
 8007406:	e7f4      	b.n	80073f2 <_calloc_r+0x16>

08007408 <_free_r>:
 8007408:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800740a:	2900      	cmp	r1, #0
 800740c:	d044      	beq.n	8007498 <_free_r+0x90>
 800740e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007412:	9001      	str	r0, [sp, #4]
 8007414:	2b00      	cmp	r3, #0
 8007416:	f1a1 0404 	sub.w	r4, r1, #4
 800741a:	bfb8      	it	lt
 800741c:	18e4      	addlt	r4, r4, r3
 800741e:	f000 fcdf 	bl	8007de0 <__malloc_lock>
 8007422:	4a1e      	ldr	r2, [pc, #120]	; (800749c <_free_r+0x94>)
 8007424:	9801      	ldr	r0, [sp, #4]
 8007426:	6813      	ldr	r3, [r2, #0]
 8007428:	b933      	cbnz	r3, 8007438 <_free_r+0x30>
 800742a:	6063      	str	r3, [r4, #4]
 800742c:	6014      	str	r4, [r2, #0]
 800742e:	b003      	add	sp, #12
 8007430:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007434:	f000 bcda 	b.w	8007dec <__malloc_unlock>
 8007438:	42a3      	cmp	r3, r4
 800743a:	d908      	bls.n	800744e <_free_r+0x46>
 800743c:	6825      	ldr	r5, [r4, #0]
 800743e:	1961      	adds	r1, r4, r5
 8007440:	428b      	cmp	r3, r1
 8007442:	bf01      	itttt	eq
 8007444:	6819      	ldreq	r1, [r3, #0]
 8007446:	685b      	ldreq	r3, [r3, #4]
 8007448:	1949      	addeq	r1, r1, r5
 800744a:	6021      	streq	r1, [r4, #0]
 800744c:	e7ed      	b.n	800742a <_free_r+0x22>
 800744e:	461a      	mov	r2, r3
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	b10b      	cbz	r3, 8007458 <_free_r+0x50>
 8007454:	42a3      	cmp	r3, r4
 8007456:	d9fa      	bls.n	800744e <_free_r+0x46>
 8007458:	6811      	ldr	r1, [r2, #0]
 800745a:	1855      	adds	r5, r2, r1
 800745c:	42a5      	cmp	r5, r4
 800745e:	d10b      	bne.n	8007478 <_free_r+0x70>
 8007460:	6824      	ldr	r4, [r4, #0]
 8007462:	4421      	add	r1, r4
 8007464:	1854      	adds	r4, r2, r1
 8007466:	42a3      	cmp	r3, r4
 8007468:	6011      	str	r1, [r2, #0]
 800746a:	d1e0      	bne.n	800742e <_free_r+0x26>
 800746c:	681c      	ldr	r4, [r3, #0]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	6053      	str	r3, [r2, #4]
 8007472:	4421      	add	r1, r4
 8007474:	6011      	str	r1, [r2, #0]
 8007476:	e7da      	b.n	800742e <_free_r+0x26>
 8007478:	d902      	bls.n	8007480 <_free_r+0x78>
 800747a:	230c      	movs	r3, #12
 800747c:	6003      	str	r3, [r0, #0]
 800747e:	e7d6      	b.n	800742e <_free_r+0x26>
 8007480:	6825      	ldr	r5, [r4, #0]
 8007482:	1961      	adds	r1, r4, r5
 8007484:	428b      	cmp	r3, r1
 8007486:	bf04      	itt	eq
 8007488:	6819      	ldreq	r1, [r3, #0]
 800748a:	685b      	ldreq	r3, [r3, #4]
 800748c:	6063      	str	r3, [r4, #4]
 800748e:	bf04      	itt	eq
 8007490:	1949      	addeq	r1, r1, r5
 8007492:	6021      	streq	r1, [r4, #0]
 8007494:	6054      	str	r4, [r2, #4]
 8007496:	e7ca      	b.n	800742e <_free_r+0x26>
 8007498:	b003      	add	sp, #12
 800749a:	bd30      	pop	{r4, r5, pc}
 800749c:	20000384 	.word	0x20000384

080074a0 <sbrk_aligned>:
 80074a0:	b570      	push	{r4, r5, r6, lr}
 80074a2:	4e0e      	ldr	r6, [pc, #56]	; (80074dc <sbrk_aligned+0x3c>)
 80074a4:	460c      	mov	r4, r1
 80074a6:	6831      	ldr	r1, [r6, #0]
 80074a8:	4605      	mov	r5, r0
 80074aa:	b911      	cbnz	r1, 80074b2 <sbrk_aligned+0x12>
 80074ac:	f000 f9e6 	bl	800787c <_sbrk_r>
 80074b0:	6030      	str	r0, [r6, #0]
 80074b2:	4621      	mov	r1, r4
 80074b4:	4628      	mov	r0, r5
 80074b6:	f000 f9e1 	bl	800787c <_sbrk_r>
 80074ba:	1c43      	adds	r3, r0, #1
 80074bc:	d00a      	beq.n	80074d4 <sbrk_aligned+0x34>
 80074be:	1cc4      	adds	r4, r0, #3
 80074c0:	f024 0403 	bic.w	r4, r4, #3
 80074c4:	42a0      	cmp	r0, r4
 80074c6:	d007      	beq.n	80074d8 <sbrk_aligned+0x38>
 80074c8:	1a21      	subs	r1, r4, r0
 80074ca:	4628      	mov	r0, r5
 80074cc:	f000 f9d6 	bl	800787c <_sbrk_r>
 80074d0:	3001      	adds	r0, #1
 80074d2:	d101      	bne.n	80074d8 <sbrk_aligned+0x38>
 80074d4:	f04f 34ff 	mov.w	r4, #4294967295
 80074d8:	4620      	mov	r0, r4
 80074da:	bd70      	pop	{r4, r5, r6, pc}
 80074dc:	20000388 	.word	0x20000388

080074e0 <_malloc_r>:
 80074e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074e4:	1ccd      	adds	r5, r1, #3
 80074e6:	f025 0503 	bic.w	r5, r5, #3
 80074ea:	3508      	adds	r5, #8
 80074ec:	2d0c      	cmp	r5, #12
 80074ee:	bf38      	it	cc
 80074f0:	250c      	movcc	r5, #12
 80074f2:	2d00      	cmp	r5, #0
 80074f4:	4607      	mov	r7, r0
 80074f6:	db01      	blt.n	80074fc <_malloc_r+0x1c>
 80074f8:	42a9      	cmp	r1, r5
 80074fa:	d905      	bls.n	8007508 <_malloc_r+0x28>
 80074fc:	230c      	movs	r3, #12
 80074fe:	603b      	str	r3, [r7, #0]
 8007500:	2600      	movs	r6, #0
 8007502:	4630      	mov	r0, r6
 8007504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007508:	4e2e      	ldr	r6, [pc, #184]	; (80075c4 <_malloc_r+0xe4>)
 800750a:	f000 fc69 	bl	8007de0 <__malloc_lock>
 800750e:	6833      	ldr	r3, [r6, #0]
 8007510:	461c      	mov	r4, r3
 8007512:	bb34      	cbnz	r4, 8007562 <_malloc_r+0x82>
 8007514:	4629      	mov	r1, r5
 8007516:	4638      	mov	r0, r7
 8007518:	f7ff ffc2 	bl	80074a0 <sbrk_aligned>
 800751c:	1c43      	adds	r3, r0, #1
 800751e:	4604      	mov	r4, r0
 8007520:	d14d      	bne.n	80075be <_malloc_r+0xde>
 8007522:	6834      	ldr	r4, [r6, #0]
 8007524:	4626      	mov	r6, r4
 8007526:	2e00      	cmp	r6, #0
 8007528:	d140      	bne.n	80075ac <_malloc_r+0xcc>
 800752a:	6823      	ldr	r3, [r4, #0]
 800752c:	4631      	mov	r1, r6
 800752e:	4638      	mov	r0, r7
 8007530:	eb04 0803 	add.w	r8, r4, r3
 8007534:	f000 f9a2 	bl	800787c <_sbrk_r>
 8007538:	4580      	cmp	r8, r0
 800753a:	d13a      	bne.n	80075b2 <_malloc_r+0xd2>
 800753c:	6821      	ldr	r1, [r4, #0]
 800753e:	3503      	adds	r5, #3
 8007540:	1a6d      	subs	r5, r5, r1
 8007542:	f025 0503 	bic.w	r5, r5, #3
 8007546:	3508      	adds	r5, #8
 8007548:	2d0c      	cmp	r5, #12
 800754a:	bf38      	it	cc
 800754c:	250c      	movcc	r5, #12
 800754e:	4629      	mov	r1, r5
 8007550:	4638      	mov	r0, r7
 8007552:	f7ff ffa5 	bl	80074a0 <sbrk_aligned>
 8007556:	3001      	adds	r0, #1
 8007558:	d02b      	beq.n	80075b2 <_malloc_r+0xd2>
 800755a:	6823      	ldr	r3, [r4, #0]
 800755c:	442b      	add	r3, r5
 800755e:	6023      	str	r3, [r4, #0]
 8007560:	e00e      	b.n	8007580 <_malloc_r+0xa0>
 8007562:	6822      	ldr	r2, [r4, #0]
 8007564:	1b52      	subs	r2, r2, r5
 8007566:	d41e      	bmi.n	80075a6 <_malloc_r+0xc6>
 8007568:	2a0b      	cmp	r2, #11
 800756a:	d916      	bls.n	800759a <_malloc_r+0xba>
 800756c:	1961      	adds	r1, r4, r5
 800756e:	42a3      	cmp	r3, r4
 8007570:	6025      	str	r5, [r4, #0]
 8007572:	bf18      	it	ne
 8007574:	6059      	strne	r1, [r3, #4]
 8007576:	6863      	ldr	r3, [r4, #4]
 8007578:	bf08      	it	eq
 800757a:	6031      	streq	r1, [r6, #0]
 800757c:	5162      	str	r2, [r4, r5]
 800757e:	604b      	str	r3, [r1, #4]
 8007580:	4638      	mov	r0, r7
 8007582:	f104 060b 	add.w	r6, r4, #11
 8007586:	f000 fc31 	bl	8007dec <__malloc_unlock>
 800758a:	f026 0607 	bic.w	r6, r6, #7
 800758e:	1d23      	adds	r3, r4, #4
 8007590:	1af2      	subs	r2, r6, r3
 8007592:	d0b6      	beq.n	8007502 <_malloc_r+0x22>
 8007594:	1b9b      	subs	r3, r3, r6
 8007596:	50a3      	str	r3, [r4, r2]
 8007598:	e7b3      	b.n	8007502 <_malloc_r+0x22>
 800759a:	6862      	ldr	r2, [r4, #4]
 800759c:	42a3      	cmp	r3, r4
 800759e:	bf0c      	ite	eq
 80075a0:	6032      	streq	r2, [r6, #0]
 80075a2:	605a      	strne	r2, [r3, #4]
 80075a4:	e7ec      	b.n	8007580 <_malloc_r+0xa0>
 80075a6:	4623      	mov	r3, r4
 80075a8:	6864      	ldr	r4, [r4, #4]
 80075aa:	e7b2      	b.n	8007512 <_malloc_r+0x32>
 80075ac:	4634      	mov	r4, r6
 80075ae:	6876      	ldr	r6, [r6, #4]
 80075b0:	e7b9      	b.n	8007526 <_malloc_r+0x46>
 80075b2:	230c      	movs	r3, #12
 80075b4:	603b      	str	r3, [r7, #0]
 80075b6:	4638      	mov	r0, r7
 80075b8:	f000 fc18 	bl	8007dec <__malloc_unlock>
 80075bc:	e7a1      	b.n	8007502 <_malloc_r+0x22>
 80075be:	6025      	str	r5, [r4, #0]
 80075c0:	e7de      	b.n	8007580 <_malloc_r+0xa0>
 80075c2:	bf00      	nop
 80075c4:	20000384 	.word	0x20000384

080075c8 <__sfputc_r>:
 80075c8:	6893      	ldr	r3, [r2, #8]
 80075ca:	3b01      	subs	r3, #1
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	b410      	push	{r4}
 80075d0:	6093      	str	r3, [r2, #8]
 80075d2:	da08      	bge.n	80075e6 <__sfputc_r+0x1e>
 80075d4:	6994      	ldr	r4, [r2, #24]
 80075d6:	42a3      	cmp	r3, r4
 80075d8:	db01      	blt.n	80075de <__sfputc_r+0x16>
 80075da:	290a      	cmp	r1, #10
 80075dc:	d103      	bne.n	80075e6 <__sfputc_r+0x1e>
 80075de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075e2:	f000 b99f 	b.w	8007924 <__swbuf_r>
 80075e6:	6813      	ldr	r3, [r2, #0]
 80075e8:	1c58      	adds	r0, r3, #1
 80075ea:	6010      	str	r0, [r2, #0]
 80075ec:	7019      	strb	r1, [r3, #0]
 80075ee:	4608      	mov	r0, r1
 80075f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075f4:	4770      	bx	lr

080075f6 <__sfputs_r>:
 80075f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075f8:	4606      	mov	r6, r0
 80075fa:	460f      	mov	r7, r1
 80075fc:	4614      	mov	r4, r2
 80075fe:	18d5      	adds	r5, r2, r3
 8007600:	42ac      	cmp	r4, r5
 8007602:	d101      	bne.n	8007608 <__sfputs_r+0x12>
 8007604:	2000      	movs	r0, #0
 8007606:	e007      	b.n	8007618 <__sfputs_r+0x22>
 8007608:	f814 1b01 	ldrb.w	r1, [r4], #1
 800760c:	463a      	mov	r2, r7
 800760e:	4630      	mov	r0, r6
 8007610:	f7ff ffda 	bl	80075c8 <__sfputc_r>
 8007614:	1c43      	adds	r3, r0, #1
 8007616:	d1f3      	bne.n	8007600 <__sfputs_r+0xa>
 8007618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800761c <_vfiprintf_r>:
 800761c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007620:	460d      	mov	r5, r1
 8007622:	b09d      	sub	sp, #116	; 0x74
 8007624:	4614      	mov	r4, r2
 8007626:	4698      	mov	r8, r3
 8007628:	4606      	mov	r6, r0
 800762a:	b118      	cbz	r0, 8007634 <_vfiprintf_r+0x18>
 800762c:	6983      	ldr	r3, [r0, #24]
 800762e:	b90b      	cbnz	r3, 8007634 <_vfiprintf_r+0x18>
 8007630:	f7ff fa94 	bl	8006b5c <__sinit>
 8007634:	4b89      	ldr	r3, [pc, #548]	; (800785c <_vfiprintf_r+0x240>)
 8007636:	429d      	cmp	r5, r3
 8007638:	d11b      	bne.n	8007672 <_vfiprintf_r+0x56>
 800763a:	6875      	ldr	r5, [r6, #4]
 800763c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800763e:	07d9      	lsls	r1, r3, #31
 8007640:	d405      	bmi.n	800764e <_vfiprintf_r+0x32>
 8007642:	89ab      	ldrh	r3, [r5, #12]
 8007644:	059a      	lsls	r2, r3, #22
 8007646:	d402      	bmi.n	800764e <_vfiprintf_r+0x32>
 8007648:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800764a:	f7ff fb2a 	bl	8006ca2 <__retarget_lock_acquire_recursive>
 800764e:	89ab      	ldrh	r3, [r5, #12]
 8007650:	071b      	lsls	r3, r3, #28
 8007652:	d501      	bpl.n	8007658 <_vfiprintf_r+0x3c>
 8007654:	692b      	ldr	r3, [r5, #16]
 8007656:	b9eb      	cbnz	r3, 8007694 <_vfiprintf_r+0x78>
 8007658:	4629      	mov	r1, r5
 800765a:	4630      	mov	r0, r6
 800765c:	f000 f9c6 	bl	80079ec <__swsetup_r>
 8007660:	b1c0      	cbz	r0, 8007694 <_vfiprintf_r+0x78>
 8007662:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007664:	07dc      	lsls	r4, r3, #31
 8007666:	d50e      	bpl.n	8007686 <_vfiprintf_r+0x6a>
 8007668:	f04f 30ff 	mov.w	r0, #4294967295
 800766c:	b01d      	add	sp, #116	; 0x74
 800766e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007672:	4b7b      	ldr	r3, [pc, #492]	; (8007860 <_vfiprintf_r+0x244>)
 8007674:	429d      	cmp	r5, r3
 8007676:	d101      	bne.n	800767c <_vfiprintf_r+0x60>
 8007678:	68b5      	ldr	r5, [r6, #8]
 800767a:	e7df      	b.n	800763c <_vfiprintf_r+0x20>
 800767c:	4b79      	ldr	r3, [pc, #484]	; (8007864 <_vfiprintf_r+0x248>)
 800767e:	429d      	cmp	r5, r3
 8007680:	bf08      	it	eq
 8007682:	68f5      	ldreq	r5, [r6, #12]
 8007684:	e7da      	b.n	800763c <_vfiprintf_r+0x20>
 8007686:	89ab      	ldrh	r3, [r5, #12]
 8007688:	0598      	lsls	r0, r3, #22
 800768a:	d4ed      	bmi.n	8007668 <_vfiprintf_r+0x4c>
 800768c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800768e:	f7ff fb09 	bl	8006ca4 <__retarget_lock_release_recursive>
 8007692:	e7e9      	b.n	8007668 <_vfiprintf_r+0x4c>
 8007694:	2300      	movs	r3, #0
 8007696:	9309      	str	r3, [sp, #36]	; 0x24
 8007698:	2320      	movs	r3, #32
 800769a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800769e:	f8cd 800c 	str.w	r8, [sp, #12]
 80076a2:	2330      	movs	r3, #48	; 0x30
 80076a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007868 <_vfiprintf_r+0x24c>
 80076a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80076ac:	f04f 0901 	mov.w	r9, #1
 80076b0:	4623      	mov	r3, r4
 80076b2:	469a      	mov	sl, r3
 80076b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076b8:	b10a      	cbz	r2, 80076be <_vfiprintf_r+0xa2>
 80076ba:	2a25      	cmp	r2, #37	; 0x25
 80076bc:	d1f9      	bne.n	80076b2 <_vfiprintf_r+0x96>
 80076be:	ebba 0b04 	subs.w	fp, sl, r4
 80076c2:	d00b      	beq.n	80076dc <_vfiprintf_r+0xc0>
 80076c4:	465b      	mov	r3, fp
 80076c6:	4622      	mov	r2, r4
 80076c8:	4629      	mov	r1, r5
 80076ca:	4630      	mov	r0, r6
 80076cc:	f7ff ff93 	bl	80075f6 <__sfputs_r>
 80076d0:	3001      	adds	r0, #1
 80076d2:	f000 80aa 	beq.w	800782a <_vfiprintf_r+0x20e>
 80076d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076d8:	445a      	add	r2, fp
 80076da:	9209      	str	r2, [sp, #36]	; 0x24
 80076dc:	f89a 3000 	ldrb.w	r3, [sl]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f000 80a2 	beq.w	800782a <_vfiprintf_r+0x20e>
 80076e6:	2300      	movs	r3, #0
 80076e8:	f04f 32ff 	mov.w	r2, #4294967295
 80076ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076f0:	f10a 0a01 	add.w	sl, sl, #1
 80076f4:	9304      	str	r3, [sp, #16]
 80076f6:	9307      	str	r3, [sp, #28]
 80076f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076fc:	931a      	str	r3, [sp, #104]	; 0x68
 80076fe:	4654      	mov	r4, sl
 8007700:	2205      	movs	r2, #5
 8007702:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007706:	4858      	ldr	r0, [pc, #352]	; (8007868 <_vfiprintf_r+0x24c>)
 8007708:	f7f8 fd72 	bl	80001f0 <memchr>
 800770c:	9a04      	ldr	r2, [sp, #16]
 800770e:	b9d8      	cbnz	r0, 8007748 <_vfiprintf_r+0x12c>
 8007710:	06d1      	lsls	r1, r2, #27
 8007712:	bf44      	itt	mi
 8007714:	2320      	movmi	r3, #32
 8007716:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800771a:	0713      	lsls	r3, r2, #28
 800771c:	bf44      	itt	mi
 800771e:	232b      	movmi	r3, #43	; 0x2b
 8007720:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007724:	f89a 3000 	ldrb.w	r3, [sl]
 8007728:	2b2a      	cmp	r3, #42	; 0x2a
 800772a:	d015      	beq.n	8007758 <_vfiprintf_r+0x13c>
 800772c:	9a07      	ldr	r2, [sp, #28]
 800772e:	4654      	mov	r4, sl
 8007730:	2000      	movs	r0, #0
 8007732:	f04f 0c0a 	mov.w	ip, #10
 8007736:	4621      	mov	r1, r4
 8007738:	f811 3b01 	ldrb.w	r3, [r1], #1
 800773c:	3b30      	subs	r3, #48	; 0x30
 800773e:	2b09      	cmp	r3, #9
 8007740:	d94e      	bls.n	80077e0 <_vfiprintf_r+0x1c4>
 8007742:	b1b0      	cbz	r0, 8007772 <_vfiprintf_r+0x156>
 8007744:	9207      	str	r2, [sp, #28]
 8007746:	e014      	b.n	8007772 <_vfiprintf_r+0x156>
 8007748:	eba0 0308 	sub.w	r3, r0, r8
 800774c:	fa09 f303 	lsl.w	r3, r9, r3
 8007750:	4313      	orrs	r3, r2
 8007752:	9304      	str	r3, [sp, #16]
 8007754:	46a2      	mov	sl, r4
 8007756:	e7d2      	b.n	80076fe <_vfiprintf_r+0xe2>
 8007758:	9b03      	ldr	r3, [sp, #12]
 800775a:	1d19      	adds	r1, r3, #4
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	9103      	str	r1, [sp, #12]
 8007760:	2b00      	cmp	r3, #0
 8007762:	bfbb      	ittet	lt
 8007764:	425b      	neglt	r3, r3
 8007766:	f042 0202 	orrlt.w	r2, r2, #2
 800776a:	9307      	strge	r3, [sp, #28]
 800776c:	9307      	strlt	r3, [sp, #28]
 800776e:	bfb8      	it	lt
 8007770:	9204      	strlt	r2, [sp, #16]
 8007772:	7823      	ldrb	r3, [r4, #0]
 8007774:	2b2e      	cmp	r3, #46	; 0x2e
 8007776:	d10c      	bne.n	8007792 <_vfiprintf_r+0x176>
 8007778:	7863      	ldrb	r3, [r4, #1]
 800777a:	2b2a      	cmp	r3, #42	; 0x2a
 800777c:	d135      	bne.n	80077ea <_vfiprintf_r+0x1ce>
 800777e:	9b03      	ldr	r3, [sp, #12]
 8007780:	1d1a      	adds	r2, r3, #4
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	9203      	str	r2, [sp, #12]
 8007786:	2b00      	cmp	r3, #0
 8007788:	bfb8      	it	lt
 800778a:	f04f 33ff 	movlt.w	r3, #4294967295
 800778e:	3402      	adds	r4, #2
 8007790:	9305      	str	r3, [sp, #20]
 8007792:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007878 <_vfiprintf_r+0x25c>
 8007796:	7821      	ldrb	r1, [r4, #0]
 8007798:	2203      	movs	r2, #3
 800779a:	4650      	mov	r0, sl
 800779c:	f7f8 fd28 	bl	80001f0 <memchr>
 80077a0:	b140      	cbz	r0, 80077b4 <_vfiprintf_r+0x198>
 80077a2:	2340      	movs	r3, #64	; 0x40
 80077a4:	eba0 000a 	sub.w	r0, r0, sl
 80077a8:	fa03 f000 	lsl.w	r0, r3, r0
 80077ac:	9b04      	ldr	r3, [sp, #16]
 80077ae:	4303      	orrs	r3, r0
 80077b0:	3401      	adds	r4, #1
 80077b2:	9304      	str	r3, [sp, #16]
 80077b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077b8:	482c      	ldr	r0, [pc, #176]	; (800786c <_vfiprintf_r+0x250>)
 80077ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077be:	2206      	movs	r2, #6
 80077c0:	f7f8 fd16 	bl	80001f0 <memchr>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	d03f      	beq.n	8007848 <_vfiprintf_r+0x22c>
 80077c8:	4b29      	ldr	r3, [pc, #164]	; (8007870 <_vfiprintf_r+0x254>)
 80077ca:	bb1b      	cbnz	r3, 8007814 <_vfiprintf_r+0x1f8>
 80077cc:	9b03      	ldr	r3, [sp, #12]
 80077ce:	3307      	adds	r3, #7
 80077d0:	f023 0307 	bic.w	r3, r3, #7
 80077d4:	3308      	adds	r3, #8
 80077d6:	9303      	str	r3, [sp, #12]
 80077d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077da:	443b      	add	r3, r7
 80077dc:	9309      	str	r3, [sp, #36]	; 0x24
 80077de:	e767      	b.n	80076b0 <_vfiprintf_r+0x94>
 80077e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80077e4:	460c      	mov	r4, r1
 80077e6:	2001      	movs	r0, #1
 80077e8:	e7a5      	b.n	8007736 <_vfiprintf_r+0x11a>
 80077ea:	2300      	movs	r3, #0
 80077ec:	3401      	adds	r4, #1
 80077ee:	9305      	str	r3, [sp, #20]
 80077f0:	4619      	mov	r1, r3
 80077f2:	f04f 0c0a 	mov.w	ip, #10
 80077f6:	4620      	mov	r0, r4
 80077f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077fc:	3a30      	subs	r2, #48	; 0x30
 80077fe:	2a09      	cmp	r2, #9
 8007800:	d903      	bls.n	800780a <_vfiprintf_r+0x1ee>
 8007802:	2b00      	cmp	r3, #0
 8007804:	d0c5      	beq.n	8007792 <_vfiprintf_r+0x176>
 8007806:	9105      	str	r1, [sp, #20]
 8007808:	e7c3      	b.n	8007792 <_vfiprintf_r+0x176>
 800780a:	fb0c 2101 	mla	r1, ip, r1, r2
 800780e:	4604      	mov	r4, r0
 8007810:	2301      	movs	r3, #1
 8007812:	e7f0      	b.n	80077f6 <_vfiprintf_r+0x1da>
 8007814:	ab03      	add	r3, sp, #12
 8007816:	9300      	str	r3, [sp, #0]
 8007818:	462a      	mov	r2, r5
 800781a:	4b16      	ldr	r3, [pc, #88]	; (8007874 <_vfiprintf_r+0x258>)
 800781c:	a904      	add	r1, sp, #16
 800781e:	4630      	mov	r0, r6
 8007820:	f7fd fee8 	bl	80055f4 <_printf_float>
 8007824:	4607      	mov	r7, r0
 8007826:	1c78      	adds	r0, r7, #1
 8007828:	d1d6      	bne.n	80077d8 <_vfiprintf_r+0x1bc>
 800782a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800782c:	07d9      	lsls	r1, r3, #31
 800782e:	d405      	bmi.n	800783c <_vfiprintf_r+0x220>
 8007830:	89ab      	ldrh	r3, [r5, #12]
 8007832:	059a      	lsls	r2, r3, #22
 8007834:	d402      	bmi.n	800783c <_vfiprintf_r+0x220>
 8007836:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007838:	f7ff fa34 	bl	8006ca4 <__retarget_lock_release_recursive>
 800783c:	89ab      	ldrh	r3, [r5, #12]
 800783e:	065b      	lsls	r3, r3, #25
 8007840:	f53f af12 	bmi.w	8007668 <_vfiprintf_r+0x4c>
 8007844:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007846:	e711      	b.n	800766c <_vfiprintf_r+0x50>
 8007848:	ab03      	add	r3, sp, #12
 800784a:	9300      	str	r3, [sp, #0]
 800784c:	462a      	mov	r2, r5
 800784e:	4b09      	ldr	r3, [pc, #36]	; (8007874 <_vfiprintf_r+0x258>)
 8007850:	a904      	add	r1, sp, #16
 8007852:	4630      	mov	r0, r6
 8007854:	f7fe f972 	bl	8005b3c <_printf_i>
 8007858:	e7e4      	b.n	8007824 <_vfiprintf_r+0x208>
 800785a:	bf00      	nop
 800785c:	08008068 	.word	0x08008068
 8007860:	08008088 	.word	0x08008088
 8007864:	08008048 	.word	0x08008048
 8007868:	08008204 	.word	0x08008204
 800786c:	0800820e 	.word	0x0800820e
 8007870:	080055f5 	.word	0x080055f5
 8007874:	080075f7 	.word	0x080075f7
 8007878:	0800820a 	.word	0x0800820a

0800787c <_sbrk_r>:
 800787c:	b538      	push	{r3, r4, r5, lr}
 800787e:	4d06      	ldr	r5, [pc, #24]	; (8007898 <_sbrk_r+0x1c>)
 8007880:	2300      	movs	r3, #0
 8007882:	4604      	mov	r4, r0
 8007884:	4608      	mov	r0, r1
 8007886:	602b      	str	r3, [r5, #0]
 8007888:	f7f9 ff2c 	bl	80016e4 <_sbrk>
 800788c:	1c43      	adds	r3, r0, #1
 800788e:	d102      	bne.n	8007896 <_sbrk_r+0x1a>
 8007890:	682b      	ldr	r3, [r5, #0]
 8007892:	b103      	cbz	r3, 8007896 <_sbrk_r+0x1a>
 8007894:	6023      	str	r3, [r4, #0]
 8007896:	bd38      	pop	{r3, r4, r5, pc}
 8007898:	2000038c 	.word	0x2000038c

0800789c <__sread>:
 800789c:	b510      	push	{r4, lr}
 800789e:	460c      	mov	r4, r1
 80078a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078a4:	f000 faa8 	bl	8007df8 <_read_r>
 80078a8:	2800      	cmp	r0, #0
 80078aa:	bfab      	itete	ge
 80078ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80078ae:	89a3      	ldrhlt	r3, [r4, #12]
 80078b0:	181b      	addge	r3, r3, r0
 80078b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80078b6:	bfac      	ite	ge
 80078b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80078ba:	81a3      	strhlt	r3, [r4, #12]
 80078bc:	bd10      	pop	{r4, pc}

080078be <__swrite>:
 80078be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078c2:	461f      	mov	r7, r3
 80078c4:	898b      	ldrh	r3, [r1, #12]
 80078c6:	05db      	lsls	r3, r3, #23
 80078c8:	4605      	mov	r5, r0
 80078ca:	460c      	mov	r4, r1
 80078cc:	4616      	mov	r6, r2
 80078ce:	d505      	bpl.n	80078dc <__swrite+0x1e>
 80078d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078d4:	2302      	movs	r3, #2
 80078d6:	2200      	movs	r2, #0
 80078d8:	f000 f9f8 	bl	8007ccc <_lseek_r>
 80078dc:	89a3      	ldrh	r3, [r4, #12]
 80078de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80078e6:	81a3      	strh	r3, [r4, #12]
 80078e8:	4632      	mov	r2, r6
 80078ea:	463b      	mov	r3, r7
 80078ec:	4628      	mov	r0, r5
 80078ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078f2:	f000 b869 	b.w	80079c8 <_write_r>

080078f6 <__sseek>:
 80078f6:	b510      	push	{r4, lr}
 80078f8:	460c      	mov	r4, r1
 80078fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078fe:	f000 f9e5 	bl	8007ccc <_lseek_r>
 8007902:	1c43      	adds	r3, r0, #1
 8007904:	89a3      	ldrh	r3, [r4, #12]
 8007906:	bf15      	itete	ne
 8007908:	6560      	strne	r0, [r4, #84]	; 0x54
 800790a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800790e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007912:	81a3      	strheq	r3, [r4, #12]
 8007914:	bf18      	it	ne
 8007916:	81a3      	strhne	r3, [r4, #12]
 8007918:	bd10      	pop	{r4, pc}

0800791a <__sclose>:
 800791a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800791e:	f000 b8f1 	b.w	8007b04 <_close_r>
	...

08007924 <__swbuf_r>:
 8007924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007926:	460e      	mov	r6, r1
 8007928:	4614      	mov	r4, r2
 800792a:	4605      	mov	r5, r0
 800792c:	b118      	cbz	r0, 8007936 <__swbuf_r+0x12>
 800792e:	6983      	ldr	r3, [r0, #24]
 8007930:	b90b      	cbnz	r3, 8007936 <__swbuf_r+0x12>
 8007932:	f7ff f913 	bl	8006b5c <__sinit>
 8007936:	4b21      	ldr	r3, [pc, #132]	; (80079bc <__swbuf_r+0x98>)
 8007938:	429c      	cmp	r4, r3
 800793a:	d12b      	bne.n	8007994 <__swbuf_r+0x70>
 800793c:	686c      	ldr	r4, [r5, #4]
 800793e:	69a3      	ldr	r3, [r4, #24]
 8007940:	60a3      	str	r3, [r4, #8]
 8007942:	89a3      	ldrh	r3, [r4, #12]
 8007944:	071a      	lsls	r2, r3, #28
 8007946:	d52f      	bpl.n	80079a8 <__swbuf_r+0x84>
 8007948:	6923      	ldr	r3, [r4, #16]
 800794a:	b36b      	cbz	r3, 80079a8 <__swbuf_r+0x84>
 800794c:	6923      	ldr	r3, [r4, #16]
 800794e:	6820      	ldr	r0, [r4, #0]
 8007950:	1ac0      	subs	r0, r0, r3
 8007952:	6963      	ldr	r3, [r4, #20]
 8007954:	b2f6      	uxtb	r6, r6
 8007956:	4283      	cmp	r3, r0
 8007958:	4637      	mov	r7, r6
 800795a:	dc04      	bgt.n	8007966 <__swbuf_r+0x42>
 800795c:	4621      	mov	r1, r4
 800795e:	4628      	mov	r0, r5
 8007960:	f000 f966 	bl	8007c30 <_fflush_r>
 8007964:	bb30      	cbnz	r0, 80079b4 <__swbuf_r+0x90>
 8007966:	68a3      	ldr	r3, [r4, #8]
 8007968:	3b01      	subs	r3, #1
 800796a:	60a3      	str	r3, [r4, #8]
 800796c:	6823      	ldr	r3, [r4, #0]
 800796e:	1c5a      	adds	r2, r3, #1
 8007970:	6022      	str	r2, [r4, #0]
 8007972:	701e      	strb	r6, [r3, #0]
 8007974:	6963      	ldr	r3, [r4, #20]
 8007976:	3001      	adds	r0, #1
 8007978:	4283      	cmp	r3, r0
 800797a:	d004      	beq.n	8007986 <__swbuf_r+0x62>
 800797c:	89a3      	ldrh	r3, [r4, #12]
 800797e:	07db      	lsls	r3, r3, #31
 8007980:	d506      	bpl.n	8007990 <__swbuf_r+0x6c>
 8007982:	2e0a      	cmp	r6, #10
 8007984:	d104      	bne.n	8007990 <__swbuf_r+0x6c>
 8007986:	4621      	mov	r1, r4
 8007988:	4628      	mov	r0, r5
 800798a:	f000 f951 	bl	8007c30 <_fflush_r>
 800798e:	b988      	cbnz	r0, 80079b4 <__swbuf_r+0x90>
 8007990:	4638      	mov	r0, r7
 8007992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007994:	4b0a      	ldr	r3, [pc, #40]	; (80079c0 <__swbuf_r+0x9c>)
 8007996:	429c      	cmp	r4, r3
 8007998:	d101      	bne.n	800799e <__swbuf_r+0x7a>
 800799a:	68ac      	ldr	r4, [r5, #8]
 800799c:	e7cf      	b.n	800793e <__swbuf_r+0x1a>
 800799e:	4b09      	ldr	r3, [pc, #36]	; (80079c4 <__swbuf_r+0xa0>)
 80079a0:	429c      	cmp	r4, r3
 80079a2:	bf08      	it	eq
 80079a4:	68ec      	ldreq	r4, [r5, #12]
 80079a6:	e7ca      	b.n	800793e <__swbuf_r+0x1a>
 80079a8:	4621      	mov	r1, r4
 80079aa:	4628      	mov	r0, r5
 80079ac:	f000 f81e 	bl	80079ec <__swsetup_r>
 80079b0:	2800      	cmp	r0, #0
 80079b2:	d0cb      	beq.n	800794c <__swbuf_r+0x28>
 80079b4:	f04f 37ff 	mov.w	r7, #4294967295
 80079b8:	e7ea      	b.n	8007990 <__swbuf_r+0x6c>
 80079ba:	bf00      	nop
 80079bc:	08008068 	.word	0x08008068
 80079c0:	08008088 	.word	0x08008088
 80079c4:	08008048 	.word	0x08008048

080079c8 <_write_r>:
 80079c8:	b538      	push	{r3, r4, r5, lr}
 80079ca:	4d07      	ldr	r5, [pc, #28]	; (80079e8 <_write_r+0x20>)
 80079cc:	4604      	mov	r4, r0
 80079ce:	4608      	mov	r0, r1
 80079d0:	4611      	mov	r1, r2
 80079d2:	2200      	movs	r2, #0
 80079d4:	602a      	str	r2, [r5, #0]
 80079d6:	461a      	mov	r2, r3
 80079d8:	f7f9 fe33 	bl	8001642 <_write>
 80079dc:	1c43      	adds	r3, r0, #1
 80079de:	d102      	bne.n	80079e6 <_write_r+0x1e>
 80079e0:	682b      	ldr	r3, [r5, #0]
 80079e2:	b103      	cbz	r3, 80079e6 <_write_r+0x1e>
 80079e4:	6023      	str	r3, [r4, #0]
 80079e6:	bd38      	pop	{r3, r4, r5, pc}
 80079e8:	2000038c 	.word	0x2000038c

080079ec <__swsetup_r>:
 80079ec:	4b32      	ldr	r3, [pc, #200]	; (8007ab8 <__swsetup_r+0xcc>)
 80079ee:	b570      	push	{r4, r5, r6, lr}
 80079f0:	681d      	ldr	r5, [r3, #0]
 80079f2:	4606      	mov	r6, r0
 80079f4:	460c      	mov	r4, r1
 80079f6:	b125      	cbz	r5, 8007a02 <__swsetup_r+0x16>
 80079f8:	69ab      	ldr	r3, [r5, #24]
 80079fa:	b913      	cbnz	r3, 8007a02 <__swsetup_r+0x16>
 80079fc:	4628      	mov	r0, r5
 80079fe:	f7ff f8ad 	bl	8006b5c <__sinit>
 8007a02:	4b2e      	ldr	r3, [pc, #184]	; (8007abc <__swsetup_r+0xd0>)
 8007a04:	429c      	cmp	r4, r3
 8007a06:	d10f      	bne.n	8007a28 <__swsetup_r+0x3c>
 8007a08:	686c      	ldr	r4, [r5, #4]
 8007a0a:	89a3      	ldrh	r3, [r4, #12]
 8007a0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007a10:	0719      	lsls	r1, r3, #28
 8007a12:	d42c      	bmi.n	8007a6e <__swsetup_r+0x82>
 8007a14:	06dd      	lsls	r5, r3, #27
 8007a16:	d411      	bmi.n	8007a3c <__swsetup_r+0x50>
 8007a18:	2309      	movs	r3, #9
 8007a1a:	6033      	str	r3, [r6, #0]
 8007a1c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007a20:	81a3      	strh	r3, [r4, #12]
 8007a22:	f04f 30ff 	mov.w	r0, #4294967295
 8007a26:	e03e      	b.n	8007aa6 <__swsetup_r+0xba>
 8007a28:	4b25      	ldr	r3, [pc, #148]	; (8007ac0 <__swsetup_r+0xd4>)
 8007a2a:	429c      	cmp	r4, r3
 8007a2c:	d101      	bne.n	8007a32 <__swsetup_r+0x46>
 8007a2e:	68ac      	ldr	r4, [r5, #8]
 8007a30:	e7eb      	b.n	8007a0a <__swsetup_r+0x1e>
 8007a32:	4b24      	ldr	r3, [pc, #144]	; (8007ac4 <__swsetup_r+0xd8>)
 8007a34:	429c      	cmp	r4, r3
 8007a36:	bf08      	it	eq
 8007a38:	68ec      	ldreq	r4, [r5, #12]
 8007a3a:	e7e6      	b.n	8007a0a <__swsetup_r+0x1e>
 8007a3c:	0758      	lsls	r0, r3, #29
 8007a3e:	d512      	bpl.n	8007a66 <__swsetup_r+0x7a>
 8007a40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a42:	b141      	cbz	r1, 8007a56 <__swsetup_r+0x6a>
 8007a44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a48:	4299      	cmp	r1, r3
 8007a4a:	d002      	beq.n	8007a52 <__swsetup_r+0x66>
 8007a4c:	4630      	mov	r0, r6
 8007a4e:	f7ff fcdb 	bl	8007408 <_free_r>
 8007a52:	2300      	movs	r3, #0
 8007a54:	6363      	str	r3, [r4, #52]	; 0x34
 8007a56:	89a3      	ldrh	r3, [r4, #12]
 8007a58:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007a5c:	81a3      	strh	r3, [r4, #12]
 8007a5e:	2300      	movs	r3, #0
 8007a60:	6063      	str	r3, [r4, #4]
 8007a62:	6923      	ldr	r3, [r4, #16]
 8007a64:	6023      	str	r3, [r4, #0]
 8007a66:	89a3      	ldrh	r3, [r4, #12]
 8007a68:	f043 0308 	orr.w	r3, r3, #8
 8007a6c:	81a3      	strh	r3, [r4, #12]
 8007a6e:	6923      	ldr	r3, [r4, #16]
 8007a70:	b94b      	cbnz	r3, 8007a86 <__swsetup_r+0x9a>
 8007a72:	89a3      	ldrh	r3, [r4, #12]
 8007a74:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007a78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a7c:	d003      	beq.n	8007a86 <__swsetup_r+0x9a>
 8007a7e:	4621      	mov	r1, r4
 8007a80:	4630      	mov	r0, r6
 8007a82:	f000 f95b 	bl	8007d3c <__smakebuf_r>
 8007a86:	89a0      	ldrh	r0, [r4, #12]
 8007a88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007a8c:	f010 0301 	ands.w	r3, r0, #1
 8007a90:	d00a      	beq.n	8007aa8 <__swsetup_r+0xbc>
 8007a92:	2300      	movs	r3, #0
 8007a94:	60a3      	str	r3, [r4, #8]
 8007a96:	6963      	ldr	r3, [r4, #20]
 8007a98:	425b      	negs	r3, r3
 8007a9a:	61a3      	str	r3, [r4, #24]
 8007a9c:	6923      	ldr	r3, [r4, #16]
 8007a9e:	b943      	cbnz	r3, 8007ab2 <__swsetup_r+0xc6>
 8007aa0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007aa4:	d1ba      	bne.n	8007a1c <__swsetup_r+0x30>
 8007aa6:	bd70      	pop	{r4, r5, r6, pc}
 8007aa8:	0781      	lsls	r1, r0, #30
 8007aaa:	bf58      	it	pl
 8007aac:	6963      	ldrpl	r3, [r4, #20]
 8007aae:	60a3      	str	r3, [r4, #8]
 8007ab0:	e7f4      	b.n	8007a9c <__swsetup_r+0xb0>
 8007ab2:	2000      	movs	r0, #0
 8007ab4:	e7f7      	b.n	8007aa6 <__swsetup_r+0xba>
 8007ab6:	bf00      	nop
 8007ab8:	20000010 	.word	0x20000010
 8007abc:	08008068 	.word	0x08008068
 8007ac0:	08008088 	.word	0x08008088
 8007ac4:	08008048 	.word	0x08008048

08007ac8 <__assert_func>:
 8007ac8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007aca:	4614      	mov	r4, r2
 8007acc:	461a      	mov	r2, r3
 8007ace:	4b09      	ldr	r3, [pc, #36]	; (8007af4 <__assert_func+0x2c>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4605      	mov	r5, r0
 8007ad4:	68d8      	ldr	r0, [r3, #12]
 8007ad6:	b14c      	cbz	r4, 8007aec <__assert_func+0x24>
 8007ad8:	4b07      	ldr	r3, [pc, #28]	; (8007af8 <__assert_func+0x30>)
 8007ada:	9100      	str	r1, [sp, #0]
 8007adc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ae0:	4906      	ldr	r1, [pc, #24]	; (8007afc <__assert_func+0x34>)
 8007ae2:	462b      	mov	r3, r5
 8007ae4:	f000 f8e0 	bl	8007ca8 <fiprintf>
 8007ae8:	f000 f9a5 	bl	8007e36 <abort>
 8007aec:	4b04      	ldr	r3, [pc, #16]	; (8007b00 <__assert_func+0x38>)
 8007aee:	461c      	mov	r4, r3
 8007af0:	e7f3      	b.n	8007ada <__assert_func+0x12>
 8007af2:	bf00      	nop
 8007af4:	20000010 	.word	0x20000010
 8007af8:	08008215 	.word	0x08008215
 8007afc:	08008222 	.word	0x08008222
 8007b00:	08008250 	.word	0x08008250

08007b04 <_close_r>:
 8007b04:	b538      	push	{r3, r4, r5, lr}
 8007b06:	4d06      	ldr	r5, [pc, #24]	; (8007b20 <_close_r+0x1c>)
 8007b08:	2300      	movs	r3, #0
 8007b0a:	4604      	mov	r4, r0
 8007b0c:	4608      	mov	r0, r1
 8007b0e:	602b      	str	r3, [r5, #0]
 8007b10:	f7f9 fdb3 	bl	800167a <_close>
 8007b14:	1c43      	adds	r3, r0, #1
 8007b16:	d102      	bne.n	8007b1e <_close_r+0x1a>
 8007b18:	682b      	ldr	r3, [r5, #0]
 8007b1a:	b103      	cbz	r3, 8007b1e <_close_r+0x1a>
 8007b1c:	6023      	str	r3, [r4, #0]
 8007b1e:	bd38      	pop	{r3, r4, r5, pc}
 8007b20:	2000038c 	.word	0x2000038c

08007b24 <__sflush_r>:
 8007b24:	898a      	ldrh	r2, [r1, #12]
 8007b26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b2a:	4605      	mov	r5, r0
 8007b2c:	0710      	lsls	r0, r2, #28
 8007b2e:	460c      	mov	r4, r1
 8007b30:	d458      	bmi.n	8007be4 <__sflush_r+0xc0>
 8007b32:	684b      	ldr	r3, [r1, #4]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	dc05      	bgt.n	8007b44 <__sflush_r+0x20>
 8007b38:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	dc02      	bgt.n	8007b44 <__sflush_r+0x20>
 8007b3e:	2000      	movs	r0, #0
 8007b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b46:	2e00      	cmp	r6, #0
 8007b48:	d0f9      	beq.n	8007b3e <__sflush_r+0x1a>
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b50:	682f      	ldr	r7, [r5, #0]
 8007b52:	602b      	str	r3, [r5, #0]
 8007b54:	d032      	beq.n	8007bbc <__sflush_r+0x98>
 8007b56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007b58:	89a3      	ldrh	r3, [r4, #12]
 8007b5a:	075a      	lsls	r2, r3, #29
 8007b5c:	d505      	bpl.n	8007b6a <__sflush_r+0x46>
 8007b5e:	6863      	ldr	r3, [r4, #4]
 8007b60:	1ac0      	subs	r0, r0, r3
 8007b62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007b64:	b10b      	cbz	r3, 8007b6a <__sflush_r+0x46>
 8007b66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b68:	1ac0      	subs	r0, r0, r3
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b70:	6a21      	ldr	r1, [r4, #32]
 8007b72:	4628      	mov	r0, r5
 8007b74:	47b0      	blx	r6
 8007b76:	1c43      	adds	r3, r0, #1
 8007b78:	89a3      	ldrh	r3, [r4, #12]
 8007b7a:	d106      	bne.n	8007b8a <__sflush_r+0x66>
 8007b7c:	6829      	ldr	r1, [r5, #0]
 8007b7e:	291d      	cmp	r1, #29
 8007b80:	d82c      	bhi.n	8007bdc <__sflush_r+0xb8>
 8007b82:	4a2a      	ldr	r2, [pc, #168]	; (8007c2c <__sflush_r+0x108>)
 8007b84:	40ca      	lsrs	r2, r1
 8007b86:	07d6      	lsls	r6, r2, #31
 8007b88:	d528      	bpl.n	8007bdc <__sflush_r+0xb8>
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	6062      	str	r2, [r4, #4]
 8007b8e:	04d9      	lsls	r1, r3, #19
 8007b90:	6922      	ldr	r2, [r4, #16]
 8007b92:	6022      	str	r2, [r4, #0]
 8007b94:	d504      	bpl.n	8007ba0 <__sflush_r+0x7c>
 8007b96:	1c42      	adds	r2, r0, #1
 8007b98:	d101      	bne.n	8007b9e <__sflush_r+0x7a>
 8007b9a:	682b      	ldr	r3, [r5, #0]
 8007b9c:	b903      	cbnz	r3, 8007ba0 <__sflush_r+0x7c>
 8007b9e:	6560      	str	r0, [r4, #84]	; 0x54
 8007ba0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007ba2:	602f      	str	r7, [r5, #0]
 8007ba4:	2900      	cmp	r1, #0
 8007ba6:	d0ca      	beq.n	8007b3e <__sflush_r+0x1a>
 8007ba8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bac:	4299      	cmp	r1, r3
 8007bae:	d002      	beq.n	8007bb6 <__sflush_r+0x92>
 8007bb0:	4628      	mov	r0, r5
 8007bb2:	f7ff fc29 	bl	8007408 <_free_r>
 8007bb6:	2000      	movs	r0, #0
 8007bb8:	6360      	str	r0, [r4, #52]	; 0x34
 8007bba:	e7c1      	b.n	8007b40 <__sflush_r+0x1c>
 8007bbc:	6a21      	ldr	r1, [r4, #32]
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	4628      	mov	r0, r5
 8007bc2:	47b0      	blx	r6
 8007bc4:	1c41      	adds	r1, r0, #1
 8007bc6:	d1c7      	bne.n	8007b58 <__sflush_r+0x34>
 8007bc8:	682b      	ldr	r3, [r5, #0]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d0c4      	beq.n	8007b58 <__sflush_r+0x34>
 8007bce:	2b1d      	cmp	r3, #29
 8007bd0:	d001      	beq.n	8007bd6 <__sflush_r+0xb2>
 8007bd2:	2b16      	cmp	r3, #22
 8007bd4:	d101      	bne.n	8007bda <__sflush_r+0xb6>
 8007bd6:	602f      	str	r7, [r5, #0]
 8007bd8:	e7b1      	b.n	8007b3e <__sflush_r+0x1a>
 8007bda:	89a3      	ldrh	r3, [r4, #12]
 8007bdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007be0:	81a3      	strh	r3, [r4, #12]
 8007be2:	e7ad      	b.n	8007b40 <__sflush_r+0x1c>
 8007be4:	690f      	ldr	r7, [r1, #16]
 8007be6:	2f00      	cmp	r7, #0
 8007be8:	d0a9      	beq.n	8007b3e <__sflush_r+0x1a>
 8007bea:	0793      	lsls	r3, r2, #30
 8007bec:	680e      	ldr	r6, [r1, #0]
 8007bee:	bf08      	it	eq
 8007bf0:	694b      	ldreq	r3, [r1, #20]
 8007bf2:	600f      	str	r7, [r1, #0]
 8007bf4:	bf18      	it	ne
 8007bf6:	2300      	movne	r3, #0
 8007bf8:	eba6 0807 	sub.w	r8, r6, r7
 8007bfc:	608b      	str	r3, [r1, #8]
 8007bfe:	f1b8 0f00 	cmp.w	r8, #0
 8007c02:	dd9c      	ble.n	8007b3e <__sflush_r+0x1a>
 8007c04:	6a21      	ldr	r1, [r4, #32]
 8007c06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007c08:	4643      	mov	r3, r8
 8007c0a:	463a      	mov	r2, r7
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	47b0      	blx	r6
 8007c10:	2800      	cmp	r0, #0
 8007c12:	dc06      	bgt.n	8007c22 <__sflush_r+0xfe>
 8007c14:	89a3      	ldrh	r3, [r4, #12]
 8007c16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c1a:	81a3      	strh	r3, [r4, #12]
 8007c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c20:	e78e      	b.n	8007b40 <__sflush_r+0x1c>
 8007c22:	4407      	add	r7, r0
 8007c24:	eba8 0800 	sub.w	r8, r8, r0
 8007c28:	e7e9      	b.n	8007bfe <__sflush_r+0xda>
 8007c2a:	bf00      	nop
 8007c2c:	20400001 	.word	0x20400001

08007c30 <_fflush_r>:
 8007c30:	b538      	push	{r3, r4, r5, lr}
 8007c32:	690b      	ldr	r3, [r1, #16]
 8007c34:	4605      	mov	r5, r0
 8007c36:	460c      	mov	r4, r1
 8007c38:	b913      	cbnz	r3, 8007c40 <_fflush_r+0x10>
 8007c3a:	2500      	movs	r5, #0
 8007c3c:	4628      	mov	r0, r5
 8007c3e:	bd38      	pop	{r3, r4, r5, pc}
 8007c40:	b118      	cbz	r0, 8007c4a <_fflush_r+0x1a>
 8007c42:	6983      	ldr	r3, [r0, #24]
 8007c44:	b90b      	cbnz	r3, 8007c4a <_fflush_r+0x1a>
 8007c46:	f7fe ff89 	bl	8006b5c <__sinit>
 8007c4a:	4b14      	ldr	r3, [pc, #80]	; (8007c9c <_fflush_r+0x6c>)
 8007c4c:	429c      	cmp	r4, r3
 8007c4e:	d11b      	bne.n	8007c88 <_fflush_r+0x58>
 8007c50:	686c      	ldr	r4, [r5, #4]
 8007c52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d0ef      	beq.n	8007c3a <_fflush_r+0xa>
 8007c5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007c5c:	07d0      	lsls	r0, r2, #31
 8007c5e:	d404      	bmi.n	8007c6a <_fflush_r+0x3a>
 8007c60:	0599      	lsls	r1, r3, #22
 8007c62:	d402      	bmi.n	8007c6a <_fflush_r+0x3a>
 8007c64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c66:	f7ff f81c 	bl	8006ca2 <__retarget_lock_acquire_recursive>
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	4621      	mov	r1, r4
 8007c6e:	f7ff ff59 	bl	8007b24 <__sflush_r>
 8007c72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c74:	07da      	lsls	r2, r3, #31
 8007c76:	4605      	mov	r5, r0
 8007c78:	d4e0      	bmi.n	8007c3c <_fflush_r+0xc>
 8007c7a:	89a3      	ldrh	r3, [r4, #12]
 8007c7c:	059b      	lsls	r3, r3, #22
 8007c7e:	d4dd      	bmi.n	8007c3c <_fflush_r+0xc>
 8007c80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c82:	f7ff f80f 	bl	8006ca4 <__retarget_lock_release_recursive>
 8007c86:	e7d9      	b.n	8007c3c <_fflush_r+0xc>
 8007c88:	4b05      	ldr	r3, [pc, #20]	; (8007ca0 <_fflush_r+0x70>)
 8007c8a:	429c      	cmp	r4, r3
 8007c8c:	d101      	bne.n	8007c92 <_fflush_r+0x62>
 8007c8e:	68ac      	ldr	r4, [r5, #8]
 8007c90:	e7df      	b.n	8007c52 <_fflush_r+0x22>
 8007c92:	4b04      	ldr	r3, [pc, #16]	; (8007ca4 <_fflush_r+0x74>)
 8007c94:	429c      	cmp	r4, r3
 8007c96:	bf08      	it	eq
 8007c98:	68ec      	ldreq	r4, [r5, #12]
 8007c9a:	e7da      	b.n	8007c52 <_fflush_r+0x22>
 8007c9c:	08008068 	.word	0x08008068
 8007ca0:	08008088 	.word	0x08008088
 8007ca4:	08008048 	.word	0x08008048

08007ca8 <fiprintf>:
 8007ca8:	b40e      	push	{r1, r2, r3}
 8007caa:	b503      	push	{r0, r1, lr}
 8007cac:	4601      	mov	r1, r0
 8007cae:	ab03      	add	r3, sp, #12
 8007cb0:	4805      	ldr	r0, [pc, #20]	; (8007cc8 <fiprintf+0x20>)
 8007cb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cb6:	6800      	ldr	r0, [r0, #0]
 8007cb8:	9301      	str	r3, [sp, #4]
 8007cba:	f7ff fcaf 	bl	800761c <_vfiprintf_r>
 8007cbe:	b002      	add	sp, #8
 8007cc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007cc4:	b003      	add	sp, #12
 8007cc6:	4770      	bx	lr
 8007cc8:	20000010 	.word	0x20000010

08007ccc <_lseek_r>:
 8007ccc:	b538      	push	{r3, r4, r5, lr}
 8007cce:	4d07      	ldr	r5, [pc, #28]	; (8007cec <_lseek_r+0x20>)
 8007cd0:	4604      	mov	r4, r0
 8007cd2:	4608      	mov	r0, r1
 8007cd4:	4611      	mov	r1, r2
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	602a      	str	r2, [r5, #0]
 8007cda:	461a      	mov	r2, r3
 8007cdc:	f7f9 fcf4 	bl	80016c8 <_lseek>
 8007ce0:	1c43      	adds	r3, r0, #1
 8007ce2:	d102      	bne.n	8007cea <_lseek_r+0x1e>
 8007ce4:	682b      	ldr	r3, [r5, #0]
 8007ce6:	b103      	cbz	r3, 8007cea <_lseek_r+0x1e>
 8007ce8:	6023      	str	r3, [r4, #0]
 8007cea:	bd38      	pop	{r3, r4, r5, pc}
 8007cec:	2000038c 	.word	0x2000038c

08007cf0 <__swhatbuf_r>:
 8007cf0:	b570      	push	{r4, r5, r6, lr}
 8007cf2:	460e      	mov	r6, r1
 8007cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007cf8:	2900      	cmp	r1, #0
 8007cfa:	b096      	sub	sp, #88	; 0x58
 8007cfc:	4614      	mov	r4, r2
 8007cfe:	461d      	mov	r5, r3
 8007d00:	da08      	bge.n	8007d14 <__swhatbuf_r+0x24>
 8007d02:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007d06:	2200      	movs	r2, #0
 8007d08:	602a      	str	r2, [r5, #0]
 8007d0a:	061a      	lsls	r2, r3, #24
 8007d0c:	d410      	bmi.n	8007d30 <__swhatbuf_r+0x40>
 8007d0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d12:	e00e      	b.n	8007d32 <__swhatbuf_r+0x42>
 8007d14:	466a      	mov	r2, sp
 8007d16:	f000 f895 	bl	8007e44 <_fstat_r>
 8007d1a:	2800      	cmp	r0, #0
 8007d1c:	dbf1      	blt.n	8007d02 <__swhatbuf_r+0x12>
 8007d1e:	9a01      	ldr	r2, [sp, #4]
 8007d20:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007d24:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007d28:	425a      	negs	r2, r3
 8007d2a:	415a      	adcs	r2, r3
 8007d2c:	602a      	str	r2, [r5, #0]
 8007d2e:	e7ee      	b.n	8007d0e <__swhatbuf_r+0x1e>
 8007d30:	2340      	movs	r3, #64	; 0x40
 8007d32:	2000      	movs	r0, #0
 8007d34:	6023      	str	r3, [r4, #0]
 8007d36:	b016      	add	sp, #88	; 0x58
 8007d38:	bd70      	pop	{r4, r5, r6, pc}
	...

08007d3c <__smakebuf_r>:
 8007d3c:	898b      	ldrh	r3, [r1, #12]
 8007d3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007d40:	079d      	lsls	r5, r3, #30
 8007d42:	4606      	mov	r6, r0
 8007d44:	460c      	mov	r4, r1
 8007d46:	d507      	bpl.n	8007d58 <__smakebuf_r+0x1c>
 8007d48:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007d4c:	6023      	str	r3, [r4, #0]
 8007d4e:	6123      	str	r3, [r4, #16]
 8007d50:	2301      	movs	r3, #1
 8007d52:	6163      	str	r3, [r4, #20]
 8007d54:	b002      	add	sp, #8
 8007d56:	bd70      	pop	{r4, r5, r6, pc}
 8007d58:	ab01      	add	r3, sp, #4
 8007d5a:	466a      	mov	r2, sp
 8007d5c:	f7ff ffc8 	bl	8007cf0 <__swhatbuf_r>
 8007d60:	9900      	ldr	r1, [sp, #0]
 8007d62:	4605      	mov	r5, r0
 8007d64:	4630      	mov	r0, r6
 8007d66:	f7ff fbbb 	bl	80074e0 <_malloc_r>
 8007d6a:	b948      	cbnz	r0, 8007d80 <__smakebuf_r+0x44>
 8007d6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d70:	059a      	lsls	r2, r3, #22
 8007d72:	d4ef      	bmi.n	8007d54 <__smakebuf_r+0x18>
 8007d74:	f023 0303 	bic.w	r3, r3, #3
 8007d78:	f043 0302 	orr.w	r3, r3, #2
 8007d7c:	81a3      	strh	r3, [r4, #12]
 8007d7e:	e7e3      	b.n	8007d48 <__smakebuf_r+0xc>
 8007d80:	4b0d      	ldr	r3, [pc, #52]	; (8007db8 <__smakebuf_r+0x7c>)
 8007d82:	62b3      	str	r3, [r6, #40]	; 0x28
 8007d84:	89a3      	ldrh	r3, [r4, #12]
 8007d86:	6020      	str	r0, [r4, #0]
 8007d88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d8c:	81a3      	strh	r3, [r4, #12]
 8007d8e:	9b00      	ldr	r3, [sp, #0]
 8007d90:	6163      	str	r3, [r4, #20]
 8007d92:	9b01      	ldr	r3, [sp, #4]
 8007d94:	6120      	str	r0, [r4, #16]
 8007d96:	b15b      	cbz	r3, 8007db0 <__smakebuf_r+0x74>
 8007d98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d9c:	4630      	mov	r0, r6
 8007d9e:	f000 f863 	bl	8007e68 <_isatty_r>
 8007da2:	b128      	cbz	r0, 8007db0 <__smakebuf_r+0x74>
 8007da4:	89a3      	ldrh	r3, [r4, #12]
 8007da6:	f023 0303 	bic.w	r3, r3, #3
 8007daa:	f043 0301 	orr.w	r3, r3, #1
 8007dae:	81a3      	strh	r3, [r4, #12]
 8007db0:	89a0      	ldrh	r0, [r4, #12]
 8007db2:	4305      	orrs	r5, r0
 8007db4:	81a5      	strh	r5, [r4, #12]
 8007db6:	e7cd      	b.n	8007d54 <__smakebuf_r+0x18>
 8007db8:	08006af5 	.word	0x08006af5

08007dbc <__ascii_mbtowc>:
 8007dbc:	b082      	sub	sp, #8
 8007dbe:	b901      	cbnz	r1, 8007dc2 <__ascii_mbtowc+0x6>
 8007dc0:	a901      	add	r1, sp, #4
 8007dc2:	b142      	cbz	r2, 8007dd6 <__ascii_mbtowc+0x1a>
 8007dc4:	b14b      	cbz	r3, 8007dda <__ascii_mbtowc+0x1e>
 8007dc6:	7813      	ldrb	r3, [r2, #0]
 8007dc8:	600b      	str	r3, [r1, #0]
 8007dca:	7812      	ldrb	r2, [r2, #0]
 8007dcc:	1e10      	subs	r0, r2, #0
 8007dce:	bf18      	it	ne
 8007dd0:	2001      	movne	r0, #1
 8007dd2:	b002      	add	sp, #8
 8007dd4:	4770      	bx	lr
 8007dd6:	4610      	mov	r0, r2
 8007dd8:	e7fb      	b.n	8007dd2 <__ascii_mbtowc+0x16>
 8007dda:	f06f 0001 	mvn.w	r0, #1
 8007dde:	e7f8      	b.n	8007dd2 <__ascii_mbtowc+0x16>

08007de0 <__malloc_lock>:
 8007de0:	4801      	ldr	r0, [pc, #4]	; (8007de8 <__malloc_lock+0x8>)
 8007de2:	f7fe bf5e 	b.w	8006ca2 <__retarget_lock_acquire_recursive>
 8007de6:	bf00      	nop
 8007de8:	20000380 	.word	0x20000380

08007dec <__malloc_unlock>:
 8007dec:	4801      	ldr	r0, [pc, #4]	; (8007df4 <__malloc_unlock+0x8>)
 8007dee:	f7fe bf59 	b.w	8006ca4 <__retarget_lock_release_recursive>
 8007df2:	bf00      	nop
 8007df4:	20000380 	.word	0x20000380

08007df8 <_read_r>:
 8007df8:	b538      	push	{r3, r4, r5, lr}
 8007dfa:	4d07      	ldr	r5, [pc, #28]	; (8007e18 <_read_r+0x20>)
 8007dfc:	4604      	mov	r4, r0
 8007dfe:	4608      	mov	r0, r1
 8007e00:	4611      	mov	r1, r2
 8007e02:	2200      	movs	r2, #0
 8007e04:	602a      	str	r2, [r5, #0]
 8007e06:	461a      	mov	r2, r3
 8007e08:	f7f9 fbfe 	bl	8001608 <_read>
 8007e0c:	1c43      	adds	r3, r0, #1
 8007e0e:	d102      	bne.n	8007e16 <_read_r+0x1e>
 8007e10:	682b      	ldr	r3, [r5, #0]
 8007e12:	b103      	cbz	r3, 8007e16 <_read_r+0x1e>
 8007e14:	6023      	str	r3, [r4, #0]
 8007e16:	bd38      	pop	{r3, r4, r5, pc}
 8007e18:	2000038c 	.word	0x2000038c

08007e1c <__ascii_wctomb>:
 8007e1c:	b149      	cbz	r1, 8007e32 <__ascii_wctomb+0x16>
 8007e1e:	2aff      	cmp	r2, #255	; 0xff
 8007e20:	bf85      	ittet	hi
 8007e22:	238a      	movhi	r3, #138	; 0x8a
 8007e24:	6003      	strhi	r3, [r0, #0]
 8007e26:	700a      	strbls	r2, [r1, #0]
 8007e28:	f04f 30ff 	movhi.w	r0, #4294967295
 8007e2c:	bf98      	it	ls
 8007e2e:	2001      	movls	r0, #1
 8007e30:	4770      	bx	lr
 8007e32:	4608      	mov	r0, r1
 8007e34:	4770      	bx	lr

08007e36 <abort>:
 8007e36:	b508      	push	{r3, lr}
 8007e38:	2006      	movs	r0, #6
 8007e3a:	f000 f84d 	bl	8007ed8 <raise>
 8007e3e:	2001      	movs	r0, #1
 8007e40:	f7f9 fbd8 	bl	80015f4 <_exit>

08007e44 <_fstat_r>:
 8007e44:	b538      	push	{r3, r4, r5, lr}
 8007e46:	4d07      	ldr	r5, [pc, #28]	; (8007e64 <_fstat_r+0x20>)
 8007e48:	2300      	movs	r3, #0
 8007e4a:	4604      	mov	r4, r0
 8007e4c:	4608      	mov	r0, r1
 8007e4e:	4611      	mov	r1, r2
 8007e50:	602b      	str	r3, [r5, #0]
 8007e52:	f7f9 fc1e 	bl	8001692 <_fstat>
 8007e56:	1c43      	adds	r3, r0, #1
 8007e58:	d102      	bne.n	8007e60 <_fstat_r+0x1c>
 8007e5a:	682b      	ldr	r3, [r5, #0]
 8007e5c:	b103      	cbz	r3, 8007e60 <_fstat_r+0x1c>
 8007e5e:	6023      	str	r3, [r4, #0]
 8007e60:	bd38      	pop	{r3, r4, r5, pc}
 8007e62:	bf00      	nop
 8007e64:	2000038c 	.word	0x2000038c

08007e68 <_isatty_r>:
 8007e68:	b538      	push	{r3, r4, r5, lr}
 8007e6a:	4d06      	ldr	r5, [pc, #24]	; (8007e84 <_isatty_r+0x1c>)
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	4604      	mov	r4, r0
 8007e70:	4608      	mov	r0, r1
 8007e72:	602b      	str	r3, [r5, #0]
 8007e74:	f7f9 fc1d 	bl	80016b2 <_isatty>
 8007e78:	1c43      	adds	r3, r0, #1
 8007e7a:	d102      	bne.n	8007e82 <_isatty_r+0x1a>
 8007e7c:	682b      	ldr	r3, [r5, #0]
 8007e7e:	b103      	cbz	r3, 8007e82 <_isatty_r+0x1a>
 8007e80:	6023      	str	r3, [r4, #0]
 8007e82:	bd38      	pop	{r3, r4, r5, pc}
 8007e84:	2000038c 	.word	0x2000038c

08007e88 <_raise_r>:
 8007e88:	291f      	cmp	r1, #31
 8007e8a:	b538      	push	{r3, r4, r5, lr}
 8007e8c:	4604      	mov	r4, r0
 8007e8e:	460d      	mov	r5, r1
 8007e90:	d904      	bls.n	8007e9c <_raise_r+0x14>
 8007e92:	2316      	movs	r3, #22
 8007e94:	6003      	str	r3, [r0, #0]
 8007e96:	f04f 30ff 	mov.w	r0, #4294967295
 8007e9a:	bd38      	pop	{r3, r4, r5, pc}
 8007e9c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007e9e:	b112      	cbz	r2, 8007ea6 <_raise_r+0x1e>
 8007ea0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007ea4:	b94b      	cbnz	r3, 8007eba <_raise_r+0x32>
 8007ea6:	4620      	mov	r0, r4
 8007ea8:	f000 f830 	bl	8007f0c <_getpid_r>
 8007eac:	462a      	mov	r2, r5
 8007eae:	4601      	mov	r1, r0
 8007eb0:	4620      	mov	r0, r4
 8007eb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007eb6:	f000 b817 	b.w	8007ee8 <_kill_r>
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d00a      	beq.n	8007ed4 <_raise_r+0x4c>
 8007ebe:	1c59      	adds	r1, r3, #1
 8007ec0:	d103      	bne.n	8007eca <_raise_r+0x42>
 8007ec2:	2316      	movs	r3, #22
 8007ec4:	6003      	str	r3, [r0, #0]
 8007ec6:	2001      	movs	r0, #1
 8007ec8:	e7e7      	b.n	8007e9a <_raise_r+0x12>
 8007eca:	2400      	movs	r4, #0
 8007ecc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007ed0:	4628      	mov	r0, r5
 8007ed2:	4798      	blx	r3
 8007ed4:	2000      	movs	r0, #0
 8007ed6:	e7e0      	b.n	8007e9a <_raise_r+0x12>

08007ed8 <raise>:
 8007ed8:	4b02      	ldr	r3, [pc, #8]	; (8007ee4 <raise+0xc>)
 8007eda:	4601      	mov	r1, r0
 8007edc:	6818      	ldr	r0, [r3, #0]
 8007ede:	f7ff bfd3 	b.w	8007e88 <_raise_r>
 8007ee2:	bf00      	nop
 8007ee4:	20000010 	.word	0x20000010

08007ee8 <_kill_r>:
 8007ee8:	b538      	push	{r3, r4, r5, lr}
 8007eea:	4d07      	ldr	r5, [pc, #28]	; (8007f08 <_kill_r+0x20>)
 8007eec:	2300      	movs	r3, #0
 8007eee:	4604      	mov	r4, r0
 8007ef0:	4608      	mov	r0, r1
 8007ef2:	4611      	mov	r1, r2
 8007ef4:	602b      	str	r3, [r5, #0]
 8007ef6:	f7f9 fb6d 	bl	80015d4 <_kill>
 8007efa:	1c43      	adds	r3, r0, #1
 8007efc:	d102      	bne.n	8007f04 <_kill_r+0x1c>
 8007efe:	682b      	ldr	r3, [r5, #0]
 8007f00:	b103      	cbz	r3, 8007f04 <_kill_r+0x1c>
 8007f02:	6023      	str	r3, [r4, #0]
 8007f04:	bd38      	pop	{r3, r4, r5, pc}
 8007f06:	bf00      	nop
 8007f08:	2000038c 	.word	0x2000038c

08007f0c <_getpid_r>:
 8007f0c:	f7f9 bb5a 	b.w	80015c4 <_getpid>

08007f10 <_init>:
 8007f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f12:	bf00      	nop
 8007f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f16:	bc08      	pop	{r3}
 8007f18:	469e      	mov	lr, r3
 8007f1a:	4770      	bx	lr

08007f1c <_fini>:
 8007f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f1e:	bf00      	nop
 8007f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f22:	bc08      	pop	{r3}
 8007f24:	469e      	mov	lr, r3
 8007f26:	4770      	bx	lr
