Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 24 11:59:26 2021
| Host         : DESKTOP-AV7OBB1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapperPart1_timing_summary_routed.rpt -pb wrapperPart1_timing_summary_routed.pb -rpx wrapperPart1_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapperPart1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.097        0.000                      0                   68        0.249        0.000                      0                   68        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.097        0.000                      0                   68        0.249        0.000                      0                   68        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 2.347ns (59.268%)  route 1.613ns (40.732%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.733     5.336    freq1Hz/clk
    SLICE_X86Y51         FDRE                                         r  freq1Hz/s_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  freq1Hz/s_cnt_reg[1]/Q
                         net (fo=2, routed)           0.650     6.442    freq1Hz/s_cnt[1]
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.098 r  freq1Hz/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.098    freq1Hz/s_cnt0_carry_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  freq1Hz/s_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.212    freq1Hz/s_cnt0_carry__0_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  freq1Hz/s_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.326    freq1Hz/s_cnt0_carry__1_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  freq1Hz/s_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.440    freq1Hz/s_cnt0_carry__2_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  freq1Hz/s_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.554    freq1Hz/s_cnt0_carry__3_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  freq1Hz/s_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.668    freq1Hz/s_cnt0_carry__4_n_0
    SLICE_X87Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.002 r  freq1Hz/s_cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.963     8.965    freq1Hz/data0[26]
    SLICE_X88Y54         LUT4 (Prop_lut4_I3_O)        0.331     9.296 r  freq1Hz/s_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     9.296    freq1Hz/s_cnt_0[26]
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    freq1Hz/clk
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[26]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y54         FDRE (Setup_fdre_C_D)        0.118    15.392    freq1Hz/s_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.890ns (23.975%)  route 2.822ns (76.025%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    freq1Hz/clk
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  freq1Hz/s_cnt_reg[21]/Q
                         net (fo=2, routed)           0.806     6.659    freq1Hz/s_cnt[21]
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  freq1Hz/s_cnt[26]_i_5/O
                         net (fo=1, routed)           0.971     7.754    freq1Hz/s_cnt[26]_i_5_n_0
    SLICE_X88Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.878 r  freq1Hz/s_cnt[26]_i_2/O
                         net (fo=27, routed)          1.045     8.923    freq1Hz/s_cnt[26]_i_2_n_0
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.124     9.047 r  freq1Hz/s_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.047    freq1Hz/s_cnt_0[13]
    SLICE_X86Y53         FDRE                                         r  freq1Hz/s_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    freq1Hz/clk
    SLICE_X86Y53         FDRE                                         r  freq1Hz/s_cnt_reg[13]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y53         FDRE (Setup_fdre_C_D)        0.029    15.303    freq1Hz/s_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.890ns (24.005%)  route 2.818ns (75.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    freq1Hz/clk
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  freq1Hz/s_cnt_reg[21]/Q
                         net (fo=2, routed)           0.806     6.659    freq1Hz/s_cnt[21]
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  freq1Hz/s_cnt[26]_i_5/O
                         net (fo=1, routed)           0.971     7.754    freq1Hz/s_cnt[26]_i_5_n_0
    SLICE_X88Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.878 r  freq1Hz/s_cnt[26]_i_2/O
                         net (fo=27, routed)          1.040     8.918    freq1Hz/s_cnt[26]_i_2_n_0
    SLICE_X86Y54         LUT4 (Prop_lut4_I0_O)        0.124     9.042 r  freq1Hz/s_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.042    freq1Hz/s_cnt_0[22]
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    freq1Hz/clk
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[22]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y54         FDRE (Setup_fdre_C_D)        0.031    15.305    freq1Hz/s_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.918ns (24.544%)  route 2.822ns (75.456%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    freq1Hz/clk
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  freq1Hz/s_cnt_reg[21]/Q
                         net (fo=2, routed)           0.806     6.659    freq1Hz/s_cnt[21]
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  freq1Hz/s_cnt[26]_i_5/O
                         net (fo=1, routed)           0.971     7.754    freq1Hz/s_cnt[26]_i_5_n_0
    SLICE_X88Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.878 r  freq1Hz/s_cnt[26]_i_2/O
                         net (fo=27, routed)          1.045     8.923    freq1Hz/s_cnt[26]_i_2_n_0
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.152     9.075 r  freq1Hz/s_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     9.075    freq1Hz/s_cnt_0[15]
    SLICE_X86Y53         FDRE                                         r  freq1Hz/s_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    freq1Hz/clk
    SLICE_X86Y53         FDRE                                         r  freq1Hz/s_cnt_reg[15]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y53         FDRE (Setup_fdre_C_D)        0.075    15.349    freq1Hz/s_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.920ns (24.615%)  route 2.818ns (75.385%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    freq1Hz/clk
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  freq1Hz/s_cnt_reg[21]/Q
                         net (fo=2, routed)           0.806     6.659    freq1Hz/s_cnt[21]
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  freq1Hz/s_cnt[26]_i_5/O
                         net (fo=1, routed)           0.971     7.754    freq1Hz/s_cnt[26]_i_5_n_0
    SLICE_X88Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.878 r  freq1Hz/s_cnt[26]_i_2/O
                         net (fo=27, routed)          1.040     8.918    freq1Hz/s_cnt[26]_i_2_n_0
    SLICE_X86Y54         LUT4 (Prop_lut4_I0_O)        0.154     9.072 r  freq1Hz/s_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.072    freq1Hz/s_cnt_0[24]
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    freq1Hz/clk
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[24]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y54         FDRE (Setup_fdre_C_D)        0.075    15.349    freq1Hz/s_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.890ns (24.315%)  route 2.770ns (75.685%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    freq1Hz/clk
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  freq1Hz/s_cnt_reg[21]/Q
                         net (fo=2, routed)           0.806     6.659    freq1Hz/s_cnt[21]
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  freq1Hz/s_cnt[26]_i_5/O
                         net (fo=1, routed)           0.971     7.754    freq1Hz/s_cnt[26]_i_5_n_0
    SLICE_X88Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.878 r  freq1Hz/s_cnt[26]_i_2/O
                         net (fo=27, routed)          0.993     8.871    freq1Hz/s_cnt[26]_i_2_n_0
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.995 r  freq1Hz/s_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     8.995    freq1Hz/s_cnt_0[14]
    SLICE_X86Y53         FDRE                                         r  freq1Hz/s_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    freq1Hz/clk
    SLICE_X86Y53         FDRE                                         r  freq1Hz/s_cnt_reg[14]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y53         FDRE (Setup_fdre_C_D)        0.031    15.305    freq1Hz/s_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.916ns (24.849%)  route 2.770ns (75.151%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    freq1Hz/clk
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  freq1Hz/s_cnt_reg[21]/Q
                         net (fo=2, routed)           0.806     6.659    freq1Hz/s_cnt[21]
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  freq1Hz/s_cnt[26]_i_5/O
                         net (fo=1, routed)           0.971     7.754    freq1Hz/s_cnt[26]_i_5_n_0
    SLICE_X88Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.878 r  freq1Hz/s_cnt[26]_i_2/O
                         net (fo=27, routed)          0.993     8.871    freq1Hz/s_cnt[26]_i_2_n_0
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.150     9.021 r  freq1Hz/s_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.021    freq1Hz/s_cnt_0[16]
    SLICE_X86Y53         FDRE                                         r  freq1Hz/s_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    freq1Hz/clk
    SLICE_X86Y53         FDRE                                         r  freq1Hz/s_cnt_reg[16]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y53         FDRE (Setup_fdre_C_D)        0.075    15.349    freq1Hz/s_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.890ns (24.187%)  route 2.790ns (75.813%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    freq1Hz/clk
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  freq1Hz/s_cnt_reg[21]/Q
                         net (fo=2, routed)           0.806     6.659    freq1Hz/s_cnt[21]
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  freq1Hz/s_cnt[26]_i_5/O
                         net (fo=1, routed)           0.971     7.754    freq1Hz/s_cnt[26]_i_5_n_0
    SLICE_X88Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.878 r  freq1Hz/s_cnt[26]_i_2/O
                         net (fo=27, routed)          1.012     8.890    freq1Hz/s_cnt[26]_i_2_n_0
    SLICE_X88Y51         LUT4 (Prop_lut4_I0_O)        0.124     9.014 r  freq1Hz/s_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.014    freq1Hz/s_cnt_0[5]
    SLICE_X88Y51         FDRE                                         r  freq1Hz/s_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.613    15.036    freq1Hz/clk
    SLICE_X88Y51         FDRE                                         r  freq1Hz/s_cnt_reg[5]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X88Y51         FDRE (Setup_fdre_C_D)        0.081    15.356    freq1Hz/s_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.890ns (24.537%)  route 2.737ns (75.463%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    freq1Hz/clk
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  freq1Hz/s_cnt_reg[21]/Q
                         net (fo=2, routed)           0.806     6.659    freq1Hz/s_cnt[21]
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  freq1Hz/s_cnt[26]_i_5/O
                         net (fo=1, routed)           0.971     7.754    freq1Hz/s_cnt[26]_i_5_n_0
    SLICE_X88Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.878 r  freq1Hz/s_cnt[26]_i_2/O
                         net (fo=27, routed)          0.960     8.838    freq1Hz/s_cnt[26]_i_2_n_0
    SLICE_X86Y52         LUT4 (Prop_lut4_I0_O)        0.124     8.962 r  freq1Hz/s_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     8.962    freq1Hz/s_cnt_0[11]
    SLICE_X86Y52         FDRE                                         r  freq1Hz/s_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.613    15.036    freq1Hz/clk
    SLICE_X86Y52         FDRE                                         r  freq1Hz/s_cnt_reg[11]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y52         FDRE (Setup_fdre_C_D)        0.031    15.306    freq1Hz/s_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 freq1Hz/s_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.918ns (24.760%)  route 2.790ns (75.240%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.732     5.335    freq1Hz/clk
    SLICE_X88Y54         FDRE                                         r  freq1Hz/s_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.518     5.853 f  freq1Hz/s_cnt_reg[21]/Q
                         net (fo=2, routed)           0.806     6.659    freq1Hz/s_cnt[21]
    SLICE_X88Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.783 r  freq1Hz/s_cnt[26]_i_5/O
                         net (fo=1, routed)           0.971     7.754    freq1Hz/s_cnt[26]_i_5_n_0
    SLICE_X88Y51         LUT5 (Prop_lut5_I3_O)        0.124     7.878 r  freq1Hz/s_cnt[26]_i_2/O
                         net (fo=27, routed)          1.012     8.890    freq1Hz/s_cnt[26]_i_2_n_0
    SLICE_X88Y51         LUT4 (Prop_lut4_I0_O)        0.152     9.042 r  freq1Hz/s_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.042    freq1Hz/s_cnt_0[7]
    SLICE_X88Y51         FDRE                                         r  freq1Hz/s_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.613    15.036    freq1Hz/clk
    SLICE_X88Y51         FDRE                                         r  freq1Hz/s_cnt_reg[7]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X88Y51         FDRE (Setup_fdre_C_D)        0.118    15.393    freq1Hz/s_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.393    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  6.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 freq1Hz/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.608     1.527    freq1Hz/clk
    SLICE_X88Y51         FDRE                                         r  freq1Hz/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDRE (Prop_fdre_C_Q)         0.164     1.691 f  freq1Hz/s_cnt_reg[0]/Q
                         net (fo=3, routed)           0.175     1.867    freq1Hz/s_cnt[0]
    SLICE_X88Y51         LUT1 (Prop_lut1_I0_O)        0.043     1.910 r  freq1Hz/s_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.910    freq1Hz/s_cnt_0[0]
    SLICE_X88Y51         FDRE                                         r  freq1Hz/s_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.880     2.045    freq1Hz/clk
    SLICE_X88Y51         FDRE                                         r  freq1Hz/s_cnt_reg[0]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X88Y51         FDRE (Hold_fdre_C_D)         0.133     1.660    freq1Hz/s_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter4bits/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    counter4bits/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  counter4bits/s_count_reg[0]/Q
                         net (fo=5, routed)           0.179     1.847    counter4bits/out[0]
    SLICE_X89Y53         LUT2 (Prop_lut2_I0_O)        0.042     1.889 r  counter4bits/s_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    counter4bits/plusOp[1]
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[1]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y53         FDRE (Hold_fdre_C_D)         0.107     1.633    counter4bits/s_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 counter4bits/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    counter4bits/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  counter4bits/s_count_reg[0]/Q
                         net (fo=5, routed)           0.181     1.849    counter4bits/out[0]
    SLICE_X89Y53         LUT4 (Prop_lut4_I1_O)        0.043     1.892 r  counter4bits/s_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.892    counter4bits/plusOp[3]
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[3]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y53         FDRE (Hold_fdre_C_D)         0.107     1.633    counter4bits/s_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter4bits/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    counter4bits/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  counter4bits/s_count_reg[0]/Q
                         net (fo=5, routed)           0.179     1.847    counter4bits/out[0]
    SLICE_X89Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.892 r  counter4bits/s_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    counter4bits/plusOp[0]
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[0]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y53         FDRE (Hold_fdre_C_D)         0.091     1.617    counter4bits/s_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter4bits/s_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    counter4bits/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  counter4bits/s_count_reg[0]/Q
                         net (fo=5, routed)           0.181     1.849    counter4bits/out[0]
    SLICE_X89Y53         LUT3 (Prop_lut3_I0_O)        0.045     1.894 r  counter4bits/s_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.894    counter4bits/plusOp[2]
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[2]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y53         FDRE (Hold_fdre_C_D)         0.092     1.618    counter4bits/s_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 freq1Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    freq1Hz/clk
    SLICE_X88Y53         FDRE                                         r  freq1Hz/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  freq1Hz/pulse_reg/Q
                         net (fo=4, routed)           0.116     1.806    counter4bits/E[0]
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[0]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X89Y53         FDRE (Hold_fdre_C_CE)       -0.039     1.500    counter4bits/s_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 freq1Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    freq1Hz/clk
    SLICE_X88Y53         FDRE                                         r  freq1Hz/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  freq1Hz/pulse_reg/Q
                         net (fo=4, routed)           0.116     1.806    counter4bits/E[0]
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[1]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X89Y53         FDRE (Hold_fdre_C_CE)       -0.039     1.500    counter4bits/s_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 freq1Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    freq1Hz/clk
    SLICE_X88Y53         FDRE                                         r  freq1Hz/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  freq1Hz/pulse_reg/Q
                         net (fo=4, routed)           0.116     1.806    counter4bits/E[0]
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[2]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X89Y53         FDRE (Hold_fdre_C_CE)       -0.039     1.500    counter4bits/s_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 freq1Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter4bits/s_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    freq1Hz/clk
    SLICE_X88Y53         FDRE                                         r  freq1Hz/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  freq1Hz/pulse_reg/Q
                         net (fo=4, routed)           0.116     1.806    counter4bits/E[0]
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    counter4bits/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  counter4bits/s_count_reg[3]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X89Y53         FDRE (Hold_fdre_C_CE)       -0.039     1.500    counter4bits/s_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 s_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freq1Hz/s_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.681%)  route 0.271ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  s_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  s_reset_reg/Q
                         net (fo=32, routed)          0.271     1.960    freq1Hz/SR[0]
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    freq1Hz/clk
    SLICE_X86Y54         FDRE                                         r  freq1Hz/s_cnt_reg[17]/C
                         clock pessimism             -0.479     1.564    
    SLICE_X86Y54         FDRE (Hold_fdre_C_R)        -0.018     1.546    freq1Hz/s_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    counter4bits/s_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    counter4bits/s_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    counter4bits/s_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y53    counter4bits/s_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y53    freq1Hz/pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y51    freq1Hz/s_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52    freq1Hz/s_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52    freq1Hz/s_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y52    freq1Hz/s_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    s_reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    counter4bits/s_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    counter4bits/s_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    counter4bits/s_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    counter4bits/s_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    freq1Hz/pulse_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y51    freq1Hz/s_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    freq1Hz/s_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    freq1Hz/s_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y52    freq1Hz/s_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y57    s_reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    counter4bits/s_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    counter4bits/s_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    counter4bits/s_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    counter4bits/s_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    counter4bits/s_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    counter4bits/s_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    counter4bits/s_count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    counter4bits/s_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y53    freq1Hz/pulse_reg/C



