// Seed: 181661795
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri id_3,
    input wire id_4,
    output uwire id_5,
    output wand id_6,
    output tri0 id_7,
    output tri0 id_8
    , id_15,
    input tri0 id_9,
    input wand id_10,
    output tri1 id_11,
    output wand id_12,
    input tri0 id_13
);
  assign id_7 = 1;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output wand id_2,
    output tri id_3,
    input tri1 id_4,
    input supply1 id_5
    , id_21,
    input tri1 id_6,
    input wire id_7,
    input wor id_8,
    input wire id_9,
    input wire id_10,
    input tri0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    output tri0 id_15,
    output tri0 id_16,
    input tri1 id_17,
    input wire id_18,
    input supply1 id_19
);
  assign id_3 = id_17;
  module_0(
      id_0, id_13, id_7, id_8, id_19, id_3, id_16, id_15, id_15, id_10, id_12, id_15, id_3, id_4
  );
endmodule
