# HDLGen application
- Open-source application wizard
- Generates digital logic component FPGA design projects, HDL models, HDL testbenches and TCL scripts
- Can be used to support teaching of digital systems and computer architecture design, 
  e.g, vicilogic online learning, assessment and remote FPGA prototying courses 
  [vicilogic.com](https://www.vicilogic.com)

# HDLGen support
- Supports FPGA Electronic Design Automation (EDA) toolsuites
	- AMD Xilinx Vivado V2019.1
	- Intel Quartus V21.1.1.850 (in progress)

- Generates  
	- EDA tool project folders, files and TCL scripts
	- Synthesisable Hardware Description Language (HDL) models
		- VHDL 
		- Verilog (in progress)
	- HDL testbench

## Created by 
Abishek Bupathi and Fearghal Morgan
- National University of Ireland, Galway
- [vicilogic.com](https://www.vicilogic.com)

## HDLGen download and installation
- [Download python3](https://www.python.org)
- [HDLGen github repository](https://github.com/abishek-bupathi/HDLGen)

Created by Abishek Bupathi and Fearghal Morgan

## [Contact Us](mailto:fearghal.morgan@nuigalway.ie?subject=HDLGen email) with comments/suggestions

## EDA toolsuite download links

- [AMD Xilinx Vivado free webpack version 2019.1 (windows)](https://www.xilinx.com/member/forms/download/xef-vivado.html?filename=Xilinx_Vivado_SDK_Web_2019.1_0524_1430_Win64.exe)
- [Intel Quartus version 21.1.1.850 (windows)](https://www.intel.com/content/www/us/en/software-kit/736595/intel-quartus-prime-standard-edition-design-software-version-21-1-1-for-windows.html)