// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s_HH_
#define _tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s_tanh_taGfk.h"

namespace ap_rtl {

struct tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s : public sc_module {
    // Port declarations 67
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<16> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<16> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<16> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<16> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_in< sc_lv<16> > data_V_data_8_V_dout;
    sc_in< sc_logic > data_V_data_8_V_empty_n;
    sc_out< sc_logic > data_V_data_8_V_read;
    sc_in< sc_lv<16> > data_V_data_9_V_dout;
    sc_in< sc_logic > data_V_data_9_V_empty_n;
    sc_out< sc_logic > data_V_data_9_V_read;
    sc_in< sc_logic > res_V_data_0_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_0_V_TDATA;
    sc_out< sc_logic > res_V_data_0_V_TVALID;
    sc_out< sc_lv<16> > res_V_data_1_V_TDATA;
    sc_out< sc_logic > res_V_data_1_V_TVALID;
    sc_in< sc_logic > res_V_data_1_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_2_V_TDATA;
    sc_out< sc_logic > res_V_data_2_V_TVALID;
    sc_in< sc_logic > res_V_data_2_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_3_V_TDATA;
    sc_out< sc_logic > res_V_data_3_V_TVALID;
    sc_in< sc_logic > res_V_data_3_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_4_V_TDATA;
    sc_out< sc_logic > res_V_data_4_V_TVALID;
    sc_in< sc_logic > res_V_data_4_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_5_V_TDATA;
    sc_out< sc_logic > res_V_data_5_V_TVALID;
    sc_in< sc_logic > res_V_data_5_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_6_V_TDATA;
    sc_out< sc_logic > res_V_data_6_V_TVALID;
    sc_in< sc_logic > res_V_data_6_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_7_V_TDATA;
    sc_out< sc_logic > res_V_data_7_V_TVALID;
    sc_in< sc_logic > res_V_data_7_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_8_V_TDATA;
    sc_out< sc_logic > res_V_data_8_V_TVALID;
    sc_in< sc_logic > res_V_data_8_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_9_V_TDATA;
    sc_out< sc_logic > res_V_data_9_V_TVALID;
    sc_in< sc_logic > res_V_data_9_V_TREADY;


    // Module declarations
    tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s(sc_module_name name);
    SC_HAS_PROCESS(tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s);

    ~tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s();

    sc_trace_file* mVcdFile;

    tanh_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_tanh_config10_s_tanh_taGfk* tanh_table1_U;
    regslice_both<16>* regslice_both_res_V_data_0_V_U;
    regslice_both<16>* regslice_both_res_V_data_1_V_U;
    regslice_both<16>* regslice_both_res_V_data_2_V_U;
    regslice_both<16>* regslice_both_res_V_data_3_V_U;
    regslice_both<16>* regslice_both_res_V_data_4_V_U;
    regslice_both<16>* regslice_both_res_V_data_5_V_U;
    regslice_both<16>* regslice_both_res_V_data_6_V_U;
    regslice_both<16>* regslice_both_res_V_data_7_V_U;
    regslice_both<16>* regslice_both_res_V_data_8_V_U;
    regslice_both<16>* regslice_both_res_V_data_9_V_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > io_acc_block_signal_op5;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< sc_logic > regslice_both_res_V_data_0_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_1_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_2_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_3_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_4_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_5_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_6_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_7_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_8_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_res_V_data_9_V_U_apdone_blk;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > tanh_table1_address0;
    sc_signal< sc_logic > tanh_table1_ce0;
    sc_signal< sc_lv<11> > tanh_table1_q0;
    sc_signal< sc_lv<10> > tanh_table1_address1;
    sc_signal< sc_logic > tanh_table1_ce1;
    sc_signal< sc_lv<11> > tanh_table1_q1;
    sc_signal< sc_lv<10> > tanh_table1_address2;
    sc_signal< sc_logic > tanh_table1_ce2;
    sc_signal< sc_lv<11> > tanh_table1_q2;
    sc_signal< sc_lv<10> > tanh_table1_address3;
    sc_signal< sc_logic > tanh_table1_ce3;
    sc_signal< sc_lv<11> > tanh_table1_q3;
    sc_signal< sc_lv<10> > tanh_table1_address4;
    sc_signal< sc_logic > tanh_table1_ce4;
    sc_signal< sc_lv<11> > tanh_table1_q4;
    sc_signal< sc_lv<10> > tanh_table1_address5;
    sc_signal< sc_logic > tanh_table1_ce5;
    sc_signal< sc_lv<11> > tanh_table1_q5;
    sc_signal< sc_lv<10> > tanh_table1_address6;
    sc_signal< sc_logic > tanh_table1_ce6;
    sc_signal< sc_lv<11> > tanh_table1_q6;
    sc_signal< sc_lv<10> > tanh_table1_address7;
    sc_signal< sc_logic > tanh_table1_ce7;
    sc_signal< sc_lv<11> > tanh_table1_q7;
    sc_signal< sc_lv<10> > tanh_table1_address8;
    sc_signal< sc_logic > tanh_table1_ce8;
    sc_signal< sc_lv<11> > tanh_table1_q8;
    sc_signal< sc_lv<10> > tanh_table1_address9;
    sc_signal< sc_logic > tanh_table1_ce9;
    sc_signal< sc_lv<11> > tanh_table1_q9;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > data_V_data_8_V_blk_n;
    sc_signal< sc_logic > data_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_1_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_8_V_TDATA_blk_n;
    sc_signal< sc_logic > res_V_data_9_V_TDATA_blk_n;
    sc_signal< sc_lv<14> > sext_ln850_fu_471_p1;
    sc_signal< sc_lv<14> > sext_ln850_reg_1863;
    sc_signal< sc_lv<1> > icmp_ln850_fu_475_p2;
    sc_signal< sc_lv<1> > icmp_ln850_reg_1869;
    sc_signal< sc_lv<1> > icmp_ln851_fu_493_p2;
    sc_signal< sc_lv<1> > icmp_ln851_reg_1874;
    sc_signal< sc_lv<14> > add_ln700_fu_499_p2;
    sc_signal< sc_lv<14> > add_ln700_reg_1879;
    sc_signal< sc_lv<14> > sext_ln850_1_fu_523_p1;
    sc_signal< sc_lv<14> > sext_ln850_1_reg_1884;
    sc_signal< sc_lv<1> > icmp_ln850_1_fu_527_p2;
    sc_signal< sc_lv<1> > icmp_ln850_1_reg_1890;
    sc_signal< sc_lv<1> > icmp_ln851_1_fu_545_p2;
    sc_signal< sc_lv<1> > icmp_ln851_1_reg_1895;
    sc_signal< sc_lv<14> > add_ln700_1_fu_551_p2;
    sc_signal< sc_lv<14> > add_ln700_1_reg_1900;
    sc_signal< sc_lv<14> > sext_ln850_2_fu_575_p1;
    sc_signal< sc_lv<14> > sext_ln850_2_reg_1905;
    sc_signal< sc_lv<1> > icmp_ln850_2_fu_579_p2;
    sc_signal< sc_lv<1> > icmp_ln850_2_reg_1911;
    sc_signal< sc_lv<1> > icmp_ln851_2_fu_597_p2;
    sc_signal< sc_lv<1> > icmp_ln851_2_reg_1916;
    sc_signal< sc_lv<14> > add_ln700_2_fu_603_p2;
    sc_signal< sc_lv<14> > add_ln700_2_reg_1921;
    sc_signal< sc_lv<14> > sext_ln850_3_fu_627_p1;
    sc_signal< sc_lv<14> > sext_ln850_3_reg_1926;
    sc_signal< sc_lv<1> > icmp_ln850_3_fu_631_p2;
    sc_signal< sc_lv<1> > icmp_ln850_3_reg_1932;
    sc_signal< sc_lv<1> > icmp_ln851_3_fu_649_p2;
    sc_signal< sc_lv<1> > icmp_ln851_3_reg_1937;
    sc_signal< sc_lv<14> > add_ln700_3_fu_655_p2;
    sc_signal< sc_lv<14> > add_ln700_3_reg_1942;
    sc_signal< sc_lv<14> > sext_ln850_4_fu_679_p1;
    sc_signal< sc_lv<14> > sext_ln850_4_reg_1947;
    sc_signal< sc_lv<1> > icmp_ln850_4_fu_683_p2;
    sc_signal< sc_lv<1> > icmp_ln850_4_reg_1953;
    sc_signal< sc_lv<1> > icmp_ln851_4_fu_701_p2;
    sc_signal< sc_lv<1> > icmp_ln851_4_reg_1958;
    sc_signal< sc_lv<14> > add_ln700_4_fu_707_p2;
    sc_signal< sc_lv<14> > add_ln700_4_reg_1963;
    sc_signal< sc_lv<14> > sext_ln850_5_fu_731_p1;
    sc_signal< sc_lv<14> > sext_ln850_5_reg_1968;
    sc_signal< sc_lv<1> > icmp_ln850_5_fu_735_p2;
    sc_signal< sc_lv<1> > icmp_ln850_5_reg_1974;
    sc_signal< sc_lv<1> > icmp_ln851_5_fu_753_p2;
    sc_signal< sc_lv<1> > icmp_ln851_5_reg_1979;
    sc_signal< sc_lv<14> > add_ln700_5_fu_759_p2;
    sc_signal< sc_lv<14> > add_ln700_5_reg_1984;
    sc_signal< sc_lv<14> > sext_ln850_6_fu_783_p1;
    sc_signal< sc_lv<14> > sext_ln850_6_reg_1989;
    sc_signal< sc_lv<1> > icmp_ln850_6_fu_787_p2;
    sc_signal< sc_lv<1> > icmp_ln850_6_reg_1995;
    sc_signal< sc_lv<1> > icmp_ln851_6_fu_805_p2;
    sc_signal< sc_lv<1> > icmp_ln851_6_reg_2000;
    sc_signal< sc_lv<14> > add_ln700_6_fu_811_p2;
    sc_signal< sc_lv<14> > add_ln700_6_reg_2005;
    sc_signal< sc_lv<14> > sext_ln850_7_fu_835_p1;
    sc_signal< sc_lv<14> > sext_ln850_7_reg_2010;
    sc_signal< sc_lv<1> > icmp_ln850_7_fu_839_p2;
    sc_signal< sc_lv<1> > icmp_ln850_7_reg_2016;
    sc_signal< sc_lv<1> > icmp_ln851_7_fu_857_p2;
    sc_signal< sc_lv<1> > icmp_ln851_7_reg_2021;
    sc_signal< sc_lv<14> > add_ln700_7_fu_863_p2;
    sc_signal< sc_lv<14> > add_ln700_7_reg_2026;
    sc_signal< sc_lv<14> > sext_ln850_8_fu_887_p1;
    sc_signal< sc_lv<14> > sext_ln850_8_reg_2031;
    sc_signal< sc_lv<1> > icmp_ln850_8_fu_891_p2;
    sc_signal< sc_lv<1> > icmp_ln850_8_reg_2037;
    sc_signal< sc_lv<1> > icmp_ln851_8_fu_909_p2;
    sc_signal< sc_lv<1> > icmp_ln851_8_reg_2042;
    sc_signal< sc_lv<14> > add_ln700_8_fu_915_p2;
    sc_signal< sc_lv<14> > add_ln700_8_reg_2047;
    sc_signal< sc_lv<14> > sext_ln850_9_fu_939_p1;
    sc_signal< sc_lv<14> > sext_ln850_9_reg_2052;
    sc_signal< sc_lv<1> > icmp_ln850_9_fu_943_p2;
    sc_signal< sc_lv<1> > icmp_ln850_9_reg_2058;
    sc_signal< sc_lv<1> > icmp_ln851_9_fu_961_p2;
    sc_signal< sc_lv<1> > icmp_ln851_9_reg_2063;
    sc_signal< sc_lv<14> > add_ln700_9_fu_967_p2;
    sc_signal< sc_lv<14> > add_ln700_9_reg_2068;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln408_fu_1052_p1;
    sc_signal< sc_lv<64> > zext_ln408_1_fu_1136_p1;
    sc_signal< sc_lv<64> > zext_ln408_2_fu_1220_p1;
    sc_signal< sc_lv<64> > zext_ln408_3_fu_1304_p1;
    sc_signal< sc_lv<64> > zext_ln408_4_fu_1388_p1;
    sc_signal< sc_lv<64> > zext_ln408_5_fu_1472_p1;
    sc_signal< sc_lv<64> > zext_ln408_6_fu_1556_p1;
    sc_signal< sc_lv<64> > zext_ln408_7_fu_1640_p1;
    sc_signal< sc_lv<64> > zext_ln408_8_fu_1724_p1;
    sc_signal< sc_lv<64> > zext_ln408_9_fu_1808_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<13> > tmp_1_fu_461_p4;
    sc_signal< sc_lv<26> > shl_ln_fu_453_p3;
    sc_signal< sc_lv<3> > trunc_ln851_fu_481_p1;
    sc_signal< sc_lv<10> > p_Result_2_fu_485_p3;
    sc_signal< sc_lv<13> > tmp_3_fu_513_p4;
    sc_signal< sc_lv<26> > shl_ln1118_1_fu_505_p3;
    sc_signal< sc_lv<3> > trunc_ln851_1_fu_533_p1;
    sc_signal< sc_lv<10> > p_Result_2_1_fu_537_p3;
    sc_signal< sc_lv<13> > tmp_5_fu_565_p4;
    sc_signal< sc_lv<26> > shl_ln1118_2_fu_557_p3;
    sc_signal< sc_lv<3> > trunc_ln851_2_fu_585_p1;
    sc_signal< sc_lv<10> > p_Result_2_2_fu_589_p3;
    sc_signal< sc_lv<13> > tmp_7_fu_617_p4;
    sc_signal< sc_lv<26> > shl_ln1118_3_fu_609_p3;
    sc_signal< sc_lv<3> > trunc_ln851_3_fu_637_p1;
    sc_signal< sc_lv<10> > p_Result_2_3_fu_641_p3;
    sc_signal< sc_lv<13> > tmp_9_fu_669_p4;
    sc_signal< sc_lv<26> > shl_ln1118_4_fu_661_p3;
    sc_signal< sc_lv<3> > trunc_ln851_4_fu_689_p1;
    sc_signal< sc_lv<10> > p_Result_2_4_fu_693_p3;
    sc_signal< sc_lv<13> > tmp_s_fu_721_p4;
    sc_signal< sc_lv<26> > shl_ln1118_5_fu_713_p3;
    sc_signal< sc_lv<3> > trunc_ln851_5_fu_741_p1;
    sc_signal< sc_lv<10> > p_Result_2_5_fu_745_p3;
    sc_signal< sc_lv<13> > tmp_10_fu_773_p4;
    sc_signal< sc_lv<26> > shl_ln1118_6_fu_765_p3;
    sc_signal< sc_lv<3> > trunc_ln851_6_fu_793_p1;
    sc_signal< sc_lv<10> > p_Result_2_6_fu_797_p3;
    sc_signal< sc_lv<13> > tmp_12_fu_825_p4;
    sc_signal< sc_lv<26> > shl_ln1118_7_fu_817_p3;
    sc_signal< sc_lv<3> > trunc_ln851_7_fu_845_p1;
    sc_signal< sc_lv<10> > p_Result_2_7_fu_849_p3;
    sc_signal< sc_lv<13> > tmp_14_fu_877_p4;
    sc_signal< sc_lv<26> > shl_ln1118_8_fu_869_p3;
    sc_signal< sc_lv<3> > trunc_ln851_8_fu_897_p1;
    sc_signal< sc_lv<10> > p_Result_2_8_fu_901_p3;
    sc_signal< sc_lv<13> > tmp_16_fu_929_p4;
    sc_signal< sc_lv<26> > shl_ln1118_9_fu_921_p3;
    sc_signal< sc_lv<3> > trunc_ln851_9_fu_949_p1;
    sc_signal< sc_lv<10> > p_Result_2_9_fu_953_p3;
    sc_signal< sc_lv<14> > select_ln851_fu_973_p3;
    sc_signal< sc_lv<14> > select_ln850_fu_978_p3;
    sc_signal< sc_lv<10> > trunc_ln403_fu_984_p1;
    sc_signal< sc_lv<14> > add_ln403_fu_988_p2;
    sc_signal< sc_lv<4> > tmp_4_fu_1008_p4;
    sc_signal< sc_lv<1> > tmp_2_fu_1000_p3;
    sc_signal< sc_lv<1> > xor_ln404_fu_1024_p2;
    sc_signal< sc_lv<1> > icmp_ln406_fu_1018_p2;
    sc_signal< sc_lv<1> > or_ln404_fu_1038_p2;
    sc_signal< sc_lv<10> > select_ln404_fu_1030_p3;
    sc_signal< sc_lv<10> > xor_ln403_fu_994_p2;
    sc_signal< sc_lv<10> > select_ln404_1_fu_1044_p3;
    sc_signal< sc_lv<14> > select_ln851_1_fu_1057_p3;
    sc_signal< sc_lv<14> > select_ln850_1_fu_1062_p3;
    sc_signal< sc_lv<10> > trunc_ln403_1_fu_1068_p1;
    sc_signal< sc_lv<14> > add_ln403_1_fu_1072_p2;
    sc_signal< sc_lv<4> > tmp_8_fu_1092_p4;
    sc_signal< sc_lv<1> > tmp_6_fu_1084_p3;
    sc_signal< sc_lv<1> > xor_ln404_1_fu_1108_p2;
    sc_signal< sc_lv<1> > icmp_ln406_1_fu_1102_p2;
    sc_signal< sc_lv<1> > or_ln404_1_fu_1122_p2;
    sc_signal< sc_lv<10> > select_ln404_2_fu_1114_p3;
    sc_signal< sc_lv<10> > xor_ln403_1_fu_1078_p2;
    sc_signal< sc_lv<10> > select_ln404_3_fu_1128_p3;
    sc_signal< sc_lv<14> > select_ln851_2_fu_1141_p3;
    sc_signal< sc_lv<14> > select_ln850_2_fu_1146_p3;
    sc_signal< sc_lv<10> > trunc_ln403_2_fu_1152_p1;
    sc_signal< sc_lv<14> > add_ln403_2_fu_1156_p2;
    sc_signal< sc_lv<4> > tmp_13_fu_1176_p4;
    sc_signal< sc_lv<1> > tmp_11_fu_1168_p3;
    sc_signal< sc_lv<1> > xor_ln404_2_fu_1192_p2;
    sc_signal< sc_lv<1> > icmp_ln406_2_fu_1186_p2;
    sc_signal< sc_lv<1> > or_ln404_2_fu_1206_p2;
    sc_signal< sc_lv<10> > select_ln404_4_fu_1198_p3;
    sc_signal< sc_lv<10> > xor_ln403_2_fu_1162_p2;
    sc_signal< sc_lv<10> > select_ln404_5_fu_1212_p3;
    sc_signal< sc_lv<14> > select_ln851_3_fu_1225_p3;
    sc_signal< sc_lv<14> > select_ln850_3_fu_1230_p3;
    sc_signal< sc_lv<10> > trunc_ln403_3_fu_1236_p1;
    sc_signal< sc_lv<14> > add_ln403_3_fu_1240_p2;
    sc_signal< sc_lv<4> > tmp_17_fu_1260_p4;
    sc_signal< sc_lv<1> > tmp_15_fu_1252_p3;
    sc_signal< sc_lv<1> > xor_ln404_3_fu_1276_p2;
    sc_signal< sc_lv<1> > icmp_ln406_3_fu_1270_p2;
    sc_signal< sc_lv<1> > or_ln404_3_fu_1290_p2;
    sc_signal< sc_lv<10> > select_ln404_6_fu_1282_p3;
    sc_signal< sc_lv<10> > xor_ln403_3_fu_1246_p2;
    sc_signal< sc_lv<10> > select_ln404_7_fu_1296_p3;
    sc_signal< sc_lv<14> > select_ln851_4_fu_1309_p3;
    sc_signal< sc_lv<14> > select_ln850_4_fu_1314_p3;
    sc_signal< sc_lv<10> > trunc_ln403_4_fu_1320_p1;
    sc_signal< sc_lv<14> > add_ln403_4_fu_1324_p2;
    sc_signal< sc_lv<4> > tmp_20_fu_1344_p4;
    sc_signal< sc_lv<1> > tmp_19_fu_1336_p3;
    sc_signal< sc_lv<1> > xor_ln404_4_fu_1360_p2;
    sc_signal< sc_lv<1> > icmp_ln406_4_fu_1354_p2;
    sc_signal< sc_lv<1> > or_ln404_4_fu_1374_p2;
    sc_signal< sc_lv<10> > select_ln404_8_fu_1366_p3;
    sc_signal< sc_lv<10> > xor_ln403_4_fu_1330_p2;
    sc_signal< sc_lv<10> > select_ln404_9_fu_1380_p3;
    sc_signal< sc_lv<14> > select_ln851_5_fu_1393_p3;
    sc_signal< sc_lv<14> > select_ln850_5_fu_1398_p3;
    sc_signal< sc_lv<10> > trunc_ln403_5_fu_1404_p1;
    sc_signal< sc_lv<14> > add_ln403_5_fu_1408_p2;
    sc_signal< sc_lv<4> > tmp_22_fu_1428_p4;
    sc_signal< sc_lv<1> > tmp_21_fu_1420_p3;
    sc_signal< sc_lv<1> > xor_ln404_5_fu_1444_p2;
    sc_signal< sc_lv<1> > icmp_ln406_5_fu_1438_p2;
    sc_signal< sc_lv<1> > or_ln404_5_fu_1458_p2;
    sc_signal< sc_lv<10> > select_ln404_10_fu_1450_p3;
    sc_signal< sc_lv<10> > xor_ln403_5_fu_1414_p2;
    sc_signal< sc_lv<10> > select_ln404_11_fu_1464_p3;
    sc_signal< sc_lv<14> > select_ln851_6_fu_1477_p3;
    sc_signal< sc_lv<14> > select_ln850_6_fu_1482_p3;
    sc_signal< sc_lv<10> > trunc_ln403_6_fu_1488_p1;
    sc_signal< sc_lv<14> > add_ln403_6_fu_1492_p2;
    sc_signal< sc_lv<4> > tmp_24_fu_1512_p4;
    sc_signal< sc_lv<1> > tmp_23_fu_1504_p3;
    sc_signal< sc_lv<1> > xor_ln404_6_fu_1528_p2;
    sc_signal< sc_lv<1> > icmp_ln406_6_fu_1522_p2;
    sc_signal< sc_lv<1> > or_ln404_6_fu_1542_p2;
    sc_signal< sc_lv<10> > select_ln404_12_fu_1534_p3;
    sc_signal< sc_lv<10> > xor_ln403_6_fu_1498_p2;
    sc_signal< sc_lv<10> > select_ln404_13_fu_1548_p3;
    sc_signal< sc_lv<14> > select_ln851_7_fu_1561_p3;
    sc_signal< sc_lv<14> > select_ln850_7_fu_1566_p3;
    sc_signal< sc_lv<10> > trunc_ln403_7_fu_1572_p1;
    sc_signal< sc_lv<14> > add_ln403_7_fu_1576_p2;
    sc_signal< sc_lv<4> > tmp_26_fu_1596_p4;
    sc_signal< sc_lv<1> > tmp_25_fu_1588_p3;
    sc_signal< sc_lv<1> > xor_ln404_7_fu_1612_p2;
    sc_signal< sc_lv<1> > icmp_ln406_7_fu_1606_p2;
    sc_signal< sc_lv<1> > or_ln404_7_fu_1626_p2;
    sc_signal< sc_lv<10> > select_ln404_14_fu_1618_p3;
    sc_signal< sc_lv<10> > xor_ln403_7_fu_1582_p2;
    sc_signal< sc_lv<10> > select_ln404_15_fu_1632_p3;
    sc_signal< sc_lv<14> > select_ln851_8_fu_1645_p3;
    sc_signal< sc_lv<14> > select_ln850_8_fu_1650_p3;
    sc_signal< sc_lv<10> > trunc_ln403_8_fu_1656_p1;
    sc_signal< sc_lv<14> > add_ln403_8_fu_1660_p2;
    sc_signal< sc_lv<4> > tmp_28_fu_1680_p4;
    sc_signal< sc_lv<1> > tmp_27_fu_1672_p3;
    sc_signal< sc_lv<1> > xor_ln404_8_fu_1696_p2;
    sc_signal< sc_lv<1> > icmp_ln406_8_fu_1690_p2;
    sc_signal< sc_lv<1> > or_ln404_8_fu_1710_p2;
    sc_signal< sc_lv<10> > select_ln404_16_fu_1702_p3;
    sc_signal< sc_lv<10> > xor_ln403_8_fu_1666_p2;
    sc_signal< sc_lv<10> > select_ln404_17_fu_1716_p3;
    sc_signal< sc_lv<14> > select_ln851_9_fu_1729_p3;
    sc_signal< sc_lv<14> > select_ln850_9_fu_1734_p3;
    sc_signal< sc_lv<10> > trunc_ln403_9_fu_1740_p1;
    sc_signal< sc_lv<14> > add_ln403_9_fu_1744_p2;
    sc_signal< sc_lv<4> > tmp_30_fu_1764_p4;
    sc_signal< sc_lv<1> > tmp_29_fu_1756_p3;
    sc_signal< sc_lv<1> > xor_ln404_9_fu_1780_p2;
    sc_signal< sc_lv<1> > icmp_ln406_9_fu_1774_p2;
    sc_signal< sc_lv<1> > or_ln404_9_fu_1794_p2;
    sc_signal< sc_lv<10> > select_ln404_18_fu_1786_p3;
    sc_signal< sc_lv<10> > xor_ln403_9_fu_1750_p2;
    sc_signal< sc_lv<10> > select_ln404_19_fu_1800_p3;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<16> > res_V_data_0_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_0_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_0_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_0_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_1_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_1_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_1_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_1_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_2_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_2_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_2_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_2_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_3_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_3_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_3_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_3_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_4_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_4_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_4_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_4_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_5_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_5_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_5_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_5_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_6_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_6_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_6_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_6_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_7_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_7_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_7_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_7_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_8_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_8_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_8_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_8_V_U_vld_out;
    sc_signal< sc_lv<16> > res_V_data_9_V_TDATA_int;
    sc_signal< sc_logic > res_V_data_9_V_TVALID_int;
    sc_signal< sc_logic > res_V_data_9_V_TREADY_int;
    sc_signal< sc_logic > regslice_both_res_V_data_9_V_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<26> ap_const_lv26_3FFFFF9;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<14> ap_const_lv14_200;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_3FF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln403_1_fu_1072_p2();
    void thread_add_ln403_2_fu_1156_p2();
    void thread_add_ln403_3_fu_1240_p2();
    void thread_add_ln403_4_fu_1324_p2();
    void thread_add_ln403_5_fu_1408_p2();
    void thread_add_ln403_6_fu_1492_p2();
    void thread_add_ln403_7_fu_1576_p2();
    void thread_add_ln403_8_fu_1660_p2();
    void thread_add_ln403_9_fu_1744_p2();
    void thread_add_ln403_fu_988_p2();
    void thread_add_ln700_1_fu_551_p2();
    void thread_add_ln700_2_fu_603_p2();
    void thread_add_ln700_3_fu_655_p2();
    void thread_add_ln700_4_fu_707_p2();
    void thread_add_ln700_5_fu_759_p2();
    void thread_add_ln700_6_fu_811_p2();
    void thread_add_ln700_7_fu_863_p2();
    void thread_add_ln700_8_fu_915_p2();
    void thread_add_ln700_9_fu_967_p2();
    void thread_add_ln700_fu_499_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_data_V_data_8_V_blk_n();
    void thread_data_V_data_8_V_read();
    void thread_data_V_data_9_V_blk_n();
    void thread_data_V_data_9_V_read();
    void thread_icmp_ln406_1_fu_1102_p2();
    void thread_icmp_ln406_2_fu_1186_p2();
    void thread_icmp_ln406_3_fu_1270_p2();
    void thread_icmp_ln406_4_fu_1354_p2();
    void thread_icmp_ln406_5_fu_1438_p2();
    void thread_icmp_ln406_6_fu_1522_p2();
    void thread_icmp_ln406_7_fu_1606_p2();
    void thread_icmp_ln406_8_fu_1690_p2();
    void thread_icmp_ln406_9_fu_1774_p2();
    void thread_icmp_ln406_fu_1018_p2();
    void thread_icmp_ln850_1_fu_527_p2();
    void thread_icmp_ln850_2_fu_579_p2();
    void thread_icmp_ln850_3_fu_631_p2();
    void thread_icmp_ln850_4_fu_683_p2();
    void thread_icmp_ln850_5_fu_735_p2();
    void thread_icmp_ln850_6_fu_787_p2();
    void thread_icmp_ln850_7_fu_839_p2();
    void thread_icmp_ln850_8_fu_891_p2();
    void thread_icmp_ln850_9_fu_943_p2();
    void thread_icmp_ln850_fu_475_p2();
    void thread_icmp_ln851_1_fu_545_p2();
    void thread_icmp_ln851_2_fu_597_p2();
    void thread_icmp_ln851_3_fu_649_p2();
    void thread_icmp_ln851_4_fu_701_p2();
    void thread_icmp_ln851_5_fu_753_p2();
    void thread_icmp_ln851_6_fu_805_p2();
    void thread_icmp_ln851_7_fu_857_p2();
    void thread_icmp_ln851_8_fu_909_p2();
    void thread_icmp_ln851_9_fu_961_p2();
    void thread_icmp_ln851_fu_493_p2();
    void thread_io_acc_block_signal_op5();
    void thread_or_ln404_1_fu_1122_p2();
    void thread_or_ln404_2_fu_1206_p2();
    void thread_or_ln404_3_fu_1290_p2();
    void thread_or_ln404_4_fu_1374_p2();
    void thread_or_ln404_5_fu_1458_p2();
    void thread_or_ln404_6_fu_1542_p2();
    void thread_or_ln404_7_fu_1626_p2();
    void thread_or_ln404_8_fu_1710_p2();
    void thread_or_ln404_9_fu_1794_p2();
    void thread_or_ln404_fu_1038_p2();
    void thread_p_Result_2_1_fu_537_p3();
    void thread_p_Result_2_2_fu_589_p3();
    void thread_p_Result_2_3_fu_641_p3();
    void thread_p_Result_2_4_fu_693_p3();
    void thread_p_Result_2_5_fu_745_p3();
    void thread_p_Result_2_6_fu_797_p3();
    void thread_p_Result_2_7_fu_849_p3();
    void thread_p_Result_2_8_fu_901_p3();
    void thread_p_Result_2_9_fu_953_p3();
    void thread_p_Result_2_fu_485_p3();
    void thread_res_V_data_0_V_TDATA_blk_n();
    void thread_res_V_data_0_V_TDATA_int();
    void thread_res_V_data_0_V_TVALID();
    void thread_res_V_data_0_V_TVALID_int();
    void thread_res_V_data_1_V_TDATA_blk_n();
    void thread_res_V_data_1_V_TDATA_int();
    void thread_res_V_data_1_V_TVALID();
    void thread_res_V_data_1_V_TVALID_int();
    void thread_res_V_data_2_V_TDATA_blk_n();
    void thread_res_V_data_2_V_TDATA_int();
    void thread_res_V_data_2_V_TVALID();
    void thread_res_V_data_2_V_TVALID_int();
    void thread_res_V_data_3_V_TDATA_blk_n();
    void thread_res_V_data_3_V_TDATA_int();
    void thread_res_V_data_3_V_TVALID();
    void thread_res_V_data_3_V_TVALID_int();
    void thread_res_V_data_4_V_TDATA_blk_n();
    void thread_res_V_data_4_V_TDATA_int();
    void thread_res_V_data_4_V_TVALID();
    void thread_res_V_data_4_V_TVALID_int();
    void thread_res_V_data_5_V_TDATA_blk_n();
    void thread_res_V_data_5_V_TDATA_int();
    void thread_res_V_data_5_V_TVALID();
    void thread_res_V_data_5_V_TVALID_int();
    void thread_res_V_data_6_V_TDATA_blk_n();
    void thread_res_V_data_6_V_TDATA_int();
    void thread_res_V_data_6_V_TVALID();
    void thread_res_V_data_6_V_TVALID_int();
    void thread_res_V_data_7_V_TDATA_blk_n();
    void thread_res_V_data_7_V_TDATA_int();
    void thread_res_V_data_7_V_TVALID();
    void thread_res_V_data_7_V_TVALID_int();
    void thread_res_V_data_8_V_TDATA_blk_n();
    void thread_res_V_data_8_V_TDATA_int();
    void thread_res_V_data_8_V_TVALID();
    void thread_res_V_data_8_V_TVALID_int();
    void thread_res_V_data_9_V_TDATA_blk_n();
    void thread_res_V_data_9_V_TDATA_int();
    void thread_res_V_data_9_V_TVALID();
    void thread_res_V_data_9_V_TVALID_int();
    void thread_select_ln404_10_fu_1450_p3();
    void thread_select_ln404_11_fu_1464_p3();
    void thread_select_ln404_12_fu_1534_p3();
    void thread_select_ln404_13_fu_1548_p3();
    void thread_select_ln404_14_fu_1618_p3();
    void thread_select_ln404_15_fu_1632_p3();
    void thread_select_ln404_16_fu_1702_p3();
    void thread_select_ln404_17_fu_1716_p3();
    void thread_select_ln404_18_fu_1786_p3();
    void thread_select_ln404_19_fu_1800_p3();
    void thread_select_ln404_1_fu_1044_p3();
    void thread_select_ln404_2_fu_1114_p3();
    void thread_select_ln404_3_fu_1128_p3();
    void thread_select_ln404_4_fu_1198_p3();
    void thread_select_ln404_5_fu_1212_p3();
    void thread_select_ln404_6_fu_1282_p3();
    void thread_select_ln404_7_fu_1296_p3();
    void thread_select_ln404_8_fu_1366_p3();
    void thread_select_ln404_9_fu_1380_p3();
    void thread_select_ln404_fu_1030_p3();
    void thread_select_ln850_1_fu_1062_p3();
    void thread_select_ln850_2_fu_1146_p3();
    void thread_select_ln850_3_fu_1230_p3();
    void thread_select_ln850_4_fu_1314_p3();
    void thread_select_ln850_5_fu_1398_p3();
    void thread_select_ln850_6_fu_1482_p3();
    void thread_select_ln850_7_fu_1566_p3();
    void thread_select_ln850_8_fu_1650_p3();
    void thread_select_ln850_9_fu_1734_p3();
    void thread_select_ln850_fu_978_p3();
    void thread_select_ln851_1_fu_1057_p3();
    void thread_select_ln851_2_fu_1141_p3();
    void thread_select_ln851_3_fu_1225_p3();
    void thread_select_ln851_4_fu_1309_p3();
    void thread_select_ln851_5_fu_1393_p3();
    void thread_select_ln851_6_fu_1477_p3();
    void thread_select_ln851_7_fu_1561_p3();
    void thread_select_ln851_8_fu_1645_p3();
    void thread_select_ln851_9_fu_1729_p3();
    void thread_select_ln851_fu_973_p3();
    void thread_sext_ln850_1_fu_523_p1();
    void thread_sext_ln850_2_fu_575_p1();
    void thread_sext_ln850_3_fu_627_p1();
    void thread_sext_ln850_4_fu_679_p1();
    void thread_sext_ln850_5_fu_731_p1();
    void thread_sext_ln850_6_fu_783_p1();
    void thread_sext_ln850_7_fu_835_p1();
    void thread_sext_ln850_8_fu_887_p1();
    void thread_sext_ln850_9_fu_939_p1();
    void thread_sext_ln850_fu_471_p1();
    void thread_shl_ln1118_1_fu_505_p3();
    void thread_shl_ln1118_2_fu_557_p3();
    void thread_shl_ln1118_3_fu_609_p3();
    void thread_shl_ln1118_4_fu_661_p3();
    void thread_shl_ln1118_5_fu_713_p3();
    void thread_shl_ln1118_6_fu_765_p3();
    void thread_shl_ln1118_7_fu_817_p3();
    void thread_shl_ln1118_8_fu_869_p3();
    void thread_shl_ln1118_9_fu_921_p3();
    void thread_shl_ln_fu_453_p3();
    void thread_tanh_table1_address0();
    void thread_tanh_table1_address1();
    void thread_tanh_table1_address2();
    void thread_tanh_table1_address3();
    void thread_tanh_table1_address4();
    void thread_tanh_table1_address5();
    void thread_tanh_table1_address6();
    void thread_tanh_table1_address7();
    void thread_tanh_table1_address8();
    void thread_tanh_table1_address9();
    void thread_tanh_table1_ce0();
    void thread_tanh_table1_ce1();
    void thread_tanh_table1_ce2();
    void thread_tanh_table1_ce3();
    void thread_tanh_table1_ce4();
    void thread_tanh_table1_ce5();
    void thread_tanh_table1_ce6();
    void thread_tanh_table1_ce7();
    void thread_tanh_table1_ce8();
    void thread_tanh_table1_ce9();
    void thread_tmp_10_fu_773_p4();
    void thread_tmp_11_fu_1168_p3();
    void thread_tmp_12_fu_825_p4();
    void thread_tmp_13_fu_1176_p4();
    void thread_tmp_14_fu_877_p4();
    void thread_tmp_15_fu_1252_p3();
    void thread_tmp_16_fu_929_p4();
    void thread_tmp_17_fu_1260_p4();
    void thread_tmp_19_fu_1336_p3();
    void thread_tmp_1_fu_461_p4();
    void thread_tmp_20_fu_1344_p4();
    void thread_tmp_21_fu_1420_p3();
    void thread_tmp_22_fu_1428_p4();
    void thread_tmp_23_fu_1504_p3();
    void thread_tmp_24_fu_1512_p4();
    void thread_tmp_25_fu_1588_p3();
    void thread_tmp_26_fu_1596_p4();
    void thread_tmp_27_fu_1672_p3();
    void thread_tmp_28_fu_1680_p4();
    void thread_tmp_29_fu_1756_p3();
    void thread_tmp_2_fu_1000_p3();
    void thread_tmp_30_fu_1764_p4();
    void thread_tmp_3_fu_513_p4();
    void thread_tmp_4_fu_1008_p4();
    void thread_tmp_5_fu_565_p4();
    void thread_tmp_6_fu_1084_p3();
    void thread_tmp_7_fu_617_p4();
    void thread_tmp_8_fu_1092_p4();
    void thread_tmp_9_fu_669_p4();
    void thread_tmp_s_fu_721_p4();
    void thread_trunc_ln403_1_fu_1068_p1();
    void thread_trunc_ln403_2_fu_1152_p1();
    void thread_trunc_ln403_3_fu_1236_p1();
    void thread_trunc_ln403_4_fu_1320_p1();
    void thread_trunc_ln403_5_fu_1404_p1();
    void thread_trunc_ln403_6_fu_1488_p1();
    void thread_trunc_ln403_7_fu_1572_p1();
    void thread_trunc_ln403_8_fu_1656_p1();
    void thread_trunc_ln403_9_fu_1740_p1();
    void thread_trunc_ln403_fu_984_p1();
    void thread_trunc_ln851_1_fu_533_p1();
    void thread_trunc_ln851_2_fu_585_p1();
    void thread_trunc_ln851_3_fu_637_p1();
    void thread_trunc_ln851_4_fu_689_p1();
    void thread_trunc_ln851_5_fu_741_p1();
    void thread_trunc_ln851_6_fu_793_p1();
    void thread_trunc_ln851_7_fu_845_p1();
    void thread_trunc_ln851_8_fu_897_p1();
    void thread_trunc_ln851_9_fu_949_p1();
    void thread_trunc_ln851_fu_481_p1();
    void thread_xor_ln403_1_fu_1078_p2();
    void thread_xor_ln403_2_fu_1162_p2();
    void thread_xor_ln403_3_fu_1246_p2();
    void thread_xor_ln403_4_fu_1330_p2();
    void thread_xor_ln403_5_fu_1414_p2();
    void thread_xor_ln403_6_fu_1498_p2();
    void thread_xor_ln403_7_fu_1582_p2();
    void thread_xor_ln403_8_fu_1666_p2();
    void thread_xor_ln403_9_fu_1750_p2();
    void thread_xor_ln403_fu_994_p2();
    void thread_xor_ln404_1_fu_1108_p2();
    void thread_xor_ln404_2_fu_1192_p2();
    void thread_xor_ln404_3_fu_1276_p2();
    void thread_xor_ln404_4_fu_1360_p2();
    void thread_xor_ln404_5_fu_1444_p2();
    void thread_xor_ln404_6_fu_1528_p2();
    void thread_xor_ln404_7_fu_1612_p2();
    void thread_xor_ln404_8_fu_1696_p2();
    void thread_xor_ln404_9_fu_1780_p2();
    void thread_xor_ln404_fu_1024_p2();
    void thread_zext_ln408_1_fu_1136_p1();
    void thread_zext_ln408_2_fu_1220_p1();
    void thread_zext_ln408_3_fu_1304_p1();
    void thread_zext_ln408_4_fu_1388_p1();
    void thread_zext_ln408_5_fu_1472_p1();
    void thread_zext_ln408_6_fu_1556_p1();
    void thread_zext_ln408_7_fu_1640_p1();
    void thread_zext_ln408_8_fu_1724_p1();
    void thread_zext_ln408_9_fu_1808_p1();
    void thread_zext_ln408_fu_1052_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
