Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/gtech.db'
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt1p05vn40c'
  Loading link library 'saed32sram_tt1p05vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Inferred memory devices in process
	in routine reg4 line 48 in file
		'/users/ugrad2/2014/spring/stefanc1/test_synth/design/reg4.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  temp_RegWriteM_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  temp_MemtoRegM_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    temp_rd_in_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    temp_alu_in_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  temp_WriteRegM_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
| temp_LoadControlM_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   temp_SignImmM_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'reg4'.
1
