{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660775661513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660775661513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 17 16:34:21 2022 " "Processing started: Wed Aug 17 16:34:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660775661513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660775661513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador -c Sumador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador -c Sumador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660775661513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660775661700 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660775661700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-compuerta " "Found design unit 1: sumador-compuerta" {  } { { "sumador.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/sumador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660775666783 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/sumador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660775666783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660775666783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_5b-structural " "Found design unit 1: sumador_5b-structural" {  } { { "sumador_5b.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/sumador_5b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660775666784 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_5b " "Found entity 1: sumador_5b" {  } { { "sumador_5b.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/sumador_5b.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660775666784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660775666784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sumadores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_sumadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_sumadores-Testing " "Found design unit 1: test_sumadores-Testing" {  } { { "test_sumadores.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/test_sumadores.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660775666785 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_sumadores " "Found entity 1: test_sumadores" {  } { { "test_sumadores.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/test_sumadores.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660775666785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660775666785 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "BVec test_sumadores.vhd(14) " "VHDL error at test_sumadores.vhd(14): object \"BVec\" is used but not declared" {  } { { "test_sumadores.vhd" "" { Text "D:/Git/TallerDise-oLab1/lab 2/Ejercicio 2/test_sumadores.vhd" 14 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1660775666785 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660775666847 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 17 16:34:26 2022 " "Processing ended: Wed Aug 17 16:34:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660775666847 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660775666847 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660775666847 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660775666847 ""}
