Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 23 01:56:08 2024
| Host         : P1-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WrapperBook_timing_summary_routed.rpt -pb WrapperBook_timing_summary_routed.pb -rpx WrapperBook_timing_summary_routed.rpx -warn_on_violation
| Design       : WrapperBook
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
LUTAR-1    Warning           LUT drives async reset alert                2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  13          
SYNTH-13   Warning           combinational multiplier                    4           
TIMING-16  Warning           Large setup violation                       142         
TIMING-18  Warning           Missing input or output delay               12          
TIMING-23  Warning           Combinational loop found                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2267)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6158)
5. checking no_input_delay (3)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (49)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2267)
---------------------------
 There are 2168 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: combook/clock_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: datarec/clock_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga2/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6158)
---------------------------------------------------
 There are 6158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (49)
----------------------
 There are 49 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.140    -1618.553                    142                  147        0.279        0.000                      0                  147        4.500        0.000                       0                    38  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -12.140    -1618.553                    142                  147        0.279        0.000                      0                  147        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          142  Failing Endpoints,  Worst Slack      -12.140ns,  Total Violation    -1618.553ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.140ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.392ns  (logic 14.234ns (66.539%)  route 7.158ns (33.461%))
  Logic Levels:           10  (DSP48E1=4 LUT2=1 LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.834     5.436    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.308 r  vga2/ImageData/MemoryArray_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.373    vga2/ImageData/MemoryArray_reg_0_0_n_0
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.798 f  vga2/ImageData/MemoryArray_reg_1_0/DOADO[0]
                         net (fo=22, routed)          1.595    10.393    vga2/Display/dataOut[0]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.517 r  vga2/Display/address1_i_34/O
                         net (fo=4, routed)           0.304    10.821    vga2/Display/address1_i_34_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.945 f  vga2/Display/address1_i_97/O
                         net (fo=1, routed)           0.810    11.755    vga2/Display/address1_i_97_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.879 f  vga2/Display/address1_i_49_comp/O
                         net (fo=1, routed)           0.918    12.797    vga2/ImageData/address1_1
    SLICE_X23Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.921 r  vga2/ImageData/address1_i_6_comp/O
                         net (fo=1, routed)           0.743    13.664    vga2/final_ascii[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    18.734 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.788    19.522    vga2/address1_n_89
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    21.538 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.540    vga2/address_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.253 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.255    vga2/address__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    24.773 r  vga2/address__1/P[16]
                         net (fo=9, routed)           0.873    25.646    vga2/Sprites/P[16]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    25.770 r  vga2/Sprites/MemoryArray_reg_2_i_1__0/O
                         net (fo=2, routed)           1.058    26.828    vga2/Sprites/MemoryArray_reg_2_i_1__0_n_0
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.688    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -26.828    
  -------------------------------------------------------------------
                         slack                                -12.140    

Slack (VIOLATED) :        -12.105ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.362ns  (logic 14.234ns (66.633%)  route 7.128ns (33.367%))
  Logic Levels:           10  (DSP48E1=4 LUT4=2 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.834     5.436    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.308 r  vga2/ImageData/MemoryArray_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.373    vga2/ImageData/MemoryArray_reg_0_0_n_0
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.798 f  vga2/ImageData/MemoryArray_reg_1_0/DOADO[0]
                         net (fo=22, routed)          1.595    10.393    vga2/Display/dataOut[0]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.517 r  vga2/Display/address1_i_34/O
                         net (fo=4, routed)           0.304    10.821    vga2/Display/address1_i_34_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.945 f  vga2/Display/address1_i_97/O
                         net (fo=1, routed)           0.810    11.755    vga2/Display/address1_i_97_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.879 f  vga2/Display/address1_i_49_comp/O
                         net (fo=1, routed)           0.918    12.797    vga2/ImageData/address1_1
    SLICE_X23Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.921 r  vga2/ImageData/address1_i_6_comp/O
                         net (fo=1, routed)           0.743    13.664    vga2/final_ascii[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    18.734 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.788    19.522    vga2/address1_n_89
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    21.538 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.540    vga2/address_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.253 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.255    vga2/address__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    24.773 f  vga2/address__1/P[15]
                         net (fo=12, routed)          1.559    26.333    vga2/Sprites/P[15]
    SLICE_X8Y62          LUT4 (Prop_lut4_I2_O)        0.124    26.457 r  vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    26.798    vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y12         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.562    14.984    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism              0.187    15.171    
                         clock uncertainty           -0.035    15.136    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.693    vga2/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -26.798    
  -------------------------------------------------------------------
                         slack                                -12.105    

Slack (VIOLATED) :        -12.040ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.168ns  (logic 14.110ns (66.656%)  route 7.058ns (33.344%))
  Logic Levels:           9  (DSP48E1=4 LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.834     5.436    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.308 r  vga2/ImageData/MemoryArray_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.373    vga2/ImageData/MemoryArray_reg_0_0_n_0
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.798 f  vga2/ImageData/MemoryArray_reg_1_0/DOADO[0]
                         net (fo=22, routed)          1.595    10.393    vga2/Display/dataOut[0]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.517 r  vga2/Display/address1_i_34/O
                         net (fo=4, routed)           0.304    10.821    vga2/Display/address1_i_34_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.945 f  vga2/Display/address1_i_97/O
                         net (fo=1, routed)           0.810    11.755    vga2/Display/address1_i_97_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.879 f  vga2/Display/address1_i_49_comp/O
                         net (fo=1, routed)           0.918    12.797    vga2/ImageData/address1_1
    SLICE_X23Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.921 r  vga2/ImageData/address1_i_6_comp/O
                         net (fo=1, routed)           0.743    13.664    vga2/final_ascii[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    18.734 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.788    19.522    vga2/address1_n_89
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    21.538 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.540    vga2/address_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.253 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.255    vga2/address__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    24.773 r  vga2/address__1/P[1]
                         net (fo=8, routed)           1.831    26.605    vga2/Sprites/P[1]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -26.605    
  -------------------------------------------------------------------
                         slack                                -12.040    

Slack (VIOLATED) :        -12.033ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.161ns  (logic 14.110ns (66.678%)  route 7.051ns (33.322%))
  Logic Levels:           9  (DSP48E1=4 LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.834     5.436    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.308 r  vga2/ImageData/MemoryArray_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.373    vga2/ImageData/MemoryArray_reg_0_0_n_0
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.798 f  vga2/ImageData/MemoryArray_reg_1_0/DOADO[0]
                         net (fo=22, routed)          1.595    10.393    vga2/Display/dataOut[0]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.517 r  vga2/Display/address1_i_34/O
                         net (fo=4, routed)           0.304    10.821    vga2/Display/address1_i_34_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.945 f  vga2/Display/address1_i_97/O
                         net (fo=1, routed)           0.810    11.755    vga2/Display/address1_i_97_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.879 f  vga2/Display/address1_i_49_comp/O
                         net (fo=1, routed)           0.918    12.797    vga2/ImageData/address1_1
    SLICE_X23Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.921 r  vga2/ImageData/address1_i_6_comp/O
                         net (fo=1, routed)           0.743    13.664    vga2/final_ascii[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    18.734 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.788    19.522    vga2/address1_n_89
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    21.538 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.540    vga2/address_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.253 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.255    vga2/address__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    24.773 r  vga2/address__1/P[5]
                         net (fo=8, routed)           1.824    26.598    vga2/Sprites/P[5]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -26.598    
  -------------------------------------------------------------------
                         slack                                -12.033    

Slack (VIOLATED) :        -11.981ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.109ns  (logic 14.110ns (66.843%)  route 6.999ns (33.157%))
  Logic Levels:           9  (DSP48E1=4 LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.834     5.436    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.308 r  vga2/ImageData/MemoryArray_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.373    vga2/ImageData/MemoryArray_reg_0_0_n_0
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.798 f  vga2/ImageData/MemoryArray_reg_1_0/DOADO[0]
                         net (fo=22, routed)          1.595    10.393    vga2/Display/dataOut[0]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.517 r  vga2/Display/address1_i_34/O
                         net (fo=4, routed)           0.304    10.821    vga2/Display/address1_i_34_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.945 f  vga2/Display/address1_i_97/O
                         net (fo=1, routed)           0.810    11.755    vga2/Display/address1_i_97_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.879 f  vga2/Display/address1_i_49_comp/O
                         net (fo=1, routed)           0.918    12.797    vga2/ImageData/address1_1
    SLICE_X23Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.921 r  vga2/ImageData/address1_i_6_comp/O
                         net (fo=1, routed)           0.743    13.664    vga2/final_ascii[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    18.734 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.788    19.522    vga2/address1_n_89
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    21.538 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.540    vga2/address_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.253 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.255    vga2/address__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    24.773 r  vga2/address__1/P[12]
                         net (fo=8, routed)           1.772    26.545    vga2/Sprites/P[12]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -26.545    
  -------------------------------------------------------------------
                         slack                                -11.981    

Slack (VIOLATED) :        -11.975ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.103ns  (logic 14.110ns (66.862%)  route 6.993ns (33.138%))
  Logic Levels:           9  (DSP48E1=4 LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.834     5.436    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.308 r  vga2/ImageData/MemoryArray_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.373    vga2/ImageData/MemoryArray_reg_0_0_n_0
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.798 f  vga2/ImageData/MemoryArray_reg_1_0/DOADO[0]
                         net (fo=22, routed)          1.595    10.393    vga2/Display/dataOut[0]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.517 r  vga2/Display/address1_i_34/O
                         net (fo=4, routed)           0.304    10.821    vga2/Display/address1_i_34_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.945 f  vga2/Display/address1_i_97/O
                         net (fo=1, routed)           0.810    11.755    vga2/Display/address1_i_97_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.879 f  vga2/Display/address1_i_49_comp/O
                         net (fo=1, routed)           0.918    12.797    vga2/ImageData/address1_1
    SLICE_X23Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.921 r  vga2/ImageData/address1_i_6_comp/O
                         net (fo=1, routed)           0.743    13.664    vga2/final_ascii[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    18.734 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.788    19.522    vga2/address1_n_89
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    21.538 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.540    vga2/address_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.253 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.255    vga2/address__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    24.773 r  vga2/address__1/P[6]
                         net (fo=8, routed)           1.766    26.539    vga2/Sprites/P[6]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -26.539    
  -------------------------------------------------------------------
                         slack                                -11.975    

Slack (VIOLATED) :        -11.964ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.093ns  (logic 14.110ns (66.894%)  route 6.983ns (33.105%))
  Logic Levels:           9  (DSP48E1=4 LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.834     5.436    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.308 r  vga2/ImageData/MemoryArray_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.373    vga2/ImageData/MemoryArray_reg_0_0_n_0
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.798 f  vga2/ImageData/MemoryArray_reg_1_0/DOADO[0]
                         net (fo=22, routed)          1.595    10.393    vga2/Display/dataOut[0]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.517 r  vga2/Display/address1_i_34/O
                         net (fo=4, routed)           0.304    10.821    vga2/Display/address1_i_34_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.945 f  vga2/Display/address1_i_97/O
                         net (fo=1, routed)           0.810    11.755    vga2/Display/address1_i_97_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.879 f  vga2/Display/address1_i_49_comp/O
                         net (fo=1, routed)           0.918    12.797    vga2/ImageData/address1_1
    SLICE_X23Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.921 r  vga2/ImageData/address1_i_6_comp/O
                         net (fo=1, routed)           0.743    13.664    vga2/final_ascii[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    18.734 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.788    19.522    vga2/address1_n_89
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    21.538 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.540    vga2/address_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.253 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.255    vga2/address__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    24.773 r  vga2/address__1/P[14]
                         net (fo=8, routed)           1.756    26.529    vga2/Sprites/P[14]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -26.529    
  -------------------------------------------------------------------
                         slack                                -11.964    

Slack (VIOLATED) :        -11.955ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.083ns  (logic 14.110ns (66.925%)  route 6.973ns (33.075%))
  Logic Levels:           9  (DSP48E1=4 LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.834     5.436    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.308 r  vga2/ImageData/MemoryArray_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.373    vga2/ImageData/MemoryArray_reg_0_0_n_0
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.798 f  vga2/ImageData/MemoryArray_reg_1_0/DOADO[0]
                         net (fo=22, routed)          1.595    10.393    vga2/Display/dataOut[0]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.517 r  vga2/Display/address1_i_34/O
                         net (fo=4, routed)           0.304    10.821    vga2/Display/address1_i_34_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.945 f  vga2/Display/address1_i_97/O
                         net (fo=1, routed)           0.810    11.755    vga2/Display/address1_i_97_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.879 f  vga2/Display/address1_i_49_comp/O
                         net (fo=1, routed)           0.918    12.797    vga2/ImageData/address1_1
    SLICE_X23Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.921 r  vga2/ImageData/address1_i_6_comp/O
                         net (fo=1, routed)           0.743    13.664    vga2/final_ascii[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    18.734 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.788    19.522    vga2/address1_n_89
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    21.538 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.540    vga2/address_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.253 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.255    vga2/address__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    24.773 r  vga2/address__1/P[0]
                         net (fo=8, routed)           1.746    26.519    vga2/Sprites/P[0]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -26.519    
  -------------------------------------------------------------------
                         slack                                -11.955    

Slack (VIOLATED) :        -11.948ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.077ns  (logic 14.110ns (66.945%)  route 6.967ns (33.055%))
  Logic Levels:           9  (DSP48E1=4 LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.834     5.436    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.308 r  vga2/ImageData/MemoryArray_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.373    vga2/ImageData/MemoryArray_reg_0_0_n_0
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.798 f  vga2/ImageData/MemoryArray_reg_1_0/DOADO[0]
                         net (fo=22, routed)          1.595    10.393    vga2/Display/dataOut[0]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.517 r  vga2/Display/address1_i_34/O
                         net (fo=4, routed)           0.304    10.821    vga2/Display/address1_i_34_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.945 f  vga2/Display/address1_i_97/O
                         net (fo=1, routed)           0.810    11.755    vga2/Display/address1_i_97_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.879 f  vga2/Display/address1_i_49_comp/O
                         net (fo=1, routed)           0.918    12.797    vga2/ImageData/address1_1
    SLICE_X23Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.921 r  vga2/ImageData/address1_i_6_comp/O
                         net (fo=1, routed)           0.743    13.664    vga2/final_ascii[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    18.734 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.788    19.522    vga2/address1_n_89
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    21.538 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.540    vga2/address_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.253 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.255    vga2/address__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    24.773 r  vga2/address__1/P[7]
                         net (fo=8, routed)           1.740    26.513    vga2/Sprites/P[7]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -26.513    
  -------------------------------------------------------------------
                         slack                                -11.948    

Slack (VIOLATED) :        -11.945ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.074ns  (logic 14.110ns (66.955%)  route 6.964ns (33.045%))
  Logic Levels:           9  (DSP48E1=4 LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.834     5.436    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.308 r  vga2/ImageData/MemoryArray_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.373    vga2/ImageData/MemoryArray_reg_0_0_n_0
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.798 f  vga2/ImageData/MemoryArray_reg_1_0/DOADO[0]
                         net (fo=22, routed)          1.595    10.393    vga2/Display/dataOut[0]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.517 r  vga2/Display/address1_i_34/O
                         net (fo=4, routed)           0.304    10.821    vga2/Display/address1_i_34_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124    10.945 f  vga2/Display/address1_i_97/O
                         net (fo=1, routed)           0.810    11.755    vga2/Display/address1_i_97_n_0
    SLICE_X28Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.879 f  vga2/Display/address1_i_49_comp/O
                         net (fo=1, routed)           0.918    12.797    vga2/ImageData/address1_1
    SLICE_X23Y26         LUT5 (Prop_lut5_I3_O)        0.124    12.921 r  vga2/ImageData/address1_i_6_comp/O
                         net (fo=1, routed)           0.743    13.664    vga2/final_ascii[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[0]_P[16])
                                                      5.070    18.734 r  vga2/address1/P[16]
                         net (fo=1, routed)           0.788    19.522    vga2/address1_n_89
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[16]_PCOUT[47])
                                                      2.016    21.538 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.540    vga2/address_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.253 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.255    vga2/address__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    24.773 r  vga2/address__1/P[4]
                         net (fo=8, routed)           1.736    26.510    vga2/Sprites/P[4]
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.557    14.979    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.187    15.166    
                         clock uncertainty           -0.035    15.131    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.565    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -26.510    
  -------------------------------------------------------------------
                         slack                                -11.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.269%)  route 0.184ns (49.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  clock_reg/Q
                         net (fo=5, routed)           0.184     1.812    clock
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.857 r  clock_i_1__1/O
                         net (fo=1, routed)           0.000     1.857    clock_i_1__1_n_0
    SLICE_X45Y95         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.515     1.487    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.091     1.578    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.646%)  route 0.219ns (54.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.219     1.847    counter_reg_n_0_[0]
    SLICE_X45Y95         LUT2 (Prop_lut2_I0_O)        0.043     1.890 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    counter[1]_i_1_n_0
    SLICE_X45Y95         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.107     1.594    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.219     1.847    counter_reg_n_0_[0]
    SLICE_X45Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    counter[0]_i_1_n_0
    SLICE_X45Y95         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X45Y95         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.092     1.579    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 vga2/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.187ns (34.794%)  route 0.350ns (65.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.634     1.554    vga2/clk_IBUF_BUFG
    SLICE_X22Y32         FDRE                                         r  vga2/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  vga2/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.350     2.045    vga2/pixCounter_reg_n_0_[0]
    SLICE_X22Y32         LUT2 (Prop_lut2_I0_O)        0.046     2.091 r  vga2/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.091    vga2/pixCounter[1]_i_1_n_0
    SLICE_X22Y32         FDRE                                         r  vga2/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.908     2.073    vga2/clk_IBUF_BUFG
    SLICE_X22Y32         FDRE                                         r  vga2/pixCounter_reg[1]/C
                         clock pessimism             -0.519     1.554    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.107     1.661    vga2/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 vga2/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.672%)  route 0.350ns (65.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.634     1.554    vga2/clk_IBUF_BUFG
    SLICE_X22Y32         FDRE                                         r  vga2/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.141     1.695 f  vga2/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.350     2.045    vga2/pixCounter_reg_n_0_[0]
    SLICE_X22Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.090 r  vga2/pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.090    vga2/pixCounter[0]_i_1_n_0
    SLICE_X22Y32         FDRE                                         r  vga2/pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.908     2.073    vga2/clk_IBUF_BUFG
    SLICE_X22Y32         FDRE                                         r  vga2/pixCounter_reg[0]/C
                         clock pessimism             -0.519     1.554    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.091     1.645    vga2/pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.869%)  route 0.599ns (74.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.560    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X10Y40         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.164     1.724 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.362     2.086    vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_sig_1
    SLICE_X9Y46          LUT4 (Prop_lut4_I3_O)        0.045     2.131 r  vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.237     2.368    vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y10         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.888     2.053    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/CLKARDCLK
                         clock pessimism             -0.250     1.803    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.899    vga2/Sprites/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.420%)  route 0.492ns (72.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.560    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     1.701 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/Q
                         net (fo=1, routed)           0.280     1.981    vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_sig_7
    SLICE_X9Y40          LUT4 (Prop_lut4_I3_O)        0.045     2.026 r  vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.213     2.238    vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y8          RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.958     2.123    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/CLKARDCLK
                         clock pessimism             -0.483     1.640    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.736    vga2/Sprites/MemoryArray_reg_6
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.272%)  route 0.587ns (73.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.638     1.558    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X10Y37         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.164     1.722 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/Q
                         net (fo=1, routed)           0.417     2.139    vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_sig_5
    SLICE_X11Y32         LUT4 (Prop_lut4_I3_O)        0.045     2.184 r  vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_gate_8_LOPT_REMAP/O
                         net (fo=1, routed)           0.170     2.353    vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y6          RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.951     2.116    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/CLKARDCLK
                         clock pessimism             -0.483     1.633    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.729    vga2/Sprites/MemoryArray_reg_4
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.209ns (21.807%)  route 0.749ns (78.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.640     1.560    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X10Y41         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDCE (Prop_fdce_C_Q)         0.164     1.724 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=1, routed)           0.597     2.321    vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_sig_3
    SLICE_X8Y62          LUT4 (Prop_lut4_I3_O)        0.045     2.366 r  vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.152     2.518    vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y12         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.883     2.048    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.250     1.798    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.894    vga2/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             2.994ns  (arrival time - required time)
  Source:                 vga2/ImageData/MemoryArray_reg_1_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.201ns  (logic 2.016ns (62.974%)  route 1.185ns (37.026%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.674     1.593    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_1_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.178 r  vga2/ImageData/MemoryArray_reg_1_6/DOADO[0]
                         net (fo=6, routed)           0.513     2.691    vga2/colorAddr[6]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_D[6]_P[17])
                                                      0.587     3.278 r  vga2/address1/P[17]
                         net (fo=1, routed)           0.347     3.625    vga2/address1_n_88
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      0.331     3.956 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002     3.958    vga2/address_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      0.267     4.225 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.227    vga2/address__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      0.246     4.473 r  vga2/address__1/P[9]
                         net (fo=8, routed)           0.321     4.795    vga2/Sprites/P[9]
    RAMB36_X0Y7          RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.956     2.121    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism             -0.504     1.617    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.800    vga2/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           4.795    
  -------------------------------------------------------------------
                         slack                                  2.994    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   vga2/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   vga2/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   vga2/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   vga2/ImageData/MemoryArray_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   vga2/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y95  clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y95  clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y95  counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y95  counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y95  counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y95  counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y32  vga2/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y32  vga2/pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y32  vga2/pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y32  vga2/pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y95  clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y95  clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y95  counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y95  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y95  counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y95  counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y32  vga2/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y32  vga2/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y32  vga2/pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y32  vga2/pixCounter_reg[1]/C



