[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5632       tick       3640817       1609717       1558298       3640817 
      2   5632       tick       5478508       2521313       2500930       5478508 
      3   5632       tick       5433780       2501757       2483867       5433780 
      4   5632       tick       5426031       2499873       2483182       5426031 
      5   5632       tick       5425989       2499454       2479901       5425989 
      6   5632       tick       5429595       2499452       2481610       5429595 
      7   5632       tick       5434878       2501444       2485393       5434878 
      8   5632       tick       5438830       2502803       2478386       5438830 
      9   5632       tick       5419704       2496611       2478875       5419704 
     10   5632       tick       5426441       2495857       2476323       5426441 
     11   5632       tick       5412976       2494900       2471738       5412976 
     12   5632       tick       5283735       2434738       2415826       5283735 
     13   5632       tick       5560114       2561477       2539806       5560114 
     14   5632       tick       5440401       2504796       2488585       5440401 
     15   5632       tick       5415057       2494983       2477126       5415057 
     16   5632       tick       5426332       2499818       2467269       5426332 
     17   5632       tick       5413522       2494355       2467907       5413522 
     18   5632       tick       5435378       2502009       2457121       5435378 
     19   5632       exit       2109849        972432        952395       2109849 
