[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TCA9555DBT production of TEXAS INSTRUMENTS from the text:TCA9555SDA\nI2C or SMBus Master\n(e.g. Processor)SCL\nINTVCC\nGNDA0P00\nP01\nP02\nP03\nP04\nP05\nP06\nP07Peripheral\nDevices\nx\x03RESET, EN or \nControl Inputs\nx\x03INT or status \noutputs\nx\x03LEDs\nx\x03Keypad\nA1A2P10\nP11\nP12\nP13\nP14\nP15\nP16\nP17\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019\nTCA9555 Low-Voltage 16-Bit I2CandSMBus I/O\nExpander withInterrupt Output andConfiguration Registers\n11Features\n1•Low Standby-Current Consumption of\n3.5μAMaximum\n•I2CtoParallel Port Expander\n•Open-Drain Active-Low Interrupt Output\n•5-VTolerant I/OPorts\n•Compatible With Most Microcontrollers\n•400-kHz Fast I2CBus\n•Configurable Slave Address with 3Address Pins\n•Polarity Inversion Register\n•Latched Outputs With High-Current Drive\nCapability forDirectly Driving LEDs\n•Latch-Up Performance Exceeds 100mAPer\nJESD 78,Class II\n•ESD Protection Exceeds JESD 22\n–2000-V Human-Body Model (A114-A)\n–1000-V Charged-Device Model (C101)\n2Applications\n•Servers\n•Routers (Telecom Switching Equipment)\n•Personal Computers\n•Personal Electronics\n•Industrial Automation Equipment\n•Products with GPIO-Limited Processors3Description\nThis 16-bit I/Oexpander forthetwo-line bidirectional\nbus (I2C)isdesigned for1.65-V to5.5-V VCC\noperation. Itprovides general-purpose remote I/O\nexpansion formost microcontroller families viatheI2C\ninterface.\nThe TCA9555 consists oftwo 8-bit Configuration\n(input oroutput selection), Input Port, Output Port,\nand Polarity Inversion (active high oractive low\noperation) registers. Atpower on, the I/Os are\nconfigured asinputs. The system master canenable\ntheI/Os aseither inputs oroutputs bywriting tothe\nI/Oconfiguration bits. The data foreach input or\noutput iskept inthecorresponding Input orOutput\nregister. The polarity oftheInput Port register canbe\ninverted with thePolarity Inversion register.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTCA9555TSSOP (24) PW 7.80 mmx4.40 mm\nSSOP (24) DB 8.20 mmx5.30 mm\nWQFN (24) RTW 4.00 mmx4.00 mm\nVQFN (24) RGE 4.00 mmx4.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\n2TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Description (continued) ......................................... 3\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ..................................... 5\n7.2 ESD Ratings .............................................................. 5\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Thermal Information .................................................. 6\n7.5 Electrical Characteristics ........................................... 6\n7.6 I2CInterface Timing Requirements .......................... 7\n7.7 Switching Characteristics .......................................... 8\n7.8 Typical Characteristics .............................................. 9\n8Parameter Measurement Information ................ 12\n9Detailed Description ............................................ 15\n9.1 Overview ................................................................. 15\n9.2 Functional Block Diagram ....................................... 159.3 Feature Description ................................................. 15\n9.4 Device Functional Modes ........................................ 16\n9.5 Programming ........................................................... 16\n9.6 Register Maps ......................................................... 24\n10Application andImplementation ........................ 25\n10.1 Application Information .......................................... 25\n10.2 Typical Application ............................................... 25\n11Power Supply Recommendations ..................... 29\n12Layout ................................................................... 31\n12.1 Layout Guidelines ................................................. 31\n12.2 Layout Example .................................................... 31\n13Device andDocumentation Support ................. 32\n13.1 Documentation Support ........................................ 32\n13.2 Receiving Notification ofDocumentation Updates 32\n13.3 Community Resources .......................................... 32\n13.4 Trademarks ........................................................... 32\n13.5 Electrostatic Discharge Caution ............................ 32\n13.6 Glossary ................................................................ 32\n14Mechanical, Packaging, andOrderable\nInformation ........................................................... 32\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision D(July 2016) toRevision E Page\n•Changed theDevice Information table ................................................................................................................................... 1\n•Changed thePinConfiguration images ................................................................................................................................. 4\nChanges from Revision C(June 2016) toRevision D Page\n•Added DBPackage totheDevice Information table .............................................................................................................. 1\nChanges from Revision A(July 2009) toRevision B Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision B(July 2015) toRevision C Page\n•Added RGE Package totheDevice Information table ........................................................................................................... 1\n•Changed VIHforI2Cpins limited toVCC,with note allowing higher voltage .......................................................................... 5\n•Added IOLfordifferent Tj........................................................................................................................................................ 5\n•Removed ΔICCspec from theElectrical Characteristics table, addedΔICCtypical characteristics graph .............................. 6\n•Changed ICCstandby intodifferent input states...................................................................................................................... 7\n•Changed Ciomaximum .......................................................................................................................................................... 7\n•Changed Typical characteristic plots with updated data ........................................................................................................ 9\n•POR requirements, bounded lowest voltage allowed during glitch ..................................................................................... 30\n3TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated5Description (continued)\nThe TCA9555 isidentical totheTCA9535 ,except fortheinclusion oftheinternal I/Opull-up resistor, which pulls\ntheI/Otoadefault high when configured asaninput andundriven.\nThree hardware pins (A0, A1,andA2)areused toprogram theI2Caddress, which allows uptoeight TCA9555\ndevices toshare thesame I2Cbus orSMBus. The fixed I2Caddress oftheTCA9555 isthesame asthe\nPCF8575 ,PCF8575C ,andPCF8574 ,allowing uptoeight ofthese devices inanycombination toshare thesame\nI2CbusorSMBus.\n1 INT 24  VCC \n2 A1 23  SDA\n3 A2 22  SCL\n4 P00 21  A0\n5 P01 20  P17\n6 P02 19  P16\n7 P03 18  P15\n8 P04 17  P14\n9 P05 16  P13\n10 P06 15  P12\n11 P07 14  P11\n12 GND 13  P10\nNot to scale\n24 A2 7 P061 P00 18  A023 A1 8 P072 P01 17  P1722 INT 9 GND3 P02 16  P1621 VCC 10 P104 P03 15  P1520 SDA 11 P115 P04 14  P1419 SCL 12 P126 P05 13  P13\nNot to scaleThermal\nPad\n4TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated6PinConfiguration andFunctions\nDB,PWPackage\n24-Pin TSSOP\nTopViewRTW, RGE Package\n24-Pin WQFN, VQFN with Exposed Thermal Pad\nTopView\nTheexposed thermal pad, ifused, must be\nconnected asasecondary ground orleft\nelectrically open.\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAMENO.\nDB,PWRTW,\nRGE\nA0 21 18 Input Address input 0.Connect directly toVCCorground\nA1 2 23 Input Address input 1.Connect directly toVCCorground\nA2 3 24 Input Address input 2.Connect directly toVCCorground\nGND 12 9 GND Ground\nINT 1 22 Output Interrupt output. Connect toVCCthrough apull-up resistor\nP00 4 1 I/O P-port I/O.Push-pull design structure. Atpower on,P00 isconfigured asaninput\nP01 5 2 I/O P-port I/O.Push-pull design structure. Atpower on,P01 isconfigured asaninput\nP02 6 3 I/O P-port I/O.Push-pull design structure. Atpower on,P02 isconfigured asaninput\nP03 7 4 I/O P-port I/O.Push-pull design structure. Atpower on,P03 isconfigured asaninput\nP04 8 5 I/O P-port I/O.Push-pull design structure. Atpower on,P04 isconfigured asaninput\nP05 9 6 I/O P-port I/O.Push-pull design structure. Atpower on,P05 isconfigured asaninput\nP06 10 7 I/O P-port I/O.Push-pull design structure. Atpower on,P06 isconfigured asaninput\nP07 11 8 I/O P-port I/O.Push-pull design structure. Atpower on,P07 isconfigured asaninput\nP10 13 10 I/O P-port I/O.Push-pull design structure. Atpower on,P10 isconfigured asaninput\nP11 14 11 I/O P-port I/O.Push-pull design structure. Atpower on,P11 isconfigured asaninput\nP12 15 12 I/O P-port I/O.Push-pull design structure. Atpower on,P12 isconfigured asaninput\nP13 16 13 I/O P-port I/O.Push-pull design structure. Atpower on,P13 isconfigured asaninput\nP14 17 14 I/O P-port I/O.Push-pull design structure. Atpower on,P14 isconfigured asaninput\nP15 18 15 I/O P-port I/O.Push-pull design structure. Atpower on,P15 isconfigured asaninput\nP16 19 16 I/O P-port I/O.Push-pull design structure. Atpower on,P16 isconfigured asaninput\nP17 20 17 I/O P-port I/O.Push-pull design structure. Atpower on,P17 isconfigured asaninput\nSCL 22 19 Input Serial clock bus. Connect toVCCthrough apull-up resistor\nSDA 23 20 Input Serial data bus. Connect toVCCthrough apull-up resistor\nVCC 24 21 Supply Supply voltage\n5TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Theinput negative-voltage andoutput voltage ratings may beexceeded iftheinput andoutput current ratings areobserved.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage –0.5 6 V\nVI Input voltage(2)–0.5 6 V\nVO Output voltage(2)–0.5 6 V\nIIK Input clamp current VI<0 –20 mA\nIOK Output clamp current VO<0 –20 mA\nIIOK Input-output clamp current VO<0orVO>VCC ±20 mA\nIOL Continuous output lowcurrent VO=0toVCC 50 mA\nIOH Continuous output high current VO=0toVCC –50 mA\nICCContinuous current through GND –250\nmA\nContinuous current through VCC 160\nTj(MAX) Maximum junction temperature 100 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-C101\norANSI/ESDA/JEDEC JS-002(2)±1000\n(1) Forvoltages applied above VCC,anincrease inICCresults.\n(2) Thevalues shown apply tospecific junction temperatures, which depend ontheRθJAofthepackage used. See theCalculating Junction\nTemperature andPower Dissipation section onhow tocalculate thejunction temperature.7.3 Recommended Operating Conditions\nMIN MAX UNIT\nVCC Supply voltage 1.65 5.5 V\nVIH High-level input voltageSCL, SDA 0.7×VCC VCC(1)\nV\nA2–A0,P07–P00, P17–P10 0.7×VCC 5.5\nVIL Low-level input voltageSCL, SDA –0.5 0.3×VCCV\nA2–A0,P07–P00, P17–P10 –0.5 0.3×VCC\nIOH High-level output current P07–P00, P17–P10 –10 mA\nIOL Low-level output current(2)P07–P00, P17–P10Tj≤65°C 25\nmA Tj≤85°C 18\nTj≤100°C 11\nIOL Low-level output current(2)INT, SDATj≤85°C 6\nmA\nTj≤100°C 3.5\nTA Operating free-air temperature –40 85 °C\n6TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)TCA9555\nUNITPW\n(TSSOP)DB\n(SSOP)RTW\n(WQFN)RGE\n(VQFN)\n24PINS 24PINS 24PINS 24PINS\nRθJA Junction-to-ambient thermal resistance 108.8 92.9 43.6 48.4 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 54 53.5 46.2 58.1 °C/W\nRθJB Junction-to-board thermal resistance 62.8 50.4 22.1 27.1 °C/W\nψJT Junction-to-top characterization parameter 11.1 21.9 1.5 3.3 °C/W\nψJB Junction-to-board characterization parameter 62.3 50.1 22.2 27.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A N/A 10.7 15.3 °C/W\n(1) Alltypical values areatnominal supply voltage (1.8-, 2.5-, 3.3-, or5-VVCC)andTA=25°C.\n(2) Each I/Omust beexternally limited toamaximum of25mA, andeach octal (P07 –P00 andP17–P10) must belimited toamaximum\ncurrent of100mA, foradevice total of200mA.\n(3) Thetotal current sourced byallI/Os must belimited to160mA(80mAforP07–P00 and80mAforP17–P10).7.5 Electrical Characteristics\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP(1)MAX UNIT\nVIK Input diode clamp voltage II=–18mA 1.65 Vto5.5V –1.2 V\nVPORR Power-on reset voltage, VCCrising VI=VCCorGND, IO=0 1.65 Vto5.5V 1.2 1.5 V\nVPORF Power-on reset voltage, VCCfalling VI=VCCorGND, IO=0 1.65 Vto5.5V 0.75 1 V\nVOH P-port high-level output voltage(2)IOH=–8mA1.65 V 1.2\nV2.3V 1.8\n3V 2.6\n4.75 V 4.1\nIOH=–10mA1.65 V 1\n2.3V 1.7\n3V 2.5\n4.75 V 4\nIOL Low-level output currentSDA VOL=0.4V 1.65 Vto5.5V 3 mA\nPport(3)VOL=0.5V 1.65 Vto5.5V 8 mA\nVOL=0.7V 1.65 Vto5.5V 10 mA\nINT VOL=0.4V 1.65 Vto5.5V 3 mA\nII Input leakage currentSCL,\nSDA\nInput\nleakageVI=VCCorGND 1.65 Vto5.5V ±1μA\nA2–A0\nInput\nleakageVI=VCCorGND 1.65 Vto5.5V ±1μA\nIIH Input high leakage current Pport VI=VCC 1.65 Vto5.5V 1μA\nIIL Input lowleakage current Pport VI=GND 1.65 Vto5.5V –100μA\n7TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP(1)MAX UNIT\nICC Quiescent currentOperating\nmodeIO=0,\nI/O=inputs, fSCL=400kHz, tr\n=3ns,Noload5.5V 22 40\nμA3.6V 11 30\n2.7V 8 19\n1.95 V 5 11\nStandby\nmodeLow\ninputsVI=GND, IO=0,I/O=inputs,\nfSCL=0kHz, Noload5.5V 1.1 1.5\nmA3.6V 0.7 1.3\n2.7V 0.5 1\n1.95 V 0.3 0.9\nHigh\ninputsVI=VCC,IO=0,I/O=inputs,\nfSCL=0kHz, Noload5.5V 2.5 3.5\nμA3.6V 1 1.8\n2.7V 0.7 1.6\n1.95 V 0.5 1\nCI Input capacitance SCL VI=VCCorGND 1.65 Vto5.5V 3 8pF\nCio Input-output pincapacitanceSDA\nVIO=VCCorGND 1.65 Vto5.5V3 9.5\npF\nPport 3.7 9.5\n7.6 I2CInterface Timing Requirements\nover recommended operating free-air temperature range (unless otherwise noted) (see Figure 19)\nMIN MAX UNIT\nI2CBUS—STANDARD MODE\nfscl I2Cclock frequency 0 100 kHz\ntsch I2Cclock high time 4 µs\ntscl I2Cclock lowtime 4.7 µs\ntsp I2Cspike time 50 ns\ntsds I2Cserial-data setup time 250 ns\ntsdh I2Cserial-data hold time 0 ns\nticr I2Cinput risetime 1000 ns\nticf I2Cinput falltime 300 ns\ntocf I2Coutput falltime 10-pF to400-pF bus 300 ns\ntbuf I2Cbusfreetime between stop andstart 4.7 µs\ntsts I2Cstart orrepeated start condition setup 4.7 µs\ntsth I2Cstart orrepeated start condition hold 4 µs\ntsps I2Cstop condition setup 4 µs\ntvd(data) Valid data time SCL lowtoSDA output valid 3.45 µs\ntvd(ack) Valid data time ofACK conditionACK signal from SCL lowto\nSDA (out) low3.45 µs\nCb I2Cbuscapacitive load 400 pF\nI2CBUS—FAST MODE\nfscl I2Cclock frequency 0 400 kHz\ntsch I2Cclock high time 0.6 µs\ntscl I2Cclock lowtime 1.3 µs\ntsp I2Cspike time 50 ns\ntsds I2Cserial-data setup time 100 ns\ntsdh I2Cserial-data hold time 0 ns\nticr I2Cinput risetime 20 300 ns\n8TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedI2CInterface Timing Requirements (continued)\nover recommended operating free-air temperature range (unless otherwise noted) (see Figure 19)\nMIN MAX UNIT\nticf I2Cinput falltime20×(VCC/\n5.5V)300 ns\ntocf I2Coutput falltime 10-pF to400-pF bus20×(VCC/\n5.5V)300 ns\ntbuf I2Cbusfreetime between stop andstart 1.3 µs\ntsts I2Cstart orrepeated start condition setup 0.6 µs\ntsth I2Cstart orrepeated start condition hold 0.6 µs\ntsps I2Cstop condition setup 0.6 µs\ntvd(data) Valid data time SCL lowtoSDA output valid 0.9 µs\ntvd(ack) Valid data time ofACK conditionACK signal from SCL lowto\nSDA (out) low0.9 µs\nCb I2Cbuscapacitive load 400 pF\n7.7 Switching Characteristics\nover recommended operating free-air temperature range, CL≤100pF(unless otherwise noted) (see Figure 20andFigure 21)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)MIN MAX UNIT\ntiv Interrupt valid time Pport INT 4μs\ntir Interrupt reset delay time SCL INT 4μs\ntpvOutput data valid; ForVCC=2.3V–5.5V\nSCL Pport200 ns\nOutput data valid; ForVCC=1.65 V–2.3V 300 ns\ntps Input data setup time Pport SCL 150 ns\ntph Input data hold time Pport SCL 1 μs\nVOL - Output Low Voltage (V)IOL - Sink Current (mA)\n00.10.20.30.40.50.60.705101520253035\nD005VCC = 1.8 V-40qC\n25qC\n85qC\nVOL - Output Low Voltage (V)IOL - Sink Current (mA)\n00.10.20.30.40.50.60.70102030405060\nD006VCC = 2.5 V-40qC\n25qC\n85qC\nVOL - Output Low Voltage (V)IOL - Sink Current (mA)\n00.10.20.30.40.50.60.7051015202530\nD004VCC = 1.65 V-40qC\n25qC\n85qC\nVCC - Supply Voltage (V)ICC - Supply Current (µA)\n1.522.533.544.55 5.5051015202530\nD003-40qC\n25qC\n85qC\nTA - Temperature (°C)ICC - Supply Current (µA)\n-40 -15 10 35 60 850481216202428323640\nD001Vcc = 1.65 V\nVcc = 1.8 V\nVcc = 2.5 VVcc = 3.3 V\nVcc = 3.6 V\nVcc = 5 VVcc = 5.5V\nTA - Temperature (°C)ICC - Supply Current (µA)\n-40 -15 10 35 60 850.20.40.60.811.21.41.61.822.2\nD002Vcc = 1.65 V\nVcc = 1.8 V\nVcc = 2.5 VVcc = 3.3 V\nVcc = 3.6 V\nVcc = 5 VVcc = 5.5V\n9TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated7.8 Typical Characteristics\nTA=25°C(unless otherwise noted)\nFigure 1.Supply Current vsTemperature forDifferent\nSupply Voltage (VCC)Figure 2.Standby Supply Current vsTemperature for\nDifferent Supply Voltage (VCC)\nFigure 3.Supply Current vsSupply Voltage forDifferent\nTemperature (TA)Figure 4.I/OSink Current vsOutput Low Voltage for\nDifferent Temperature (TA)forVCC=1.65 V\nFigure 5.I/OSink Current vsOutput Low Voltage for\nDifferent Temperature (TA)forVCC=1.8VFigure 6.I/OSink Current vsOutput Low Voltage for\nDifferent Temperature (TA)forVCC=2.5V\nVCC-VOH - Output High Voltage (V)IOH - Source Current (mA)\n00.10.20.30.40.50.60.705101520\nD012VCC = 1.65 V-40qC\n25qC\n85qC\nVCC-VOH - Output High Voltage (V)IOH - Source Current (mA)\n00.10.20.30.40.50.60.70510152025\nD013VCC = 1.8 V-40qC\n25qC\n85qC\nVOL - Output Low Voltage (V)IOL - Sink Current (mA)\n00.10.20.30.40.50.60.70102030405060708090\nD010VCC = 5.5 V-40qC\n25qC\n85qC\nTA - Temperature (°C)VOL - Output Low Voltage (V)\n-40 -15 10 35 60 85050100150200250300\nD0111.8 V, 1 mA\n1.8 V, 10 mA\n3.3 V, 1mA3.3 V, 10 mA\n5 V, 1 mA\n5 V, 10 mA\nVOL - Output Low Voltage (V)IOL - Sink Current (mA)\n00.10.20.30.40.50.60.7010203040506070\nD007VCC = 3.3 V-40qC\n25qC\n85qC\nVOL - Output Low Voltage (V)IOL - Sink Current (mA)\n00.10.20.30.40.50.60.701020304050607080\nD009VCC = 5 V-40qC\n25qC\n85qC\n10TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C(unless otherwise noted)\nFigure 7.I/OSink Current vsOutput Low Voltage for\nDifferent Temperature (TA)forVCC=3.3VFigure 8.I/OSink Current vsOutput Low Voltage for\nDifferent Temperature (TA)forVCC=5V\nFigure 9.I/OSink Current vsOutput Low Voltage for\nDifferent Temperature (TA)forVCC=5.5VFigure 10.I/OLow Voltage vsTemperature forDifferent VCC\nandIOL\nFigure 11.I/OSource Current vsOutput High Voltage for\nDifferent Temperature (TA)forVCC=1.65 VFigure 12.I/OSource Current vsOutput High Voltage for\nDifferent Temperature (TA)forVCC=1.8V\nTA - Temperature (°C)VCC-VOH - I/O High Voltage (mV)\n-40 -15 10 35 60 8550100150200250300350400\nD0181.65 V, 10 mA\n2.5 V, 10 mA\n3.6 V, 10 mA5 V, 10 mA\n5.5 V, 10 mA\nTA - Temperature (°C)Delta ICC (µA)\n-40 -15 10 35 60 850369121518\nD0191.65 V\n1.8 V\n2.5 V3.3 V\n5 V\n5.5 V\nVCC-VOH - Output High Voltage (V)IOH - Source Current (mA)\n00.10.20.30.40.50.60.7010203040506070\nD016VCC = 5 V-40qC\n25qC\n85qC\nVCC-VOH - Output High Voltage (V)IOH - Source Current (mA)\n00.10.20.30.40.50.60.701020304050607080\nD017VCC = 5.5 V-40qC\n25qC\n85qC\nVCC-VOH - Output High Voltage (V)IOH - Source Current (mA)\n00.10.20.30.40.50.60.70510152025303540\nD014VCC = 2.5 V-40qC\n25qC\n85qC\nVCC-VOH - Output High Voltage (V)IOH - Source Current (mA)\n00.10.20.30.40.50.60.70102030405060\nD015VCC = 3.3 V-40qC\n25qC\n85qC\n11TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C(unless otherwise noted)\nFigure 13.I/OSource Current vsOutput High Voltage for\nDifferent Temperature (TA)forVCC=2.5VFigure 14.I/OSource Current vsOutput High Voltage for\nDifferent Temperature (TA)forVCC=3.3V\nFigure 15.I/OSource Current vsOutput High Voltage for\nDifferent Temperature (TA)forVCC=5VFigure 16.I/OSource Current vsOutput High Voltage for\nDifferent Temperature (TA)forVCC=5.5V\nFigure 17.VCC–VOHVoltage vsTemperature forDifferent\nVCCFigure 18.ΔICCvsTemperature forDifferent VCC(VI=VCC–\n0.6V)\nRL= 1 kΩVCC\nCL= 50 pF\ntbuf\nticr\ntsth tsdstsdhticfticrtscl tsch\ntsts tPHL\ntPLH0.3 × V CC\nStop\nConditiontsps\nRepeat\nStart\nConditionStart or\nRepeat\nStart\nConditionSCL\nSDAStart\nCondition\n(S)Address\nBit 7\n(MSB)Data\nBit 10\n(LSB)Stop\nCondition\n(P)Three Bytes for Complete\nDevice ProgrammingSDA LOAD CONFIGURATION\nVOLTAGE WAVEFORMSticfStop\nCondition\n(P)\ntspDUTSDA\n0.7 × V CC\n0.3 × V CC0.7 × V CCR/W\nBit 0\n(LSB)ACK\n(A)Data\nBit 07\n(MSB)Address\nBit 1Address\nBit 6\nBYTE DESCRIPTION\n1 I2C address\n2, 3 P-port data\n12TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated8Parameter Measurement Information\nA. CLincludes probe andjigcapacitance.\nB. Allinputs aresupplied bygenerators having thefollowing characteristics: PRR≤10MHz, ZO=50Ω,tr/tf≤30ns.\nC. Allparameters andwaveforms arenotapplicable toalldevices.\nFigure 19.I2CInterface Load Circuit andVoltage Waveforms\nA\nAA\nAS 0 1 0 0 A1A2 A0 1 Data 1 1 P Data 3Start\nCondition16 Bits\n(Two  Data Bytes)\nFrom Port Data From Port Slave Address (TCA9555)R/W\n8 7 6 5 4 3 2 1\ntirtir\ntspstiv\nAddress Data 1 Data 3INT\nData\nInto\nPortB\nB\nA\nA\nPnINTR/W A\ntir0.7 × V CC\n0.3 × V CC\n0.7 × V CC\n0.3 × V CC0.7 × V CC\n0.3 × V CC0.7 × V CC\n0.3 × V CCINT SCL\nView B−B View A−AtivRL= 4.7 kΩVCC\nCL= 100 pF\nINTERRUPT LOAD CONFIGURATIONDUTINT\nACK\nFrom Slave\nACK\nFrom Slave\nData 2\nData 2\n13TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedParameter Measurement Information (continued)\nA. CLincludes probe andjigcapacitance.\nB. Allinputs aresupplied bygenerators having thefollowing characteristics: PRR≤10MHz, ZO=50Ω,tr/tf≤30ns.\nC. Allparameters andwaveforms arenotapplicable toalldevices.\nFigure 20.Interrupt Load Circuit andVoltage Waveforms\nP00 A0.7 × V CC\n0.3 × V CCSCLP17\ntpv\n(see Note A)Slave\nACK\nUnstable\nDataLast Stable BitSDA\nPn\nPnWRITE MODE (R/W = 0)\nP00 A0.7 × V CC\n0.3 × V CCSCLP17\n0.7 × V CC\n0.3 × V CCtps tph\nREAD MODE (R/W = 1)DUT\nGNDCL= 100 pF\nP-PORT LOAD CONFIGURATIONPn\n14TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedParameter Measurement Information (continued)\nA. CLincludes probe andjigcapacitance.\nB. tpvismeasured from 0.7×VCConSCL to50% I/O(Pn) output.\nC. Allinputs aresupplied bygenerators having thefollowing characteristics: PRR≤10MHz, ZO=50Ω,tr/tf≤30ns.\nD. Theoutputs aremeasured oneatatime, with onetransition permeasurement.\nE. Allparameters andwaveforms arenotapplicable toalldevices.\nFigure 21.P-Port Load Circuit andVoltage Waveforms\n22\nI/O\nPort\nP17-P10Shift\nRegister16 BitsInterrupt\nLogicLP Filter\nInput\nFilter 23\nPower-On\nResetRead PulseWrite PulseTCA9555\n32211\n24\n12GNDVCCSDASCLA2A1A0INT\nI2C Bus\nControlP07-P00\n15TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated9Detailed Description\n9.1 Overview\nThe TCA9555 isa16-bit I/Oexpander forthetwo-line bidirectional bus(I2C)isdesigned for1.65-V to5.5-V VCC\noperation. Itprovides general-purpose remote I/Oexpansion formost microcontroller families viatheI2C\ninterface.\nOne ofthefeatures oftheTCA9555, isthat theINT output can beconnected totheinterrupt input ofa\nmicrocontroller. Bysending aninterrupt signal onthisline, theremote I/Ocaninform themicrocontroller ifthere\nisincoming data onitsports without having tocommunicate viatheI2Cbus. Thus, theTCA9555 canremain a\nsimple slave device.\n9.2 Functional Block Diagram\nPinnumbers shown areforthePWpackage.\nAllI/Os aresettoinputs atreset.\nFigure 22.Logic Diagram (Positive Logic)\n9.3 Feature Description\n9.3.1 5-VTolerant I/OPorts\nThe TCA9555 features I/Oports which aretolerant ofupto5V.This allows theTCA9555 tobeconnected toa\nlarge array ofdevices. Tominimize ICC, anyinputs must besure thattheinput voltage stays within VIHandVILof\nthedevice asdescribed intheElectrical Characteristics table.\n16TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedFeature Description (continued)\n9.3.2 Hardware Address Pins\nThe TCA9555 features 3hardware address pins (A0, A1,andA2)toallow theuser toprogram thedevice\'s I2C\naddress bypulling each pintoeither VCCorGND tosignify thebitvalue intheaddress. This allows upto8\nTCA9555 tobeonthesame buswithout address conflicts. See theFunctional Block Diagram toseethe3pins.\nThe voltage onthepins must notchange while thedevice ispowered upinorder toprevent possible I2Cglitches\nasaresult ofthedevice address changing during atransmission. Allofthepins must betiedeither toVCCor\nGND andcannot beleftfloating.\n9.3.3 Interrupt (INT) Output\nAninterrupt isgenerated byanyrising orfalling edge oftheport inputs intheinput mode. After time tiv,thesignal\nINTisvalid. Resetting theinterrupt circuit isachieved when data ontheport ischanged totheoriginal setting or\ndata isread from theport that generated theinterrupt. Resetting occurs intheread mode attheacknowledge\n(ACK) bitafter therising edge oftheSCL signal. Note that theINTisreset attheACK justbefore thebyte of\nchanged data issent. Interrupts thatoccur during theACK clock pulse canbelost(orbevery short) because of\ntheresetting oftheinterrupt during this pulse. Each change oftheI/Os after resetting isdetected and is\ntransmitted asINT.\nReading from orwriting toanother device does notaffect theinterrupt circuit, andapinconfigured asanoutput\ncannot cause aninterrupt. Changing anI/Ofrom anoutput toaninput may cause afalse interrupt tooccur ifthe\nstate ofthepindoes notmatch thecontents oftheInput Port register. Because each 8-bit port isread\nindependently, theinterrupt caused byport0isnotcleared byaread ofport1,orvice versa.\nINThasanopen-drain structure andrequires apull-up resistor toVCC(typically 10kΩinvalue).\n9.4 Device Functional Modes\n9.4.1 Power-On Reset (POR)\nWhen power (from 0V)isapplied toVCC,aninternal power-on reset circuit holds theTCA9555 inareset\ncondition until VCChasreached VPOR.Atthat time, thereset condition isreleased, and theTCA9555 registers\nand I2C-SMBus state machine initialize totheir default states. After that, VCCmust belowered tobelow VPORF\nandback uptotheoperating voltage forapower-reset cycle.\n9.4.2 Powered-Up\nWhen power hasbeen applied toVCCabove VPOR,andthePOR hastaken place, thedevice isinafunctioning\nmode. Inthisstate, thedevice isready toaccept anyincoming I2Crequests andismonitoring forchanges onthe\ninput ports.\n9.5 Programming\n9.5.1 I/OPort\nWhen anI/Oisconfigured asaninput, FETs Q1and Q2areoff,creating ahigh-impedance input. The input\nvoltage may beraised above VCCtoamaximum of5.5V.\nIftheI/Oisconfigured asanoutput, Q1orQ2isenabled, depending onthestate oftheOutput Port register. In\nthiscase, there arelow-impedance paths between theI/Opinand either VCCorGND. The external voltage\napplied tothis I/Opinmust notexceed therecommended levels forproper operation. Figure 23shows the\nsimplified schematic ofP-Port I/Os.\nVCC\nCLKD Q\nFFConfiguration\nRegister\nData From\nShift RegisterData From\nShift Register\nQWrite Configuration\nPulse\nCLKD Q\nFF\nQ Write Pulse\nOutput Port\nRegister100 kΩQ1\nQ2\nGNDI/O PinOutput Port\nRegister Data\nCLKD Q\nFF\nQInput Port\nRegister\nRead Pulse\nCLKD Q\nFF\nQ\nPolarity Inversion\nRegisterWrite Polarity\nPulseInput Port\nRegister Data\nPolarity\nRegister DataTo INT\nData From\nShift Register\n17TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedProgramming (continued)\nFigure 23.Simplified Schematic ofP-Port I/Os\n9.5.2 I2CInterface\nThe TCA9555 has astandard bidirectional I2Cinterface that iscontrolled byamaster device inorder tobe\nconfigured orread thestatus ofthis device. Each slave ontheI2Cbus has aspecific device address to\ndifferentiate between other slave devices thatareonthesame I2Cbus. Many slave devices require configuration\nupon startup tosetthebehavior ofthedevice. This istypically done when themaster accesses internal register\nmaps oftheslave, which have unique register addresses. Adevice can have one ormultiple registers where\ndata isstored, written, orread. Formore information see theUnderstanding theI2CBus application report,\nSLVA704 .\nThephysical I2Cinterface consists oftheserial clock (SCL) andserial data (SDA) lines. Both SDA andSCL lines\nmust beconnected toVCCthrough apull-up resistor. The size ofthepull-up resistor isdetermined bytheamount\nofcapacitance ontheI2Clines. Forfurther details, refer toI2CPull-up Resistor Calculation application report,\nSLVA689 .Data transfer may beinitiated only when thebusisidle. Abusisconsidered idleifboth SDA andSCL\nlines arehigh after aSTOP condition.\nSCL\nSDA\nMSB Bit Bit Bit Bit Bit Bit LSB\nByte: 1010 1010 ( 0xAAh )1 0 1 0 1 0 1 0SDA line stable while SCL line is high\nACKACK\nSCL\nSDA\nSTART\nConditionSTOP\nConditionData Transfer\n18TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedProgramming (continued)\nFigure 24andFigure 25show thegeneral procedure foramaster toaccess aslave device:\n1.Ifamaster wants tosend data toaslave:\n–Master-transmitter sends aSTART condition andaddresses theslave-receiver.\n–Master-transmitter sends data toslave-receiver.\n–Master-transmitter terminates thetransfer with aSTOP condition.\n2.Ifamaster wants toreceive orread data from aslave:\n–Master-receiver sends aSTART condition andaddresses theslave-transmitter.\n–Master-receiver sends therequested register toread toslave-transmitter.\n–Master-receiver receives data from theslave-transmitter.\n–Master-receiver terminates thetransfer with aSTOP condition.\nFigure 24.Definition ofStart andStop Conditions\nFigure 25.BitTransfer\nS 0 1 0 0 A2 A1 A0 0Device (Slave) Address (7 bits)\nB7 B6 B5 B4 B3 B2 B1 B0 ARegister Address N (8 bits)\nD7 D6 D5 D4 D3 D2 D1 D0 AData Byte to Register N (8 bits)\nA P\nSTART R/W=0 ACK ACK ACK STOPWrite to one register in a deviceMaster controls SDA line\nSlave controls SDA line\n19TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedProgramming (continued)\nTable 1shows theinterface definition.\nTable 1.Interface Definition\nBYTEBIT\n7(MSB) 6 5 4 3 2 1 0(LSB)\nI2Cslave address L H L L A2 A1 A0 R/W\nP0xI/Odata bus P07 P06 P05 P04 P03 P02 P01 P00\nP1xI/Odata bus P17 P16 P15 P14 P13 P12 P11 P10\n9.5.2.1 Bus Transactions\nData isexchanged between themaster and theTCA9555 through write and read commands, and this is\naccomplished byreading from orwriting toregisters intheslave device.\nRegisters arelocations inthememory oftheslave which contain information, whether itbetheconfiguration\ninformation orsome sampled data tosend back tothemaster. The master must write information tothese\nregisters inorder toinstruct theslave device toperform atask.\n9.5.2.1.1 Writes\nTowrite ontheI2Cbus, themaster sends aSTART condition onthebuswith theaddress oftheslave, aswell\nasthelastbit(theR/Wbit)setto0,which signifies awrite. After theslave sends theacknowledge bit,themaster\nthen sends theregister address oftheregister towhich itwishes towrite. The slave acknowledges again, letting\nthemaster know itisready. After this, themaster starts sending theregister data totheslave until themaster\nhas sent allthedata necessary (which issometimes only asingle byte), and themaster terminates the\ntransmission with aSTOP condition.\nSee theControl Register and Command Byte section tosee listoftheTCA9555\'s internal registers and a\ndescription ofeach one.\nFigure 26toFigure 28show examples ofwriting asingle byte toaslave register.\nFigure 26.Write toRegister\n<br/>\n1 2 SCL 3 4 5 6 7 8\nSDA A A A Data 0\nR/W\ntpv9\n0 0 0 0 0 0 0 1 0.7 0.0 Data 1 1.7 1.0 A S 0 1 0 0A2 A1 A0 0\ntpvPSlave Address Command Byte Data to Port 0 Data to Port 1\nStart Condition Acknowledge\nFrom Slave\nWrite to Port\nData Out from Port 1Data Out from Port 0\nData ValidAcknowledge\nFrom SlaveAcknowledge\nFrom Slave\nS 0 1 0 0 A2 A1 A0 0Device (Slave) Address (7 bits)\n1 0 0 0 0 0 0 0 ARegister Address 0x02 (8 bits)\nD7 D6 D5 D4 D3 D2 D1 D0 AData Byte to Register 0x02 (8 bits)\nA P\nSTART R/W=0 ACK ACK ACK STOPMaster controls SDA line\nSlave controls SDA line\n20TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedProgramming (continued)\nFigure 27.Write tothePolarity Inversion Register\nFigure 28.Write toOutput Port Registers\nRead from one register in a device\nS 0 1 0 0 A2 A1 A0 0Device (Slave) Address (7 bits)\nB7 B6 B5 B4 B3 B2 B1 B0 ARegister Address N (8 bits)\nA\nSTART ACK ACKA2 Sr 0 1 0 0 A1 A0Device (Slave) Address (7 bits)\nRepeated START1 A D7 D6 D5 D4 D3 D2 D1 D0 NAData Byte from Register N (8 bits)\nP\nNACK STOP ACKMaster controls SDA line\nSlave controls SDA line\nR/W=0 R/W=1\n21TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedProgramming (continued)\n9.5.2.1.2 Reads\nReading from aslave isvery similar towriting, butrequires some additional steps. Inorder toread from aslave,\nthemaster must firstinstruct theslave which register itwishes toread from. This isdone bythemaster starting\noffthetransmission inasimilar fashion asthewrite, bysending theaddress with theR/Wbitequal to0\n(signifying awrite), followed bytheregister address itwishes toread from. When theslave acknowledges this\nregister address, themaster sends aSTART condition again, followed bytheslave address with theR/Wbitset\nto1(signifying aread). This time, theslave acknowledges theread request, and themaster releases theSDA\nbusbutcontinues supplying theclock totheslave. During thispart ofthetransaction, themaster becomes the\nmaster-receiver, andtheslave becomes theslave-transmitter.\nThemaster continues tosend outtheclock pulses, butreleases theSDA linesothattheslave cantransmit data.\nAttheendofevery byte ofdata, themaster sends anACK totheslave, letting theslave know thatitisready for\nmore data. When themaster hasreceived thenumber ofbytes itisexpecting, itsends aNACK, signaling tothe\nslave tohaltcommunications andrelease thebus. Themaster follows thisupwith aSTOP condition.\nSee theControl Register and Command Byte section tosee listoftheTCA9555\'s internal registers and a\ndescription ofeach one.\nFigure 29toFigure 31show examples ofreading asingle byte from aslave register.\nFigure 29.Read from Register\nAfter arestart, thevalue oftheregister defined bythecommand byte matches theregister being accessed when\ntherestart occurred. Forexample, ifthecommand byte references Input Port 1before therestart, therestart\noccurs when Input Port 0isbeing read. The original command byte isforgotten. Ifasubsequent restart occurs,\nInput Port 0isread first. Data isclocked intotheregister ontherising edge oftheACK clock pulse. After thefirst\nbyte isread, additional bytes may beread, butthedata now reflect theinformation intheother register inthe\npair. Forexample, ifInput Port 1isread, thenext byte read isInput Port 0.\nData isclocked intotheregister ontherising edge oftheACK clock pulse. There isnolimitation onthenumber\nofdata bytes received inone read transmission, butwhen thefinal byte isreceived, thebus master must not\nacknowledge thedata.\n1 2 3 4 5 6 7 8 9\nS 0 1 0 0 A2 A1 A0 1A AI0.x\nAI1.x\nAI0.x\n1I1.x\nP\nR/WSCL\nSDA\nINTtph00 10 03 12\ntps\ntph tps\n11 12Read From Port 0\nData Into Port 0\nRead From Port 1\nData Into Port 1Data 02 Data 01 Data 00 Data 03\nData Data Data 10Acknowledge\nFrom SlaveAcknowledge\nFrom MasterAcknowledge\nFrom MasterAcknowledge\nFrom Master\nNo Acknowledge\nFrom Master\ntivtir\n1 2 3 4 5 6 7 8 9\nS 0 1 0 0 A2 A1 A0 1A 7 6 5 4 3 2 1 0 AI0.x\n7 6 5 4 3 2 1 0 AI1.x\n7 6 5 4 3 2 1 0 AI0.x\n7 6 5 4 3 2 1 0 1I1.x\nP\nR/WSCL\nSDA\nINTRead From Port 0\nData Into Port 0\nRead From Port 1\nData Into Port 1Acknowledge\nFrom MasterAcknowledge\nFrom SlaveAcknowledge\nFrom MasterAcknowledge\nFrom MasterNo Acknowledge\nFrom Master\ntiv tir\n22TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedProgramming (continued)\nA. Transfer ofdata can bestopped atany time byaStop condition. When this occurs, data present atthelatest\nacknowledge phase isvalid (output mode). Itisassumed thatthecommand byte previously hasbeen setto00(read\nInput Port register).\nB. This figure eliminates thecommand byte transfer, arestart, andslave address callbetween theinitial slave address\ncallandactual data transfer from thePport.\nFigure 30.Read Input Port Register, Scenario 1\nA. Transfer ofdata can bestopped atany time byaStop condition. When this occurs, data present atthelatest\nacknowledge phase isvalid (output mode). Itisassumed thatthecommand byte previously hasbeen setto00(read\nInput Port register).\nB. This figure eliminates thecommand byte transfer, arestart, andslave address callbetween theinitial slave address\ncallandactual data transfer from thePport.\nFigure 31.Read Input Port Register, Scenario 2\n0 0 0 B2 B1 B0 0 0\n0 1 0 0 A1 A2 A0Slave AddressR/W\nFixed Programmable\n23TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedProgramming (continued)\n9.5.3 Device Address\nFigure 32shows theaddress byte oftheTCA9555.\nFigure 32.TCA9555 Address\nTable 2shows theTCA9555 address reference.\nTable 2.Address Reference\nINPUTS\nI2CBUS SLAVE ADDRESS\nA2 A1 A0\nL L L 32(decimal), 0x20 (hexadecimal)\nL L H 33(decimal), 0x21 (hexadecimal)\nL H L 34(decimal), 0x22 (hexadecimal)\nL H H 35(decimal), 0x23 (hexadecimal)\nH L L 36(decimal), 0x24 (hexadecimal)\nH L H 37(decimal), 0x25 (hexadecimal)\nH H L 38(decimal), 0x26 (hexadecimal)\nH H H 39(decimal), 0x27 (hexadecimal)\nThe lastbitoftheslave address defines theoperation (read orwrite) tobeperformed. Ahigh (1)selects aread\noperation, while alow(0)selects awrite operation.\n9.5.4 Control Register andCommand Byte\nFollowing thesuccessful acknowledgment oftheaddress byte, thebusmaster sends acommand byte shown in\nTable 3,that isstored inthecontrol register intheTCA9555. Three bitsofthisdata byte state theoperation\n(read orwrite) and theinternal register (input, output, polarity inversion, orconfiguration) that isaffected. This\nregister canbewritten orread through theI2Cbus. Thecommand byte issent only during awrite transmission.\nWhen acommand byte hasbeen sent, theregister thatwas addressed continues tobeaccessed byreads until a\nnew command byte hasbeen sent. Figure 33shows thecontrol register bits.\nFigure 33.Control Register Bits\nTable 3.Command Byte\nCONTROL REGISTER BITS COMMAND\nBYTE (HEX)REGISTER PROTOCOLPOWER-UP\nDEFAULT B2 B1 B0\n0 0 0 0x00 Input Port 0 Read byte xxxx xxxx\n0 0 1 0x01 Input Port 1 Read byte xxxx xxxx\n0 1 0 0x02 Output Port 0 Read-write byte 1111 1111\n0 1 1 0x03 Output Port 1 Read-write byte 1111 1111\n1 0 0 0x04 Polarity Inversion Port 0 Read-write byte 0000 0000\n1 0 1 0x05 Polarity Inversion Port 1 Read-write byte 0000 0000\n24TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedTable 3.Command Byte (continued)\nCONTROL REGISTER BITS COMMAND\nBYTE (HEX)REGISTER PROTOCOLPOWER-UP\nDEFAULT B2 B1 B0\n1 1 0 0x06 Configuration Port 0 Read-write byte 1111 1111\n1 1 1 0x07 Configuration Port 1 Read-write byte 1111 1111\n9.6 Register Maps\n9.6.1 Register Descriptions\nThe Input Port registers (registers 0and 1)shown inTable 4reflect theincoming logic levels ofthepins,\nregardless ofwhether thepinisdefined asaninput oranoutput bytheConfiguration register. Itonly acts on\nread operation. Writes tothese registers have noeffect. The default value, X,isdetermined bytheexternally\napplied logic level.\nBefore aread operation, awrite transmission issent with thecommand byte toindicate totheI2Cdevice thatthe\nInput Port register isaccessed next.\nTable 4.Registers 0and1(Input Port Registers)\nBit I0.7 I0.6 I0.5 I0.4 I0.3 I0.2 I0.1 I0.0\nDefault X X X X X X X X\nBit I1.7 I1.6 I1.5 I1.4 I1.3 I1.2 I1.1 I1.0\nDefault X X X X X X X X\nThe Output Port registers (registers 2and3)shown inTable 5show theoutgoing logic levels ofthepins defined\nasoutputs bytheConfiguration register. Bitvalues inthisregister have noeffect onpins defined asinputs. In\nturn, reads from thisregister reflect thevalue thatisintheflip-flop controlling theoutput selection, nottheactual\npinvalue.\nTable 5.Registers 2and3(Output Port Registers)\nBit O0.7 O0.6 O0.5 O0.4 O0.3 O0.2 O0.1 O0.0\nDefault 1 1 1 1 1 1 1 1\nBit O1.7 O1.6 O1.5 O1.4 O1.3 O1.2 O1.1 O1.0\nDefault 1 1 1 1 1 1 1 1\nThe Polarity Inversion registers (registers 4and 5)shown inTable 6allow polarity inversion ofpins defined as\ninputs bytheConfiguration register. Ifabitinthisregister isset(written with 1),thecorresponding port pin\'s\npolarity isinverted. Ifabitinthisregister iscleared (written with a0),thecorresponding port pin\'s original polarity\nisretained.\nTable 6.Registers 4and5(Polarity Inversion Registers)\nBit N0.7 N0.6 N0.5 N0.4 N0.3 N0.2 N0.1 N0.0\nDefault 0 0 0 0 0 0 0 0\nBit N1.7 N1.6 N1.5 N1.4 N1.3 N1.2 N1.1 N1.0\nDefault 0 0 0 0 0 0 0 0\nTheConfiguration registers (registers 6and7)shown inTable 7configure thedirections oftheI/Opins. Ifabitin\nthisregister issetto1,thecorresponding port pinisenabled asaninput with ahigh-impedance output driver. If\nabitinthisregister iscleared to0,thecorresponding portpinisenabled asanoutput.\nTable 7.Registers 6and7(Configuration Registers)\nBit C0.7 C0.6 C0.5 C0.4 C0.3 C0.2 C0.1 C0.0\nDefault 1 1 1 1 1 1 1 1\nBit C1.7 C1.6 C1.5 C1.4 C1.3 C1.2 C1.1 C1.0\nDefault 1 1 1 1 1 1 1 1\nP00\nP01\nP02\nP03\nP04\nP05\nA2\nA1\nA0A\nB\nP06\nP07\nP10\nP11\nP12\nP13\nP14\nP15\nP16\nP17VCCVCCVCC\n(5 V)\nControlled Switch\n(e.g., CBT Device)GNDINTSDASCL10 kΩ 10 kΩ 10 k 10 k Ω2 kΩINTSubsystem 1\n(e.g.,Temperature\nSensor)\nSubsystem 2\n(e.g., Counter)\nTCA9555SDASCL\nINT\nGNDKeypadALARMRESET\nENABLE\nSubsystem 3\n(e.g., Alarm)Master\nController4\n5\n6\n7\n8\n9\n10\n11\n13\n14\n15\n16\n17\n18\n19\n2022\n23\n1\n3\n2\n21\n1224Ω\nVCCΩ\n25TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nApplications oftheTCA9555 hasthisdevice connected asaslave toanI2Cmaster (processor), andtheI2Cbus\nmay contain any number ofother slave devices. The TCA9555 istypically beinaremote location from the\nmaster, placed close totheGPIOs towhich themaster needs tomonitor orcontrol.\nIOExpanders such astheTCA9555 aretypically used forcontrolling LEDs (forfeedback orstatus lights),\ncontrolling enable orreset signals ofother devices, andeven reading theoutputs ofother devices orbuttons.\n10.2 Typical Application\nFigure 34shows anapplication inwhich theTCA9555 can beused tocontrol multiple subsystems, and even\nread inputs from buttons.\nA. Device address isconfigured as0100100 forthisexample.\nB. P00, P02, andP03 areconfigured asoutputs.\nC. P01, P04–P07, andP10–P17 areconfigured asinputs.\nD. Pinnumbers shown areforthePWpackage.\nFigure 34.Typical Application\n/c40 /c41/c40 /c41 d_PORT _H OH CC OHP I V V /c61 /c180 /c45\n/c40 /c41 d_PORT _L OL OLP I V /c61 /c180\n/c40 /c41d CC_STATIC CC d_PORT _L d_PORT _HP I V P P/c187 /c180 /c43 /c43 /c229 /c229\n/c40 /c41 j A JA dT T P/c61 /c43 /c113 /c180\n26TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedTypical Application (continued)\n10.2.1 Design Requirements\nThe designer must take intoconsideration thesystem, tobesure nottoviolate anyoftheparameters. Table 8\nshows some keyparameters which must notbeviolated.\nTable 8.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nI2CandSubsystem Voltage (VCC) 5V\nOutput current rating, P-port sinking (IOL) 25mA\nI2Cbusclock (SCL) speed 400kHz\n10.2.2 Detailed Design Procedure\n10.2.2.1 Calculating Junction Temperature andPower Dissipation\nWhen designing with thisdevice, itisimportant that theRecommended Operating Conditions notbeviolated.\nMany oftheparameters ofthisdevice arerated based onjunction temperature. Sojunction temperature must be\ncalculated inorder toverify thatsafe operation ofthedevice ismet. The basic equation forjunction temperature\nisshown inEquation 1.\n(1)\nθJAisthestandard junction toambient thermal resistance measurement ofthepackage, asseen intheThermal\nInformation table. Pdisthetotal power dissipation ofthedevice, andtheapproximation isshown inEquation 2.\n(2)\nEquation 2istheapproximation ofpower dissipation inthedevice. The equation isthestatic power plus the\nsummation ofpower dissipated byeach port (with adifferent equation based oniftheport isoutputting high, or\noutputting low. Iftheport issetasaninput, then power dissipation istheinput leakage ofthepinmultiplied by\nthevoltage onthepin). Note that this ignores power dissipation intheINT and SDA pins, assuming these\ntransients tobesmall. They caneasily beincluded inthepower dissipation calculation byusing Equation 3to\ncalculate thepower dissipation inINT orSDA while they arepulling low, and this gives maximum power\ndissipation.\n(3)\nEquation 3shows thepower dissipation forasingle port which issettooutput low. The power dissipated bythe\nportistheVOLoftheportmultiplied bythecurrent itissinking.\n(4)\nEquation 4shows thepower dissipation forasingle port which issettooutput high. The power dissipated bythe\nport isthecurrent sourced bytheport multiplied bythevoltage drop across thedevice (difference between VCC\nandtheoutput voltage).\n10.2.2.2 Minimizing ICCWhen I/OIsUsed toControl LED\nWhen anI/Oisused tocontrol anLED, normally itisconnected toVCCthrough aresistor asshown inFigure 34.\nBecause theLED acts asadiode, when theLED isoff,theI/OVINisabout 1.2Vless than VCC.TheΔICC\nparameter intheElectrical Characteristics table shows how ICCincreases asVINbecomes lower than VCC.For\nbattery-powered applications, itisessential thatthevoltage ofI/Opins isgreater than orequal toVCCwhen the\nLED isofftominimize current consumption.\nFigure 35shows ahigh-value resistor inparallel with theLED. Figure 36shows VCCless than theLED supply\nvoltage byatleast 1.2V.Both ofthese methods maintain theI/OVINatorabove VCCand prevent additional\nsupply current consumption when theLED isoff.\nr\np(max)\nbtR0.8473 C/c61/c180\nCC OL(max)\np(min)\nOLV V\nRI/c45\n/c61\nVCC3.3 V 5 V\nLED\nPn\nVCCVCC\nLED\nPn100 kΩ\n27TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedFigure 35.High-Value Resistor inParallel With LED\nFigure 36.Device Supplied byLower Voltage\n10.2.2.3 Pull-Up Resistor Calculation\nThe pull-up resistors, RP,forthe SCL and SDA lines need tobeselected appropriately and take into\nconsideration thetotal capacitance ofallslaves ontheI2Cbus. The minimum pull-up resistance isafunction of\nVCC,VOL,(max) ,andIOLasshown inEquation 5.\n(5)\nThemaximum pull-up resistance isafunction ofthemaximum risetime, tr(300 nsforfast-mode operation, fSCL=\n400kHz) andbuscapacitance, Cbasshown inEquation 6.\n(6)\nThe maximum bus capacitance foranI2Cbus must notexceed 400 pFforstandard-mode orfast-mode\noperation. The buscapacitance canbeapproximated byadding thecapacitance oftheTCA9555, CiforSCL or\nCioforSDA, thecapacitance ofwires, connections and traces, and thecapacitance ofadditional slaves onthe\nbus. Forfurther details, seetheI2CPull-up Resistor Calculation application report, SLVA689 .\nBus Capacitance (pF)Maximum Pull-Up Resistance (k :)\n050100150200250300350400 4500510152025\nD008Standard-Mode\nFast-Mode\nPull-Up Reference Voltage (V)Minimum Pull-Up Resistance (k :)\n00.511.522.533.544.55 5.500.20.40.60.811.21.41.61.8\nD009VDPUX > 2 V\nVDUPX </= 2\n28TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated10.2.3 Application Curves\nStandard-mode: fSCL=100kHz, tr=1µs\nFast-mode: fSCL=400kHz, tr=300ns\nFigure 37.Maximum Pull-Up Resistance (Rp(max) )vsBus\nCapacitance (Cb)VOL=0.2×VCC,IOL=2mAwhen VCC≤2V\nVOL=0.4V,IOL=3mAwhen VCC>2V\nFigure 38.Minimum Pull-Up Resistance (Rp(min) )vsPull-up\nReference Voltage (VCC)\nVCC\nRamp-Up\nTime□to□Re-RampTimeRamp-Down\nVINdrops□below□POR□levels\nVCC_RTVCC_FTVCC_TRR_VPOR50\nVCC\nRamp-Up Re-Ramp-Up\nTime□to□Re-RampTimeRamp-Down\nVCC_RTVCC_RTVCC_FTVCC_TRR_GND\n29TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated(1) TA=–40°Cto+85°C(unless otherwise noted)11Power Supply Recommendations\nIntheevent ofaglitch (data output orinput oreven power) ordata corruption, theTCA9555 canbereset toits\ndefault conditions byusing thepower-on reset feature. Power-on reset requires that thedevice gothrough a\npower cycle tobecompletely reset. This reset also happens when thedevice ispowered onforthefirsttime in\nanapplication.\nThetwotypes ofpower-on reset areshown inFigure 39andFigure 40.\nFigure 39.VCCisLowered Below 0.2Vor0VandThen Ramped UptoVCC\nFigure 40.VCCisLowered Below thePOR Threshold, Then Ramped Back UptoVCC\nTable 9specifies theperformance ofthepower-on reset feature forTCA9555 forboth types ofpower-on reset.\nTable 9.RECOMMENDED SUPPLY SEQUENCING AND RAMP RATES(1)\nPARAMETER MIN TYP MAX UNIT\nVCC_FT FallrateofVCC See Figure 39 0.1 2000 ms\nVCC_RT Rise rateofVCC See Figure 39 0.1 2000 ms\nVCC_TRR_GND Time tore-ramp (when VCCdrops toGND) See Figure 39 1 μs\nVCC_TRR_POR50 Time tore-ramp (when VCCdrops toVPOR_MIN –50mV) See Figure 40 1 μs\nVCC_GHLevel thatVCCPcanglitch down to,butnotcause afunctional\ndisruption when VCC_GWSee Figure 41 1.2 V\nVCC_MVTheminimum voltage thatVCCcanglitch down towithout\ncausing areset (VCC_GH must also notbeviolated)See Figure 41 1.5 V\nVCC_GW Glitch width thatdoes notcause afunctional disruption See Figure 41 10μs\nVCC\nVPOR\nVPORF\nTime\nPOR\nTime\nVCC\nTimeVCC_GH\nVCC_GWVCC_MV\n30TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments IncorporatedGlitches inthepower supply can also affect thepower-on reset performance ofthisdevice. The glitch width\n(VCC_GW )and height (VCC_GH )aredependent oneach other. The bypass capacitance, source impedance, and\ndevice impedance arefactors that affect power-on reset performance. Figure 41and Table 9provide more\ninformation onhow tomeasure these specifications.\nFigure 41.Glitch Width andGlitch Height\nVPORiscritical tothepower-on reset. VPORisthevoltage level atwhich thereset condition isreleased andallthe\nregisters andtheI2C/SMBus state machine areinitialized totheir default states. The value ofVPORdiffers based\nontheVCCbeing lowered toorfrom 0.Figure 42andTable 9provide more details onthisspecification.\nFigure 42.VPOR\nP06P07\nGND\nP10P11\nP12P00\nP01\nP02\nP03\nP0410603\n10k Pull-up\n0603 Cap\nA2  A1\nINTVCC\nINTSDASCL\nA0\nP17\nP16\nP15\nP14\nP13 P05\n= Via to GND Plane\n31TCA9555\nwww.ti.com SCPS200E –JULY 2009 –REVISED APRIL 2019\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated12Layout\n12.1 Layout Guidelines\nForprinted circuit board (PCB) layout oftheTCA9555, common PCB layout practices must befollowed, but\nadditional concerns related tohigh-speed data transfer such asmatched impedances and differential pairs\narenotaconcern forI2Csignal speeds.\nInallPCB layouts, itisabest practice toavoid right angles insignal traces, tofanoutsignal traces away\nfrom each other upon leaving thevicinity ofanintegrated circuit (IC), andtousethicker trace widths tocarry\nhigher amounts ofcurrent that commonly pass through power and ground traces. By-pass and de-coupling\ncapacitors arecommonly used tocontrol thevoltage ontheVCCpin, using alarger capacitor toprovide\nadditional power intheevent ofashort power supply glitch and asmaller capacitor tofilter outhigh-\nfrequency ripple. These capacitors must beplaced asclose totheTCA9555 aspossible. These best\npractices areshown intheLayout Example .\nForthelayout example provided intheLayout Example ,itispossible tofabricate aPCB with only 2layers by\nusing thetoplayer forsignal routing andthebottom layer asasplit plane forpower (VCC)andground (GND).\nHowever, a4layer board ispreferable forboards with higher density signal routing. Ona4layer PCB, itis\ncommon toroute signals onthetopand bottom layer, dedicate one internal layer toaground plane, and\ndedicate theother internal layer toapower plane. Inaboard layout using planes orsplit planes forpower\nandground, vias areplaced directly next tothesurface mount component padwhich needs toattach toVCC,\norGND andtheviaisconnected electrically totheinternal layer ortheother side oftheboard. Vias arealso\nused when asignal trace needs toberouted totheopposite side oftheboard, butthistechnique isnot\ndemonstrated intheLayout Example .\n12.2 Layout Example\nFigure 43.TCA9555 Layout Example\n32TCA9555\nSCPS200E –JULY 2009 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TCA9555Submit Documentation Feedback Copyright ©2009 –2019, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Documentation Support\n13.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•I2CPull-up Resistor Calculation ,SLVA689\n•Maximum Clock Frequency ofI2CBusUsing Repeaters ,SLVA695\n•Introduction toLogic ,SLVA700\n•Understanding theI2CBus,SLVA704\n•IOExpander EVM User\'s Guide ,SLVUA59A\n13.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com .Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n13.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n13.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 27-Jan-2022\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTCA9555DBR ACTIVE SSOP DB242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TD9555\nTCA9555DBT ACTIVE SSOP DB24250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TD9555\nTCA9555PWR ACTIVE TSSOP PW242000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 PW555\nTCA9555RGER ACTIVE VQFN RGE 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TD9555\nTCA9555RTWR ACTIVE WQFN RTW 243000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 PW555\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 27-Jan-2022\nAddendum-Page 2Important Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTCA9555DBR SSOP DB242000 330.0 16.4 8.28.82.512.016.0 Q1\nTCA9555DBT SSOP DB24250 330.0 16.4 8.28.82.512.016.0 Q1\nTCA9555PWR TSSOP PW242000 330.0 16.46.958.31.68.016.0 Q1\nTCA9555RGER VQFN RGE 243000 330.0 12.44.254.251.158.012.0 Q2\nTCA9555RTWR WQFN RTW 243000 330.0 12.44.254.251.158.012.0 Q2\nTCA9555RTWR WQFN RTW 243000 330.0 12.44.254.251.158.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTCA9555DBR SSOP DB 242000 356.0 356.0 35.0\nTCA9555DBT SSOP DB 24250 356.0 356.0 35.0\nTCA9555PWR TSSOP PW 242000 356.0 356.0 35.0\nTCA9555RGER VQFN RGE 243000 367.0 367.0 35.0\nTCA9555RTWR WQFN RTW 243000 356.0 356.0 35.0\nTCA9555RTWR WQFN RTW 243000 367.0 367.0 35.0\nPack Materials-Page 2\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.RGE 24 VQFN - 1 mm max height\nPLASTIC QUAD FLATPACK - NO LEAD\n4204104/H\n\nwww.ti.comPACKAGE OUTLINE\nC\nSEE TERMINAL\nDETAIL\n24X 0.3\n0.22.45 0.1\n24X 0.50.31 MAX\n(0.2) TYP0.050.00\n20X 0.52X\n2.52X 2.5A4.13.9 B\n4.13.9\n0.30.20.50.3VQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n16 13\n187 12\n24 19\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n25 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND24X (0.25)24X (0.6)\n(0.2) TYP\nVIA20X (0.5)(3.8)\n(3.8)(2.45)\n(R0.05)\nTYP\n(0.975) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017SYMM\n1\n6\n7 12131819 24\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.25\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (0.6)\n24X (0.25)\n20X (0.5)\n(3.8)(3.8)4X ( 1.08)\n(0.64)\nTYP(0.64) TYP\n(R0.05) TYPVQFN - 1 mm max height RGE0024B\nPLASTIC QUAD FLATPACK - NO LEAD\n4219013/A   05/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  25\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 25\n78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n6\n7 12131819 24\nwww.ti.comPACKAGE OUTLINE\nC\n22X 0.65\n2X\n7.15\n24X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 37.97.7\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/20171\n12\n1324\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n12 1324\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n24X (1.5)\n24X (0.45)\n22X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0024A\nSMALL OUTLINE PACKAGE\n4220208/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n12 1324\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.WQFN - 0.8 mm max height RTW 24\nPLASTIC QUAD FLATPACK - NO LEAD 4 x 4, 0.5 mm pitch\n4224801/A\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.PACKAGE OUTLINE\n4219135 /B   11/2016\nwww.ti.comWQFN  - 0.8 mm max height\nPLASTIC QUAD FLATPACK-NO LEADRTW0024B \nA\n0.08 C\n0.1 CAB\n0.05 CB\nSYMM\nSYMM4.15\n3.85\n4.15\n3.85\nPIN 1 INDEX AREA\n0.8 MAX\n0.05\n0.00C\nSEATING PLANE\nPIN 1 ID\n(OPTIONAL)2X\n2.520X 0.52X 2.5\n16\n18137 12\n24 192.45±0.1\n24X 0.3\n0.18\n24X 0.5\n0.3(0.2) TYP\n25EXPOSED\nTHERMAL PAD\nNOTES: (continued)\n3. For more information, see Texas Instruments literature number SLUA271  (www.ti.com/lit/slua271) .EXAMPLE BOARD LAYOUT\n4219135 /B   11/2016\nwww.ti.comWQFN  - 0.8 mm max height RTW0024B \nPLASTIC QUAD FLATPACK-NO LEAD\nSYMMSYMM\nLAND PATTERN EXAMPLE\nSCALE: 20X(    2.45)\n24X (0.6)\n24X (0.24)1\n6\n7 12131819 24\n(3.8)(0.97)\n(3.8)(0.97)25\n(R0.05)\n TYP20X (0.5)\n(Ø0.2) TYP\nVIA\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUNDMETAL\nSOLDER MASK\nOPENINGSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASK\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nNOTES: (continued)\n4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.EXAMPLE STENCIL DESIGN\n4219135 /B   11/2016\nwww.ti.comWQFN  - 0.8 mm max height RTW0024B \nPLASTIC QUAD FLATPACK-NO LEAD\nSYMM\nSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nEXPOSED PAD 25:\n78% PRINTED COVERAGE BY AREA UNDER PACKAGE\nSCALE: 20X(3.8)(0.64) TYP\n1\n6\n7 12131819 24\n25\n(0.64)\n TYP4X(    1.08)\n(R0.05) TYP\n(3.8)20X (0.5)24X (0.24)24X (0.6)\nMETAL\nTYP\nMECHANICAL DATA\nMSSO002E – JANUARY 1995 – REVISED DECEMBER 2001\nPOST OFFICE BOX 655303 • DALLAS, TEXAS 75265DB (R-PDSO-G**)   PLASTIC SMALL-OUTLINE\n4040065/E 12/0128 PINS SHOWN\nGage Plane8,20\n7,40\n0,550,950,25\n38\n12,90\n12,3028\n10,5024\n8,50Seating Plane\n9,90 7,9030\n10,50\n9,900,38\n5,60\n5,00150,22\n14\nA28\n1\n2016\n6,506,50140,05 MIN\n5,905,90DIM\nA  MAX\nA  MINPINS **2,00 MAX\n6,907,500,65 M0,15\n0°– /C02578°\n0,100,090,25\nNOTES: A. All linear dimensions are in millimeters.\nB. This drawing is subject to change without notice.\nC. Body dimensions do not include mold flash or protrusion not to exceed 0,15.\nD. Falls within JEDEC MO-150\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TCA9555DBT (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Voltage (VCC): 1.65V to 5.5V
  - Absolute Maximum Supply Voltage: -0.5V to 6V
- **Current Ratings**: 
  - Continuous output low current (IOL): Up to 25mA (depending on temperature)
  - Continuous output high current (IOH): Up to -10mA
- **Power Consumption**: 
  - Low standby current: 3.5μA maximum
  - Quiescent current: VCC dependent, typically 5μA to 40μA
- **Operating Temperature Range**: -40°C to 85°C
- **Package Type**: 
  - Available in SSOP (DB), TSSOP (PW), VQFN (RGE), and WQFN (RTW) packages
- **Special Features**: 
  - 16-bit I/O expander with I2C interface
  - Open-drain active-low interrupt output
  - Configurable slave address with 3 address pins
  - Polarity inversion register
  - High-current drive capability for directly driving LEDs
  - ESD protection exceeding JESD 22 standards
- **Moisture Sensitive Level**: Level 1 (JEDEC J-STD-020E)

#### Description:
The TCA9555 is a low-voltage 16-bit I/O expander designed for I2C or SMBus applications. It allows for the expansion of general-purpose input/output (GPIO) capabilities for microcontrollers, enabling them to control multiple peripheral devices or read multiple inputs without requiring additional GPIO pins. The device features two 8-bit configuration registers that allow the user to set the direction of each I/O pin as either input or output.

#### Typical Applications:
- **Industrial Automation**: Used in systems requiring multiple I/O controls, such as sensors and actuators.
- **Consumer Electronics**: Commonly found in personal computers, routers, and other personal electronic devices where GPIO expansion is needed.
- **LED Control**: Can be used to drive LEDs for status indicators or feedback in various applications.
- **Keypad Interfaces**: Suitable for applications requiring keypad input, allowing for easy user interaction.
- **Telecom Equipment**: Utilized in routers and telecom switching equipment for managing multiple signals.

This component is particularly useful in scenarios where the microcontroller has limited GPIO pins, allowing for greater flexibility and control in embedded systems.