Analysis & Synthesis report for ts7300_top
Mon Apr 14 12:53:23 2014
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |ts7300_top
 14. Parameter Settings for User Entity Instance: pll:clkgencore|altpll:altpll_component
 15. altpll Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "ts7300_usercore:usercore"
 17. Port Connectivity Checks: "wb32_bridge:epwbm_wb32m_bridgecore"
 18. Port Connectivity Checks: "pll:clkgencore"
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 14 12:53:23 2014         ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ts7300_top                                    ;
; Top-level Entity Name              ; ts7300_top                                    ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 481                                           ;
;     Total combinational functions  ; 307                                           ;
;     Dedicated logic registers      ; 318                                           ;
; Total registers                    ; 318                                           ;
; Total pins                         ; 138                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                                      ; ts7300_top         ; ts7300_top         ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Restructure Multiplexers                                                   ; On                 ; Auto               ;
; State Machine Processing                                                   ; Minimal Bits       ; Auto               ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Optimization Technique                                                     ; Area               ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------+---------+
; ts_7300_usercore.vhd             ; yes             ; User VHDL File              ; /home/luke/embedded-co-design/ts7300_top_restored/ts_7300_usercore.vhd      ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File  ; /home/luke/embedded-co-design/ts7300_top_restored/pll.v                     ;         ;
; ts7300_top.v                     ; yes             ; User Verilog HDL File       ; /home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.v              ;         ;
; wb32_bridge.v                    ; yes             ; User Verilog HDL File       ; /home/luke/embedded-co-design/ts7300_top_restored/wb32_bridge.v             ;         ;
; pwm.vhd                          ; yes             ; User VHDL File              ; /home/luke/embedded-co-design/ts7300_top_restored/pwm.vhd                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                ; /home/luke/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal121.inc                   ; yes             ; Megafunction                ; /home/luke/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                ; /home/luke/altera/12.1sp1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                ; /home/luke/altera/12.1sp1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                ; /home/luke/altera/12.1sp1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
+----------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 481   ;
;                                             ;       ;
; Total combinational functions               ; 307   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 136   ;
;     -- 3 input functions                    ; 68    ;
;     -- <=2 input functions                  ; 103   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 240   ;
;     -- arithmetic mode                      ; 67    ;
;                                             ;       ;
; Total registers                             ; 318   ;
;     -- Dedicated logic registers            ; 318   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 138   ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out                             ; 258   ;
; Total fan-out                               ; 1926  ;
; Average fan-out                             ; 2.52  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                     ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+--------------+
; |ts7300_top                             ; 307 (17)          ; 318 (70)     ; 0           ; 0            ; 0       ; 0         ; 138  ; 0            ; |ts7300_top                                        ;              ;
;    |pll:clkgencore|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ts7300_top|pll:clkgencore                         ;              ;
;       |altpll:altpll_component|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ts7300_top|pll:clkgencore|altpll:altpll_component ;              ;
;    |ts7300_usercore:usercore|           ; 257 (164)         ; 232 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ts7300_top|ts7300_usercore:usercore               ;              ;
;       |pwm:PWM_1|                       ; 39 (39)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ts7300_top|ts7300_usercore:usercore|pwm:PWM_1     ;              ;
;       |pwm:PWM_2|                       ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ts7300_top|ts7300_usercore:usercore|pwm:PWM_2     ;              ;
;       |pwm:PWM_3|                       ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ts7300_top|ts7300_usercore:usercore|pwm:PWM_3     ;              ;
;       |pwm:PWM_4|                       ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ts7300_top|ts7300_usercore:usercore|pwm:PWM_4     ;              ;
;    |wb32_bridge:epwbm_wb32m_bridgecore| ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ts7300_top|wb32_bridge:epwbm_wb32m_bridgecore     ;              ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File                                         ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |ts7300_top|pll:clkgencore ; /home/luke/embedded-co-design/ts7300_top_restored/pll.v ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+-------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                           ;
+-------------------------------------------------------------+--------------------------------------------------------------+
; ts7300_usercore:usercore|dummyreg[17,20,22,24,29]           ; Stuck at GND due to stuck port data_in                       ;
; ts7300_usercore:usercore|dummyreg[16,18,19,21,23,25..28,30] ; Merged with ts7300_usercore:usercore|dummyreg[31]            ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[15]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[15]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[15]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[14]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[14]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[14]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[13]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[13]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[13]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[12]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[12]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[12]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[11]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[11]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[11]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[10]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[10]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[10]            ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[9]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[9]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[9]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[8]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[8]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[8]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[7]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[7]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[7]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[6]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[6]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[6]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[5]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[5]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[5]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[4]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[4]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[4]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[3]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[3]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[3]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[2]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[2]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[2]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[1]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[1]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[1]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ;
; ts7300_usercore:usercore|pwm:PWM_2|clock_div[0]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ;
; ts7300_usercore:usercore|pwm:PWM_3|clock_div[0]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ;
; ts7300_usercore:usercore|pwm:PWM_4|clock_div[0]             ; Merged with ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ;
; Total Number of Removed Registers = 63                      ;                                                              ;
+-------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 318   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 44    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 223   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; Inverted Register Statistics                                   ;
+------------------------------------------------------+---------+
; Inverted Register                                    ; Fan out ;
+------------------------------------------------------+---------+
; start_cycle_negedge                                  ; 3       ;
; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; 1       ;
; ts7300_usercore:usercore|PWM_enable_A                ; 3       ;
; ts7300_usercore:usercore|PWM_not_reset               ; 90      ;
; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; 1       ;
; ts7300_usercore:usercore|PWM_enable_B                ; 3       ;
; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; 1       ;
; ts7300_usercore:usercore|PWM_enable_C                ; 3       ;
; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; 1       ;
; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; 1       ;
; ts7300_usercore:usercore|PWM_enable_D                ; 3       ;
; ts7300_usercore:usercore|DUTY_CYCLED[0]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEC[0]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEA[0]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEB[0]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLED[1]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEC[1]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEA[1]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEB[1]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLED[2]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEC[2]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEA[2]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEB[2]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLED[3]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEC[3]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEA[3]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEB[3]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLED[5]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEC[5]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEA[5]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEB[5]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLED[6]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEC[6]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEA[6]              ; 2       ;
; ts7300_usercore:usercore|DUTY_CYCLEB[6]              ; 2       ;
; Total number of inverted registers = 54              ;         ;
+------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ts7300_top|wb32_bridge:epwbm_wb32m_bridgecore|datlatch[1] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ts7300_top|wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ts7300_top|ts7300_usercore:usercore|dummyreg[8]           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ts7300_top|ts7300_usercore:usercore|dummyreg[11]          ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ts7300_top|ts7300_usercore:usercore|dummyreg[5]           ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ts7300_top|ts7300_usercore:usercore|dummyreg[2]           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ts7300_top ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; ethernet       ; 0     ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:clkgencore|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION   ; Untyped                         ;
; PLL_TYPE                      ; FAST              ; Untyped                         ;
; LPM_HINT                      ; UNUSED            ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; YES               ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 2500              ; Signed Integer                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 3                 ; Signed Integer                  ;
; CLK0_MULTIPLY_BY              ; 6                 ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                  ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll:clkgencore|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                        ;
;     -- PLL_TYPE               ; FAST                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ts7300_usercore:usercore"                                                                                                          ;
+------------------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity         ; Details                                                                                                  ;
+------------------------+--------+------------------+----------------------------------------------------------------------------------------------------------+
; headerpin_i[40]        ; Input  ; Info             ; Stuck at VCC                                                                                             ;
; headerpin_i[22]        ; Input  ; Info             ; Stuck at GND                                                                                             ;
; headerpin_i[20]        ; Input  ; Info             ; Stuck at VCC                                                                                             ;
; headerpin_i[18]        ; Input  ; Info             ; Stuck at GND                                                                                             ;
; headerpin_i[2]         ; Input  ; Info             ; Stuck at GND                                                                                             ;
; headerpin_o[40..39]    ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; headerpin_o[22]        ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; headerpin_o[20]        ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; headerpin_o[18]        ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; headerpin_o[2]         ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; headerpin_oe_o[40..39] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; headerpin_oe_o[22]     ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; headerpin_oe_o[20]     ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; headerpin_oe_o[18]     ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; headerpin_oe_o[2]      ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; sdram_saddr_o          ; Output ; Critical Warning ; Can't connect array with 13 elements in array dimension 1 to port with 12 elements in the same dimension ;
+------------------------+--------+------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb32_bridge:epwbm_wb32m_bridgecore"                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; wbm_sel_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:clkgencore"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Apr 14 12:53:17 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ts7300_opencore -c ts7300_top
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (12021): Found 2 design units, including 1 entities, in source file ts_7300_usercore.vhd
    Info (12022): Found design unit 1: ts7300_usercore-ts7300_usercore
    Info (12023): Found entity 1: ts7300_usercore
Info (12021): Found 1 design units, including 1 entities, in source file altera_dpram_16x32.v
    Info (12023): Found entity 1: altera_dpram_16x32
Info (12021): Found 1 design units, including 1 entities, in source file altera_spram_256x32.v
    Info (12023): Found entity 1: altera_spram_256x32
Info (12021): Found 1 design units, including 1 entities, in source file altera_ram.v
    Info (12023): Found entity 1: altera_ram
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_wishbone.v
    Info (12023): Found entity 1: eth_wishbone
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_clockgen.v
    Info (12023): Found entity 1: eth_clockgen
Warning (10261): Verilog HDL Event Control warning at eth_cop.v(260): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at eth_cop.v(279): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at eth_cop.v(298): Event Control contains a complex event expression
Warning (10261): Verilog HDL Event Control warning at eth_cop.v(315): Event Control contains a complex event expression
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_cop.v
    Info (12023): Found entity 1: eth_cop
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_crc.v
    Info (12023): Found entity 1: eth_crc
Info (12021): Found 0 design units, including 0 entities, in source file ethernet/eth_defines.v
Warning (10335): Unrecognized synthesis attribute "attribute" at ethernet/eth_fifo.v(166)
Warning (10335): Unrecognized synthesis attribute "altera_dpram_16x32_inst" at ethernet/eth_fifo.v(166)
Warning (10335): Unrecognized synthesis attribute "NOOPT" at ethernet/eth_fifo.v(166)
Warning (10335): Unrecognized synthesis attribute "TRUE" at ethernet/eth_fifo.v(166)
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_fifo.v
    Info (12023): Found entity 1: eth_fifo
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_maccontrol.v
    Info (12023): Found entity 1: eth_maccontrol
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_macstatus.v
    Info (12023): Found entity 1: eth_macstatus
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_miim.v
    Info (12023): Found entity 1: eth_miim
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_outputcontrol.v
    Info (12023): Found entity 1: eth_outputcontrol
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_random.v
    Info (12023): Found entity 1: eth_random
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_receivecontrol.v
    Info (12023): Found entity 1: eth_receivecontrol
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_register.v
    Info (12023): Found entity 1: eth_register
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_registers.v
    Info (12023): Found entity 1: eth_registers
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_rxaddrcheck.v
    Info (12023): Found entity 1: eth_rxaddrcheck
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_rxcounters.v
    Info (12023): Found entity 1: eth_rxcounters
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_rxethmac.v
    Info (12023): Found entity 1: eth_rxethmac
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_rxstatem.v
    Info (12023): Found entity 1: eth_rxstatem
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_shiftreg.v
    Info (12023): Found entity 1: eth_shiftreg
Warning (10463): Verilog HDL Declaration warning at eth_spram_256x32.v(106): "do" is SystemVerilog-2005 keyword
Warning (10335): Unrecognized synthesis attribute "attribute" at ethernet/eth_spram_256x32.v(249)
Warning (10335): Unrecognized synthesis attribute "altera_spram_256x32_inst" at ethernet/eth_spram_256x32.v(249)
Warning (10335): Unrecognized synthesis attribute "NOOPT" at ethernet/eth_spram_256x32.v(249)
Warning (10335): Unrecognized synthesis attribute "TRUE" at ethernet/eth_spram_256x32.v(249)
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_spram_256x32.v
    Info (12023): Found entity 1: eth_spram_256x32
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_top.v
    Info (12023): Found entity 1: eth_top
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_transmitcontrol.v
    Info (12023): Found entity 1: eth_transmitcontrol
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_txcounters.v
    Info (12023): Found entity 1: eth_txcounters
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_txethmac.v
    Info (12023): Found entity 1: eth_txethmac
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/eth_txstatem.v
    Info (12023): Found entity 1: eth_txstatem
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file ts7300_top.v
    Info (12023): Found entity 1: ts7300_top
Info (12021): Found 1 design units, including 1 entities, in source file wb32_blockram.v
    Info (12023): Found entity 1: wb32_blockram
Info (12021): Found 1 design units, including 1 entities, in source file wb32_bridge.v
    Info (12023): Found entity 1: wb32_bridge
Info (12021): Found 2 design units, including 1 entities, in source file pwm.vhd
    Info (12022): Found design unit 1: pwm-behavioural
    Info (12023): Found entity 1: pwm
Warning (10645): VHDL type inferencing warning at pwm.vhd(57): two visible identifiers match "CONV_UNSIGNED" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED"
Warning (10645): VHDL type inferencing warning at pwm.vhd(63): two visible identifiers match "CONV_UNSIGNED" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED"
Warning (10645): VHDL type inferencing warning at pwm.vhd(64): two visible identifiers match "CONV_UNSIGNED" because the actual at position 1 has an ambiguous type - it could be "UNSIGNED" or "SIGNED", assuming "UNSIGNED"
Info (12127): Elaborating entity "ts7300_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ts7300_top.v(254): object "bd_oe_posedge_q" assigned a value but never read
Warning (10034): Output port "eth_txdat_pad" at ts7300_top.v(180) has no driver
Warning (10034): Output port "eth_mdc_pad" at ts7300_top.v(175) has no driver
Warning (10034): Output port "eth_txen_pad" at ts7300_top.v(182) has no driver
Warning (10034): Output port "eth_txerr_pad" at ts7300_top.v(183) has no driver
Info (10041): Inferred latch for "uc_sdram_data_pad_i[0]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[1]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[2]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[3]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[4]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[5]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[6]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[7]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[8]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[9]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[10]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[11]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[12]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[13]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[14]" at ts7300_top.v(644)
Info (10041): Inferred latch for "uc_sdram_data_pad_i[15]" at ts7300_top.v(644)
Info (12128): Elaborating entity "pll" for hierarchy "pll:clkgencore"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:clkgencore|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:clkgencore|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:clkgencore|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "gate_lock_counter" = "2500"
    Info (12134): Parameter "gate_lock_signal" = "YES"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "wb32_bridge" for hierarchy "wb32_bridge:epwbm_wb32m_bridgecore"
Info (12128): Elaborating entity "ts7300_usercore" for hierarchy "ts7300_usercore:usercore"
Warning (10541): VHDL Signal Declaration warning at ts_7300_usercore.vhd(45): used implicit default value for signal "sdram_ras_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ts_7300_usercore.vhd(46): used implicit default value for signal "sdram_cas_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ts_7300_usercore.vhd(47): used implicit default value for signal "sdram_we_n_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ts_7300_usercore.vhd(48): used implicit default value for signal "sdram_ba_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ts_7300_usercore.vhd(49): used implicit default value for signal "sdram_saddr_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ts_7300_usercore.vhd(51): used implicit default value for signal "sdram_sdata_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ts_7300_usercore.vhd(52): used implicit default value for signal "sdram_sdata_oe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "headerpin_o[39]" at ts_7300_usercore.vhd(41)
Warning (10873): Using initial value X (don't care) for net "headerpin_o[27]" at ts_7300_usercore.vhd(41)
Warning (10873): Using initial value X (don't care) for net "headerpin_o[19]" at ts_7300_usercore.vhd(41)
Warning (10873): Using initial value X (don't care) for net "headerpin_o[12]" at ts_7300_usercore.vhd(41)
Warning (10873): Using initial value X (don't care) for net "headerpin_o[10..8]" at ts_7300_usercore.vhd(41)
Warning (10873): Using initial value X (don't care) for net "headerpin_o[4]" at ts_7300_usercore.vhd(41)
Warning (10873): Using initial value X (don't care) for net "headerpin_oe_o[27]" at ts_7300_usercore.vhd(42)
Warning (10873): Using initial value X (don't care) for net "headerpin_oe_o[19]" at ts_7300_usercore.vhd(42)
Warning (10873): Using initial value X (don't care) for net "vga_read[14..9]" at ts_7300_usercore.vhd(79)
Warning (10873): Using initial value X (don't care) for net "dio2_read[9]" at ts_7300_usercore.vhd(80)
Info (12128): Elaborating entity "pwm" for hierarchy "ts7300_usercore:usercore|pwm:PWM_1"
Warning (10492): VHDL Process Statement warning at pwm.vhd(60): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "area" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "eth_mdio_pad" has no driver
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "dio0to8_pad[0]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "dio0to8_pad[1]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "dio0to8_pad[2]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "dio0to8_pad[4]" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "irq7_pad~synth"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "temp_reg[21]"
    Warning (13010): Node "temp_reg[23]"
    Warning (13010): Node "temp_reg[25]"
    Warning (13010): Node "temp_reg[29]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sd_soft_power_pad" is stuck at GND
    Warning (13410): Pin "sd_hard_power_pad" is stuck at VCC
    Warning (13410): Pin "sd_clk_pad" is stuck at GND
    Warning (13410): Pin "eth_mdc_pad" is stuck at GND
    Warning (13410): Pin "eth_txdat_pad[0]" is stuck at GND
    Warning (13410): Pin "eth_txdat_pad[1]" is stuck at GND
    Warning (13410): Pin "eth_txdat_pad[2]" is stuck at GND
    Warning (13410): Pin "eth_txdat_pad[3]" is stuck at GND
    Warning (13410): Pin "eth_txen_pad" is stuck at GND
    Warning (13410): Pin "eth_txerr_pad" is stuck at GND
    Warning (13410): Pin "eth_pd_pad" is stuck at VCC
    Warning (13410): Pin "sdram_add_pad[0]" is stuck at GND
    Warning (13410): Pin "sdram_add_pad[1]" is stuck at GND
    Warning (13410): Pin "sdram_add_pad[2]" is stuck at GND
    Warning (13410): Pin "sdram_add_pad[3]" is stuck at GND
    Warning (13410): Pin "sdram_add_pad[4]" is stuck at GND
    Warning (13410): Pin "sdram_add_pad[5]" is stuck at GND
    Warning (13410): Pin "sdram_add_pad[6]" is stuck at GND
    Warning (13410): Pin "sdram_add_pad[7]" is stuck at GND
    Warning (13410): Pin "sdram_add_pad[8]" is stuck at GND
    Warning (13410): Pin "sdram_add_pad[9]" is stuck at GND
    Warning (13410): Pin "sdram_add_pad[10]" is stuck at GND
    Warning (13410): Pin "sdram_add_pad[11]" is stuck at GND
    Warning (13410): Pin "sdram_add_pad[12]" is stuck at GND
    Warning (13410): Pin "sdram_ras_pad" is stuck at GND
    Warning (13410): Pin "sdram_cas_pad" is stuck at GND
    Warning (13410): Pin "sdram_we_pad" is stuck at GND
    Warning (13410): Pin "sdram_ba_pad[0]" is stuck at GND
    Warning (13410): Pin "sdram_ba_pad[1]" is stuck at GND
    Warning (13410): Pin "wr_232_pad" is stuck at VCC
    Warning (13410): Pin "rd_mux_pad" is stuck at VCC
    Warning (13410): Pin "mux_cntrl_pad" is stuck at GND
Info (144001): Generated suppressed messages file /home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.map.smsg
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "dio9_pad"
    Warning (15610): No output dependent on input pin "sd_wprot_pad"
    Warning (15610): No output dependent on input pin "sd_present_pad"
    Warning (15610): No output dependent on input pin "eth_rxdat_pad[0]"
    Warning (15610): No output dependent on input pin "eth_rxdat_pad[1]"
    Warning (15610): No output dependent on input pin "eth_rxdat_pad[2]"
    Warning (15610): No output dependent on input pin "eth_rxdat_pad[3]"
    Warning (15610): No output dependent on input pin "eth_rxdv_pad"
    Warning (15610): No output dependent on input pin "eth_rxclk_pad"
    Warning (15610): No output dependent on input pin "eth_rxerr_pad"
    Warning (15610): No output dependent on input pin "eth_txclk_pad"
    Warning (15610): No output dependent on input pin "eth_col_pad"
    Warning (15610): No output dependent on input pin "eth_crs_pad"
Info (21057): Implemented 621 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 79 bidirectional pins
    Info (21061): Implemented 482 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 640 megabytes
    Info: Processing ended: Mon Apr 14 12:53:23 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/luke/embedded-co-design/ts7300_top_restored/ts7300_top.map.smsg.


