--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    5.738(R)|    0.151(R)|clk_IBUFG         |   0.000|
HALL11      |    3.250(R)|    0.029(R)|clk_IBUFG         |   0.000|
HALL21      |    1.487(R)|    0.669(R)|clk_IBUFG         |   0.000|
HALL31      |    1.264(R)|    0.464(R)|clk_IBUFG         |   0.000|
MOTOR_NUM<0>|    4.152(R)|   -0.657(R)|clk_IBUFG         |   0.000|
MOTOR_NUM<1>|    4.567(R)|   -0.531(R)|clk_IBUFG         |   0.000|
PARITY_IN   |    5.660(R)|   -1.600(R)|clk_IBUFG         |   0.000|
RPM_IN<0>   |    5.160(R)|    0.472(R)|clk_IBUFG         |   0.000|
RPM_IN<1>   |    4.627(R)|    1.033(R)|clk_IBUFG         |   0.000|
RPM_IN<2>   |    4.555(R)|    0.699(R)|clk_IBUFG         |   0.000|
RPM_IN<3>   |    4.022(R)|    1.072(R)|clk_IBUFG         |   0.000|
RPM_IN<4>   |    4.827(R)|    1.045(R)|clk_IBUFG         |   0.000|
RPM_IN<5>   |    4.685(R)|    1.029(R)|clk_IBUFG         |   0.000|
RPM_IN<6>   |    4.651(R)|    0.989(R)|clk_IBUFG         |   0.000|
RPM_IN<7>   |    4.686(R)|    1.015(R)|clk_IBUFG         |   0.000|
TXE         |    5.237(R)|   -1.008(R)|clk_IBUFG         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |   12.058(R)|clk_IBUFG         |   0.000|
DATA_USB<1> |   11.725(R)|clk_IBUFG         |   0.000|
DATA_USB<2> |   11.313(R)|clk_IBUFG         |   0.000|
DATA_USB<3> |   10.685(R)|clk_IBUFG         |   0.000|
DATA_USB<4> |   11.107(R)|clk_IBUFG         |   0.000|
DATA_USB<5> |   10.676(R)|clk_IBUFG         |   0.000|
DATA_USB<6> |   10.465(R)|clk_IBUFG         |   0.000|
DATA_USB<7> |   10.645(R)|clk_IBUFG         |   0.000|
LED<1>      |   10.743(R)|clk_IBUFG         |   0.000|
LED<2>      |   11.085(R)|clk_IBUFG         |   0.000|
LED<3>      |   10.295(R)|clk_IBUFG         |   0.000|
M1n1        |   12.188(R)|clk_IBUFG         |   0.000|
M1p1        |   11.847(R)|clk_IBUFG         |   0.000|
M2n1        |   11.646(R)|clk_IBUFG         |   0.000|
M2p1        |   12.395(R)|clk_IBUFG         |   0.000|
M3n1        |   12.220(R)|clk_IBUFG         |   0.000|
M3p1        |   11.633(R)|clk_IBUFG         |   0.000|
USB_WR      |    9.774(R)|clk_IBUFG         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock TEST_KEY<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.416|    2.416|
TEST_KEY<1>    |         |         |    1.050|    1.050|
TEST_KEY<2>    |         |         |    1.468|    1.468|
TEST_KEY<3>    |         |         |    1.965|    1.965|
clk            |         |         |    6.308|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.313|    2.313|
TEST_KEY<1>    |         |         |    0.947|    0.947|
TEST_KEY<2>    |         |         |    1.365|    1.365|
TEST_KEY<3>    |         |         |    1.862|    1.862|
clk            |         |         |    6.308|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.022|    2.022|
TEST_KEY<1>    |         |         |    0.656|    0.656|
TEST_KEY<2>    |         |         |    1.074|    1.074|
TEST_KEY<3>    |         |         |    1.571|    1.571|
clk            |         |         |    6.308|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    1.614|    1.614|
TEST_KEY<1>    |         |         |    0.248|    0.248|
TEST_KEY<2>    |         |         |    0.666|    0.666|
TEST_KEY<3>    |         |         |    1.163|    1.163|
clk            |         |         |    6.308|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |    8.454|         |         |
TEST_KEY<1>    |         |    8.454|         |         |
TEST_KEY<2>    |         |    8.454|         |         |
TEST_KEY<3>    |         |    8.454|         |         |
clk            |   33.891|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Feb 22 23:12:23 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 192 MB



