# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_multiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+J:/yifanziyang {J:/yifanziyang/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:25 on Feb 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+J:/yifanziyang" J:/yifanziyang/ripple_adder.sv 
# -- Compiling module adder_subber
# -- Compiling module full_adder
# 
# Top level modules:
# 	adder_subber
# End time: 09:53:25 on Feb 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+J:/yifanziyang {J:/yifanziyang/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:25 on Feb 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+J:/yifanziyang" J:/yifanziyang/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 09:53:26 on Feb 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+J:/yifanziyang {J:/yifanziyang/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:26 on Feb 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+J:/yifanziyang" J:/yifanziyang/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 09:53:26 on Feb 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+J:/yifanziyang {J:/yifanziyang/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:26 on Feb 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+J:/yifanziyang" J:/yifanziyang/reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 09:53:26 on Feb 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+J:/yifanziyang {J:/yifanziyang/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:26 on Feb 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+J:/yifanziyang" J:/yifanziyang/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 09:53:26 on Feb 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+J:/yifanziyang {J:/yifanziyang/lab4_8_bit_multiplier_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:27 on Feb 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+J:/yifanziyang" J:/yifanziyang/lab4_8_bit_multiplier_toplevel.sv 
# -- Compiling module lab4_8_bit_multiplier_toplevel
# 
# Top level modules:
# 	lab4_8_bit_multiplier_toplevel
# End time: 09:53:27 on Feb 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+J:/yifanziyang {J:/yifanziyang/testbench_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:53:27 on Feb 15,2019
# vlog -reportprogress 300 -sv -work work "+incdir+J:/yifanziyang" J:/yifanziyang/testbench_4.sv 
# -- Compiling module testbench_4
# 
# Top level modules:
# 	testbench_4
# End time: 09:53:27 on Feb 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench_4 
# Start time: 09:53:28 on Feb 15,2019
# Loading sv_std.std
# Loading work.testbench_4
# Loading work.lab4_8_bit_multiplier_toplevel
# Loading work.control
# Loading work.adder_subber
# Loading work.full_adder
# Loading work.reg_8
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) J:/yifanziyang/control.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_4/mt/control_
# ** Warning: (vsim-8315) J:/yifanziyang/control.sv(23): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench_4/mt/control_
# End time: 10:16:06 on Feb 15,2019, Elapsed time: 0:22:38
# Errors: 0, Warnings: 2
