<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 37th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 37th Design Automation Conference" title="Proceedings of the 37th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/2000/DAC-2000.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Giovanni De Micheli<br/><em>Proceedings of the 37th Design Automation Conference</em><br/>DAC, 2000.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/2000">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+37th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-2000,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=337292">337292</a>",
</span>	address       = "Los Angeles, California, USA",
	booktitle     = "{DAC}",
	editor        = "<a href="person/Giovanni_De_Micheli.html">Giovanni De Micheli</a>",
	publisher     = "{ACM}",
	title         = "{Proceedings of the 37th Design Automation Conference}",
	year          = 2000,
}</pre>
</div>
<hr/>
<h3>Contents (149 items)</h3><dl class="toc"><div class="rbox"><span class="tag">27 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">18 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">18 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">15 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">14 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">13 ×<a href="tag/simulation.html">#simulation</a></span><br/><span class="tag">11 ×<a href="tag/embedded.html">#embedded</a></span><br/><span class="tag">10 ×<a href="tag/power management.html">#power management</a></span><br/><span class="tag">9 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">9 ×<a href="tag/verification.html">#verification</a></span><br/></div><dt><a href="DAC-2000-PhelpsKRCH.html">DAC-2000-PhelpsKRCH</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC (<abbr title="Rodney Phelps">RP</abbr>, <abbr title="Michael Krasnicki">MK</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>, <abbr title="James R. Hellums">JRH</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-VancorenlandRSG.html">DAC-2000-VancorenlandRSG</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Optimal RF design using smart evolutionary algorithms (<abbr title="Peter J. Vancorenland">PJV</abbr>, <abbr title="Carl De Ranter">CDR</abbr>, <abbr title="Michiel Steyaert">MS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 7–10.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-RanterMPVSGS.html">DAC-2000-RanterMPVSGS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>CYCLONE: automated design and layout of RF LC-oscillators (<abbr title="Carl De Ranter">CDR</abbr>, <abbr title="Bram De Muer">BDM</abbr>, <abbr title="Geert Van der Plas">GVdP</abbr>, <abbr title="Peter J. Vancorenland">PJV</abbr>, <abbr title="Michiel Steyaert">MS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 11–14.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-GaurdianiSMSC.html">DAC-2000-GaurdianiSMSC</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects (<abbr title="Carlo Guardiani">CG</abbr>, <abbr title="Sharad Saxena">SS</abbr>, <abbr title="Patrick McNamara">PM</abbr>, <abbr title="Phillip Schumaker">PS</abbr>, <abbr title="Dale Coder">DC</abbr>), pp. 15–18.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-PiS.html">DAC-2000-PiS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits (<abbr title="Tao Pi">TP</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 19–22.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-MoonKRS.html">DAC-2000-MoonKRS</a> <span class="tag"><a href="tag/image.html" title="image">#image</a></span></dt><dd>To split or to conjoin: the question in image computation (<abbr title="In-Ho Moon">IHM</abbr>, <abbr title="James H. Kukula">JHK</abbr>, <abbr title="Kavita Ravi">KR</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 23–28.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-BloemRS.html">DAC-2000-BloemRS</a> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Symbolic guided search for CTL model checking (<abbr title="Roderick Bloem">RB</abbr>, <abbr title="Kavita Ravi">KR</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 29–34.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-YangT.html">DAC-2000-YangT</a> <span class="tag"><a href="tag/lazy%20evaluation.html" title="lazy evaluation">#lazy evaluation</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Lazy symbolic model checking (<abbr title="Jin Yang">JY</abbr>, <abbr title="Andreas Tiemeyer">AT</abbr>), pp. 35–38.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-HettSB.html">DAC-2000-HettSB</a> <span class="tag"><a href="tag/distance.html" title="distance">#distance</a></span> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span> <span class="tag"><a href="tag/traversal.html" title="traversal">#traversal</a></span></dt><dd>Distance driven finite state machine traversal (<abbr title="Andreas Hett">AH</abbr>, <abbr title="Christoph Scholl">CS</abbr>, <abbr title="Bernd Becker">BB</abbr>), pp. 39–42.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-GhoshF.html">DAC-2000-GhoshF</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Automatic test pattern generation for functional RTL circuits using assignment decision diagrams (<abbr title="Indradeep Ghosh">IG</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 43–48.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-HarrisT.html">DAC-2000-HarrisT</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Interconnect testing in cluster-based FPGA architectures (<abbr title="Ian G. Harris">IGH</abbr>, <abbr title="Russell Tessier">RT</abbr>), pp. 49–54.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-BayraktarogluO.html">DAC-2000-BayraktarogluO</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Improved fault diagnosis in scan-based BIST via superposition (<abbr title="Ismet Bayraktaroglu">IB</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 55–58.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-PomeranzR.html">DAC-2000-PomeranzR</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On diagnosis of pattern-dependent delay faults (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 59–62.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-GalaZPYWB.html">DAC-2000-GalaZPYWB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>On-chip inductance modeling and analysis (<abbr title="Kaushik Gala">KG</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Brian Young">BY</abbr>, <abbr title="Junfeng Wang">JW</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 63–68.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-YouVMX.html">DAC-2000-YouVMX</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits (<abbr title="Eileen You">EY</abbr>, <abbr title="Lakshminarasimh Varadadesikan">LV</abbr>, <abbr title="John MacDonald">JM</abbr>, <abbr title="Wieze Xie">WX</abbr>), pp. 69–74.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-LevySMW.html">DAC-2000-LevySMW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A rank-one update method for efficient processing of interconnect parasitics in timing analysis (<abbr title="H. Levy">HL</abbr>, <abbr title="W. Scott">WS</abbr>, <abbr title="Don MacMillen">DM</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 75–78.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-KahngMS.html">DAC-2000-KahngMS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On switch factor based analysis of coupled RC interconnects (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Sudhakar Muddu">SM</abbr>, <abbr title="Egino Sarto">ES</abbr>), pp. 79–84.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-JongeneelWBO.html">DAC-2000-JongeneelWBO</a></dt><dd>Area and search space control for technology mapping (<abbr title="Dirk-Jan Jongeneel">DJJ</abbr>, <abbr title="Yosinori Watanabe">YW</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Ralph H. J. M. Otten">RHJMO</abbr>), pp. 86–91.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-YangCS.html">DAC-2000-YangCS</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>BDS: a BDD-based logic optimization system (<abbr title="Congguang Yang">CY</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Vigyan Singhal">VS</abbr>), pp. 92–97.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-UmKL.html">DAC-2000-UmKL</a> <span class="tag"><a href="tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A fine-grained arithmetic optimization technique for high-performance/low-power data path synthesis (<abbr title="Junhyung Um">JU</abbr>, <abbr title="Taewhan Kim">TK</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 98–103.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ZhouW.html">DAC-2000-ZhouW</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Optimal low power X OR gate decomposition (<abbr title="Hai Zhou">HZ</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 104–107.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-MeguerdichianP.html">DAC-2000-MeguerdichianP</a></dt><dd>Watermarking while preserving the critical path (<abbr title="Seapahn Meguerdichian">SM</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 108–111.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-VelevB.html">DAC-2000-VelevB</a> <span class="tag"><a href="tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="tag/exception.html" title="exception">#exception</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction (<abbr title="Miroslav N. Velev">MNV</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 112–117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-HuangC.html">DAC-2000-HuangC</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Assertion checking by combined word-level ATPG and modular arithmetic constraint-solving techniques (<abbr title="Chung-Yang Huang">CYH</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 118–123.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-WilsonD.html">DAC-2000-WilsonD</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Reliable verification using symbolic simulation with scalar values (<abbr title="Chris Wilson">CW</abbr>, <abbr title="David L. Dill">DLD</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-CurrieHR.html">DAC-2000-CurrieHR</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic formal verification of DSP software (<abbr title="David W. Currie">DWC</abbr>, <abbr title="Alan J. Hu">AJH</abbr>, <abbr title="Sreeranga P. Rajan">SPR</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ZorianM.html">DAC-2000-ZorianM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>System chip test: how will it impact your design? (<abbr title="Yervant Zorian">YZ</abbr>, <abbr title="Erik Jan Marinissen">EJM</abbr>), pp. 136–141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ChuengDRR.html">DAC-2000-ChuengDRR</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Test challenges for deep sub-micron technologies (<abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Mike Rodgers">MR</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 142–149.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-2000-ZhaoPSECB.html">DAC-2000-ZhaoPSECB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Hierarchical analysis of power distribution networks (<abbr title="Min Zhao">MZ</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>, <abbr title="Tim Edwards">TE</abbr>, <abbr title="Rajat Chaudhry">RC</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 150–155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-NassifK.html">DAC-2000-NassifK</a> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast power grid simulation (<abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Joseph N. Kozhaya">JNK</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ChaudhryBPE.html">DAC-2000-ChaudhryBPE</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Current signature compression for IR-drop analysis (<abbr title="Rajat Chaudhry">RC</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Tim Edwards">TE</abbr>), pp. 162–167.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-LiuNPS.html">DAC-2000-LiuNPS</a></dt><dd>Impact of interconnect variations on the clock skew of a gigahertz microprocessor (<abbr title="Ying Liu">YL</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 168–171.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-MehrotraSBCVN.html">DAC-2000-MehrotraSBCVN</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance (<abbr title="Vikas Mehrotra">VM</abbr>, <abbr title="Shiou Lin Sam">SLS</abbr>, <abbr title="Duane S. Boning">DSB</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>, <abbr title="Rakesh Vallishayee">RV</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>), pp. 172–175.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-YangP.html">DAC-2000-YangP</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A multi-interval Chebyshev collocation method for efficient high-accuracy RF circuit simulation (<abbr title="Baolin Yang">BY</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>), pp. 178–183.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-Phillips.html">DAC-2000-Phillips</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Projection frameworks for model reduction of weakly nonlinear systems (<abbr title="Joel R. Phillips">JRP</abbr>), pp. 184–189.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-KashyapK.html">DAC-2000-KashyapK</a></dt><dd>A realizable driving point model for on-chip interconnect with inductance (<abbr title="Chandramouli V. Kashyap">CVK</abbr>, <abbr title="Byron Krauter">BK</abbr>), pp. 190–195.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-GoelL.html">DAC-2000-GoelL</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of an IBM CoreConnect processor local bus arbiter core (<abbr title="Amit Goel">AG</abbr>, <abbr title="William R. Lee">WRL</abbr>), pp. 196–200.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2000-AagaardJKKS.html">DAC-2000-AagaardJKKS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of iterative algorithms in microprocessors (<abbr title="Mark Aagaard">MA</abbr>, <abbr title="Robert B. Jones">RBJ</abbr>, <abbr title="Roope Kaivola">RK</abbr>, <abbr title="Katherine R. Kohatsu">KRK</abbr>, <abbr title="Carl-Johan H. Seger">CJHS</abbr>), pp. 201–206.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-LachMP.html">DAC-2000-LachMP</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient error detection, localization, and correction for FPGA-based debugging (<abbr title="John Lach">JL</abbr>, <abbr title="William H. Mangione-Smith">WHMS</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 207–212.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-SouriBMS.html">DAC-2000-SouriBMS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/motivation.html" title="motivation">#motivation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Multiple Si layer ICs: motivation, performance analysis, and design implications (<abbr title="Shukri J. Souri">SJS</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>, <abbr title="Amit Mehrotra">AM</abbr>, <abbr title="Krishna Saraswat">KS</abbr>), pp. 213–220.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-2000-BorosRP.html">DAC-2000-BorosRP</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system (<abbr title="V. E. Boros">VEB</abbr>, <abbr title="Aleksandar D. Rakic">ADR</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 221–226.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-NiemierKK.html">DAC-2000-NiemierKK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/quantum.html" title="quantum">#quantum</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>A design of and design tools for a novel quantum dot based microprocessor (<abbr title="Michael T. Niemier">MTN</abbr>, <abbr title="Michael J. Kontz">MJK</abbr>, <abbr title="Peter M. Kogge">PMK</abbr>), pp. 227–232.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-LevyBBDGOOSZ.html">DAC-2000-LevyBBDGOOSZ</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ClariNet: a noise analysis tool for deep submicron design (<abbr title="Rafi Levy">RL</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Gabi Braca">GB</abbr>, <abbr title="Aurobindo Dasgupta">AD</abbr>, <abbr title="Amir Grinshpon">AG</abbr>, <abbr title="Chanhee Oh">CO</abbr>, <abbr title="Boaz Orshav">BO</abbr>, <abbr title="Supamas Sirichotiyakul">SS</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>), pp. 233–238.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ShepardK.html">DAC-2000-ShepardK</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology (<abbr title="Kenneth L. Shepard">KLS</abbr>, <abbr title="Dae-Jin Kim">DJK</abbr>), pp. 239–242.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-SomasekharCRYD.html">DAC-2000-SomasekharCRYD</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Dynamic noise analysis in precharge-evaluate circuits (<abbr title="Dinesh Somasekhar">DS</abbr>, <abbr title="Seung Hoon Choi">SHC</abbr>, <abbr title="Kaushik Roy">KR</abbr>, <abbr title="Yibin Ye">YY</abbr>, <abbr title="Vivek De">VD</abbr>), p. 243.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2000-WangN.html">DAC-2000-WangN</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span></dt><dd>Extended Krylov subspace method for reduced order analysis of linear circuits with multiple sources (<abbr title="Janet Meiling Wang">JMW</abbr>, <abbr title="Tuyen V. Nguyen">TVN</abbr>), pp. 247–252.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-McDonaldB.html">DAC-2000-McDonaldB</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Symbolic timing simulation using cluster scheduling (<abbr title="Clayton B. McDonald">CBM</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 254–259.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-Hassoun.html">DAC-2000-Hassoun</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Critical path analysis using a dynamically bounded delay model (<abbr title="Soha Hassoun">SH</abbr>), pp. 260–265.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ArunachalamRP.html">DAC-2000-ArunachalamRP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>TACO: timing analysis with coupling (<abbr title="Ravishankar Arunachalam">RA</abbr>, <abbr title="Karthik Rajagopal">KR</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 266–269.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-BlaauwPD.html">DAC-2000-BlaauwPD</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span></dt><dd>Removing user specified false paths from timing graphs (<abbr title="David Blaauw">DB</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Abhijit Das">AD</abbr>), pp. 270–273.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-CongLW.html">DAC-2000-CongLW</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance driven multi-level and multiway partitioning with retiming (<abbr title="Jason Cong">JC</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>, <abbr title="Chang Wu">CW</abbr>), pp. 274–279.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-KimNK.html">DAC-2000-KimNK</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Domino logic synthesis minimizing crosstalk (<abbr title="Ki-Wook Kim">KWK</abbr>, <abbr title="Unni Narayanan">UN</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 280–285.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ChangCSM.html">DAC-2000-ChangCSM</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Fast post-placement rewiring using easily detectable functional symmetries (<abbr title="Chih-Wei Jim Chang">CWJC</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Peter Suaris">PS</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 286–289.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-CongH.html">DAC-2000-CongH</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Depth optimal incremental mapping for field programmable gate arrays (<abbr title="Jason Cong">JC</abbr>, <abbr title="Hui Huang">HH</abbr>), pp. 290–293.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-LekatsasHW.html">DAC-2000-LekatsasHW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Code compression for low power embedded system design (<abbr title="Haris Lekatsas">HL</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Wayne Wolf">WW</abbr>), pp. 294–299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-BeniniMMP.html">DAC-2000-BeniniMMP</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of application-specific memories for power optimization in embedded systems (<abbr title="Luca Benini">LB</abbr>, <abbr title="Alberto Macii">AM</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 300–303.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-KandemirVIY.html">DAC-2000-KandemirVIY</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Influence of compiler optimizations on system power (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>, <abbr title="Wu Ye">WY</abbr>), pp. 304–307.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-GebotysGW.html">DAC-2000-GebotysGW</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power minimization derived from architectural-usage of VLIW processors (<abbr title="Catherine H. Gebotys">CHG</abbr>, <abbr title="Robert J. Gebotys">RJG</abbr>, <abbr title="S. Wiratunga">SW</abbr>), pp. 308–311.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-DickLRJ.html">DAC-2000-DickLRJ</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Power analysis of embedded operating systems (<abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Ganesh Lakshminarayana">GL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 312–315.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-GrunDN.html">DAC-2000-GrunDN</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Memory aware compilation through accurate timing extraction (<abbr title="Peter Grun">PG</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Alexandru Nicolau">AN</abbr>), pp. 316–321.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-Edwards.html">DAC-2000-Edwards</a> <span class="tag"><a href="tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Compiling Esterel into sequential code (<abbr title="Stephen A. Edwards">SAE</abbr>), pp. 322–327.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-OmnesFC.html">DAC-2000-OmnesFC</a> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Interactive co-design of high throughput embedded multimedia (<abbr title="Thierry J.-F. Omnés">TJFO</abbr>, <abbr title="Thierry Franzetti">TF</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 328–331.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-GhazalNR.html">DAC-2000-GhazalNR</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting performance potential of modern DSPs (<abbr title="Naji Ghazal">NG</abbr>, <abbr title="A. Richard Newton">ARN</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>), pp. 332–335.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-YeVKI.html">DAC-2000-YeVKI</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>The design and use of simplepower: a cycle-accurate energy estimation tool (<abbr title="Wu Ye">WY</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 340–345.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-BrandoleseFSS.html">DAC-2000-BrandoleseFSS</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>An instruction-level functionally-based energy estimation model for 32-bits microprocessors (<abbr title="Carlo Brandolese">CB</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Fabio Salice">FS</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), pp. 346–351.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-QiuWP.html">DAC-2000-QiuWP</a> <span class="tag"><a href="tag/petri%20net.html" title="petri net">#petri net</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Dynamic power management of complex systems using generalized stochastic Petri nets (<abbr title="Qinru Qiu">QQ</abbr>, <abbr title="Qing Wu">QW</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 352–356.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2000-MacchiaruloM.html">DAC-2000-MacchiaruloM</a></dt><dd>Wave-steering one-hot encoded FSMs (<abbr title="Luca Macchiarulo">LM</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 357–360.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-CarloniS.html">DAC-2000-CarloniS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance analysis and optimization of latency insensitive systems (<abbr title="Luca P. Carloni">LPC</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 361–367.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-2000-JagannathanHL.html">DAC-2000-JagannathanHL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast algorithm for context-aware buffer insertion (<abbr title="Ashok Jagannathan">AJ</abbr>, <abbr title="Sung-Woo Hur">SWH</abbr>, <abbr title="John Lillis">JL</abbr>), pp. 368–373.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-LaiW.html">DAC-2000-LaiW</a></dt><dd>Maze routing with buffer insertion and wiresizing (<abbr title="Minghorng Lai">ML</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 374–378.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2000-CongY.html">DAC-2000-CongY</a></dt><dd>Routing tree construction under fixed buffer locations (<abbr title="Jason Cong">JC</abbr>, <abbr title="Xin Yuan">XY</abbr>), pp. 379–384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-AdlerBHB.html">DAC-2000-AdlerBHB</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A current driven routing and verification methodology for analog applications (<abbr title="Thorsten Adler">TA</abbr>, <abbr title="Hiltrud Brocke">HB</abbr>, <abbr title="Lars Hedrich">LH</abbr>, <abbr title="Erich Barke">EB</abbr>), pp. 385–389.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2000-PaulPT.html">DAC-2000-PaulPT</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>A codesign virtual machine for hierarchical, balanced hardware/software system modeling (<abbr title="JoAnn M. Paul">JMP</abbr>, <abbr title="Simon N. Peffers">SNP</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 390–395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-DesmetVM.html">DAC-2000-DesmetVM</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Operating system based software generation for systems-on-chip (<abbr title="Dirk Desmet">DD</abbr>, <abbr title="Diederik Verkest">DV</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 396–401.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-KockSWBKLVE.html">DAC-2000-KockSWBKLVE</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>YAPI: application modeling for signal processing systems (<abbr title="Erwin A. de Kock">EAdK</abbr>, <abbr title="W. J. M. Smits">WJMS</abbr>, <abbr title="Pieter van der Wolf">PvdW</abbr>, <abbr title="Jean-Yves Brunel">JYB</abbr>, <abbr title="W. M. Kruijtzer">WMK</abbr>, <abbr title="Paul Lieverse">PL</abbr>, <abbr title="Kees A. Vissers">KAV</abbr>, <abbr title="Gerben Essink">GE</abbr>), pp. 402–405.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-BrunelKKPPKS.html">DAC-2000-BrunelKKPPKS</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span></dt><dd>COSY communication IP’s (<abbr title="Jean-Yves Brunel">JYB</abbr>, <abbr title="W. M. Kruijtzer">WMK</abbr>, <abbr title="H. J. H. N. Kenter">HJHNK</abbr>, <abbr title="Frédéric Pétrot">FP</abbr>, <abbr title="L. Pasquier">LP</abbr>, <abbr title="Erwin A. de Kock">EAdK</abbr>, <abbr title="W. J. M. Smits">WJMS</abbr>), pp. 406–409.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-ChouB.html">DAC-2000-ChouB</a> <span class="tag"><a href="tag/coordination.html" title="coordination">#coordination</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis and optimization of coordination controllers for distributed embedded systems (<abbr title="Pai H. Chou">PHC</abbr>, <abbr title="Gaetano Borriello">GB</abbr>), pp. 410–415.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ChiouJRD.html">DAC-2000-ChiouJRD</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Application-specific memory management for embedded systems using software-controlled caches (<abbr title="Derek Chiou">DC</abbr>, <abbr title="Prabhat Jain">PJ</abbr>, <abbr title="Larry Rudolph">LR</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 416–419.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-BergamaschiL.html">DAC-2000-BergamaschiL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Designing systems-on-chip using cores (<abbr title="Reinaldo A. Bergamaschi">RAB</abbr>, <abbr title="William R. Lee">WRL</abbr>), pp. 420–425.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-Puig-MedinaEK.html">DAC-2000-Puig-MedinaEK</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of configurable processor cores (<abbr title="Marinés Puig-Medina">MPM</abbr>, <abbr title="Gülbin Ezer">GE</abbr>, <abbr title="Pavlos Konas">PK</abbr>), pp. 426–431.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-Chakrabarty.html">DAC-2000-Chakrabarty</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design of system-on-a-chip test access architectures under place-and-route and power constraints (<abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 432–437.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-VandersteenWRDDEB.html">DAC-2000-VandersteenWRDDEB</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers (<abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Piet Wambacq">PW</abbr>, <abbr title="Yves Rolain">YR</abbr>, <abbr title="Petr Dobrovolný">PD</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 440–445.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-HeijningenBDEB.html">DAC-2000-HeijningenBDEB</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>High-level simulation of substrate noise generation including power supply noise coupling (<abbr title="Marc van Heijningen">MvH</abbr>, <abbr title="Mustafa Badaroglu">MB</abbr>, <abbr title="Stéphane Donnay">SD</abbr>, <abbr title="Marc Engels">ME</abbr>, <abbr title="Ivo Bolsens">IB</abbr>), pp. 446–451.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-PlasVDBGS.html">DAC-2000-PlasVDBGS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter (<abbr title="Geert Van der Plas">GVdP</abbr>, <abbr title="Jan Vandenbussche">JV</abbr>, <abbr title="Walter Daems">WD</abbr>, <abbr title="Antal van den Bosch">AvdB</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 452–457.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ChangCWW.html">DAC-2000-ChangCWW</a> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>B*-Trees: a new representation for non-slicing floorplans (<abbr title="Yun-Chih Chang">YCC</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="Guang-Ming Wu">GMW</abbr>, <abbr title="Shu-Wei Wu">SWW</abbr>), pp. 458–463.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-PangBLC.html">DAC-2000-PangBLC</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Block placement with symmetry constraints based on the O-tree non-slicing representation (<abbr title="Yingxin Pang">YP</abbr>, <abbr title="Florin Balasa">FB</abbr>, <abbr title="Koen Lampaert">KL</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 464–467.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-ChenK.html">DAC-2000-ChenK</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>Floorplan sizing by linear programming approximation (<abbr title="Pinghong Chen">PC</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 468–471.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-OuP.html">DAC-2000-OuP</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Timing-driven placement based on partitioning with dynamic cut-net control (<abbr title="Shih-Lian T. Ou">SLTO</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 472–476.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2000-CaldwellKM.html">DAC-2000-CaldwellKM</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>Can recursive bisection alone produce routable placements? (<abbr title="Andrew E. Caldwell">AEC</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 477–482.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-NataleSB.html">DAC-2000-NataleSB</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Task scheduling with RT constraints (<abbr title="Marco Di Natale">MDN</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Felice Balarin">FB</abbr>), pp. 483–488.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-CortadellaKLMMPWS.html">DAC-2000-CortadellaKLMMPWS</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Task generation and compile-time scheduling for mixed data-control embedded software (<abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Alex Kondratyev">AK</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Marc Massot">MM</abbr>, <abbr title="Sandra Moral">SM</abbr>, <abbr title="Claudio Passerone">CP</abbr>, <abbr title="Yosinori Watanabe">YW</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 489–494.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ShinKC.html">DAC-2000-ShinKC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Schedulability-driven performance analysis of multiple mode embedded real-time systems (<abbr title="Youngsoo Shin">YS</abbr>, <abbr title="Daehong Kim">DK</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 495–500.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-BoulisS.html">DAC-2000-BoulisS</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>System design of active basestations based on dynamically reconfigurable hardware (<abbr title="Athanassios Boulis">AB</abbr>, <abbr title="Mani B. Srivastava">MBS</abbr>), pp. 501–506.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-LiCDHKS.html">DAC-2000-LiCDHKS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Hardware-software co-design of embedded reconfigurable architectures (<abbr title="Yanbing Li">YL</abbr>, <abbr title="Tim Callahan">TC</abbr>, <abbr title="Ervan Darnell">ED</abbr>, <abbr title="Randolph E. Harr">REH</abbr>, <abbr title="Uday Kurkure">UK</abbr>, <abbr title="Jon Stockwood">JS</abbr>), pp. 507–512.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-LahiriRLD.html">DAC-2000-LahiriRLD</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips (<abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Ganesh Lakshminarayana">GL</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 513–518.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-YuWK.html">DAC-2000-YuWK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Passive model order reduction algorithm based on Chebyshev expansion of impulse response of interconnect networks (<abbr title="Qingjian Yu">QY</abbr>, <abbr title="Janet Meiling Wang">JMW</abbr>, <abbr title="Ernest S. Kuh">ESK</abbr>), pp. 520–525.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-GadDNA.html">DAC-2000-GadDNA</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Passive model order reduction of multiport distributed interconnects (<abbr title="Emad Gad">EG</abbr>, <abbr title="Anestis Dounavis">AD</abbr>, <abbr title="Michel S. Nakhla">MSN</abbr>, <abbr title="Ramachandra Achar">RA</abbr>), pp. 526–531.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-Sheehan.html">DAC-2000-Sheehan</a> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting coupled noise in RC circuits by matching 1, 2, and 3 moments (<abbr title="Bernard N. Sheehan">BNS</abbr>), pp. 532–535.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-Zhao.html">DAC-2000-Zhao</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span></dt><dd>Singularity-treated quadrature-evaluated method of moments solver for 3-D capacitance extraction (<abbr title="Jinsong Zhao">JZ</abbr>), pp. 536–539.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-WangKS.html">DAC-2000-WangKS</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal two level partitioning and loop scheduling for hiding memory latency for DSP applications (<abbr title="Zhong Wang">ZW</abbr>, <abbr title="Michael Kirkpatrick">MK</abbr>, <abbr title="Edwin Hsing-Mean Sha">EHMS</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-NarasimhanR.html">DAC-2000-NarasimhanR</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>On lower bounds for scheduling problems in high-level synthesis (<abbr title="M. Narasimhan">MN</abbr>, <abbr title="J. Ramanujam">JR</abbr>), pp. 546–551.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-HorstmannshoffM.html">DAC-2000-HorstmannshoffM</a> <span class="tag"><a href="tag/code%20generation.html" title="code generation">#code generation</a></span> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient building block based RTL code generation from synchronous data flow graphs (<abbr title="Jens Horstmannshoff">JH</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 552–555.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-EllerveeMCH.html">DAC-2000-EllerveeMCH</a> <span class="tag"><a href="tag/data%20type.html" title="data type">#data type</a></span></dt><dd>System-level data format exploration for dynamically allocated data structures (<abbr title="Peeter Ellervee">PE</abbr>, <abbr title="Miguel Miranda">MM</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Ahmed Hemani">AH</abbr>), pp. 556–559.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-FotyB.html">DAC-2000-FotyB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/tutorial.html" title="tutorial">#tutorial</a></span></dt><dd>MOSFET modeling and circuit design: re-establishing a lost connection (tutorial) (<abbr title="Daniel Foty">DF</abbr>, <abbr title="David Binkley">DB</abbr>), p. 560.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2000-HutchingsN.html">DAC-2000-HutchingsN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/programming%20language.html" title="programming language">#programming language</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Using general-purpose programming languages for FPGA design (<abbr title="Brad L. Hutchings">BLH</abbr>, <abbr title="Brent E. Nelson">BEN</abbr>), pp. 561–566.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ChangC.html">DAC-2000-ChangC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>An architecture-driven metric for simultaneous placement and global routing for FPGAs (<abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="Yu-Tsang Chang">YTC</abbr>), pp. 567–572.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-SinghLFMLKB.html">DAC-2000-SinghLFMLKB</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MorphoSys: case study of a reconfigurable computing system targeting multimedia applications (<abbr title="Hartej Singh">HS</abbr>, <abbr title="Guangming Lu">GL</abbr>, <abbr title="Eliseu M. Chaves Filho">EMCF</abbr>, <abbr title="Rafael Maestre">RM</abbr>, <abbr title="Ming-Hau Lee">MHL</abbr>, <abbr title="Fadi J. Kurdahi">FJK</abbr>, <abbr title="Nader Bagherzadeh">NB</abbr>), pp. 573–578.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-KirovskiLWP.html">DAC-2000-KirovskiLWP</a> <span class="tag"><a href="tag/forensics.html" title="forensics">#forensics</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Forensic engineering techniques for VLSI CAD tools (<abbr title="Darko Kirovski">DK</abbr>, <abbr title="David T. Liu">DTL</abbr>, <abbr title="Jennifer L. Wong">JLW</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 581–586.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-QuP.html">DAC-2000-QuP</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Fingerprinting intellectual property using constraint-addition (<abbr title="Gang Qu">GQ</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 587–592.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-DalpassoBB.html">DAC-2000-DalpassoBB</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware/software IP protection (<abbr title="Marcello Dalpasso">MD</abbr>, <abbr title="Alessandro Bogliolo">AB</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 593–596.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-FinF.html">DAC-2000-FinF</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A Web-CAD methodology for IP-core analysis and simulation (<abbr title="Alessandro Fin">AF</abbr>, <abbr title="Franco Fummi">FF</abbr>), pp. 597–600.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-CabodiQS.html">DAC-2000-CabodiQS</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Optimizing sequential verification by retiming transformations (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Stefano Quer">SQ</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 601–606.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-HsiehBLS.html">DAC-2000-HsiehBLS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient methods for embedded system design space exploration (<abbr title="Harry Hsieh">HH</abbr>, <abbr title="Felice Balarin">FB</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 607–612.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-NouraniCP.html">DAC-2000-NouraniCP</a></dt><dd>Synthesis-for-testability of controller-datapath pairs that use gated clocks (<abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Joan Carletta">JC</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 613–618.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-BaiDR.html">DAC-2000-BaiDR</a> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Self-test methodology for at-speed test of crosstalk in chip interconnects (<abbr title="Xiaoliang Bai">XB</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Janusz Rajski">JR</abbr>), pp. 619–624.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ChenDSSC.html">DAC-2000-ChenDSSC</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Embedded hardware and software self-testing methodologies for processor cores (<abbr title="Li Chen">LC</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Pablo Sánchez">PS</abbr>, <abbr title="Krishna Sekar">KS</abbr>, <abbr title="Ying Cheng">YC</abbr>), pp. 625–630.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-AttarhaNL.html">DAC-2000-AttarhaNL</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Modeling and simulation of real defects using fuzzy logic (<abbr title="Amir Attarha">AA</abbr>, <abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Caro Lucas">CL</abbr>), pp. 631–636.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ChinneyK.html">DAC-2000-ChinneyK</a> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Closing the gap between ASIC and custom: an ASIC perspective (<abbr title="David G. Chinnery">DGC</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 637–642.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-DallyC.html">DAC-2000-DallyC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The role of custom design in ASIC Chips (<abbr title="William J. Dally">WJD</abbr>, <abbr title="Andrew Chang">AC</abbr>), pp. 643–647.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2000-SundararajanSP.html">DAC-2000-SundararajanSP</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MINFLOTRANSIT: min-cost flow based transistor sizing tool (<abbr title="Vijay Sundararajan">VS</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>, <abbr title="Keshab K. Parhi">KKP</abbr>), pp. 649–664.</dd> <div class="pagevis" style="width:15px"></div>
<dt><a href="DAC-2000-KetkarKS.html">DAC-2000-KetkarKS</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Convex delay models for transistor sizing (<abbr title="Mahesh Ketkar">MK</abbr>, <abbr title="Kishore Kasamsetty">KK</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 655–660.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-NemaniT.html">DAC-2000-NemaniT</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Macro-driven circuit design methodology for high-performance datapaths (<abbr title="Mahadevamurty Nemani">MN</abbr>, <abbr title="Vivek Tiwari">VT</abbr>), pp. 661–666.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-TianWB.html">DAC-2000-TianWB</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability (<abbr title="Ruiqi Tian">RT</abbr>, <abbr title="D. F. Wong">DFW</abbr>, <abbr title="Robert Boone">RB</abbr>), pp. 667–670.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-ChenKRZ.html">DAC-2000-ChenKRZ</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Practical iterated fill synthesis for CMP uniformity (<abbr title="Yu Chen">YC</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Gabriel Robins">GR</abbr>, <abbr title="Alexander Zelikovsky">AZ</abbr>), pp. 671–674.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-SilvaS.html">DAC-2000-SilvaS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Boolean satisfiability in electronic design automation (<abbr title="João P. Marques Silva">JPMS</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 675–680.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-JainMMWL.html">DAC-2000-JainMMWL</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span></dt><dd>Analysis of composition complexity and how to obtain smaller canonical graphs (<abbr title="Jawahar Jain">JJ</abbr>, <abbr title="K. Mohanram">KM</abbr>, <abbr title="Dinos Moundanos">DM</abbr>, <abbr title="Ingo Wegener">IW</abbr>, <abbr title="Yuan Lu">YL</abbr>), pp. 681–686.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-LuJCF.html">DAC-2000-LuJCF</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient variable ordering using aBDD based sampling (<abbr title="Yuan Lu">YL</abbr>, <abbr title="Jawahar Jain">JJ</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 687–692.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-CaldwellCKKLMOSS.html">DAC-2000-CaldwellCKKLMOSS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>GTX: the MARCO GSRC technology extrapolation system (<abbr title="Andrew E. Caldwell">AEC</abbr>, <abbr title="Yu Cao">YC</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Farinaz Koushanfar">FK</abbr>, <abbr title="Hua Lu">HL</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Michael Oliver">MO</abbr>, <abbr title="Dirk Stroobandt">DS</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 693–698.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-HamerLBS.html">DAC-2000-HamerLBS</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A system simulation framework (<abbr title="Peter van den Hamer">PvdH</abbr>, <abbr title="W. P. M. van der Linden">WPMvdL</abbr>, <abbr title="Peter Bingley">PB</abbr>, <abbr title="N. W. Schellingerhout">NWS</abbr>), pp. 699–704.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-FenstermakerGKMT.html">DAC-2000-FenstermakerGKMT</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>METRICS: a system architecture for design process optimization (<abbr title="Stephen Fenstermaker">SF</abbr>, <abbr title="David George">DG</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Stefanus Mantik">SM</abbr>, <abbr title="Bart Thielges">BT</abbr>), pp. 705–710.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-CoudertMMS.html">DAC-2000-CoudertMMS</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Web-based frameworks to enable CAD RD (abstract) (<abbr title="Olivier Coudert">OC</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Christoph Meinel">CM</abbr>, <abbr title="Ellen Sentovich">ES</abbr>), p. 711.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2000-PoslusznyABCDFHKKLMNPPSTV.html">DAC-2000-PoslusznyABCDFHKKLMNPPSTV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>“Timing closure by design”, a high frequency microprocessor design methodology (<abbr title="Stephen D. Posluszny">SDP</abbr>, <abbr title="N. Aoki">NA</abbr>, <abbr title="David Boerstler">DB</abbr>, <abbr title="Paula K. Coulman">PKC</abbr>, <abbr title="Sang H. Dhong">SHD</abbr>, <abbr title="Brian K. Flachs">BKF</abbr>, <abbr title="H. Peter Hofstee">HPH</abbr>, <abbr title="N. Kojima">NK</abbr>, <abbr title="Ohsang Kwon">OK</abbr>, <abbr title="K. Lee">KL</abbr>, <abbr title="D. Meltzer">DM</abbr>, <abbr title="Kevin J. Nowka">KJN</abbr>, <abbr title="J. Park">JP</abbr>, <abbr title="J. Peter">JP</abbr>, <abbr title="Joel Silberman">JS</abbr>, <abbr title="Osamu Takahashi">OT</abbr>, <abbr title="Paul Villarrubia">PV</abbr>), pp. 712–717.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-YenY.html">DAC-2000-YenY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Multiprocessing design verification methodology for Motorola MPC74XX PowerPC microprocessor (<abbr title="Jen-Tien Yen">JTY</abbr>, <abbr title="Qichao Richard Yin">QRY</abbr>), pp. 718–723.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-EisnerSHNNV.html">DAC-2000-EisnerSHNNV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>A methodology for formal design of hardware control with application to cache coherence protocols (<abbr title="Cindy Eisner">CE</abbr>, <abbr title="Irit Shitsevalov">IS</abbr>, <abbr title="Russ Hoover">RH</abbr>, <abbr title="Wayne G. Nation">WGN</abbr>, <abbr title="Kyle L. Nelson">KLN</abbr>, <abbr title="Ken Valk">KV</abbr>), pp. 724–729.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-DrakeBGKPGSB.html">DAC-2000-DrakeBGKPGSB</a></dt><dd>CGaAs PowerPC FXU (<abbr title="Alan J. Drake">AJD</abbr>, <abbr title="Todd D. Basso">TDB</abbr>, <abbr title="Spencer M. Gold">SMG</abbr>, <abbr title="Keith L. Kraver">KLK</abbr>, <abbr title="Phiroze N. Parakh">PNP</abbr>, <abbr title="Claude R. Gauthier">CRG</abbr>, <abbr title="P. Sean Stetson">PSS</abbr>, <abbr title="Richard B. Brown">RBB</abbr>), pp. 730–735.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-KanapkaPW.html">DAC-2000-KanapkaPW</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast methods for extraction and sparsification of substrate coupling (<abbr title="Joe Kanapka">JK</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 738–743.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-KapurL.html">DAC-2000-KapurL</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Large-scale capacitance calculation (<abbr title="Sharad Kapur">SK</abbr>, <abbr title="David E. Long">DEL</abbr>), pp. 744–749.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-TsaiK.html">DAC-2000-TsaiK</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast temperature calculation for transient electrothermal simulation by mixed frequency/time domain thermal model reduction (<abbr title="Ching-Han Tsai">CHT</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 750–755.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-DoughertyT.html">DAC-2000-DoughertyT</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Unifying behavioral synthesis and physical design (<abbr title="William E. Dougherty">WED</abbr>, <abbr title="Donald E. Thomas">DET</abbr>), pp. 756–761.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-KatagiriYKHT.html">DAC-2000-KatagiriYKHT</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization (<abbr title="Hisaaki Katagiri">HK</abbr>, <abbr title="Keiichi Yasumoto">KY</abbr>, <abbr title="Akira Kitajima">AK</abbr>, <abbr title="Teruo Higashino">TH</abbr>, <abbr title="Kenichi Taniguchi">KT</abbr>), pp. 762–767.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-YuKW.html">DAC-2000-YuKW</a> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>The use of carry-save representation in joint module selection and retiming (<abbr title="Zhan Yu">ZY</abbr>, <abbr title="Kei-Yong Khoo">KYK</abbr>, <abbr title="Alan N. Willson Jr.">ANWJ</abbr>), pp. 768–773.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-SaabHK.html">DAC-2000-SaabHK</a></dt><dd>Closing the gap between analog and digital (<abbr title="Khaled Saab">KS</abbr>, <abbr title="Naim Ben Hamida">NBH</abbr>, <abbr title="Bozena Kaminska">BK</abbr>), pp. 774–779.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-KrishnaswamyCT.html">DAC-2000-KrishnaswamyCT</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A switch level fault simulation environment (<abbr title="Venkatram Krishnaswamy">VK</abbr>, <abbr title="Jeremy Casas">JC</abbr>, <abbr title="Thomas Tetzlaff">TT</abbr>), pp. 780–785.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-DwarakanathB.html">DAC-2000-DwarakanathB</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/tuple.html" title="tuple">#tuple</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Universal fault simulation using fault tuples (<abbr title="Kumar N. Dwarakanath">KND</abbr>, <abbr title="Ronald D. Blanton">RDB</abbr>), pp. 786–789.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-ZachariahCR.html">DAC-2000-ZachariahCR</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>A novel algorithm to extract two-node bridges (<abbr title="Sujit T. Zachariah">STZ</abbr>, <abbr title="Sreejit Chakravarty">SC</abbr>, <abbr title="Carl D. Roth">CDR</abbr>), pp. 790–793.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-RaoN.html">DAC-2000-RaoN</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Power minimization using control generated clocks (<abbr title="M. Srikanth Rao">MSR</abbr>, <abbr title="S. K. Nandy">SKN</abbr>), pp. 794–799.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-ChangKC.html">DAC-2000-ChangKC</a> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Bus encoding for low-power high-performance memory systems (<abbr title="Naehyuck Chang">NC</abbr>, <abbr title="Kwanho Kim">KK</abbr>, <abbr title="Jinsung Cho">JC</abbr>), pp. 800–805.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2000-LeeS.html">DAC-2000-LeeS</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Run-time voltage hopping for low-power real-time systems (<abbr title="Seongsoo Lee">SL</abbr>, <abbr title="Takayasu Sakurai">TS</abbr>), pp. 806–809.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2000-QuKUP.html">DAC-2000-QuKUP</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Function-level power estimation methodology for microprocessors (<abbr title="Gang Qu">GQ</abbr>, <abbr title="Naoyuki Kawabe">NK</abbr>, <abbr title="Kimiyoshi Usami">KU</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 810–813.</dd> <div class="pagevis" style="width:3px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>