GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      48 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains   735:735:735:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm86_a4000/cuda4-matrixmul/input-128/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 735000000.000000:735000000.000000:735000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136054421769:0.00000000136054421769:0.00000000136054421769:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f3e66f00000,65536
launching memcpy command : MemcpyHtoD,0x00007f3e66f10000,65536
Processing kernel /benchrun/accelsim-sass/sm86_a4000/cuda4-matrixmul/input-128/results/traces/kernel-1.traceg
-kernel name = _Z8mult_gpuPfS_S_ii
-kernel id = 1
-grid dim = (4,4,1)
-block dim = (32,32,1)
-shmem = 8192
-nregs = 38
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3e95000000
-local mem base_addr = 0x00007f3e93000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/cuda4-matrixmul/input-128/results/traces/kernel-1.traceg
launching kernel name: _Z8mult_gpuPfS_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8mult_gpuPfS_S_ii'
thread block = 3,3,0
Destroy streams for kernel 1: size 0
kernel_name = _Z8mult_gpuPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 14992
gpu_sim_insn = 6176768
gpu_ipc =     412.0043
gpu_tot_sim_cycle = 14992
gpu_tot_sim_insn = 6176768
gpu_tot_ipc =     412.0043
gpu_tot_issued_cta = 16
gpu_occupancy = 66.3754% 
gpu_tot_occupancy = 66.3754% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2295
partiton_level_parallism_total  =       1.2295
partiton_level_parallism_util =      12.3209
partiton_level_parallism_util_total  =      12.3209
L2_BW  =      28.9168 GB/Sec
L2_BW_total  =      28.9168 GB/Sec
gpu_total_sim_rate=686307

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1510
	L1D_cache_core[1]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1492
	L1D_cache_core[2]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1502
	L1D_cache_core[3]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1515
	L1D_cache_core[4]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1479
	L1D_cache_core[5]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1479
	L1D_cache_core[6]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1520
	L1D_cache_core[7]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1507
	L1D_cache_core[8]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1468
	L1D_cache_core[9]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1496
	L1D_cache_core[10]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1510
	L1D_cache_core[11]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1521
	L1D_cache_core[12]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1498
	L1D_cache_core[13]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1516
	L1D_cache_core[14]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1486
	L1D_cache_core[15]: Access = 1152, Miss = 1152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1507
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 18432
	L1D_total_cache_misses = 18432
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 24006
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.103
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21444
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2562
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 379, 
gpgpu_n_tot_thrd_icount = 6209536
gpgpu_n_tot_w_icount = 194048
gpgpu_n_stall_shd_mem = 7006
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131072
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 2752512
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7006
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:236631	W0_Idle:28890	W0_Scoreboard:179123	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:193024
single_issue_nums: WS0:48512	WS1:48512	WS2:48512	WS3:48512	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655360 {40:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
maxmflatency = 799 
max_icnt2mem_latency = 288 
maxmrqlatency = 6 
max_icnt2sh_latency = 187 
averagemflatency = 575 
avg_icnt2mem_latency = 123 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 52 
mrq_lat_table:3931 	60 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	508 	4838 	13086 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3567 	8704 	6026 	135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2031 	1275 	1647 	2963 	4795 	5224 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5848      8182      5924      5950         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5810      8182      5948      5955         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5823      8205      5835      5839         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5891      8174      5837      5838         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5810      8194      5878      5895         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5848      8178      5889      5897         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5881      8201      5869      5882         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5823      8174      5878      5885         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5822      8178      5927      5958         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5893      8194      5952      5958         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5849      8186      5920      5943         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5810      8192      5938      5951         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5891      8208      5927      5960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5822      8188      5952      5961         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5810      8206      5856      5863         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5850      8206      5861      5862         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4096/64 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4096
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2255      2223      2318      2332    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2308      2192      2365      2407    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2322      2187      2355      2446    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2281      2249      2259      2379    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2445      2242      2403      2417    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2316      2221      2394      2371    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2206      2161      2267      2368    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2262      2202      2387      2358    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2260      2194      2287      2367    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2308      2112      2328      2338    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2378      2153      2308      2366    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2295      2238      2266      2412    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2334      2297      2328      2433    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2295      2175      2352      2354    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2244      2094      2238      2344    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2238      2245      2417      2400    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        768       776       765       775       355       349         0         0         0         0         0         0         0         0         0         0
dram[1]:        739       720       740       749       377       357         0         0         0         0         0         0         0         0         0         0
dram[2]:        744       771       777       799       385       370         0         0         0         0         0         0         0         0         0         0
dram[3]:        708       728       736       773       379       364         0         0         0         0         0         0         0         0         0         0
dram[4]:        754       759       776       761       361       352         0         0         0         0         0         0         0         0         0         0
dram[5]:        746       746       750       755       387       367         0         0         0         0         0         0         0         0         0         0
dram[6]:        706       754       742       743       350       347         0         0         0         0         0         0         0         0         0         0
dram[7]:        727       738       749       745       356       346         0         0         0         0         0         0         0         0         0         0
dram[8]:        753       769       745       751       359       350         0         0         0         0         0         0         0         0         0         0
dram[9]:        752       722       769       775       368       366         0         0         0         0         0         0         0         0         0         0
dram[10]:        757       725       744       745       355       343         0         0         0         0         0         0         0         0         0         0
dram[11]:        742       737       731       761       391       369         0         0         0         0         0         0         0         0         0         0
dram[12]:        751       753       764       757       363       361         0         0         0         0         0         0         0         0         0         0
dram[13]:        740       718       745       743       373       358         0         0         0         0         0         0         0         0         0         0
dram[14]:        733       691       702       748       355       352         0         0         0         0         0         0         0         0         0         0
dram[15]:        733       744       762       771       345       346         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3157 dram_eff=0.3244
bk0: 64a 71301i bk1: 64a 71282i bk2: 64a 71305i bk3: 64a 71332i bk4: 0a 71383i bk5: 0a 71384i bk6: 0a 71384i bk7: 0a 71384i bk8: 0a 71385i bk9: 0a 71385i bk10: 0a 71385i bk11: 0a 71386i bk12: 0a 71387i bk13: 0a 71388i bk14: 0a 71388i bk15: 0a 71388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046763
Bank_Level_Parallism_Col = 1.047101
Bank_Level_Parallism_Ready = 1.011719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047101 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 158 
Wasted_Row = 0 
Idle = 70204 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0025215
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3136 dram_eff=0.3265
bk0: 64a 71311i bk1: 64a 71263i bk2: 64a 71316i bk3: 64a 71325i bk4: 0a 71384i bk5: 0a 71384i bk6: 0a 71384i bk7: 0a 71385i bk8: 0a 71385i bk9: 0a 71386i bk10: 0a 71386i bk11: 0a 71386i bk12: 0a 71386i bk13: 0a 71387i bk14: 0a 71387i bk15: 0a 71387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037168
Bank_Level_Parallism_Col = 1.035587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035587 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 162 
Wasted_Row = 0 
Idle = 70200 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00173704
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3051 dram_eff=0.3356
bk0: 64a 71288i bk1: 64a 71208i bk2: 64a 71313i bk3: 64a 71311i bk4: 0a 71384i bk5: 0a 71386i bk6: 0a 71386i bk7: 0a 71386i bk8: 0a 71386i bk9: 0a 71386i bk10: 0a 71386i bk11: 0a 71386i bk12: 0a 71386i bk13: 0a 71386i bk14: 0a 71386i bk15: 0a 71387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.047913
Bank_Level_Parallism_Col = 1.046584
Bank_Level_Parallism_Ready = 1.011719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046584 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 192 
Wasted_Row = 0 
Idle = 70170 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00444065
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3131 dram_eff=0.3271
bk0: 64a 71293i bk1: 64a 71269i bk2: 64a 71287i bk3: 64a 71314i bk4: 0a 71383i bk5: 0a 71384i bk6: 0a 71384i bk7: 0a 71385i bk8: 0a 71385i bk9: 0a 71386i bk10: 0a 71386i bk11: 0a 71388i bk12: 0a 71388i bk13: 0a 71388i bk14: 0a 71388i bk15: 0a 71388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.114437
Bank_Level_Parallism_Col = 1.100885
Bank_Level_Parallism_Ready = 1.023438
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.100885 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 70201 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00324994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3244 dram_eff=0.3157
bk0: 64a 71315i bk1: 64a 71247i bk2: 64a 71311i bk3: 64a 71328i bk4: 0a 71383i bk5: 0a 71384i bk6: 0a 71384i bk7: 0a 71385i bk8: 0a 71386i bk9: 0a 71386i bk10: 0a 71386i bk11: 0a 71386i bk12: 0a 71387i bk13: 0a 71387i bk14: 0a 71387i bk15: 0a 71387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025641
Bank_Level_Parallism_Col = 1.025818
Bank_Level_Parallism_Ready = 1.003906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025818 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 70182 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00458073
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3204 dram_eff=0.3196
bk0: 64a 71315i bk1: 64a 71280i bk2: 64a 71334i bk3: 64a 71298i bk4: 0a 71383i bk5: 0a 71384i bk6: 0a 71385i bk7: 0a 71386i bk8: 0a 71386i bk9: 0a 71386i bk10: 0a 71386i bk11: 0a 71386i bk12: 0a 71386i bk13: 0a 71387i bk14: 0a 71387i bk15: 0a 71387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017762
Bank_Level_Parallism_Col = 1.017889
Bank_Level_Parallism_Ready = 1.011719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017889 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 171 
Wasted_Row = 0 
Idle = 70191 

BW Util Bottlenecks: 
RCDc_limit = 90 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0023534
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3414 dram_eff=0.2999
bk0: 64a 71319i bk1: 64a 71230i bk2: 64a 71326i bk3: 64a 71310i bk4: 0a 71382i bk5: 0a 71384i bk6: 0a 71385i bk7: 0a 71386i bk8: 0a 71386i bk9: 0a 71386i bk10: 0a 71386i bk11: 0a 71387i bk12: 0a 71387i bk13: 0a 71387i bk14: 0a 71387i bk15: 0a 71388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066202
Bank_Level_Parallism_Col = 1.052539
Bank_Level_Parallism_Ready = 1.003906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052539 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 70186 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00350209
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3412 dram_eff=0.3001
bk0: 64a 71282i bk1: 64a 71297i bk2: 64a 71310i bk3: 64a 71340i bk4: 0a 71383i bk5: 0a 71383i bk6: 0a 71384i bk7: 0a 71384i bk8: 0a 71384i bk9: 0a 71386i bk10: 0a 71386i bk11: 0a 71387i bk12: 0a 71387i bk13: 0a 71388i bk14: 0a 71388i bk15: 0a 71388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.071295
Bank_Level_Parallism_Col = 1.069811
Bank_Level_Parallism_Ready = 1.019531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069811 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 70209 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211526
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3174 dram_eff=0.3226
bk0: 64a 71287i bk1: 64a 71268i bk2: 64a 71329i bk3: 64a 71330i bk4: 0a 71384i bk5: 0a 71384i bk6: 0a 71384i bk7: 0a 71384i bk8: 0a 71384i bk9: 0a 71385i bk10: 0a 71386i bk11: 0a 71386i bk12: 0a 71386i bk13: 0a 71387i bk14: 0a 71388i bk15: 0a 71388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020797
Bank_Level_Parallism_Col = 1.020942
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020942 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 186 
Wasted_Row = 0 
Idle = 70176 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3322 dram_eff=0.3082
bk0: 64a 71286i bk1: 64a 71287i bk2: 64a 71295i bk3: 64a 71334i bk4: 0a 71384i bk5: 0a 71384i bk6: 0a 71386i bk7: 0a 71386i bk8: 0a 71386i bk9: 0a 71386i bk10: 0a 71386i bk11: 0a 71386i bk12: 0a 71386i bk13: 0a 71386i bk14: 0a 71386i bk15: 0a 71386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063943
Bank_Level_Parallism_Col = 1.062500
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062500 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 70202 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00383829
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3340 dram_eff=0.3066
bk0: 64a 71296i bk1: 64a 71284i bk2: 64a 71322i bk3: 64a 71307i bk4: 0a 71383i bk5: 0a 71383i bk6: 0a 71383i bk7: 0a 71384i bk8: 0a 71385i bk9: 0a 71386i bk10: 0a 71386i bk11: 0a 71386i bk12: 0a 71386i bk13: 0a 71388i bk14: 0a 71388i bk15: 0a 71388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015385
Bank_Level_Parallism_Col = 1.015491
Bank_Level_Parallism_Ready = 1.003906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015491 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 183 
Wasted_Row = 0 
Idle = 70179 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00371221
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3192 dram_eff=0.3208
bk0: 64a 71284i bk1: 64a 71268i bk2: 64a 71280i bk3: 64a 71308i bk4: 0a 71384i bk5: 0a 71384i bk6: 0a 71384i bk7: 0a 71384i bk8: 0a 71384i bk9: 0a 71384i bk10: 0a 71386i bk11: 0a 71386i bk12: 0a 71387i bk13: 0a 71387i bk14: 0a 71388i bk15: 0a 71388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029503
Bank_Level_Parallism_Col = 1.029688
Bank_Level_Parallism_Ready = 1.027344
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029688 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 206 
Wasted_Row = 0 
Idle = 70156 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00425854
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3150 dram_eff=0.3251
bk0: 64a 71297i bk1: 64a 71262i bk2: 64a 71341i bk3: 64a 71342i bk4: 0a 71384i bk5: 0a 71384i bk6: 0a 71384i bk7: 0a 71384i bk8: 0a 71384i bk9: 0a 71385i bk10: 0a 71386i bk11: 0a 71386i bk12: 0a 71386i bk13: 0a 71387i bk14: 0a 71388i bk15: 0a 71388i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033149
Bank_Level_Parallism_Col = 1.033395
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033395 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 70213 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00445466
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3300 dram_eff=0.3103
bk0: 64a 71308i bk1: 64a 71267i bk2: 64a 71346i bk3: 64a 71341i bk4: 0a 71385i bk5: 0a 71386i bk6: 0a 71386i bk7: 0a 71386i bk8: 0a 71386i bk9: 0a 71386i bk10: 0a 71386i bk11: 0a 71386i bk12: 0a 71386i bk13: 0a 71386i bk14: 0a 71386i bk15: 0a 71386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 187 
Wasted_Row = 0 
Idle = 70175 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00114868
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3432 dram_eff=0.2984
bk0: 64a 71297i bk1: 64a 71265i bk2: 64a 71318i bk3: 64a 71342i bk4: 0a 71383i bk5: 0a 71384i bk6: 0a 71385i bk7: 0a 71386i bk8: 0a 71386i bk9: 0a 71386i bk10: 0a 71386i bk11: 0a 71386i bk12: 0a 71386i bk13: 0a 71387i bk14: 0a 71387i bk15: 0a 71387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034050
Bank_Level_Parallism_Col = 1.032432
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032432 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 70186 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00337601
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71386 n_nop=71126 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01434
n_activity=3014 dram_eff=0.3397
bk0: 64a 71299i bk1: 64a 71257i bk2: 64a 71313i bk3: 64a 71319i bk4: 0a 71386i bk5: 0a 71386i bk6: 0a 71386i bk7: 0a 71386i bk8: 0a 71386i bk9: 0a 71386i bk10: 0a 71386i bk11: 0a 71386i bk12: 0a 71386i bk13: 0a 71386i bk14: 0a 71386i bk15: 0a 71386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101083
Bank_Level_Parallism_Col = 1.087114
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087114 

BW Util details:
bwutil = 0.014345 
total_CMD = 71386 
util_bw = 1024 
Wasted_Col = 133 
Wasted_Row = 0 
Idle = 70229 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71386 
n_nop = 71126 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.003586 
Either_Row_CoL_Bus_Util = 0.003642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00204522

========= L2 cache stats =========
L2_cache_bank[0]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[1]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 381, Reservation_fails = 0
L2_cache_bank[2]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[3]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[4]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[5]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[6]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[7]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[8]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[9]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[10]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[11]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[12]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[13]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[14]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[15]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[16]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[17]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 377, Reservation_fails = 0
L2_cache_bank[18]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[19]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[20]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[21]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[22]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[23]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[24]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[25]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[26]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[27]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[28]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[29]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 382, Reservation_fails = 0
L2_cache_bank[30]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[31]: Access = 576, Miss = 192, Miss_rate = 0.333, Pending_hits = 384, Reservation_fails = 0
L2_total_cache_accesses = 18432
L2_total_cache_misses = 6144
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 12248
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12248
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=18432
icnt_total_pkts_simt_to_mem=18432
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18432
Req_Network_cycles = 14992
Req_Network_injected_packets_per_cycle =       1.2295 
Req_Network_conflicts_per_cycle =       0.3798
Req_Network_conflicts_per_cycle_util =       3.8061
Req_Bank_Level_Parallism =      12.3209
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4358
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0384

Reply_Network_injected_packets_num = 18432
Reply_Network_cycles = 14992
Reply_Network_injected_packets_per_cycle =        1.2295
Reply_Network_conflicts_per_cycle =        1.5320
Reply_Network_conflicts_per_cycle_util =      14.0563
Reply_Bank_Level_Parallism =      11.2803
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.7032
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0256
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 686307 (inst/sec)
gpgpu_simulation_rate = 1665 (cycle/sec)
gpgpu_silicon_slowdown = 441441x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
