Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.10.3.144
Sat Nov 16 23:20:53 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.10_x64\ispfpga\bin\nt64\scuba.exe -w -n internal_datamem_16 -lang vhdl -synth synplify -bus_exp 7 -bb -arch mg5a00 -type ramdp -device LFXP2-8E -aaddr_width 13 -widtha 16 -baddr_width 13 -widthb 16 -anum_words 6144 -bnum_words 6144 -writemodeA NORMAL -writemodeB NORMAL -resetmode ASYNC -cascade -1 
    Circuit name     : internal_datamem_16
    Module type      : RAM_DP_TRUE
    Module Version   : 7.5
    Ports            : 
	Inputs       : DataInA[15:0], DataInB[15:0], AddressA[12:0], AddressB[12:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
	Outputs      : QA[15:0], QB[15:0]
    I/O buffer       : not inserted
    EDIF output      : internal_datamem_16.edn
    VHDL output      : internal_datamem_16.vhd
    VHDL template    : internal_datamem_16_tmpl.vhd
    VHDL testbench   : tb_internal_datamem_16_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : internal_datamem_16.srp
    Estimated Resource Usage:
            LUT : 34
            EBR : 6
            Reg : 2

END   SCUBA Module Synthesis

File: internal_datamem_16.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


