Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 19 13:03:32 2021
| Host         : DESKTOP-F4RPBPN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.126        0.000                      0                16618        0.086        0.000                      0                16618        3.000        0.000                       0                  8348  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_board             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_board                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       73.126        0.000                      0                16618        0.086        0.000                      0                16618       49.500        0.000                       0                  8344  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_board
  To Clock:  clk_board

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_board
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_board }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       73.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.126ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[255][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.539ns  (logic 0.890ns (3.354%)  route 25.649ns (96.646%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.623    -0.889    Program_Counter_1/clk_out1
    SLICE_X60Y60         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  Program_Counter_1/PC_reg_reg[5]/Q
                         net (fo=88, routed)          2.132     1.761    Program_Counter_1/PC_reg[5]
    SLICE_X61Y55         LUT4 (Prop_lut4_I3_O)        0.124     1.885 r  Program_Counter_1/register_speicher[18][7]_i_2/O
                         net (fo=31, routed)          2.192     4.077    Program_Counter_1/register_speicher[18][7]_i_2_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.201 r  Program_Counter_1/RAM[1023][7]_i_5/O
                         net (fo=78, routed)          1.583     5.784    Reg_File_1/RAM_reg[1019][0]_1
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.908 r  Reg_File_1/RAM[1023][2]_i_1/O
                         net (fo=1024, routed)       19.742    25.650    Datamemory_1/RAM_reg[897][7]_0[2]
    SLICE_X65Y23         FDRE                                         r  Datamemory_1/RAM_reg[255][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.504    98.509    Datamemory_1/clk_out1
    SLICE_X65Y23         FDRE                                         r  Datamemory_1/RAM_reg[255][2]/C
                         clock pessimism              0.484    98.992    
                         clock uncertainty           -0.149    98.843    
    SLICE_X65Y23         FDRE (Setup_fdre_C_D)       -0.067    98.776    Datamemory_1/RAM_reg[255][2]
  -------------------------------------------------------------------
                         required time                         98.776    
                         arrival time                         -25.650    
  -------------------------------------------------------------------
                         slack                                 73.126    

Slack (MET) :             73.237ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[231][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.401ns  (logic 0.890ns (3.371%)  route 25.511ns (96.629%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.623    -0.889    Program_Counter_1/clk_out1
    SLICE_X60Y60         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  Program_Counter_1/PC_reg_reg[5]/Q
                         net (fo=88, routed)          2.132     1.761    Program_Counter_1/PC_reg[5]
    SLICE_X61Y55         LUT4 (Prop_lut4_I3_O)        0.124     1.885 r  Program_Counter_1/register_speicher[18][7]_i_2/O
                         net (fo=31, routed)          2.192     4.077    Program_Counter_1/register_speicher[18][7]_i_2_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.201 r  Program_Counter_1/RAM[1023][7]_i_5/O
                         net (fo=78, routed)          1.583     5.784    Reg_File_1/RAM_reg[1019][0]_1
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.908 r  Reg_File_1/RAM[1023][2]_i_1/O
                         net (fo=1024, routed)       19.603    25.512    Datamemory_1/RAM_reg[897][7]_0[2]
    SLICE_X62Y22         FDRE                                         r  Datamemory_1/RAM_reg[231][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.505    98.510    Datamemory_1/clk_out1
    SLICE_X62Y22         FDRE                                         r  Datamemory_1/RAM_reg[231][2]/C
                         clock pessimism              0.484    98.993    
                         clock uncertainty           -0.149    98.844    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)       -0.095    98.749    Datamemory_1/RAM_reg[231][2]
  -------------------------------------------------------------------
                         required time                         98.749    
                         arrival time                         -25.512    
  -------------------------------------------------------------------
                         slack                                 73.237    

Slack (MET) :             73.245ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[223][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.406ns  (logic 0.890ns (3.370%)  route 25.516ns (96.630%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.623    -0.889    Program_Counter_1/clk_out1
    SLICE_X60Y60         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  Program_Counter_1/PC_reg_reg[5]/Q
                         net (fo=88, routed)          2.132     1.761    Program_Counter_1/PC_reg[5]
    SLICE_X61Y55         LUT4 (Prop_lut4_I3_O)        0.124     1.885 r  Program_Counter_1/register_speicher[18][7]_i_2/O
                         net (fo=31, routed)          2.192     4.077    Program_Counter_1/register_speicher[18][7]_i_2_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.201 r  Program_Counter_1/RAM[1023][7]_i_5/O
                         net (fo=78, routed)          1.583     5.784    Reg_File_1/RAM_reg[1019][0]_1
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.908 r  Reg_File_1/RAM[1023][2]_i_1/O
                         net (fo=1024, routed)       19.609    25.517    Datamemory_1/RAM_reg[897][7]_0[2]
    SLICE_X63Y23         FDRE                                         r  Datamemory_1/RAM_reg[223][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.504    98.509    Datamemory_1/clk_out1
    SLICE_X63Y23         FDRE                                         r  Datamemory_1/RAM_reg[223][2]/C
                         clock pessimism              0.484    98.992    
                         clock uncertainty           -0.149    98.843    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)       -0.081    98.762    Datamemory_1/RAM_reg[223][2]
  -------------------------------------------------------------------
                         required time                         98.762    
                         arrival time                         -25.517    
  -------------------------------------------------------------------
                         slack                                 73.245    

Slack (MET) :             73.264ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[191][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.375ns  (logic 0.890ns (3.374%)  route 25.485ns (96.626%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.623    -0.889    Program_Counter_1/clk_out1
    SLICE_X60Y60         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  Program_Counter_1/PC_reg_reg[5]/Q
                         net (fo=88, routed)          2.132     1.761    Program_Counter_1/PC_reg[5]
    SLICE_X61Y55         LUT4 (Prop_lut4_I3_O)        0.124     1.885 r  Program_Counter_1/register_speicher[18][7]_i_2/O
                         net (fo=31, routed)          2.192     4.077    Program_Counter_1/register_speicher[18][7]_i_2_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.201 r  Program_Counter_1/RAM[1023][7]_i_5/O
                         net (fo=78, routed)          1.583     5.784    Reg_File_1/RAM_reg[1019][0]_1
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.908 r  Reg_File_1/RAM[1023][2]_i_1/O
                         net (fo=1024, routed)       19.577    25.486    Datamemory_1/RAM_reg[897][7]_0[2]
    SLICE_X62Y23         FDRE                                         r  Datamemory_1/RAM_reg[191][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.504    98.509    Datamemory_1/clk_out1
    SLICE_X62Y23         FDRE                                         r  Datamemory_1/RAM_reg[191][2]/C
                         clock pessimism              0.484    98.992    
                         clock uncertainty           -0.149    98.843    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)       -0.093    98.750    Datamemory_1/RAM_reg[191][2]
  -------------------------------------------------------------------
                         required time                         98.750    
                         arrival time                         -25.486    
  -------------------------------------------------------------------
                         slack                                 73.264    

Slack (MET) :             73.375ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[151][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.309ns  (logic 0.890ns (3.383%)  route 25.419ns (96.617%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.623    -0.889    Program_Counter_1/clk_out1
    SLICE_X60Y60         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  Program_Counter_1/PC_reg_reg[5]/Q
                         net (fo=88, routed)          2.132     1.761    Program_Counter_1/PC_reg[5]
    SLICE_X61Y55         LUT4 (Prop_lut4_I3_O)        0.124     1.885 r  Program_Counter_1/register_speicher[18][7]_i_2/O
                         net (fo=31, routed)          2.192     4.077    Program_Counter_1/register_speicher[18][7]_i_2_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.201 r  Program_Counter_1/RAM[1023][7]_i_5/O
                         net (fo=78, routed)          1.583     5.784    Reg_File_1/RAM_reg[1019][0]_1
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.908 r  Reg_File_1/RAM[1023][2]_i_1/O
                         net (fo=1024, routed)       19.512    25.420    Datamemory_1/RAM_reg[897][7]_0[2]
    SLICE_X60Y24         FDRE                                         r  Datamemory_1/RAM_reg[151][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.501    98.506    Datamemory_1/clk_out1
    SLICE_X60Y24         FDRE                                         r  Datamemory_1/RAM_reg[151][2]/C
                         clock pessimism              0.484    98.989    
                         clock uncertainty           -0.149    98.840    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)       -0.045    98.795    Datamemory_1/RAM_reg[151][2]
  -------------------------------------------------------------------
                         required time                         98.795    
                         arrival time                         -25.420    
  -------------------------------------------------------------------
                         slack                                 73.375    

Slack (MET) :             73.405ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[159][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.247ns  (logic 0.890ns (3.391%)  route 25.357ns (96.609%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.623    -0.889    Program_Counter_1/clk_out1
    SLICE_X60Y60         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  Program_Counter_1/PC_reg_reg[5]/Q
                         net (fo=88, routed)          2.132     1.761    Program_Counter_1/PC_reg[5]
    SLICE_X61Y55         LUT4 (Prop_lut4_I3_O)        0.124     1.885 r  Program_Counter_1/register_speicher[18][7]_i_2/O
                         net (fo=31, routed)          2.192     4.077    Program_Counter_1/register_speicher[18][7]_i_2_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.201 r  Program_Counter_1/RAM[1023][7]_i_5/O
                         net (fo=78, routed)          1.583     5.784    Reg_File_1/RAM_reg[1019][0]_1
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.908 r  Reg_File_1/RAM[1023][2]_i_1/O
                         net (fo=1024, routed)       19.449    25.358    Datamemory_1/RAM_reg[897][7]_0[2]
    SLICE_X63Y22         FDRE                                         r  Datamemory_1/RAM_reg[159][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.505    98.510    Datamemory_1/clk_out1
    SLICE_X63Y22         FDRE                                         r  Datamemory_1/RAM_reg[159][2]/C
                         clock pessimism              0.484    98.993    
                         clock uncertainty           -0.149    98.844    
    SLICE_X63Y22         FDRE (Setup_fdre_C_D)       -0.081    98.763    Datamemory_1/RAM_reg[159][2]
  -------------------------------------------------------------------
                         required time                         98.763    
                         arrival time                         -25.358    
  -------------------------------------------------------------------
                         slack                                 73.405    

Slack (MET) :             73.407ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[215][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.270ns  (logic 0.890ns (3.388%)  route 25.380ns (96.612%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.623    -0.889    Program_Counter_1/clk_out1
    SLICE_X60Y60         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  Program_Counter_1/PC_reg_reg[5]/Q
                         net (fo=88, routed)          2.132     1.761    Program_Counter_1/PC_reg[5]
    SLICE_X61Y55         LUT4 (Prop_lut4_I3_O)        0.124     1.885 r  Program_Counter_1/register_speicher[18][7]_i_2/O
                         net (fo=31, routed)          2.192     4.077    Program_Counter_1/register_speicher[18][7]_i_2_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.201 r  Program_Counter_1/RAM[1023][7]_i_5/O
                         net (fo=78, routed)          1.583     5.784    Reg_File_1/RAM_reg[1019][0]_1
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.908 r  Reg_File_1/RAM[1023][2]_i_1/O
                         net (fo=1024, routed)       19.472    25.381    Datamemory_1/RAM_reg[897][7]_0[2]
    SLICE_X63Y21         FDRE                                         r  Datamemory_1/RAM_reg[215][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.507    98.512    Datamemory_1/clk_out1
    SLICE_X63Y21         FDRE                                         r  Datamemory_1/RAM_reg[215][2]/C
                         clock pessimism              0.484    98.995    
                         clock uncertainty           -0.149    98.846    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)       -0.058    98.788    Datamemory_1/RAM_reg[215][2]
  -------------------------------------------------------------------
                         required time                         98.788    
                         arrival time                         -25.381    
  -------------------------------------------------------------------
                         slack                                 73.407    

Slack (MET) :             73.491ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[199][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.148ns  (logic 0.890ns (3.404%)  route 25.258ns (96.596%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.623    -0.889    Program_Counter_1/clk_out1
    SLICE_X60Y60         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  Program_Counter_1/PC_reg_reg[5]/Q
                         net (fo=88, routed)          2.132     1.761    Program_Counter_1/PC_reg[5]
    SLICE_X61Y55         LUT4 (Prop_lut4_I3_O)        0.124     1.885 r  Program_Counter_1/register_speicher[18][7]_i_2/O
                         net (fo=31, routed)          2.192     4.077    Program_Counter_1/register_speicher[18][7]_i_2_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.201 r  Program_Counter_1/RAM[1023][7]_i_5/O
                         net (fo=78, routed)          1.583     5.784    Reg_File_1/RAM_reg[1019][0]_1
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.908 r  Reg_File_1/RAM[1023][2]_i_1/O
                         net (fo=1024, routed)       19.351    25.259    Datamemory_1/RAM_reg[897][7]_0[2]
    SLICE_X59Y22         FDRE                                         r  Datamemory_1/RAM_reg[199][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.504    98.509    Datamemory_1/clk_out1
    SLICE_X59Y22         FDRE                                         r  Datamemory_1/RAM_reg[199][2]/C
                         clock pessimism              0.484    98.992    
                         clock uncertainty           -0.149    98.843    
    SLICE_X59Y22         FDRE (Setup_fdre_C_D)       -0.093    98.750    Datamemory_1/RAM_reg[199][2]
  -------------------------------------------------------------------
                         required time                         98.750    
                         arrival time                         -25.259    
  -------------------------------------------------------------------
                         slack                                 73.491    

Slack (MET) :             73.552ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[175][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.117ns  (logic 0.890ns (3.408%)  route 25.227ns (96.592%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.623    -0.889    Program_Counter_1/clk_out1
    SLICE_X60Y60         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  Program_Counter_1/PC_reg_reg[5]/Q
                         net (fo=88, routed)          2.132     1.761    Program_Counter_1/PC_reg[5]
    SLICE_X61Y55         LUT4 (Prop_lut4_I3_O)        0.124     1.885 r  Program_Counter_1/register_speicher[18][7]_i_2/O
                         net (fo=31, routed)          2.192     4.077    Program_Counter_1/register_speicher[18][7]_i_2_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.201 r  Program_Counter_1/RAM[1023][7]_i_5/O
                         net (fo=78, routed)          1.583     5.784    Reg_File_1/RAM_reg[1019][0]_1
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.908 r  Reg_File_1/RAM[1023][2]_i_1/O
                         net (fo=1024, routed)       19.320    25.228    Datamemory_1/RAM_reg[897][7]_0[2]
    SLICE_X63Y20         FDRE                                         r  Datamemory_1/RAM_reg[175][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.508    98.513    Datamemory_1/clk_out1
    SLICE_X63Y20         FDRE                                         r  Datamemory_1/RAM_reg[175][2]/C
                         clock pessimism              0.484    98.996    
                         clock uncertainty           -0.149    98.847    
    SLICE_X63Y20         FDRE (Setup_fdre_C_D)       -0.067    98.780    Datamemory_1/RAM_reg[175][2]
  -------------------------------------------------------------------
                         required time                         98.780    
                         arrival time                         -25.228    
  -------------------------------------------------------------------
                         slack                                 73.552    

Slack (MET) :             73.567ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[183][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.087ns  (logic 0.890ns (3.412%)  route 25.197ns (96.588%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.623    -0.889    Program_Counter_1/clk_out1
    SLICE_X60Y60         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.371 f  Program_Counter_1/PC_reg_reg[5]/Q
                         net (fo=88, routed)          2.132     1.761    Program_Counter_1/PC_reg[5]
    SLICE_X61Y55         LUT4 (Prop_lut4_I3_O)        0.124     1.885 r  Program_Counter_1/register_speicher[18][7]_i_2/O
                         net (fo=31, routed)          2.192     4.077    Program_Counter_1/register_speicher[18][7]_i_2_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.201 r  Program_Counter_1/RAM[1023][7]_i_5/O
                         net (fo=78, routed)          1.583     5.784    Reg_File_1/RAM_reg[1019][0]_1
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.124     5.908 r  Reg_File_1/RAM[1023][2]_i_1/O
                         net (fo=1024, routed)       19.290    25.198    Datamemory_1/RAM_reg[897][7]_0[2]
    SLICE_X62Y21         FDRE                                         r  Datamemory_1/RAM_reg[183][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        1.507    98.512    Datamemory_1/clk_out1
    SLICE_X62Y21         FDRE                                         r  Datamemory_1/RAM_reg[183][2]/C
                         clock pessimism              0.484    98.995    
                         clock uncertainty           -0.149    98.846    
    SLICE_X62Y21         FDRE (Setup_fdre_C_D)       -0.081    98.765    Datamemory_1/RAM_reg[183][2]
  -------------------------------------------------------------------
                         required time                         98.765    
                         arrival time                         -25.198    
  -------------------------------------------------------------------
                         slack                                 73.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[67][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.086%)  route 0.235ns (52.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.564    -0.617    Datamemory_1/clk_out1
    SLICE_X30Y49         FDRE                                         r  Datamemory_1/RAM_reg[67][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  Datamemory_1/RAM_reg[67][5]/Q
                         net (fo=2, routed)           0.235    -0.219    Seven_segment_1/SEG_Kathode_reg[7]_1[5]
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  Seven_segment_1/SEG_Kathode[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    Seven_segment_1/SEG_Kathode[5]_i_1_n_0
    SLICE_X31Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.829    -0.860    Seven_segment_1/clk_out1
    SLICE_X31Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[5]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.092    -0.259    Seven_segment_1/SEG_Kathode_reg[5]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[67][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.222%)  route 0.264ns (55.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.564    -0.617    Datamemory_1/clk_out1
    SLICE_X30Y49         FDRE                                         r  Datamemory_1/RAM_reg[67][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  Datamemory_1/RAM_reg[67][6]/Q
                         net (fo=2, routed)           0.264    -0.190    Seven_segment_1/SEG_Kathode_reg[7]_1[6]
    SLICE_X31Y54         LUT6 (Prop_lut6_I0_O)        0.045    -0.145 r  Seven_segment_1/SEG_Kathode[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    Seven_segment_1/SEG_Kathode[6]_i_1_n_0
    SLICE_X31Y54         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.829    -0.860    Seven_segment_1/clk_out1
    SLICE_X31Y54         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[6]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.092    -0.259    Seven_segment_1/SEG_Kathode_reg[6]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[65][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.419%)  route 0.096ns (31.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.561    -0.620    Datamemory_1/clk_out1
    SLICE_X30Y54         FDRE                                         r  Datamemory_1/RAM_reg[65][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  Datamemory_1/RAM_reg[65][4]/Q
                         net (fo=2, routed)           0.096    -0.360    Seven_segment_1/SEG_Kathode_reg[7]_3[4]
    SLICE_X31Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.315 r  Seven_segment_1/SEG_Kathode[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    Seven_segment_1/SEG_Kathode[4]_i_1_n_0
    SLICE_X31Y54         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.829    -0.860    Seven_segment_1/clk_out1
    SLICE_X31Y54         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[4]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.092    -0.515    Seven_segment_1/SEG_Kathode_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[67][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.227%)  route 0.352ns (62.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.564    -0.617    Datamemory_1/clk_out1
    SLICE_X30Y49         FDRE                                         r  Datamemory_1/RAM_reg[67][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  Datamemory_1/RAM_reg[67][7]/Q
                         net (fo=2, routed)           0.352    -0.101    Seven_segment_1/SEG_Kathode_reg[7]_1[7]
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.056 r  Seven_segment_1/SEG_Kathode[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    Seven_segment_1/SEG_Kathode[7]_i_1_n_0
    SLICE_X31Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.829    -0.860    Seven_segment_1/clk_out1
    SLICE_X31Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[7]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.092    -0.259    Seven_segment_1/SEG_Kathode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[65][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.842%)  route 0.118ns (36.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.561    -0.620    Datamemory_1/clk_out1
    SLICE_X30Y54         FDRE                                         r  Datamemory_1/RAM_reg[65][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  Datamemory_1/RAM_reg[65][3]/Q
                         net (fo=2, routed)           0.118    -0.338    Seven_segment_1/SEG_Kathode_reg[7]_3[3]
    SLICE_X31Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.293 r  Seven_segment_1/SEG_Kathode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    Seven_segment_1/SEG_Kathode[3]_i_1_n_0
    SLICE_X31Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.829    -0.860    Seven_segment_1/clk_out1
    SLICE_X31Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.092    -0.512    Seven_segment_1/SEG_Kathode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.435%)  route 0.126ns (37.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.561    -0.620    Datamemory_1/clk_out1
    SLICE_X30Y56         FDRE                                         r  Datamemory_1/RAM_reg[66][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  Datamemory_1/RAM_reg[66][0]/Q
                         net (fo=2, routed)           0.126    -0.331    Seven_segment_1/SEG_Kathode_reg[7]_4[0]
    SLICE_X31Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.286 r  Seven_segment_1/SEG_Kathode[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    Seven_segment_1/SEG_Kathode[0]_i_1_n_0
    SLICE_X31Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.829    -0.860    Seven_segment_1/clk_out1
    SLICE_X31Y55         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[0]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.091    -0.513    Seven_segment_1/SEG_Kathode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[66][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.458%)  route 0.156ns (45.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.561    -0.620    Datamemory_1/clk_out1
    SLICE_X31Y56         FDRE                                         r  Datamemory_1/RAM_reg[66][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  Datamemory_1/RAM_reg[66][2]/Q
                         net (fo=2, routed)           0.156    -0.324    Seven_segment_1/SEG_Kathode_reg[7]_4[2]
    SLICE_X31Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.279 r  Seven_segment_1/SEG_Kathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    Seven_segment_1/SEG_Kathode[2]_i_1_n_0
    SLICE_X31Y54         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.829    -0.860    Seven_segment_1/clk_out1
    SLICE_X31Y54         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/C
                         clock pessimism              0.256    -0.604    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.092    -0.512    Seven_segment_1/SEG_Kathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.441%)  route 0.090ns (23.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.591    -0.590    Program_Counter_1/clk_out1
    SLICE_X60Y59         FDRE                                         r  Program_Counter_1/PC_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  Program_Counter_1/PC_reg_reg[2]/Q
                         net (fo=117, routed)         0.090    -0.336    Program_Counter_1/Q[1]
    SLICE_X60Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.207 r  Program_Counter_1/PC_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.207    Program_Counter_1/PC_reg0_carry_n_4
    SLICE_X60Y59         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.860    -0.829    Program_Counter_1/clk_out1
    SLICE_X60Y59         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.134    -0.456    Program_Counter_1/PC_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[65][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.873%)  route 0.146ns (41.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.561    -0.620    Datamemory_1/clk_out1
    SLICE_X30Y54         FDRE                                         r  Datamemory_1/RAM_reg[65][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  Datamemory_1/RAM_reg[65][1]/Q
                         net (fo=2, routed)           0.146    -0.310    Seven_segment_1/SEG_Kathode_reg[7]_3[1]
    SLICE_X31Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.265 r  Seven_segment_1/SEG_Kathode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    Seven_segment_1/SEG_Kathode[1]_i_1_n_0
    SLICE_X31Y54         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.829    -0.860    Seven_segment_1/clk_out1
    SLICE_X31Y54         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.091    -0.516    Seven_segment_1/SEG_Kathode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.293ns (76.032%)  route 0.092ns (23.968%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.590    -0.591    Program_Counter_1/clk_out1
    SLICE_X60Y60         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=37, routed)          0.092    -0.335    Program_Counter_1/PC_reg[6]
    SLICE_X60Y60         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.206 r  Program_Counter_1/PC_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.206    Program_Counter_1/PC_reg0_carry__0_n_4
    SLICE_X60Y60         FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8342, routed)        0.860    -0.830    Program_Counter_1/clk_out1
    SLICE_X60Y60         FDRE                                         r  Program_Counter_1/PC_reg_reg[7]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.134    -0.457    Program_Counter_1/PC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clk_wiz_0_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X14Y60     Datamemory_1/RAM_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X14Y61     Datamemory_1/RAM_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y64     Datamemory_1/RAM_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y59     Datamemory_1/RAM_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y64     Datamemory_1/RAM_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y76     Datamemory_1/RAM_reg[162][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y76     Datamemory_1/RAM_reg[162][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y76     Datamemory_1/RAM_reg[162][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y34     Datamemory_1/RAM_reg[337][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y34     Datamemory_1/RAM_reg[337][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y34     Datamemory_1/RAM_reg[337][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y70     Datamemory_1/RAM_reg[690][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y70     Datamemory_1/RAM_reg[690][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y70     Datamemory_1/RAM_reg[690][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y70     Datamemory_1/RAM_reg[690][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y70     Datamemory_1/RAM_reg[690][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y74     Datamemory_1/RAM_reg[952][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y77     Datamemory_1/RAM_reg[1000][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y60     Datamemory_1/RAM_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y61     Datamemory_1/RAM_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y76     Datamemory_1/RAM_reg[162][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y76     Datamemory_1/RAM_reg[162][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y76     Datamemory_1/RAM_reg[162][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y76     Datamemory_1/RAM_reg[162][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y76     Datamemory_1/RAM_reg[162][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y25     Datamemory_1/RAM_reg[163][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y25     Datamemory_1/RAM_reg[163][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y25     Datamemory_1/RAM_reg[163][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_wiz_0_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT



