// Seed: 961521353
module module_0 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_2 = id_2;
  wire id_3;
  ;
  bit id_4;
  assign id_4 = -1'h0;
  assign id_2[1] = id_3;
  wire  [  1  :  -1  ]  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ,  id_78  ,  id_79  ,  id_80  ,  id_81  ,  id_82  ,  id_83  ;
  assign module_1.id_3 = 0;
  wire id_84;
  ;
  parameter id_85 = 1;
  always @(posedge 1 / -1) begin : LABEL_0
    id_4 <= id_37;
  end
endmodule
module module_1 (
    input tri1 id_0,
    inout wor id_1,
    input uwire id_2,
    output supply1 id_3
);
  for (id_5 = id_5[1]; id_1; ++id_1) logic id_6;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  parameter id_7 = (~1) - 1;
  assign id_6 = -1'b0;
endmodule
