$date
  Thu Jan 13 15:47:37 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module regfile_tb $end
$var reg 1 ! clk $end
$var reg 5 " read_reg_1[4:0] $end
$var reg 5 # read_reg_2[4:0] $end
$var reg 5 $ write_reg[4:0] $end
$var reg 32 % write_data[31:0] $end
$var reg 1 & write_enable $end
$var reg 32 ' read_data_1[31:0] $end
$var reg 32 ( read_data_2[31:0] $end
$scope module uut $end
$var reg 1 ) clk $end
$var reg 1 * we3 $end
$var reg 5 + a1[4:0] $end
$var reg 5 , a2[4:0] $end
$var reg 5 - a3[4:0] $end
$var reg 32 . wd3[31:0] $end
$var reg 32 / rd1[31:0] $end
$var reg 32 0 rd2[31:0] $end
$comment mem is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
b00000 "
b00000 #
b00000 $
b00000000000000000000000000000000 %
0&
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
1)
0*
b00000 +
b00000 ,
b00000 -
b00000000000000000000000000000000 .
b00000000000000000000000000000000 /
b00000000000000000000000000000000 0
#10000000
0!
0)
#20000000
b00001 $
b00000000000000000000000000000010 %
1&
1*
b00001 -
b00000000000000000000000000000010 .
#30000000
b00001 "
0&
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU '
0*
b00001 +
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU /
#40000000
b00000 $
b00010000000000000000000000000000 %
1&
1*
b00000 -
b00010000000000000000000000000000 .
#50000000
b00000 "
0&
b00000000000000000000000000000000 '
0*
b00000 +
b00000000000000000000000000000000 /
#60000000
