============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 19:29:57 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 95 feed throughs used by 56 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  6.450218s wall, 6.390625s user + 0.203125s system = 6.593750s CPU (102.2%)

RUN-1004 : used memory is 566 MB, reserved memory is 537 MB, peak memory is 605 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.296033s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (102.5%)

RUN-1004 : used memory is 602 MB, reserved memory is 574 MB, peak memory is 605 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.606911s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (102.1%)

RUN-1004 : used memory is 577 MB, reserved memory is 552 MB, peak memory is 606 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.416795s wall, 0.078125s user + 0.171875s system = 0.250000s CPU (3.9%)

RUN-1004 : used memory is 608 MB, reserved memory is 582 MB, peak memory is 624 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.721092s wall, 0.187500s user + 0.203125s system = 0.390625s CPU (5.8%)

RUN-1004 : used memory is 608 MB, reserved memory is 582 MB, peak memory is 624 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 71 feed throughs used by 50 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.193923s wall, 3.171875s user + 0.062500s system = 3.234375s CPU (101.3%)

RUN-1004 : used memory is 609 MB, reserved memory is 582 MB, peak memory is 649 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.282540s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (103.6%)

RUN-1004 : used memory is 642 MB, reserved memory is 613 MB, peak memory is 649 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.589283s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (103.2%)

RUN-1004 : used memory is 618 MB, reserved memory is 590 MB, peak memory is 649 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.389204s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (3.2%)

RUN-1004 : used memory is 98 MB, reserved memory is 604 MB, peak memory is 649 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.697931s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 98 MB, reserved memory is 604 MB, peak memory is 649 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-5007 WARNING: redeclaration of ANSI port 'cnt_x' is not allowed in RTL/Hu_Invariant_moment.v(19)
HDL-5007 WARNING: redeclaration of ANSI port 'cnt_y' is not allowed in RTL/Hu_Invariant_moment.v(20)
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(39)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 34 feed throughs used by 23 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.515219s wall, 3.234375s user + 0.359375s system = 3.593750s CPU (102.2%)

RUN-1004 : used memory is 535 MB, reserved memory is 606 MB, peak memory is 649 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.323976s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (101.5%)

RUN-1004 : used memory is 578 MB, reserved memory is 637 MB, peak memory is 649 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.646762s wall, 1.625000s user + 0.046875s system = 1.671875s CPU (101.5%)

RUN-1004 : used memory is 583 MB, reserved memory is 640 MB, peak memory is 649 MB
RUN-1002 : start command "config_chipwatcher -sync 123.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 20 trigger nets, 20 data nets.
GUI-1001 : Import 123.cwc success!
GUI-1001 : User opens ChipWatcher ...
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[0]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[0]$bus_nodes/din_r2.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/din_r1.
KIT-5201 WARNING: NodeFilter:  unknown net cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/din_r2.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 50 feed throughs used by 37 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.620179s wall, 3.203125s user + 0.437500s system = 3.640625s CPU (100.6%)

RUN-1004 : used memory is 553 MB, reserved memory is 666 MB, peak memory is 649 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.329884s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (102.2%)

RUN-1004 : used memory is 570 MB, reserved memory is 666 MB, peak memory is 649 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.663609s wall, 1.656250s user + 0.046875s system = 1.703125s CPU (102.4%)

RUN-1004 : used memory is 573 MB, reserved memory is 669 MB, peak memory is 649 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.417990s wall, 0.125000s user + 0.296875s system = 0.421875s CPU (6.6%)

RUN-1004 : used memory is 580 MB, reserved memory is 669 MB, peak memory is 649 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.724925s wall, 0.218750s user + 0.312500s system = 0.531250s CPU (7.9%)

RUN-1004 : used memory is 580 MB, reserved memory is 669 MB, peak memory is 649 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000110010011
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 100111010000001000
KIT-8409 ERROR: RdbkData: end position invalid(29704).
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000000001001
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-5007 WARNING: redeclaration of ANSI port 'cnt_x' is not allowed in RTL/Hu_Invariant_moment.v(19)
HDL-5007 WARNING: redeclaration of ANSI port 'cnt_y' is not allowed in RTL/Hu_Invariant_moment.v(20)
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(39)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(37)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(37)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 50 feed throughs used by 37 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  3.704648s wall, 3.500000s user + 0.312500s system = 3.812500s CPU (102.9%)

RUN-1004 : used memory is 548 MB, reserved memory is 677 MB, peak memory is 649 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.346546s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (104.4%)

RUN-1004 : used memory is 568 MB, reserved memory is 674 MB, peak memory is 649 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.684134s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (103.9%)

RUN-1004 : used memory is 573 MB, reserved memory is 678 MB, peak memory is 649 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.426276s wall, 0.234375s user + 0.218750s system = 0.453125s CPU (7.1%)

RUN-1004 : used memory is 585 MB, reserved memory is 684 MB, peak memory is 649 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.733060s wall, 0.343750s user + 0.234375s system = 0.578125s CPU (8.6%)

RUN-1004 : used memory is 585 MB, reserved memory is 684 MB, peak memory is 649 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000100
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X000C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X000F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X000F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0010 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0010 successfully.
SYN-2541 : Attrs-to-init for 5 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
KIT-1004 : ChipWatcher: write ctrl reg value: 01101111111111110000000000000110111111111100000000000110111111111100000000000110111111111111000000000000000001000000000000000000
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(37)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in RTL/Hu_Invariant_moment.v(178)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in RTL/Hu_Invariant_moment.v(179)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/Hu_Invariant_moment.v(22)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/Hu_Invariant_moment.v(22)
HDL-5007 WARNING: 'cnt_y' is not declared in RTL/Hu_Invariant_moment.v(22)
HDL-5007 WARNING: 'cnt_y' is not declared in RTL/Hu_Invariant_moment.v(22)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/Hu_Invariant_moment.v(26)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/Hu_Invariant_moment.v(28)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/Hu_Invariant_moment.v(29)
HDL-5007 WARNING: 'cnt_x' is not declared in RTL/Hu_Invariant_moment.v(31)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-1007 : analyze verilog file RTL/test_camera.v
HDL-1007 : analyze verilog file RTL/vga_display.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(38)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in RTL/Hu_Invariant_moment.v(179)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in RTL/Hu_Invariant_moment.v(180)
HDL-8007 ERROR: procedural assignment to a non-register 'cnt_x' is not permitted in RTL/Hu_Invariant_moment.v(27)
HDL-8007 ERROR: procedural assignment to a non-register 'cnt_x' is not permitted in RTL/Hu_Invariant_moment.v(30)
HDL-8007 ERROR: procedural assignment to a non-register 'cnt_x' is not permitted in RTL/Hu_Invariant_moment.v(32)
HDL-8007 ERROR: procedural assignment to a non-register 'cnt_x' is not permitted in RTL/Hu_Invariant_moment.v(35)
HDL-8007 ERROR: procedural assignment to a non-register 'cnt_y' is not permitted in RTL/Hu_Invariant_moment.v(43)
HDL-8007 ERROR: procedural assignment to a non-register 'cnt_y' is not permitted in RTL/Hu_Invariant_moment.v(46)
HDL-8007 ERROR: procedural assignment to a non-register 'cnt_y' is not permitted in RTL/Hu_Invariant_moment.v(48)
HDL-8007 ERROR: procedural assignment to a non-register 'cnt_y' is not permitted in RTL/Hu_Invariant_moment.v(51)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/Hu_Invariant_moment.v(1)
HDL-1007 : Verilog file 'RTL/Hu_Invariant_moment.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in RTL/Hu_Invariant_moment.v(38)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in RTL/Hu_Invariant_moment.v(179)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in RTL/Hu_Invariant_moment.v(180)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
