{"ast":null,"code":"/*\nLanguage: Verilog\nAuthor: Jon Evans <jon@craftyjon.com>\nContributors: Boone Severson <boone.severson@gmail.com>\nDescription: Verilog is a hardware description language used in electronic design automation to describe digital and mixed-signal systems. This highlighter supports Verilog and SystemVerilog through IEEE 1800-2012.\nWebsite: http://www.verilog.com\n*/\n\nfunction verilog(hljs) {\n  const regex = hljs.regex;\n  const KEYWORDS = {\n    $pattern: /\\$?[\\w]+(\\$[\\w]+)*/,\n    keyword: [\"accept_on\", \"alias\", \"always\", \"always_comb\", \"always_ff\", \"always_latch\", \"and\", \"assert\", \"assign\", \"assume\", \"automatic\", \"before\", \"begin\", \"bind\", \"bins\", \"binsof\", \"bit\", \"break\", \"buf|0\", \"bufif0\", \"bufif1\", \"byte\", \"case\", \"casex\", \"casez\", \"cell\", \"chandle\", \"checker\", \"class\", \"clocking\", \"cmos\", \"config\", \"const\", \"constraint\", \"context\", \"continue\", \"cover\", \"covergroup\", \"coverpoint\", \"cross\", \"deassign\", \"default\", \"defparam\", \"design\", \"disable\", \"dist\", \"do\", \"edge\", \"else\", \"end\", \"endcase\", \"endchecker\", \"endclass\", \"endclocking\", \"endconfig\", \"endfunction\", \"endgenerate\", \"endgroup\", \"endinterface\", \"endmodule\", \"endpackage\", \"endprimitive\", \"endprogram\", \"endproperty\", \"endspecify\", \"endsequence\", \"endtable\", \"endtask\", \"enum\", \"event\", \"eventually\", \"expect\", \"export\", \"extends\", \"extern\", \"final\", \"first_match\", \"for\", \"force\", \"foreach\", \"forever\", \"fork\", \"forkjoin\", \"function\", \"generate|5\", \"genvar\", \"global\", \"highz0\", \"highz1\", \"if\", \"iff\", \"ifnone\", \"ignore_bins\", \"illegal_bins\", \"implements\", \"implies\", \"import\", \"incdir\", \"include\", \"initial\", \"inout\", \"input\", \"inside\", \"instance\", \"int\", \"integer\", \"interconnect\", \"interface\", \"intersect\", \"join\", \"join_any\", \"join_none\", \"large\", \"let\", \"liblist\", \"library\", \"local\", \"localparam\", \"logic\", \"longint\", \"macromodule\", \"matches\", \"medium\", \"modport\", \"module\", \"nand\", \"negedge\", \"nettype\", \"new\", \"nexttime\", \"nmos\", \"nor\", \"noshowcancelled\", \"not\", \"notif0\", \"notif1\", \"or\", \"output\", \"package\", \"packed\", \"parameter\", \"pmos\", \"posedge\", \"primitive\", \"priority\", \"program\", \"property\", \"protected\", \"pull0\", \"pull1\", \"pulldown\", \"pullup\", \"pulsestyle_ondetect\", \"pulsestyle_onevent\", \"pure\", \"rand\", \"randc\", \"randcase\", \"randsequence\", \"rcmos\", \"real\", \"realtime\", \"ref\", \"reg\", \"reject_on\", \"release\", \"repeat\", \"restrict\", \"return\", \"rnmos\", \"rpmos\", \"rtran\", \"rtranif0\", \"rtranif1\", \"s_always\", \"s_eventually\", \"s_nexttime\", \"s_until\", \"s_until_with\", \"scalared\", \"sequence\", \"shortint\", \"shortreal\", \"showcancelled\", \"signed\", \"small\", \"soft\", \"solve\", \"specify\", \"specparam\", \"static\", \"string\", \"strong\", \"strong0\", \"strong1\", \"struct\", \"super\", \"supply0\", \"supply1\", \"sync_accept_on\", \"sync_reject_on\", \"table\", \"tagged\", \"task\", \"this\", \"throughout\", \"time\", \"timeprecision\", \"timeunit\", \"tran\", \"tranif0\", \"tranif1\", \"tri\", \"tri0\", \"tri1\", \"triand\", \"trior\", \"trireg\", \"type\", \"typedef\", \"union\", \"unique\", \"unique0\", \"unsigned\", \"until\", \"until_with\", \"untyped\", \"use\", \"uwire\", \"var\", \"vectored\", \"virtual\", \"void\", \"wait\", \"wait_order\", \"wand\", \"weak\", \"weak0\", \"weak1\", \"while\", \"wildcard\", \"wire\", \"with\", \"within\", \"wor\", \"xnor\", \"xor\"],\n    literal: ['null'],\n    built_in: [\"$finish\", \"$stop\", \"$exit\", \"$fatal\", \"$error\", \"$warning\", \"$info\", \"$realtime\", \"$time\", \"$printtimescale\", \"$bitstoreal\", \"$bitstoshortreal\", \"$itor\", \"$signed\", \"$cast\", \"$bits\", \"$stime\", \"$timeformat\", \"$realtobits\", \"$shortrealtobits\", \"$rtoi\", \"$unsigned\", \"$asserton\", \"$assertkill\", \"$assertpasson\", \"$assertfailon\", \"$assertnonvacuouson\", \"$assertoff\", \"$assertcontrol\", \"$assertpassoff\", \"$assertfailoff\", \"$assertvacuousoff\", \"$isunbounded\", \"$sampled\", \"$fell\", \"$changed\", \"$past_gclk\", \"$fell_gclk\", \"$changed_gclk\", \"$rising_gclk\", \"$steady_gclk\", \"$coverage_control\", \"$coverage_get\", \"$coverage_save\", \"$set_coverage_db_name\", \"$rose\", \"$stable\", \"$past\", \"$rose_gclk\", \"$stable_gclk\", \"$future_gclk\", \"$falling_gclk\", \"$changing_gclk\", \"$display\", \"$coverage_get_max\", \"$coverage_merge\", \"$get_coverage\", \"$load_coverage_db\", \"$typename\", \"$unpacked_dimensions\", \"$left\", \"$low\", \"$increment\", \"$clog2\", \"$ln\", \"$log10\", \"$exp\", \"$sqrt\", \"$pow\", \"$floor\", \"$ceil\", \"$sin\", \"$cos\", \"$tan\", \"$countbits\", \"$onehot\", \"$isunknown\", \"$fatal\", \"$warning\", \"$dimensions\", \"$right\", \"$high\", \"$size\", \"$asin\", \"$acos\", \"$atan\", \"$atan2\", \"$hypot\", \"$sinh\", \"$cosh\", \"$tanh\", \"$asinh\", \"$acosh\", \"$atanh\", \"$countones\", \"$onehot0\", \"$error\", \"$info\", \"$random\", \"$dist_chi_square\", \"$dist_erlang\", \"$dist_exponential\", \"$dist_normal\", \"$dist_poisson\", \"$dist_t\", \"$dist_uniform\", \"$q_initialize\", \"$q_remove\", \"$q_exam\", \"$async$and$array\", \"$async$nand$array\", \"$async$or$array\", \"$async$nor$array\", \"$sync$and$array\", \"$sync$nand$array\", \"$sync$or$array\", \"$sync$nor$array\", \"$q_add\", \"$q_full\", \"$psprintf\", \"$async$and$plane\", \"$async$nand$plane\", \"$async$or$plane\", \"$async$nor$plane\", \"$sync$and$plane\", \"$sync$nand$plane\", \"$sync$or$plane\", \"$sync$nor$plane\", \"$system\", \"$display\", \"$displayb\", \"$displayh\", \"$displayo\", \"$strobe\", \"$strobeb\", \"$strobeh\", \"$strobeo\", \"$write\", \"$readmemb\", \"$readmemh\", \"$writememh\", \"$value$plusargs\", \"$dumpvars\", \"$dumpon\", \"$dumplimit\", \"$dumpports\", \"$dumpportson\", \"$dumpportslimit\", \"$writeb\", \"$writeh\", \"$writeo\", \"$monitor\", \"$monitorb\", \"$monitorh\", \"$monitoro\", \"$writememb\", \"$dumpfile\", \"$dumpoff\", \"$dumpall\", \"$dumpflush\", \"$dumpportsoff\", \"$dumpportsall\", \"$dumpportsflush\", \"$fclose\", \"$fdisplay\", \"$fdisplayb\", \"$fdisplayh\", \"$fdisplayo\", \"$fstrobe\", \"$fstrobeb\", \"$fstrobeh\", \"$fstrobeo\", \"$swrite\", \"$swriteb\", \"$swriteh\", \"$swriteo\", \"$fscanf\", \"$fread\", \"$fseek\", \"$fflush\", \"$feof\", \"$fopen\", \"$fwrite\", \"$fwriteb\", \"$fwriteh\", \"$fwriteo\", \"$fmonitor\", \"$fmonitorb\", \"$fmonitorh\", \"$fmonitoro\", \"$sformat\", \"$sformatf\", \"$fgetc\", \"$ungetc\", \"$fgets\", \"$sscanf\", \"$rewind\", \"$ftell\", \"$ferror\"]\n  };\n  const BUILT_IN_CONSTANTS = [\"__FILE__\", \"__LINE__\"];\n  const DIRECTIVES = [\"begin_keywords\", \"celldefine\", \"default_nettype\", \"default_decay_time\", \"default_trireg_strength\", \"define\", \"delay_mode_distributed\", \"delay_mode_path\", \"delay_mode_unit\", \"delay_mode_zero\", \"else\", \"elsif\", \"end_keywords\", \"endcelldefine\", \"endif\", \"ifdef\", \"ifndef\", \"include\", \"line\", \"nounconnected_drive\", \"pragma\", \"resetall\", \"timescale\", \"unconnected_drive\", \"undef\", \"undefineall\"];\n  return {\n    name: 'Verilog',\n    aliases: ['v', 'sv', 'svh'],\n    case_insensitive: false,\n    keywords: KEYWORDS,\n    contains: [hljs.C_BLOCK_COMMENT_MODE, hljs.C_LINE_COMMENT_MODE, hljs.QUOTE_STRING_MODE, {\n      scope: 'number',\n      contains: [hljs.BACKSLASH_ESCAPE],\n      variants: [{\n        begin: /\\b((\\d+'([bhodBHOD]))[0-9xzXZa-fA-F_]+)/\n      }, {\n        begin: /\\B(('([bhodBHOD]))[0-9xzXZa-fA-F_]+)/\n      }, {\n        // decimal\n        begin: /\\b[0-9][0-9_]*/,\n        relevance: 0\n      }]\n    }, /* parameters to instances */\n    {\n      scope: 'variable',\n      variants: [{\n        begin: '#\\\\((?!parameter).+\\\\)'\n      }, {\n        begin: '\\\\.\\\\w+',\n        relevance: 0\n      }]\n    }, {\n      scope: 'variable.constant',\n      match: regex.concat(/`/, regex.either(...BUILT_IN_CONSTANTS))\n    }, {\n      scope: 'meta',\n      begin: regex.concat(/`/, regex.either(...DIRECTIVES)),\n      end: /$|\\/\\/|\\/\\*/,\n      returnEnd: true,\n      keywords: DIRECTIVES\n    }]\n  };\n}\nmodule.exports = verilog;","map":{"version":3,"names":["verilog","hljs","regex","KEYWORDS","$pattern","keyword","literal","built_in","BUILT_IN_CONSTANTS","DIRECTIVES","name","aliases","case_insensitive","keywords","contains","C_BLOCK_COMMENT_MODE","C_LINE_COMMENT_MODE","QUOTE_STRING_MODE","scope","BACKSLASH_ESCAPE","variants","begin","relevance","match","concat","either","end","returnEnd","module","exports"],"sources":["E:/GLM-UML/llm-chat-demo/chat-frontend/node_modules/highlight.js/lib/languages/verilog.js"],"sourcesContent":["/*\nLanguage: Verilog\nAuthor: Jon Evans <jon@craftyjon.com>\nContributors: Boone Severson <boone.severson@gmail.com>\nDescription: Verilog is a hardware description language used in electronic design automation to describe digital and mixed-signal systems. This highlighter supports Verilog and SystemVerilog through IEEE 1800-2012.\nWebsite: http://www.verilog.com\n*/\n\nfunction verilog(hljs) {\n  const regex = hljs.regex;\n  const KEYWORDS = {\n    $pattern: /\\$?[\\w]+(\\$[\\w]+)*/,\n    keyword: [\n      \"accept_on\",\n      \"alias\",\n      \"always\",\n      \"always_comb\",\n      \"always_ff\",\n      \"always_latch\",\n      \"and\",\n      \"assert\",\n      \"assign\",\n      \"assume\",\n      \"automatic\",\n      \"before\",\n      \"begin\",\n      \"bind\",\n      \"bins\",\n      \"binsof\",\n      \"bit\",\n      \"break\",\n      \"buf|0\",\n      \"bufif0\",\n      \"bufif1\",\n      \"byte\",\n      \"case\",\n      \"casex\",\n      \"casez\",\n      \"cell\",\n      \"chandle\",\n      \"checker\",\n      \"class\",\n      \"clocking\",\n      \"cmos\",\n      \"config\",\n      \"const\",\n      \"constraint\",\n      \"context\",\n      \"continue\",\n      \"cover\",\n      \"covergroup\",\n      \"coverpoint\",\n      \"cross\",\n      \"deassign\",\n      \"default\",\n      \"defparam\",\n      \"design\",\n      \"disable\",\n      \"dist\",\n      \"do\",\n      \"edge\",\n      \"else\",\n      \"end\",\n      \"endcase\",\n      \"endchecker\",\n      \"endclass\",\n      \"endclocking\",\n      \"endconfig\",\n      \"endfunction\",\n      \"endgenerate\",\n      \"endgroup\",\n      \"endinterface\",\n      \"endmodule\",\n      \"endpackage\",\n      \"endprimitive\",\n      \"endprogram\",\n      \"endproperty\",\n      \"endspecify\",\n      \"endsequence\",\n      \"endtable\",\n      \"endtask\",\n      \"enum\",\n      \"event\",\n      \"eventually\",\n      \"expect\",\n      \"export\",\n      \"extends\",\n      \"extern\",\n      \"final\",\n      \"first_match\",\n      \"for\",\n      \"force\",\n      \"foreach\",\n      \"forever\",\n      \"fork\",\n      \"forkjoin\",\n      \"function\",\n      \"generate|5\",\n      \"genvar\",\n      \"global\",\n      \"highz0\",\n      \"highz1\",\n      \"if\",\n      \"iff\",\n      \"ifnone\",\n      \"ignore_bins\",\n      \"illegal_bins\",\n      \"implements\",\n      \"implies\",\n      \"import\",\n      \"incdir\",\n      \"include\",\n      \"initial\",\n      \"inout\",\n      \"input\",\n      \"inside\",\n      \"instance\",\n      \"int\",\n      \"integer\",\n      \"interconnect\",\n      \"interface\",\n      \"intersect\",\n      \"join\",\n      \"join_any\",\n      \"join_none\",\n      \"large\",\n      \"let\",\n      \"liblist\",\n      \"library\",\n      \"local\",\n      \"localparam\",\n      \"logic\",\n      \"longint\",\n      \"macromodule\",\n      \"matches\",\n      \"medium\",\n      \"modport\",\n      \"module\",\n      \"nand\",\n      \"negedge\",\n      \"nettype\",\n      \"new\",\n      \"nexttime\",\n      \"nmos\",\n      \"nor\",\n      \"noshowcancelled\",\n      \"not\",\n      \"notif0\",\n      \"notif1\",\n      \"or\",\n      \"output\",\n      \"package\",\n      \"packed\",\n      \"parameter\",\n      \"pmos\",\n      \"posedge\",\n      \"primitive\",\n      \"priority\",\n      \"program\",\n      \"property\",\n      \"protected\",\n      \"pull0\",\n      \"pull1\",\n      \"pulldown\",\n      \"pullup\",\n      \"pulsestyle_ondetect\",\n      \"pulsestyle_onevent\",\n      \"pure\",\n      \"rand\",\n      \"randc\",\n      \"randcase\",\n      \"randsequence\",\n      \"rcmos\",\n      \"real\",\n      \"realtime\",\n      \"ref\",\n      \"reg\",\n      \"reject_on\",\n      \"release\",\n      \"repeat\",\n      \"restrict\",\n      \"return\",\n      \"rnmos\",\n      \"rpmos\",\n      \"rtran\",\n      \"rtranif0\",\n      \"rtranif1\",\n      \"s_always\",\n      \"s_eventually\",\n      \"s_nexttime\",\n      \"s_until\",\n      \"s_until_with\",\n      \"scalared\",\n      \"sequence\",\n      \"shortint\",\n      \"shortreal\",\n      \"showcancelled\",\n      \"signed\",\n      \"small\",\n      \"soft\",\n      \"solve\",\n      \"specify\",\n      \"specparam\",\n      \"static\",\n      \"string\",\n      \"strong\",\n      \"strong0\",\n      \"strong1\",\n      \"struct\",\n      \"super\",\n      \"supply0\",\n      \"supply1\",\n      \"sync_accept_on\",\n      \"sync_reject_on\",\n      \"table\",\n      \"tagged\",\n      \"task\",\n      \"this\",\n      \"throughout\",\n      \"time\",\n      \"timeprecision\",\n      \"timeunit\",\n      \"tran\",\n      \"tranif0\",\n      \"tranif1\",\n      \"tri\",\n      \"tri0\",\n      \"tri1\",\n      \"triand\",\n      \"trior\",\n      \"trireg\",\n      \"type\",\n      \"typedef\",\n      \"union\",\n      \"unique\",\n      \"unique0\",\n      \"unsigned\",\n      \"until\",\n      \"until_with\",\n      \"untyped\",\n      \"use\",\n      \"uwire\",\n      \"var\",\n      \"vectored\",\n      \"virtual\",\n      \"void\",\n      \"wait\",\n      \"wait_order\",\n      \"wand\",\n      \"weak\",\n      \"weak0\",\n      \"weak1\",\n      \"while\",\n      \"wildcard\",\n      \"wire\",\n      \"with\",\n      \"within\",\n      \"wor\",\n      \"xnor\",\n      \"xor\"\n    ],\n    literal: [ 'null' ],\n    built_in: [\n      \"$finish\",\n      \"$stop\",\n      \"$exit\",\n      \"$fatal\",\n      \"$error\",\n      \"$warning\",\n      \"$info\",\n      \"$realtime\",\n      \"$time\",\n      \"$printtimescale\",\n      \"$bitstoreal\",\n      \"$bitstoshortreal\",\n      \"$itor\",\n      \"$signed\",\n      \"$cast\",\n      \"$bits\",\n      \"$stime\",\n      \"$timeformat\",\n      \"$realtobits\",\n      \"$shortrealtobits\",\n      \"$rtoi\",\n      \"$unsigned\",\n      \"$asserton\",\n      \"$assertkill\",\n      \"$assertpasson\",\n      \"$assertfailon\",\n      \"$assertnonvacuouson\",\n      \"$assertoff\",\n      \"$assertcontrol\",\n      \"$assertpassoff\",\n      \"$assertfailoff\",\n      \"$assertvacuousoff\",\n      \"$isunbounded\",\n      \"$sampled\",\n      \"$fell\",\n      \"$changed\",\n      \"$past_gclk\",\n      \"$fell_gclk\",\n      \"$changed_gclk\",\n      \"$rising_gclk\",\n      \"$steady_gclk\",\n      \"$coverage_control\",\n      \"$coverage_get\",\n      \"$coverage_save\",\n      \"$set_coverage_db_name\",\n      \"$rose\",\n      \"$stable\",\n      \"$past\",\n      \"$rose_gclk\",\n      \"$stable_gclk\",\n      \"$future_gclk\",\n      \"$falling_gclk\",\n      \"$changing_gclk\",\n      \"$display\",\n      \"$coverage_get_max\",\n      \"$coverage_merge\",\n      \"$get_coverage\",\n      \"$load_coverage_db\",\n      \"$typename\",\n      \"$unpacked_dimensions\",\n      \"$left\",\n      \"$low\",\n      \"$increment\",\n      \"$clog2\",\n      \"$ln\",\n      \"$log10\",\n      \"$exp\",\n      \"$sqrt\",\n      \"$pow\",\n      \"$floor\",\n      \"$ceil\",\n      \"$sin\",\n      \"$cos\",\n      \"$tan\",\n      \"$countbits\",\n      \"$onehot\",\n      \"$isunknown\",\n      \"$fatal\",\n      \"$warning\",\n      \"$dimensions\",\n      \"$right\",\n      \"$high\",\n      \"$size\",\n      \"$asin\",\n      \"$acos\",\n      \"$atan\",\n      \"$atan2\",\n      \"$hypot\",\n      \"$sinh\",\n      \"$cosh\",\n      \"$tanh\",\n      \"$asinh\",\n      \"$acosh\",\n      \"$atanh\",\n      \"$countones\",\n      \"$onehot0\",\n      \"$error\",\n      \"$info\",\n      \"$random\",\n      \"$dist_chi_square\",\n      \"$dist_erlang\",\n      \"$dist_exponential\",\n      \"$dist_normal\",\n      \"$dist_poisson\",\n      \"$dist_t\",\n      \"$dist_uniform\",\n      \"$q_initialize\",\n      \"$q_remove\",\n      \"$q_exam\",\n      \"$async$and$array\",\n      \"$async$nand$array\",\n      \"$async$or$array\",\n      \"$async$nor$array\",\n      \"$sync$and$array\",\n      \"$sync$nand$array\",\n      \"$sync$or$array\",\n      \"$sync$nor$array\",\n      \"$q_add\",\n      \"$q_full\",\n      \"$psprintf\",\n      \"$async$and$plane\",\n      \"$async$nand$plane\",\n      \"$async$or$plane\",\n      \"$async$nor$plane\",\n      \"$sync$and$plane\",\n      \"$sync$nand$plane\",\n      \"$sync$or$plane\",\n      \"$sync$nor$plane\",\n      \"$system\",\n      \"$display\",\n      \"$displayb\",\n      \"$displayh\",\n      \"$displayo\",\n      \"$strobe\",\n      \"$strobeb\",\n      \"$strobeh\",\n      \"$strobeo\",\n      \"$write\",\n      \"$readmemb\",\n      \"$readmemh\",\n      \"$writememh\",\n      \"$value$plusargs\",\n      \"$dumpvars\",\n      \"$dumpon\",\n      \"$dumplimit\",\n      \"$dumpports\",\n      \"$dumpportson\",\n      \"$dumpportslimit\",\n      \"$writeb\",\n      \"$writeh\",\n      \"$writeo\",\n      \"$monitor\",\n      \"$monitorb\",\n      \"$monitorh\",\n      \"$monitoro\",\n      \"$writememb\",\n      \"$dumpfile\",\n      \"$dumpoff\",\n      \"$dumpall\",\n      \"$dumpflush\",\n      \"$dumpportsoff\",\n      \"$dumpportsall\",\n      \"$dumpportsflush\",\n      \"$fclose\",\n      \"$fdisplay\",\n      \"$fdisplayb\",\n      \"$fdisplayh\",\n      \"$fdisplayo\",\n      \"$fstrobe\",\n      \"$fstrobeb\",\n      \"$fstrobeh\",\n      \"$fstrobeo\",\n      \"$swrite\",\n      \"$swriteb\",\n      \"$swriteh\",\n      \"$swriteo\",\n      \"$fscanf\",\n      \"$fread\",\n      \"$fseek\",\n      \"$fflush\",\n      \"$feof\",\n      \"$fopen\",\n      \"$fwrite\",\n      \"$fwriteb\",\n      \"$fwriteh\",\n      \"$fwriteo\",\n      \"$fmonitor\",\n      \"$fmonitorb\",\n      \"$fmonitorh\",\n      \"$fmonitoro\",\n      \"$sformat\",\n      \"$sformatf\",\n      \"$fgetc\",\n      \"$ungetc\",\n      \"$fgets\",\n      \"$sscanf\",\n      \"$rewind\",\n      \"$ftell\",\n      \"$ferror\"\n    ]\n  };\n  const BUILT_IN_CONSTANTS = [\n    \"__FILE__\",\n    \"__LINE__\"\n  ];\n  const DIRECTIVES = [\n    \"begin_keywords\",\n    \"celldefine\",\n    \"default_nettype\",\n    \"default_decay_time\",\n    \"default_trireg_strength\",\n    \"define\",\n    \"delay_mode_distributed\",\n    \"delay_mode_path\",\n    \"delay_mode_unit\",\n    \"delay_mode_zero\",\n    \"else\",\n    \"elsif\",\n    \"end_keywords\",\n    \"endcelldefine\",\n    \"endif\",\n    \"ifdef\",\n    \"ifndef\",\n    \"include\",\n    \"line\",\n    \"nounconnected_drive\",\n    \"pragma\",\n    \"resetall\",\n    \"timescale\",\n    \"unconnected_drive\",\n    \"undef\",\n    \"undefineall\"\n  ];\n\n  return {\n    name: 'Verilog',\n    aliases: [\n      'v',\n      'sv',\n      'svh'\n    ],\n    case_insensitive: false,\n    keywords: KEYWORDS,\n    contains: [\n      hljs.C_BLOCK_COMMENT_MODE,\n      hljs.C_LINE_COMMENT_MODE,\n      hljs.QUOTE_STRING_MODE,\n      {\n        scope: 'number',\n        contains: [ hljs.BACKSLASH_ESCAPE ],\n        variants: [\n          { begin: /\\b((\\d+'([bhodBHOD]))[0-9xzXZa-fA-F_]+)/ },\n          { begin: /\\B(('([bhodBHOD]))[0-9xzXZa-fA-F_]+)/ },\n          { // decimal\n            begin: /\\b[0-9][0-9_]*/,\n            relevance: 0\n          }\n        ]\n      },\n      /* parameters to instances */\n      {\n        scope: 'variable',\n        variants: [\n          { begin: '#\\\\((?!parameter).+\\\\)' },\n          {\n            begin: '\\\\.\\\\w+',\n            relevance: 0\n          }\n        ]\n      },\n      {\n        scope: 'variable.constant',\n        match: regex.concat(/`/, regex.either(...BUILT_IN_CONSTANTS)),\n      },\n      {\n        scope: 'meta',\n        begin: regex.concat(/`/, regex.either(...DIRECTIVES)),\n        end: /$|\\/\\/|\\/\\*/,\n        returnEnd: true,\n        keywords: DIRECTIVES\n      }\n    ]\n  };\n}\n\nmodule.exports = verilog;\n"],"mappings":"AAAA;AACA;AACA;AACA;AACA;AACA;AACA;;AAEA,SAASA,OAAOA,CAACC,IAAI,EAAE;EACrB,MAAMC,KAAK,GAAGD,IAAI,CAACC,KAAK;EACxB,MAAMC,QAAQ,GAAG;IACfC,QAAQ,EAAE,oBAAoB;IAC9BC,OAAO,EAAE,CACP,WAAW,EACX,OAAO,EACP,QAAQ,EACR,aAAa,EACb,WAAW,EACX,cAAc,EACd,KAAK,EACL,QAAQ,EACR,QAAQ,EACR,QAAQ,EACR,WAAW,EACX,QAAQ,EACR,OAAO,EACP,MAAM,EACN,MAAM,EACN,QAAQ,EACR,KAAK,EACL,OAAO,EACP,OAAO,EACP,QAAQ,EACR,QAAQ,EACR,MAAM,EACN,MAAM,EACN,OAAO,EACP,OAAO,EACP,MAAM,EACN,SAAS,EACT,SAAS,EACT,OAAO,EACP,UAAU,EACV,MAAM,EACN,QAAQ,EACR,OAAO,EACP,YAAY,EACZ,SAAS,EACT,UAAU,EACV,OAAO,EACP,YAAY,EACZ,YAAY,EACZ,OAAO,EACP,UAAU,EACV,SAAS,EACT,UAAU,EACV,QAAQ,EACR,SAAS,EACT,MAAM,EACN,IAAI,EACJ,MAAM,EACN,MAAM,EACN,KAAK,EACL,SAAS,EACT,YAAY,EACZ,UAAU,EACV,aAAa,EACb,WAAW,EACX,aAAa,EACb,aAAa,EACb,UAAU,EACV,cAAc,EACd,WAAW,EACX,YAAY,EACZ,cAAc,EACd,YAAY,EACZ,aAAa,EACb,YAAY,EACZ,aAAa,EACb,UAAU,EACV,SAAS,EACT,MAAM,EACN,OAAO,EACP,YAAY,EACZ,QAAQ,EACR,QAAQ,EACR,SAAS,EACT,QAAQ,EACR,OAAO,EACP,aAAa,EACb,KAAK,EACL,OAAO,EACP,SAAS,EACT,SAAS,EACT,MAAM,EACN,UAAU,EACV,UAAU,EACV,YAAY,EACZ,QAAQ,EACR,QAAQ,EACR,QAAQ,EACR,QAAQ,EACR,IAAI,EACJ,KAAK,EACL,QAAQ,EACR,aAAa,EACb,cAAc,EACd,YAAY,EACZ,SAAS,EACT,QAAQ,EACR,QAAQ,EACR,SAAS,EACT,SAAS,EACT,OAAO,EACP,OAAO,EACP,QAAQ,EACR,UAAU,EACV,KAAK,EACL,SAAS,EACT,cAAc,EACd,WAAW,EACX,WAAW,EACX,MAAM,EACN,UAAU,EACV,WAAW,EACX,OAAO,EACP,KAAK,EACL,SAAS,EACT,SAAS,EACT,OAAO,EACP,YAAY,EACZ,OAAO,EACP,SAAS,EACT,aAAa,EACb,SAAS,EACT,QAAQ,EACR,SAAS,EACT,QAAQ,EACR,MAAM,EACN,SAAS,EACT,SAAS,EACT,KAAK,EACL,UAAU,EACV,MAAM,EACN,KAAK,EACL,iBAAiB,EACjB,KAAK,EACL,QAAQ,EACR,QAAQ,EACR,IAAI,EACJ,QAAQ,EACR,SAAS,EACT,QAAQ,EACR,WAAW,EACX,MAAM,EACN,SAAS,EACT,WAAW,EACX,UAAU,EACV,SAAS,EACT,UAAU,EACV,WAAW,EACX,OAAO,EACP,OAAO,EACP,UAAU,EACV,QAAQ,EACR,qBAAqB,EACrB,oBAAoB,EACpB,MAAM,EACN,MAAM,EACN,OAAO,EACP,UAAU,EACV,cAAc,EACd,OAAO,EACP,MAAM,EACN,UAAU,EACV,KAAK,EACL,KAAK,EACL,WAAW,EACX,SAAS,EACT,QAAQ,EACR,UAAU,EACV,QAAQ,EACR,OAAO,EACP,OAAO,EACP,OAAO,EACP,UAAU,EACV,UAAU,EACV,UAAU,EACV,cAAc,EACd,YAAY,EACZ,SAAS,EACT,cAAc,EACd,UAAU,EACV,UAAU,EACV,UAAU,EACV,WAAW,EACX,eAAe,EACf,QAAQ,EACR,OAAO,EACP,MAAM,EACN,OAAO,EACP,SAAS,EACT,WAAW,EACX,QAAQ,EACR,QAAQ,EACR,QAAQ,EACR,SAAS,EACT,SAAS,EACT,QAAQ,EACR,OAAO,EACP,SAAS,EACT,SAAS,EACT,gBAAgB,EAChB,gBAAgB,EAChB,OAAO,EACP,QAAQ,EACR,MAAM,EACN,MAAM,EACN,YAAY,EACZ,MAAM,EACN,eAAe,EACf,UAAU,EACV,MAAM,EACN,SAAS,EACT,SAAS,EACT,KAAK,EACL,MAAM,EACN,MAAM,EACN,QAAQ,EACR,OAAO,EACP,QAAQ,EACR,MAAM,EACN,SAAS,EACT,OAAO,EACP,QAAQ,EACR,SAAS,EACT,UAAU,EACV,OAAO,EACP,YAAY,EACZ,SAAS,EACT,KAAK,EACL,OAAO,EACP,KAAK,EACL,UAAU,EACV,SAAS,EACT,MAAM,EACN,MAAM,EACN,YAAY,EACZ,MAAM,EACN,MAAM,EACN,OAAO,EACP,OAAO,EACP,OAAO,EACP,UAAU,EACV,MAAM,EACN,MAAM,EACN,QAAQ,EACR,KAAK,EACL,MAAM,EACN,KAAK,CACN;IACDC,OAAO,EAAE,CAAE,MAAM,CAAE;IACnBC,QAAQ,EAAE,CACR,SAAS,EACT,OAAO,EACP,OAAO,EACP,QAAQ,EACR,QAAQ,EACR,UAAU,EACV,OAAO,EACP,WAAW,EACX,OAAO,EACP,iBAAiB,EACjB,aAAa,EACb,kBAAkB,EAClB,OAAO,EACP,SAAS,EACT,OAAO,EACP,OAAO,EACP,QAAQ,EACR,aAAa,EACb,aAAa,EACb,kBAAkB,EAClB,OAAO,EACP,WAAW,EACX,WAAW,EACX,aAAa,EACb,eAAe,EACf,eAAe,EACf,qBAAqB,EACrB,YAAY,EACZ,gBAAgB,EAChB,gBAAgB,EAChB,gBAAgB,EAChB,mBAAmB,EACnB,cAAc,EACd,UAAU,EACV,OAAO,EACP,UAAU,EACV,YAAY,EACZ,YAAY,EACZ,eAAe,EACf,cAAc,EACd,cAAc,EACd,mBAAmB,EACnB,eAAe,EACf,gBAAgB,EAChB,uBAAuB,EACvB,OAAO,EACP,SAAS,EACT,OAAO,EACP,YAAY,EACZ,cAAc,EACd,cAAc,EACd,eAAe,EACf,gBAAgB,EAChB,UAAU,EACV,mBAAmB,EACnB,iBAAiB,EACjB,eAAe,EACf,mBAAmB,EACnB,WAAW,EACX,sBAAsB,EACtB,OAAO,EACP,MAAM,EACN,YAAY,EACZ,QAAQ,EACR,KAAK,EACL,QAAQ,EACR,MAAM,EACN,OAAO,EACP,MAAM,EACN,QAAQ,EACR,OAAO,EACP,MAAM,EACN,MAAM,EACN,MAAM,EACN,YAAY,EACZ,SAAS,EACT,YAAY,EACZ,QAAQ,EACR,UAAU,EACV,aAAa,EACb,QAAQ,EACR,OAAO,EACP,OAAO,EACP,OAAO,EACP,OAAO,EACP,OAAO,EACP,QAAQ,EACR,QAAQ,EACR,OAAO,EACP,OAAO,EACP,OAAO,EACP,QAAQ,EACR,QAAQ,EACR,QAAQ,EACR,YAAY,EACZ,UAAU,EACV,QAAQ,EACR,OAAO,EACP,SAAS,EACT,kBAAkB,EAClB,cAAc,EACd,mBAAmB,EACnB,cAAc,EACd,eAAe,EACf,SAAS,EACT,eAAe,EACf,eAAe,EACf,WAAW,EACX,SAAS,EACT,kBAAkB,EAClB,mBAAmB,EACnB,iBAAiB,EACjB,kBAAkB,EAClB,iBAAiB,EACjB,kBAAkB,EAClB,gBAAgB,EAChB,iBAAiB,EACjB,QAAQ,EACR,SAAS,EACT,WAAW,EACX,kBAAkB,EAClB,mBAAmB,EACnB,iBAAiB,EACjB,kBAAkB,EAClB,iBAAiB,EACjB,kBAAkB,EAClB,gBAAgB,EAChB,iBAAiB,EACjB,SAAS,EACT,UAAU,EACV,WAAW,EACX,WAAW,EACX,WAAW,EACX,SAAS,EACT,UAAU,EACV,UAAU,EACV,UAAU,EACV,QAAQ,EACR,WAAW,EACX,WAAW,EACX,YAAY,EACZ,iBAAiB,EACjB,WAAW,EACX,SAAS,EACT,YAAY,EACZ,YAAY,EACZ,cAAc,EACd,iBAAiB,EACjB,SAAS,EACT,SAAS,EACT,SAAS,EACT,UAAU,EACV,WAAW,EACX,WAAW,EACX,WAAW,EACX,YAAY,EACZ,WAAW,EACX,UAAU,EACV,UAAU,EACV,YAAY,EACZ,eAAe,EACf,eAAe,EACf,iBAAiB,EACjB,SAAS,EACT,WAAW,EACX,YAAY,EACZ,YAAY,EACZ,YAAY,EACZ,UAAU,EACV,WAAW,EACX,WAAW,EACX,WAAW,EACX,SAAS,EACT,UAAU,EACV,UAAU,EACV,UAAU,EACV,SAAS,EACT,QAAQ,EACR,QAAQ,EACR,SAAS,EACT,OAAO,EACP,QAAQ,EACR,SAAS,EACT,UAAU,EACV,UAAU,EACV,UAAU,EACV,WAAW,EACX,YAAY,EACZ,YAAY,EACZ,YAAY,EACZ,UAAU,EACV,WAAW,EACX,QAAQ,EACR,SAAS,EACT,QAAQ,EACR,SAAS,EACT,SAAS,EACT,QAAQ,EACR,SAAS;EAEb,CAAC;EACD,MAAMC,kBAAkB,GAAG,CACzB,UAAU,EACV,UAAU,CACX;EACD,MAAMC,UAAU,GAAG,CACjB,gBAAgB,EAChB,YAAY,EACZ,iBAAiB,EACjB,oBAAoB,EACpB,yBAAyB,EACzB,QAAQ,EACR,wBAAwB,EACxB,iBAAiB,EACjB,iBAAiB,EACjB,iBAAiB,EACjB,MAAM,EACN,OAAO,EACP,cAAc,EACd,eAAe,EACf,OAAO,EACP,OAAO,EACP,QAAQ,EACR,SAAS,EACT,MAAM,EACN,qBAAqB,EACrB,QAAQ,EACR,UAAU,EACV,WAAW,EACX,mBAAmB,EACnB,OAAO,EACP,aAAa,CACd;EAED,OAAO;IACLC,IAAI,EAAE,SAAS;IACfC,OAAO,EAAE,CACP,GAAG,EACH,IAAI,EACJ,KAAK,CACN;IACDC,gBAAgB,EAAE,KAAK;IACvBC,QAAQ,EAAEV,QAAQ;IAClBW,QAAQ,EAAE,CACRb,IAAI,CAACc,oBAAoB,EACzBd,IAAI,CAACe,mBAAmB,EACxBf,IAAI,CAACgB,iBAAiB,EACtB;MACEC,KAAK,EAAE,QAAQ;MACfJ,QAAQ,EAAE,CAAEb,IAAI,CAACkB,gBAAgB,CAAE;MACnCC,QAAQ,EAAE,CACR;QAAEC,KAAK,EAAE;MAA0C,CAAC,EACpD;QAAEA,KAAK,EAAE;MAAuC,CAAC,EACjD;QAAE;QACAA,KAAK,EAAE,gBAAgB;QACvBC,SAAS,EAAE;MACb,CAAC;IAEL,CAAC,EACD;IACA;MACEJ,KAAK,EAAE,UAAU;MACjBE,QAAQ,EAAE,CACR;QAAEC,KAAK,EAAE;MAAyB,CAAC,EACnC;QACEA,KAAK,EAAE,SAAS;QAChBC,SAAS,EAAE;MACb,CAAC;IAEL,CAAC,EACD;MACEJ,KAAK,EAAE,mBAAmB;MAC1BK,KAAK,EAAErB,KAAK,CAACsB,MAAM,CAAC,GAAG,EAAEtB,KAAK,CAACuB,MAAM,CAAC,GAAGjB,kBAAkB,CAAC;IAC9D,CAAC,EACD;MACEU,KAAK,EAAE,MAAM;MACbG,KAAK,EAAEnB,KAAK,CAACsB,MAAM,CAAC,GAAG,EAAEtB,KAAK,CAACuB,MAAM,CAAC,GAAGhB,UAAU,CAAC,CAAC;MACrDiB,GAAG,EAAE,aAAa;MAClBC,SAAS,EAAE,IAAI;MACfd,QAAQ,EAAEJ;IACZ,CAAC;EAEL,CAAC;AACH;AAEAmB,MAAM,CAACC,OAAO,GAAG7B,OAAO","ignoreList":[]},"metadata":{},"sourceType":"script","externalDependencies":[]}