

================================================================
== Vitis HLS Report for 'GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_345_2'
================================================================
* Date:           Thu Nov  4 13:54:21 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        pna_hls_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.899 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|       79|  0.316 us|  0.316 us|   79|   79|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_345_2  |       77|       77|         6|          4|          4|    19|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      280|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      173|       53|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       89|    -|
|Register             |        -|     -|      219|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      392|      422|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+-----+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +---------------------------+---------------------+---------+----+-----+----+-----+
    |mul_32s_34ns_65_2_1_U7948  |mul_32s_34ns_65_2_1  |        0|   3|  173|  53|    0|
    +---------------------------+---------------------+---------+----+-----+----+-----+
    |Total                      |                     |        0|   3|  173|  53|    0|
    +---------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln345_fu_145_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln712_11_fu_181_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln712_fu_175_p2        |         +|   0|  0|  17|          12|          12|
    |t_V_fu_206_p2              |         +|   0|  0|  39|          32|          32|
    |sub_ln1201_2_fu_272_p2     |         -|   0|  0|  39|           1|          32|
    |sub_ln1201_fu_243_p2       |         -|   0|  0|  72|           1|          65|
    |icmp_ln345_1_fu_192_p2     |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln345_fu_139_p2       |      icmp|   0|  0|   9|           5|           5|
    |select_ln1201_2_fu_278_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln1201_fu_265_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 280|          76|         230|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|    5|         10|
    |i_fu_72                      |   9|          2|    5|         10|
    |t_V_1_fu_68                  |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  89|         19|   47|         97|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |h_5_V_addr_reg_299                  |   7|   0|    7|          0|
    |h_5_V_addr_reg_299_pp0_iter1_reg    |   7|   0|    7|          0|
    |i_fu_72                             |   5|   0|    5|          0|
    |icmp_ln345_1_reg_313                |   1|   0|    1|          0|
    |icmp_ln345_1_reg_313_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln345_reg_304                  |   1|   0|    1|          0|
    |mul_ln1201_reg_334                  |  65|   0|   65|          0|
    |select_ln1201_2_reg_344             |  32|   0|   32|          0|
    |t_V_1_fu_68                         |  32|   0|   32|          0|
    |t_V_reg_317                         |  32|   0|   32|          0|
    |tmp_162_reg_328                     |   1|   0|    1|          0|
    |tmp_164_reg_339                     |  28|   0|   28|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 219|   0|  219|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_345_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_345_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_345_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_345_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_345_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_345_2|  return value|
|h_5_V_load      |   in|   32|     ap_none|                                  h_5_V_load|        scalar|
|zext_ln343      |   in|    7|     ap_none|                                  zext_ln343|        scalar|
|h_4_V_address0  |  out|   16|   ap_memory|                                       h_4_V|         array|
|h_4_V_ce0       |  out|    1|   ap_memory|                                       h_4_V|         array|
|h_4_V_q0        |   in|   32|   ap_memory|                                       h_4_V|         array|
|h_5_V_address1  |  out|    7|   ap_memory|                                       h_5_V|         array|
|h_5_V_ce1       |  out|    1|   ap_memory|                                       h_5_V|         array|
|h_5_V_we1       |  out|    1|   ap_memory|                                       h_5_V|         array|
|h_5_V_d1        |  out|   32|   ap_memory|                                       h_5_V|         array|
+----------------+-----+-----+------------+--------------------------------------------+--------------+

