<module name="WKUP_CTRL_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CTRLMMR_WKUP_PID" acronym="CTRLMMR_WKUP_PID" offset="0x2000" width="32" description="">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business unit - Processors" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x180" description="Module functional identifier - CTRL MMR" range="" rwaccess="R"/>
    <bitfield id="R_RTL" width="5" begin="15" end="11" resetval="0x1" description="RTL revision number - actual value determined by RTL" range="" rwaccess="R"/>
    <bitfield id="X_MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision number - actual value determined by RTL" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision number - actual value determined by RTL" range="" rwaccess="R"/>
    <bitfield id="Y_MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision number - actual value determined by RTL" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MMR_CFG1" acronym="CTRLMMR_WKUP_MMR_CFG1" offset="0x2008" width="32" description="">
    <bitfield id="PROXY_EN" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing enabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PARTITIONS" width="8" begin="7" end="0" resetval="0xDF" description="Indicates present partitions" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_JTAGID" acronym="CTRLMMR_WKUP_JTAGID" offset="0x2014" width="32" description="">
    <bitfield id="VARIANT" width="4" begin="31" end="28" resetval="0x0" description="Used to indicate new PGs" range="" rwaccess="R"/>
    <bitfield id="PARTNO" width="16" begin="27" end="12" resetval="0xBB6D" description="Part number for boundary scan" range="" rwaccess="R"/>
    <bitfield id="MFG" width="11" begin="11" end="1" resetval="0x17" description="Indicates manufacturer" range="" rwaccess="R"/>
    <bitfield id="LSB" width="1" begin="0" end="0" resetval="0x1" description="Always 1" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DIE_ID0" acronym="CTRLMMR_WKUP_DIE_ID0" offset="0x2020" width="32" description="">
    <bitfield id="DIEID" width="32" begin="31" end="0" resetval="0xX" description="Contains individual die information" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DIE_ID1" acronym="CTRLMMR_WKUP_DIE_ID1" offset="0x2024" width="32" description="">
    <bitfield id="DIEID" width="32" begin="31" end="0" resetval="0xX" description="Contains individual die information" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DIE_ID2" acronym="CTRLMMR_WKUP_DIE_ID2" offset="0x2028" width="32" description="">
    <bitfield id="DIEID" width="32" begin="31" end="0" resetval="0xX" description="Contains individual die information" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DIE_ID3" acronym="CTRLMMR_WKUP_DIE_ID3" offset="0x202C" width="32" description="">
    <bitfield id="DIEID" width="32" begin="31" end="0" resetval="0xX" description="Contains individual die information" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVSTAT" acronym="CTRLMMR_WKUP_DEVSTAT" offset="0x2030" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_BOOTMODE" width="8" begin="23" end="16" resetval="0xX" description="Specifies the device Primary and Backup boot media." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_BOOTMODE" width="10" begin="9" end="0" resetval="0xX" description="Indicates MCU boot mode." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_BOOTCFG" acronym="CTRLMMR_WKUP_BOOTCFG" offset="0x2034" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_BOOTMODE" width="8" begin="23" end="16" resetval="0xX" description="Specifies the device Primary and Backup boot media as latched at PORz" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_BOOTMODE" width="10" begin="9" end="0" resetval="0xX" description="Indicates MCU boot mode as latched at power-on reset. These bits always contain the values latched.Bits 9:8 - Power-on Self Test mode (if" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_POST_SEL_STAT" acronym="CTRLMMR_WKUP_POST_SEL_STAT" offset="0x2038" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_SEL_STAT" width="2" begin="1" end="0" resetval="0xX" description="Indicates which POST option was selected at power-up" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_POST_OPT" acronym="CTRLMMR_WKUP_POST_OPT" offset="0x203C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OPT3_MCU_PBIST_EN" width="1" begin="19" end="19" resetval="0xX" description="MCU R5 PBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT3_MCU_LBIST_EN" width="1" begin="18" end="18" resetval="0xX" description="MCU R5 LBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT3_DMSC_LBIST_EN" width="1" begin="17" end="17" resetval="0xX" description="DMSC LBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT3_PARALLEL_EN" width="1" begin="16" end="16" resetval="0xX" description="Selects DMSC/MCU R5 LBIST sequencing" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OPT2_MCU_PBIST_EN" width="1" begin="11" end="11" resetval="0xX" description="MCU R5 PBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT2_MCU_LBIST_EN" width="1" begin="10" end="10" resetval="0xX" description="MCU R5 LBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT2_DMSC_LBIST_EN" width="1" begin="9" end="9" resetval="0xX" description="DMSC LBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT2_PARALLEL_EN" width="1" begin="8" end="8" resetval="0xX" description="Selects DMSC/MCU R5 LBIST sequencing" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OPT1_MCU_PBIST_EN" width="1" begin="3" end="3" resetval="0xX" description="MCU R5 PBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT1_MCU_LBIST_EN" width="1" begin="2" end="2" resetval="0xX" description="MCU R5 LBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT1_DMSC_LBIST_EN" width="1" begin="1" end="1" resetval="0xX" description="DMSC LBIST enabled" range="" rwaccess="R"/>
    <bitfield id="OPT1_PARALLEL_EN" width="1" begin="0" end="0" resetval="0xX" description="Selects DMSC/MCU R5 LBIST sequencing" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_RESET_SRC_STAT" acronym="CTRLMMR_WKUP_RESET_SRC_STAT" offset="0x2050" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THERMAL_RST" width="1" begin="24" end="24" resetval="0x0" description="When set, indicates that a VTM Max Temp Thermal reset occurred." range="" rwaccess="REC"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DBUGSS_RST" width="1" begin="20" end="20" resetval="0x0" description="When set, indicates that a Debug reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="COLD_OUT_RST" width="1" begin="19" end="19" resetval="0x0" description="When set, indicates that a DMSC Cold reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="RESERVED" width="2" begin="18" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WARM_OUT_RST" width="1" begin="16" end="16" resetval="0x0" description="When set, indicates that a DSMC Warm reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORZ_PIN" width="1" begin="11" end="11" resetval="0x0" description="When set indicates that a PORz pin reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESET_REQZ_PIN" width="1" begin="9" end="9" resetval="0x0" description="When set indicates that a RESET_REQz pin reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="MCU_RSTZ_PIN" width="1" begin="8" end="8" resetval="0x0" description="When set indicates that a MCU_RESETz pin reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW_MAIN_POR" width="1" begin="3" end="3" resetval="0x0" description="When set, indicates that a Software MAIN Power-on reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW_MAIN_WARMRST" width="1" begin="1" end="1" resetval="0x0" description="When set indicates that a Software MAIN Warm reset occurred." range="" rwaccess="FEC"/>
    <bitfield id="SW_MCU_WARMRST" width="1" begin="0" end="0" resetval="0x0" description="When set indicates that a Software MCU Warm reset occurred." range="" rwaccess="FEC"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE0" acronym="CTRLMMR_WKUP_DEVICE_FEATURE0" offset="0x2060" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MPU_CLUSTER0_CORE1" width="1" begin="1" end="1" resetval="0xX" description="MPU Cluster0 Core 1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MPU_CLUSTER0_CORE0" width="1" begin="0" end="0" resetval="0xX" description="MPU Cluster0 Core 0 is enabled when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE1" acronym="CTRLMMR_WKUP_DEVICE_FEATURE1" offset="0x2064" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_CLUSTER0_CORE1" width="1" begin="1" end="1" resetval="0xX" description="MAIN MCU Cluster0 Core1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCU_CLUSTER0_CORE0" width="1" begin="0" end="0" resetval="0xX" description="MAIN MCU Cluster0 Core0 is enabled when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE2" acronym="CTRLMMR_WKUP_DEVICE_FEATURE2" offset="0x2068" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CRYPTO_PKA_EN" width="1" begin="10" end="10" resetval="0xX" description="MCU SA2_UL Crypto Module PKA enabled" range="" rwaccess="R"/>
    <bitfield id="CRYPTO_ENCR_EN" width="1" begin="9" end="9" resetval="0xX" description="MCU SA2_UL Crypto Module AES/3DES/DBRG enabled" range="" rwaccess="R"/>
    <bitfield id="CRYPTO_SHA_EN" width="1" begin="8" end="8" resetval="0xX" description="MCU SA2_UL Crypto Module SHA/MD5 enabled" range="" rwaccess="R"/>
    <bitfield id="AES_AUTH_EN" width="1" begin="7" end="7" resetval="0xX" description="AES authentication is enabled in MCU_FlashSS and DMSC when set" range="" rwaccess="R"/>
    <bitfield id="HYPERBUS" width="1" begin="6" end="6" resetval="0xX" description="MCU_Hyperbus is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OSPI0" width="1" begin="4" end="4" resetval="0xX" description="MCU_OSPI0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCU_MCAN1" width="1" begin="3" end="3" resetval="0xX" description="MCU_MCAN1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_MCAN0" width="1" begin="1" end="1" resetval="0xX" description="MCU_MCAN0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCU_MCAN_FD_MODE" width="1" begin="0" end="0" resetval="0xX" description="FD mode is supported on MCU_MCAN[1:0] when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE3" acronym="CTRLMMR_WKUP_DEVICE_FEATURE3" offset="0x206C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EMIF0" width="1" begin="28" end="28" resetval="0xX" description="EMIF0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="27" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MMC_4B0" width="1" begin="21" end="21" resetval="0xX" description="4-bit MMC/SD1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MMC_8B" width="1" begin="20" end="20" resetval="0xX" description="8-bit MMC/SD0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="19" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SERDES0" width="1" begin="8" end="8" resetval="0xX" description="10G SERDES0 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PCIE1" width="1" begin="5" end="5" resetval="0xX" description="PCIe1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="USB0" width="1" begin="0" end="0" resetval="0xX" description="USB0 is enabled when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE5" acronym="CTRLMMR_WKUP_DEVICE_FEATURE5" offset="0x2074" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCAN17" width="1" begin="17" end="17" resetval="0xX" description="MCAN17 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN16" width="1" begin="16" end="16" resetval="0xX" description="MCAN16 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN15" width="1" begin="15" end="15" resetval="0xX" description="MCAN15 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN14" width="1" begin="14" end="14" resetval="0xX" description="MCAN14 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN13" width="1" begin="13" end="13" resetval="0xX" description="MCAN13 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN12" width="1" begin="12" end="12" resetval="0xX" description="MCAN12 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN11" width="1" begin="11" end="11" resetval="0xX" description="MCAN11 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN10" width="1" begin="10" end="10" resetval="0xX" description="MCAN10 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN9" width="1" begin="9" end="9" resetval="0xX" description="MCAN9 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN8" width="1" begin="8" end="8" resetval="0xX" description="MCAN8 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN7" width="1" begin="7" end="7" resetval="0xX" description="MCAN7 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN6" width="1" begin="6" end="6" resetval="0xX" description="MCAN6 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN5" width="1" begin="5" end="5" resetval="0xX" description="MCAN5 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN4" width="1" begin="4" end="4" resetval="0xX" description="MCAN4 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN3" width="1" begin="3" end="3" resetval="0xX" description="MCAN3 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN2" width="1" begin="2" end="2" resetval="0xX" description="MCAN2 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN1" width="1" begin="1" end="1" resetval="0xX" description="MCAN1 is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MCAN0" width="1" begin="0" end="0" resetval="0xX" description="MCAN0 is enabled when set" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DEVICE_FEATURE6" acronym="CTRLMMR_WKUP_DEVICE_FEATURE6" offset="0x2078" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="10" begin="19" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="I3C" width="1" begin="9" end="9" resetval="0xX" description="MAIN domain I3C is enabled when set" range="" rwaccess="R"/>
    <bitfield id="MOTOR_PER" width="1" begin="8" end="8" resetval="0xX" description="Motor control peripherals (eCAP, eQEP, eHRPWM) are enabled when set" range="" rwaccess="R"/>
    <bitfield id="ATL" width="1" begin="7" end="7" resetval="0xX" description="Audio tracking logic is enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPSW5G" width="1" begin="4" end="4" resetval="0xX" description="4 Channel Q/SGMII Ethernet switch enabled when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_DBG_CBA_ERR_STAT" acronym="CTRLMMR_WKUP_DBG_CBA_ERR_STAT" offset="0x2200" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_DBG_ERR" width="1" begin="1" end="1" resetval="0xX" description="Main Debug bus segment error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FW_CBA_ERR_STAT" acronym="CTRLMMR_WKUP_FW_CBA_ERR_STAT" offset="0x2204" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_FW_ERR" width="1" begin="2" end="2" resetval="0xX" description="MAIN Firewall bus segment error" range="" rwaccess="R"/>
    <bitfield id="MCU_FW_ERR" width="1" begin="1" end="1" resetval="0xX" description="MCU Firewall bus segment error" range="" rwaccess="R"/>
    <bitfield id="WKUP_FW_ERR" width="1" begin="0" end="0" resetval="0xX" description="WKUP Firewall bus segment error" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_NONFW_CBA_ERR_STAT" acronym="CTRLMMR_WKUP_NONFW_CBA_ERR_STAT" offset="0x2208" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_INFRA_NONSAFE_CBA_ERR" width="1" begin="5" end="5" resetval="0xX" description="MAIN Infrastructure non-safe bus segment error" range="" rwaccess="R"/>
    <bitfield id="DBG_CBA_ERR" width="1" begin="4" end="4" resetval="0xX" description="Debug bus aggregated error. See" range="" rwaccess="R"/>
    <bitfield id="WKUP_CBA_ERR" width="1" begin="3" end="3" resetval="0xX" description="WKUP Data bus segment error" range="" rwaccess="R"/>
    <bitfield id="MCU_CBA_ERR" width="1" begin="2" end="2" resetval="0xX" description="MCU Data bus segment error" range="" rwaccess="R"/>
    <bitfield id="MAIN_INFRA_CBA_ERR" width="1" begin="1" end="1" resetval="0xX" description="MAIN Infrastructure safe bus segment error" range="" rwaccess="R"/>
    <bitfield id="MAIN_CBA_ERR" width="1" begin="0" end="0" resetval="0xX" description="MAIN Data bus aggregated error. See" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_CBA_ERR_STAT" acronym="CTRLMMR_WKUP_MAIN_CBA_ERR_STAT" offset="0x2210" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PULSAR0_SLV_CBA_ERR" width="1" begin="17" end="17" resetval="0xX" description="MAIN R5 Slave Data bus segment error" range="" rwaccess="R"/>
    <bitfield id="PULSAR0_MEM_CBA_ERR" width="1" begin="16" end="16" resetval="0xX" description="MAIN R5 Memory Data bus segment error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPPHY_SAFE_CBA_ERR" width="1" begin="13" end="13" resetval="0xX" description="MAIN Phy safe Data bus segment error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="12" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCASP_G0_CBA_ERR" width="1" begin="11" end="11" resetval="0xX" description="MAIN McASP Group0 Data bus segment error" range="" rwaccess="R"/>
    <bitfield id="IPPHY_CBA_ERR" width="1" begin="10" end="10" resetval="0xX" description="MAIN Phy non-safe Data bus segment error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBUG_CBA_ERR" width="1" begin="7" end="7" resetval="0xX" description="MAIN Debug Data bus segment error" range="" rwaccess="R"/>
    <bitfield id="HC2_CBA_ERR" width="1" begin="6" end="6" resetval="0xX" description="MAIN HC2 Data bus segment error" range="" rwaccess="R"/>
    <bitfield id="HC_CFG_CBA_ERR" width="1" begin="5" end="5" resetval="0xX" description="MAIN HC CFG Data bus segment error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RC_CFG_CBA_ERR" width="1" begin="3" end="3" resetval="0xX" description="MAIN RC CFG Data bus segment error" range="" rwaccess="R"/>
    <bitfield id="RC_CBA_ERR" width="1" begin="2" end="2" resetval="0xX" description="MAIN RC Data bus segment error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK0_KICK0" acronym="CTRLMMR_WKUP_LOCK0_KICK0" offset="0x3008" width="32" description="">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK0_KICK1" acronym="CTRLMMR_WKUP_LOCK0_KICK1" offset="0x300C" width="32" description="">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_INTR_RAW_STAT" acronym="CTRLMMR_WKUP_INTR_RAW_STAT" offset="0x3010" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy violation occurred (attempt to write a Proxy1 claimed register through its Proxy0 address)" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Lock violation occurred (attempt to write a write-locked register with partition locked)" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Address violation occurred (attempt to read or write an invalid register address)" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation occurred (attempt to read or write a register with insufficient security or privilege access rights)" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_WKUP_INTR_STAT_CLR" acronym="CTRLMMR_WKUP_INTR_STAT_CLR" offset="0x3014" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EN_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enabled proxy interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enabled lock interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Enabled address interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enabled protection interrupt event status" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_WKUP_INTR_EN_SET" acronym="CTRLMMR_WKUP_INTR_EN_SET" offset="0x3018" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROXY_ERR_EN_SET" width="1" begin="3" end="3" resetval="0x0" description="Proxy interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR_EN_SET" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR_EN_SET" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR_EN_SET" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt enable" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_WKUP_INTR_EN_CLR" acronym="CTRLMMR_WKUP_INTR_EN_CLR" offset="0x301C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="LOCK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt disable" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_WKUP_EOI" acronym="CTRLMMR_WKUP_EOI" offset="0x3020" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VECTOR" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_FAULT_ADDR" acronym="CTRLMMR_WKUP_FAULT_ADDR" offset="0x3024" width="32" description="">
    <bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address of the faulted access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FAULT_TYPE" acronym="CTRLMMR_WKUP_FAULT_TYPE" offset="0x3028" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TYPE" width="6" begin="5" end="0" resetval="0x0" description="Type of access which faulted 0h - No fault 1h - User execute access 2h - User write access 4h - User read access 8h - Supervisor execute access 10h - Supervisor write access 20h - Supervisor read access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FAULT_ATTR" acronym="CTRLMMR_WKUP_FAULT_ATTR" offset="0x302C" width="32" description="">
    <bitfield id="XID" width="12" begin="31" end="20" resetval="0x0" description="Transaction ID" range="" rwaccess="R"/>
    <bitfield id="ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FAULT_CLR" acronym="CTRLMMR_WKUP_FAULT_CLR" offset="0x3030" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_WKUP_P0_CLAIM0" acronym="CTRLMMR_WKUP_P0_CLAIM0" offset="0x3100" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P0_CLAIM1" acronym="CTRLMMR_WKUP_P0_CLAIM1" offset="0x3104" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P0_CLAIM2" acronym="CTRLMMR_WKUP_P0_CLAIM2" offset="0x3108" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P0_CLAIM3" acronym="CTRLMMR_WKUP_P0_CLAIM3" offset="0x310C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P0_CLAIM4" acronym="CTRLMMR_WKUP_P0_CLAIM4" offset="0x3110" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P0_CLAIM5" acronym="CTRLMMR_WKUP_P0_CLAIM5" offset="0x3114" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PWR_CTRL" acronym="CTRLMMR_WKUP_MAIN_PWR_CTRL" offset="0x6004" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKE_EN" width="1" begin="16" end="16" resetval="0x0" description="When set, drives the PMIC_WAKE0 output (low)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PWR_EN" width="1" begin="0" end="0" resetval="0x1" description="When set, drives the PMIC_PWR_EN1 output to turn on the MAIN voltage domain" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_PWR_CTRL" acronym="CTRLMMR_WKUP_MCU_PWR_CTRL" offset="0x6008" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKE_EN" width="1" begin="16" end="16" resetval="0x0" description="When set, drives the PMIC_WAKE1 output (low)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_GPIO_CTRL" acronym="CTRLMMR_WKUP_GPIO_CTRL" offset="0x6020" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKEN" width="1" begin="0" end="0" resetval="0x0" description="Enables WKUP_GPIO wakeup event operation by controlling the WKUP_GPIO LPSC clockstop_ack behavior. 0h - No WKUP_GPIO wakeup support. WKUP_GPIO vbus clock is gated on clkstop_ack from WKUP_GPIO to LPSC 1h - WKUP_GPIO wakeup enabled. WKUP_GPIO vbus clock is NOT gated on LPSC clockstop_req. WKUP_GPIO LPSC clkstop_ack input is driven by clkstop_req output." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_I2C0_CTRL" acronym="CTRLMMR_WKUP_I2C0_CTRL" offset="0x6030" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HS_MCS_EN" width="1" begin="0" end="0" resetval="0x0" description="HS Mode master current source enable." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DBOUNCE_CFG1" acronym="CTRLMMR_WKUP_DBOUNCE_CFG1" offset="0x6084" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with DEBOUNCE_SEL1 enabled." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DBOUNCE_CFG2" acronym="CTRLMMR_WKUP_DBOUNCE_CFG2" offset="0x6088" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with DEBOUNCE_SEL2 enabled." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DBOUNCE_CFG3" acronym="CTRLMMR_WKUP_DBOUNCE_CFG3" offset="0x608C" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with DEBOUNCE_SEL3 enabled." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DBOUNCE_CFG4" acronym="CTRLMMR_WKUP_DBOUNCE_CFG4" offset="0x6090" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with DEBOUNCE_SEL4 enabled." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DBOUNCE_CFG5" acronym="CTRLMMR_WKUP_DBOUNCE_CFG5" offset="0x6094" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with DEBOUNCE_SEL5 enabled." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DBOUNCE_CFG6" acronym="CTRLMMR_WKUP_DBOUNCE_CFG6" offset="0x6098" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DB_CFG" width="6" begin="5" end="0" resetval="0x0" description="Configures the debounce period used for I/Os with DEBOUNCE_SEL6 enabled." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK1_KICK0" acronym="CTRLMMR_WKUP_LOCK1_KICK0" offset="0x7008" width="32" description="">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK1_KICK1" acronym="CTRLMMR_WKUP_LOCK1_KICK1" offset="0x700C" width="32" description="">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P1_CLAIM0" acronym="CTRLMMR_WKUP_P1_CLAIM0" offset="0x7100" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P1_CLAIM1" acronym="CTRLMMR_WKUP_P1_CLAIM1" offset="0x7104" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_OBSCLK_CTRL" acronym="CTRLMMR_WKUP_MCU_OBSCLK_CTRL" offset="0xA000" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_MUX_SEL" width="1" begin="24" end="24" resetval="0x0" description="MCU_OBSCLK pin output mux selection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="4" begin="11" end="8" resetval="0x0" description="MCU_OBSCLK pin clock selection output divider" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x3" description="MCU_OBSCLK pin clock selection 0h - CLK_12M_RC 1h - '0' 2h - MCU_PLL0_HSDIV0_CLKOUT 3h - MCU_PLLCTL_OBSCLK 4h - MCU_PLL1_HSDIV1_CLKOUT 5h - MCU_PLL1_HSDIV2_CLKOUT 6h - MCU_PLL1_HSDIV3_CLKOUT 7h - MCU_PLL1_HSDIV4_CLKOUT 8h - MCU_PLL2_HSDIV0_CLKOUT 9h - CLK_32K Ah - MCU_PLL2_HSDIV1_CLKOUT Bh - MCU_PLL2_HSDIV2_CLKOUT Ch - MCU_PLL2_HSDIV3_CLKOUT Dh - MCU_PLL2_HSDIV4_CLKOUT Eh - HFOSC0_CLKOUT Fh - WKUP_LFOSC0_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_HFOSC1_CTRL" acronym="CTRLMMR_WKUP_HFOSC1_CTRL" offset="0xA014" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PD_C" width="1" begin="7" end="7" resetval="0x1" description="Oscillator powerdown control. When set, oscillator is disabled. Oscillator output is tristated if bp_c=0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BP_C" width="1" begin="4" end="4" resetval="0x0" description="Oscillator bypass control. When set oscillator is in bypass mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_HFOSC0_TRIM" acronym="CTRLMMR_WKUP_HFOSC0_TRIM" offset="0xA018" width="32" description="">
    <bitfield id="TRIM_EN" width="1" begin="31" end="31" resetval="0xX" description="Apply MMR values to OSC trim inputs instead of tie-offs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FREQ_RNG" width="2" begin="25" end="24" resetval="0xX" description="Sets the frequency range of operation based on: 0h - I(AMP) - 3x I(MIRRBIAS) 1h - I(AMP) 2h - I(AMP) 3h - I(AMP) + 3x I(MIRRBIAS)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HYST" width="2" begin="21" end="20" resetval="0xX" description="Sets comparator hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="I_MULT" width="3" begin="18" end="16" resetval="0xX" description="AGC AMP current multiplication gain 0h - 3x I(MIRRBIAS) 1h - 4x I(MIRRBIAS) 2h - 5x I(MIRRBIAS) 3h - 6x I(MIRRBIAS) 4h - 7x I(MIRRBIAS) 5h - 8x I(MIRRBIAS) 6h - 9x I(MIRRBIAS) 7h - 10x I(MIRRBIAS)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="R_REF" width="6" begin="13" end="8" resetval="0xX" description="Sets the AMP AGC bias current 0h - 0.00 K-Ohm 1h - 3.1548 K-Ohm 2h - 6.3048 K-Ohm 3h - 9.4548 K-Ohm 4h - 12.6048 K-Ohm 5h - 15.7548 K-Ohm 6h - 18.9048 K-Ohm 7h - 22.0548 K-Ohm" range="" rwaccess="RW"/>
    <bitfield id="I_IBIAS_COMP" width="4" begin="7" end="4" resetval="0xX" description="Sets the COMP bias current 0h - 40x 1h - 48x 2h - 56x 3h - 64x 4h - 72x 5h - 80x 6h - 88x 7h - 96x 8h - 104x 9h - 112x Ah - 120x Bh - 128x Ch - 136x Dh - 144x Eh - 152x Fh - 160x" range="" rwaccess="RW"/>
    <bitfield id="R_IBIAS_REF" width="4" begin="3" end="0" resetval="0xX" description="Sets the base IBIAS reference 0h - 64 K-Ohm 1h - 72 K-Ohm 2h - 80 K-Ohm 3h - 88 K-Ohm 4h - 96 K-Ohm 5h - 104 K-Ohm 6h - 112 K-Ohm 7h - 120 K-Ohm 8h - 128 K-Ohm 9h - 136 K-Ohm Ah - 144 K-Ohm Bh - 152 K-Ohm Ch - 160 K-Ohm Dh - 168 K-Ohm Eh - 176 K-Ohm Fh - 184 K-Ohm" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_HFOSC1_TRIM" acronym="CTRLMMR_WKUP_HFOSC1_TRIM" offset="0xA01C" width="32" description="">
    <bitfield id="TRIM_EN" width="1" begin="31" end="31" resetval="0xX" description="Apply MMR values to OSC trim inputs instead of tie-offs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FREQ_RNG" width="2" begin="25" end="24" resetval="0xX" description="Sets the frequency range of operation based on: 0h - I(AMP) - 3x I(MIRRBIAS) 1h - I(AMP) 2h - I(AMP) 3h - I(AMP) + 3x I(MIRRBIAS)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HYST" width="2" begin="21" end="20" resetval="0xX" description="Sets comparator hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="I_MULT" width="3" begin="18" end="16" resetval="0xX" description="AGC AMP current multiplication gain 0h - 3x I(MIRRBIAS) 1h - 4x I(MIRRBIAS) 2h - 5x I(MIRRBIAS) 3h - 6x I(MIRRBIAS) 4h - 7x I(MIRRBIAS) 5h - 8x I(MIRRBIAS) 6h - 9x I(MIRRBIAS) 7h - 10x I(MIRRBIAS)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="R_REF" width="6" begin="13" end="8" resetval="0xX" description="Sets the AMP AGC bias current 0h - 0.00 K-Ohm 1h - 3.1548 K-Ohm 2h - 6.3048 K-Ohm 3h - 9.4548 K-Ohm 4h - 12.6048 K-Ohm 5h - 15.7548 K-Ohm 6h - 18.9048 K-Ohm 7h - 22.0548 K-Ohm" range="" rwaccess="RW"/>
    <bitfield id="I_IBIAS_COMP" width="4" begin="7" end="4" resetval="0xX" description="Sets the COMP bias current 0h - 40x 1h - 48x 2h - 56x 3h - 64x 4h - 72x 5h - 80x 6h - 88x 7h - 96x 8h - 104x 9h - 112x Ah - 120x Bh - 128x Ch - 136x Dh - 144x Eh - 152x Fh - 160x" range="" rwaccess="RW"/>
    <bitfield id="R_IBIAS_REF" width="4" begin="3" end="0" resetval="0xX" description="Sets the base IBIAS reference 0h - 64 K-Ohm 1h - 72 K-Ohm 2h - 80 K-Ohm 3h - 88 K-Ohm 4h - 96 K-Ohm 5h - 104 K-Ohm 6h - 112 K-Ohm 7h - 120 K-Ohm 8h - 128 K-Ohm 9h - 136 K-Ohm Ah - 144 K-Ohm Bh - 152 K-Ohm Ch - 160 K-Ohm Dh - 168 K-Ohm Eh - 176 K-Ohm Fh - 184 K-Ohm" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_RC12M_OSC_TRIM" acronym="CTRLMMR_WKUP_RC12M_OSC_TRIM" offset="0xA024" width="32" description="">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIMOSC_COARSE_DIR" width="1" begin="6" end="6" resetval="0xX" description="Coarse adjustment direction. If output is greater than 12.5" range="" rwaccess="RW"/>
    <bitfield id="TRIMOSC_COARSE" width="3" begin="5" end="3" resetval="0xX" description="Coarse adjustment. Frequency is decreased or increased by 1.25 MHz per value based on the trimosc_coarse_dir value." range="" rwaccess="RW"/>
    <bitfield id="TRIMOSC_FINE" width="3" begin="2" end="0" resetval="0xX" description="Fine adjustment. Decreases the frequency by 250 KHz per value." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_PLL_CLKSEL" acronym="CTRLMMR_WKUP_MCU_PLL_CLKSEL" offset="0xA050" width="32" description="">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="22" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKLOSS_SWTCH_EN" width="1" begin="8" end="8" resetval="0x0" description="When set, enables automatic switching of MCU PLL[2:0] clock source to CLK_12M_RC if HFOSC0 clock loss is detected" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PER_CLKSEL" acronym="CTRLMMR_WKUP_PER_CLKSEL" offset="0xA060" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCUPLL_BYPASS" width="1" begin="0" end="0" resetval="0x0" description="Select the main oscillator clock rather than the PLL generated clock as the functional clock (PLL BYPASS mode)." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_USART_CLKSEL" acronym="CTRLMMR_WKUP_USART_CLKSEL" offset="0xA064" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="WKUP_USART0 FCLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_GPIO_CLKSEL" acronym="CTRLMMR_WKUP_GPIO_CLKSEL" offset="0xA070" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WAKE_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="WKUP_GPIO clock selection. Must be set to MCU_SYSCLK0/6 whenever WKUP_GPIO VBUS interface is enabled. Other clock source may be selected as a wake up clock for DeepSleep modes after WKUP_GPIO is gated off through LPSC. 0h - MCU_SYSCLK0 / 6 1h - MCU_SYSCLK0 / 6 2h - CLK_32K 3h - CLK_12M_RC" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL0_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL0_CLKSEL" offset="0xA080" width="32" description="">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL1_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL1_CLKSEL" offset="0xA084" width="32" description="">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL2_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL2_CLKSEL" offset="0xA088" width="32" description="">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL2" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL3_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL3_CLKSEL" offset="0xA08C" width="32" description="">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x0" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL4_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL4_CLKSEL" offset="0xA090" width="32" description="">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="18" begin="22" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="XREF_SEL" width="1" begin="4" end="4" resetval="0x0" description="Selects the alternate clock source for MAIN PLL4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL7_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL7_CLKSEL" offset="0xA09C" width="32" description="">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL7" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL8_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL8_CLKSEL" offset="0xA0A0" width="32" description="">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL8" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL12_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL12_CLKSEL" offset="0xA0B0" width="32" description="">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL12" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_PLL14_CLKSEL" acronym="CTRLMMR_WKUP_MAIN_PLL14_CLKSEL" offset="0xA0B8" width="32" description="">
    <bitfield id="BYPASS_SW_OVRD" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass warm reset software override" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYP_WARM_RST" width="1" begin="23" end="23" resetval="0x1" description="PLL bypass mode after warm reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="22" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for MAIN PLL14" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_SYSCLK_CTRL" acronym="CTRLMMR_WKUP_MAIN_SYSCLK_CTRL" offset="0xA100" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYSCLK1_GATE" width="1" begin="8" end="8" resetval="0x0" description="When set, gates off SYSCLK1 output of the MAIN PLL Controller" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYSCLK0_GATE" width="1" begin="0" end="0" resetval="0x0" description="When set, gates off SYSCLK0 (MCLK1) output of the MAIN PLL Controller" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_SPI0_CLKSEL" acronym="CTRLMMR_WKUP_MCU_SPI0_CLKSEL" offset="0xA110" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_SPI1_CLKSEL" acronym="CTRLMMR_WKUP_MCU_SPI1_CLKSEL" offset="0xA114" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK2_KICK0" acronym="CTRLMMR_WKUP_LOCK2_KICK0" offset="0xB008" width="32" description="">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK2_KICK1" acronym="CTRLMMR_WKUP_LOCK2_KICK1" offset="0xB00C" width="32" description="">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P2_CLAIM0" acronym="CTRLMMR_WKUP_P2_CLAIM0" offset="0xB100" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P2_CLAIM1" acronym="CTRLMMR_WKUP_P2_CLAIM1" offset="0xB104" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P2_CLAIM2" acronym="CTRLMMR_WKUP_P2_CLAIM2" offset="0xB108" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DMSC_LBIST_SIG" acronym="CTRLMMR_WKUP_DMSC_LBIST_SIG" offset="0xE280" width="32" description="">
    <bitfield id="MISR_SIG" width="32" begin="31" end="0" resetval="0xX" description="MISR signature" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_POST_STAT" acronym="CTRLMMR_WKUP_POST_STAT" offset="0xE2C0" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FPOST_PLL_LOCK_TIMEOUT" width="1" begin="17" end="17" resetval="0xX" description="Indicates PLL lock timeout for Fast POST mode operation." range="" rwaccess="R"/>
    <bitfield id="FPOST_PLL_LOCKLOSS" width="1" begin="16" end="16" resetval="0xX" description="Indicates if PLL lock was lost during POST" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_PBIST_FAIL" width="1" begin="15" end="15" resetval="0xX" description="MCU PBIST failed" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_PBIST_TIMEOUT" width="1" begin="9" end="9" resetval="0xX" description="MCU PBIST timed out" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_PBIST_DONE" width="1" begin="8" end="8" resetval="0xX" description="MCU PBIST done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_LBIST_TIMEOUT" width="1" begin="5" end="5" resetval="0xX" description="MCU LBIST timed out" range="" rwaccess="R"/>
    <bitfield id="POST_DMSC_LBIST_TIMEOUT" width="1" begin="4" end="4" resetval="0xX" description="DMSC LBIST timed out" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POST_MCU_LBIST_DONE" width="1" begin="1" end="1" resetval="0xX" description="MCU LBIST done" range="" rwaccess="R"/>
    <bitfield id="POST_DMSC_LBIST_DONE" width="1" begin="0" end="0" resetval="0xX" description="DMSC LBIST done" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_FUSE_CRC_STAT" acronym="CTRLMMR_WKUP_FUSE_CRC_STAT" offset="0xE320" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_2" width="1" begin="2" end="2" resetval="0xX" description="Indicates eFuse CRC error on chain 2" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_1" width="1" begin="1" end="1" resetval="0xX" description="Indicates eFuse CRC error on chain 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK3_KICK0" acronym="CTRLMMR_WKUP_LOCK3_KICK0" offset="0xF008" width="32" description="">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK3_KICK1" acronym="CTRLMMR_WKUP_LOCK3_KICK1" offset="0xF00C" width="32" description="">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P3_CLAIM1" acronym="CTRLMMR_WKUP_P3_CLAIM1" offset="0xF104" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P3_CLAIM2" acronym="CTRLMMR_WKUP_P3_CLAIM2" offset="0xF108" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P3_CLAIM3" acronym="CTRLMMR_WKUP_P3_CLAIM3" offset="0xF10C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P3_CLAIM4" acronym="CTRLMMR_WKUP_P3_CLAIM4" offset="0xF110" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P3_CLAIM5" acronym="CTRLMMR_WKUP_P3_CLAIM5" offset="0xF114" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P3_CLAIM6" acronym="CTRLMMR_WKUP_P3_CLAIM6" offset="0xF118" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK4_KICK0" acronym="CTRLMMR_WKUP_LOCK4_KICK0" offset="0x13008" width="32" description="">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition4 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK4_KICK1" acronym="CTRLMMR_WKUP_LOCK4_KICK1" offset="0x1300C" width="32" description="">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition4 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P4_CLAIM2" acronym="CTRLMMR_WKUP_P4_CLAIM2" offset="0x13108" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P4_CLAIM3" acronym="CTRLMMR_WKUP_P4_CLAIM3" offset="0x1310C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P4_CLAIM5" acronym="CTRLMMR_WKUP_P4_CLAIM5" offset="0x13114" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P4_CLAIM7" acronym="CTRLMMR_WKUP_P4_CLAIM7" offset="0x1311C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_CTRL" acronym="CTRLMMR_WKUP_POR_CTRL" offset="0x1A000" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVRD_SET5" width="1" begin="29" end="29" resetval="0x0" description="Reserved override set" range="" rwaccess="RW"/>
    <bitfield id="OVRD_SET4" width="1" begin="28" end="28" resetval="0x0" description="POKLVB override set" range="" rwaccess="RW"/>
    <bitfield id="OVRD_SET3" width="1" begin="27" end="27" resetval="0x0" description="POKLVA override set" range="" rwaccess="RW"/>
    <bitfield id="OVRD_SET2" width="1" begin="26" end="26" resetval="0x0" description="POKHV override set" range="" rwaccess="RW"/>
    <bitfield id="OVRD_SET1" width="1" begin="25" end="25" resetval="0x0" description="BGOK override set" range="" rwaccess="RW"/>
    <bitfield id="OVRD_SET0" width="1" begin="24" end="24" resetval="0x0" description="PORHV override set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVRD5" width="1" begin="21" end="21" resetval="0x0" description="Reserved override enable" range="" rwaccess="RW"/>
    <bitfield id="OVRD4" width="1" begin="20" end="20" resetval="0x0" description="POKLVB override enable" range="" rwaccess="RW"/>
    <bitfield id="OVRD3" width="1" begin="19" end="19" resetval="0x0" description="POKLVA override enable" range="" rwaccess="RW"/>
    <bitfield id="OVRD2" width="1" begin="18" end="18" resetval="0x0" description="POKHV override enable" range="" rwaccess="RW"/>
    <bitfield id="OVRD1" width="1" begin="17" end="17" resetval="0x0" description="BGOK override enable" range="" rwaccess="RW"/>
    <bitfield id="OVRD0" width="1" begin="16" end="16" resetval="0x0" description="PORHV override enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM_SEL" width="1" begin="7" end="7" resetval="0x0" description="POR Trim Select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MASK_HHV" width="1" begin="4" end="4" resetval="0x1" description="Mask HHV/SOC_PORz outputs when applying new trim values" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_STAT" acronym="CTRLMMR_WKUP_POR_STAT" offset="0x1A004" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BGOK" width="1" begin="8" end="8" resetval="0xX" description="Bandgap OK status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOC_POR" width="1" begin="4" end="4" resetval="0xX" description="POR module status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDA_PMIC_IN_CTRL" acronym="CTRLMMR_WKUP_POK_VDDA_PMIC_IN_CTRL" offset="0x1A010" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="30" begin="30" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="0" end="0" resetval="0x0" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDSHV_WKUP_GEN_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VDDSHV_WKUP_GEN_UV_CTRL" offset="0x1A014" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDR_MCU_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VDDR_MCU_UV_CTRL" offset="0x1A018" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VMON_CAP_MCU_GEN_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VMON_CAP_MCU_GEN_UV_CTRL" offset="0x1A01C" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDD_MCU_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VDD_MCU_OV_CTRL" offset="0x1A020" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDSHV_WKUP_GEN_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VDDSHV_WKUP_GEN_OV_CTRL" offset="0x1A024" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDR_MCU_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VDDR_MCU_OV_CTRL" offset="0x1A028" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VMON_CAP_MCU_GEN_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VMON_CAP_MCU_GEN_OV_CTRL" offset="0x1A02C" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_VDOM_CTRL" acronym="CTRLMMR_WKUP_MAIN_VDOM_CTRL" offset="0x1A070" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_VD_OFF" width="1" begin="0" end="0" resetval="0x0" description="MAIN deep sleep isolation enable. This bit should be set prior to powering off the MAIN voltage domain to ensure proper signal isolation." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_POKHV_UV_CTRL" acronym="CTRLMMR_WKUP_POR_POKHV_UV_CTRL" offset="0x1A080" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_POKLVB_UV_CTRL" acronym="CTRLMMR_WKUP_POR_POKLVB_UV_CTRL" offset="0x1A084" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_POKLVA_OV_CTRL" acronym="CTRLMMR_WKUP_POR_POKLVA_OV_CTRL" offset="0x1A088" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_BANDGAP_CTRL" acronym="CTRLMMR_WKUP_POR_BANDGAP_CTRL" offset="0x1A08C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BGAPI" width="4" begin="19" end="16" resetval="0xX" description="Bandgap output current trim bits" range="" rwaccess="RW"/>
    <bitfield id="BGAPV" width="8" begin="15" end="8" resetval="0xX" description="Bandgap output voltage magnitude trim bits" range="" rwaccess="RW"/>
    <bitfield id="BGAPC" width="8" begin="7" end="0" resetval="0xX" description="Bandgap slope trim bits. Bit7 is used to calculate the offset" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_TEMP_DIODE_TRIM" acronym="CTRLMMR_WKUP_TEMP_DIODE_TRIM" offset="0x1A0A0" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIM" width="14" begin="13" end="0" resetval="0xX" description="Sets the diode non-ideality factor (n), starting from 100th place decimal and going down" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_IO_VOLTAGE_STAT" acronym="CTRLMMR_WKUP_IO_VOLTAGE_STAT" offset="0x1A0B0" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_CANUART" width="1" begin="16" end="16" resetval="0xX" description="Indicates the voltage for the CANUART I/O group" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_MMC1" width="1" begin="10" end="10" resetval="0xX" description="Indicates the voltage for the MMC1 I/O group" range="" rwaccess="R"/>
    <bitfield id="MAIN_MMC0" width="1" begin="9" end="9" resetval="0xX" description="Indicates the voltage for the MMC0 I/O group" range="" rwaccess="R"/>
    <bitfield id="MAIN_GEN" width="1" begin="8" end="8" resetval="0xX" description="Indicates the voltage for the General I/O group" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_RGMII" width="1" begin="2" end="2" resetval="0xX" description="Indicates the voltage for the MCU CPSW2G RGMII I/O group" range="" rwaccess="R"/>
    <bitfield id="MCU_FLASH" width="1" begin="1" end="1" resetval="0xX" description="Indicates the voltage for the MCU Flash I/O group" range="" rwaccess="R"/>
    <bitfield id="MCU_GEN" width="1" begin="0" end="0" resetval="0xX" description="Indicates the voltage for the MCU General I/O group" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_POR_TO_CTRL" acronym="CTRLMMR_WKUP_MAIN_POR_TO_CTRL" offset="0x1A104" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_PER" width="3" begin="2" end="0" resetval="0xX" description="MAIN PORz hardware timeout period. 0h - Immediate 1h - 100 microsec 2h - 200 microsec 3h - 300 microsec 4h - 400 microsec 5h - 500 microsec" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDD_CORE_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VDD_CORE_UV_CTRL" offset="0x1A110" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDD_CPU_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VDD_CPU_UV_CTRL" offset="0x1A114" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VMON_EXT_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VMON_EXT_UV_CTRL" offset="0x1A118" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDR_CORE_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VDDR_CORE_UV_CTRL" offset="0x1A11C" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDD_CORE_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VDD_CORE_OV_CTRL" offset="0x1A120" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDD_CPU_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VDD_CPU_OV_CTRL" offset="0x1A124" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VMON_EXT_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VMON_EXT_OV_CTRL" offset="0x1A128" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VDDR_CORE_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VDDR_CORE_OV_CTRL" offset="0x1A12C" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VMON_EXT_MAIN1P8_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VMON_EXT_MAIN1P8_UV_CTRL" offset="0x1A130" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VMON_EXT_MAIN1P8_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VMON_EXT_MAIN1P8_OV_CTRL" offset="0x1A134" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VMON_EXT_MAIN3P3_UV_CTRL" acronym="CTRLMMR_WKUP_POK_VMON_EXT_MAIN3P3_UV_CTRL" offset="0x1A138" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POK_VMON_EXT_MAIN3P3_OV_CTRL" acronym="CTRLMMR_WKUP_POK_VMON_EXT_MAIN3P3_OV_CTRL" offset="0x1A13C" width="32" description="">
    <bitfield id="HYST_EN" width="1" begin="31" end="31" resetval="0x1" description="Enable POK hysteresis" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OVER_VOLT_DET" width="1" begin="7" end="7" resetval="0xX" description="Over / under voltage detection mode" range="" rwaccess="RW"/>
    <bitfield id="POK_TRIM" width="7" begin="6" end="0" resetval="0xX" description="POK trim bits. These bits are used to trim the comparator threshold voltage." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_DEEPSLEEP_CTRL" acronym="CTRLMMR_WKUP_DEEPSLEEP_CTRL" offset="0x1A160" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_MAIN" width="1" begin="8" end="8" resetval="0x0" description="Force all MAIN IOs into deepsleep mode when set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_WKUP" width="1" begin="0" end="0" resetval="0x0" description="Force all WKUP IOs into deepsleep mode when set" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_POR_RST_CTRL" acronym="CTRLMMR_WKUP_POR_RST_CTRL" offset="0x1A170" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_PORZ_DAISYCHAIN_EN" width="1" begin="24" end="24" resetval="0x0" description="MAIN PORz daisy-chain event enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW_MAIN_POR" width="4" begin="19" end="16" resetval="0xF" description="Main Domain software power-on reset. When set to 6h, a power-on is issued to the MAIN voltage domain. (Bits will reset to Fh on reset of the Main Domain)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_PORZ_DS_STRETCH" width="1" begin="12" end="12" resetval="0x0" description="DeepSleep mode MAIN PORz stretch." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="11" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POR_RST_ISO_DONE_Z" width="1" begin="0" end="0" resetval="0x0" description="Reset isolation completion (active low). This bit should be cleared only after reset isolation of the MAIN domain is complete." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_WARM_RST_CTRL" acronym="CTRLMMR_WKUP_MAIN_WARM_RST_CTRL" offset="0x1A174" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW_WARMRST" width="4" begin="19" end="16" resetval="0xF" description="Main Domain software warm reset. When set to 6h, a warm reset is issued to the MAIN voltage domain. (Bits will reset to Fh on reset of the Main Domain)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOC_WARMRST_ISO_DONE_Z" width="1" begin="0" end="0" resetval="0x0" description="Reset isolation completion (active low). This bit should be cleared only after reset isolation of the MAIN domain is complete." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_RST_STAT" acronym="CTRLMMR_WKUP_RST_STAT" offset="0x1A178" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_RST_DONE" width="1" begin="16" end="16" resetval="0xX" description="Indicates MCU domain reset status." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAIN_RST_DONE" width="1" begin="0" end="0" resetval="0xX" description="Indicates MAIN domain Warm reset status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_WARM_RST_CTRL" acronym="CTRLMMR_WKUP_MCU_WARM_RST_CTRL" offset="0x1A17C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW_WARMRST" width="4" begin="19" end="16" resetval="0xF" description="Chip software warm reset. When set to 6h, a warm reset is issued to the device (all voltage domains). (Bits will reset to Fh on reset completion.)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_VDD_CPU_GLDTC_CTRL" acronym="CTRLMMR_WKUP_VDD_CPU_GLDTC_CTRL" offset="0x1A180" width="32" description="">
    <bitfield id="PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="" rwaccess="RW"/>
    <bitfield id="RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low. To ensure proper operation, rstb must not be de-asserted for at least 100 ns after power-up (pwdb de-asserted). Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0xX" description="Selects the glitch detect low-pass filter bandwidth 0h - 150 kHz 1h - 125 kHz 2h - 100 kHz 3h - 80 kHz 4h - 60 kHz 5h - 45 kHz 6h - 30 kHz 7h - 15 kHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0xX" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage 0h - 93.5% of VDD 1h - 94.0% of VDD 2h - 94.5% of VDD 3h - 95.0% of VDD 4h - 95.5% of VDD 5h - 96.0% of VDD 6h - 96.5% of VDD 7h - 97.0% of VDD 8h - 97.5% of VDD 9h - 98.0% of VDD Ah - 98.5% of VDD Bh - 99.0% of VDD Ch - 99.5% of VDD Dh - 100.0% of VDD Eh - 100.5% of VDD Fh - 101.0% of VDD 10h - 101.5% of VDD 11h - 102.0% of VDD 12h - 102.5% of VDD 13h - 103.0% of VDD 14h - 103.5% of VDD 15h - 104.0% of VDD 16h - 104.5% of VDD 17h - 105.0% of VDD 18h - 105.5% of VDD 19h - 106.0% of VDD 1Ah - 106.5% of VDD 1Bh - 107.0% of VDD 1Ch - 107.5% of VDD 1Dh - 108.0% of VDD 1Eh - 108.5% of VDD 1Fh - 109.0% of VDD 20h - 109.5% of VDD 21h - 110.0% of VDD 22h - 111.0% of VDD 23h - 112.0% of VDD 24h - 113.0% of VDD 25h - 114.0% of VDD 26h - 115.0% of VDD 27h - 116.0% of VDD 28h - 117.0% of VDD 29h - 118.0% of VDD 2Ah - 119.0% of VDD 2Bh - 120.0% of VDD 2Ch - 121.0% of VDD 2Dh - 122.0% of VDD 2Eh - 123.0% of VDD 2Fh - 124.0% of VDD 30h - 125.0% of VDD 31h - 126.0% of VDD 32h - 127.0% of VDD 33h - 128.0% of VDD 34h - 129.0% of VDD 35h - 130.0% of VDD 36h - 131.0% of VDD 37h - 132.0% of VDD 38h - 133.0% of VDD 39h - 134.0% of VDD 3Ah - 135.0% of VDD 3Bh - 136.0% of VDD 3Ch - 137.0% of VDD 3Dh - 138.0% of VDD 3Eh - 139.0% of VDD 3Fh - 140.0% of VDD" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0xX" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage 0h - 106.5% of VDD 1h - 106.0% of VDD 2h - 105.5% of VDD 3h - 105.0% of VDD 4h - 104.5% of VDD 5h - 104.0% of VDD 6h - 103.5% of VDD 7h - 103.0% of VDD 8h - 102.5% of VDD 9h - 102.0% of VDD Ah - 101.5% of VDD Bh - 101.0% of VDD Ch - 100.5% of VDD Dh - 100.0% of VDD Eh - 99.5% of VDD Fh - 99.0% of VDD 10h - 98.5% of VDD 11h - 98.0% of VDD 12h - 97.5% of VDD 13h - 97.0% of VDD 14h - 96.5% of VDD 15h - 96.0% of VDD 16h - 95.5% of VDD 17h - 95.0% of VDD 18h - 94.5% of VDD 19h - 94.0% of VDD 1Ah - 93.5% of VDD 1Bh - 93.0% of VDD 1Ch - 92.5% of VDD 1Dh - 92.0% of VDD 1Eh - 91.5% of VDD 1Fh - 91.0% of VDD 20h - 90.5% of VDD 21h - 90.0% of VDD 22h - 89.0% of VDD 23h - 88.0% of VDD 24h - 87.0% of VDD 25h - 86.0% of VDD 26h - 85.0% of VDD 27h - 84.0% of VDD 28h - 83.0% of VDD 29h - 82.0% of VDD 2Ah - 81.0% of VDD 2Bh - 80.0% of VDD 2Ch - 79.0% of VDD 2Dh - 78.0% of VDD 2Eh - 77.0% of VDD 2Fh - 76.0% of VDD 30h - 75.0% of VDD 31h - 74.0% of VDD 32h - 73.0% of VDD 33h - 72.0% of VDD 34h - 71.0% of VDD 35h - 70.0% of VDD 36h - 69.0% of VDD 37h - 68.0% of VDD 38h - 67.0% of VDD 39h - 66.0% of VDD 3Ah - 65.0% of VDD 3Bh - 64.0% of VDD 3Ch - 63.0% of VDD 3Dh - 62.0% of VDD 3Eh - 61.0% of VDD 3Fh - 60.0% of VDD" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_VDD_CORE_GLDTC_CTRL" acronym="CTRLMMR_WKUP_VDD_CORE_GLDTC_CTRL" offset="0x1A190" width="32" description="">
    <bitfield id="PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="" rwaccess="RW"/>
    <bitfield id="RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low. To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted). Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0xX" description="Selects the glitch detect low-pass filter bandwidth 0h - 150 kHz 1h - 125 kHz 2h - 100 kHz 3h - 80 kHz 4h - 60 kHz 5h - 45 kHz 6h - 30 kHz 7h - 15 kHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0xX" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage 0h - 93.5% of VDD 1h - 94.0% of VDD 2h - 94.5% of VDD 3h - 95.0% of VDD 4h - 95.5% of VDD 5h - 96.0% of VDD 6h - 96.5% of VDD 7h - 97.0% of VDD 8h - 97.5% of VDD 9h - 98.0% of VDD Ah - 98.5% of VDD Bh - 99.0% of VDD Ch - 99.5% of VDD Dh - 100.0% of VDD Eh - 100.5% of VDD Fh - 101.0% of VDD 10h - 101.5% of VDD 11h - 102.0% of VDD 12h - 102.5% of VDD 13h - 103.0% of VDD 14h - 103.5% of VDD 15h - 104.0% of VDD 16h - 104.5% of VDD 17h - 105.0% of VDD 18h - 105.5% of VDD 19h - 106.0% of VDD 1Ah - 106.5% of VDD 1Bh - 107.0% of VDD 1Ch - 107.5% of VDD 1Dh - 108.0% of VDD 1Eh - 108.5% of VDD 1Fh - 109.0% of VDD 20h - 109.5% of VDD 21h - 110.0% of VDD 22h - 111.0% of VDD 23h - 112.0% of VDD 24h - 113.0% of VDD 25h - 114.0% of VDD 26h - 115.0% of VDD 27h - 116.0% of VDD 28h - 117.0% of VDD 29h - 118.0% of VDD 2Ah - 119.0% of VDD 2Bh - 120.0% of VDD 2Ch - 121.0% of VDD 2Dh - 122.0% of VDD 2Eh - 123.0% of VDD 2Fh - 124.0% of VDD 30h - 125.0% of VDD 31h - 126.0% of VDD 32h - 127.0% of VDD 33h - 128.0% of VDD 34h - 129.0% of VDD 35h - 130.0% of VDD 36h - 131.0% of VDD 37h - 132.0% of VDD 38h - 133.0% of VDD 39h - 134.0% of VDD 3Ah - 135.0% of VDD 3Bh - 136.0% of VDD 3Ch - 137.0% of VDD 3Dh - 138.0% of VDD 3Eh - 139.0% of VDD 3Fh - 140.0% of VDD" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0xX" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage 0h - 106.5% of VDD 1h - 106.0% of VDD 2h - 105.5% of VDD 3h - 105.0% of VDD 4h - 104.5% of VDD 5h - 104.0% of VDD 6h - 103.5% of VDD 7h - 103.0% of VDD 8h - 102.5% of VDD 9h - 102.0% of VDD Ah - 101.5% of VDD Bh - 101.0% of VDD Ch - 100.5% of VDD Dh - 100.0% of VDD Eh - 99.5% of VDD Fh - 99.0% of VDD 10h - 98.5% of VDD 11h - 98.0% of VDD 12h - 97.5% of VDD 13h - 97.0% of VDD 14h - 96.5% of VDD 15h - 96.0% of VDD 16h - 95.5% of VDD 17h - 95.0% of VDD 18h - 94.5% of VDD 19h - 94.0% of VDD 1Ah - 93.5% of VDD 1Bh - 93.0% of VDD 1Ch - 92.5% of VDD 1Dh - 92.0% of VDD 1Eh - 91.5% of VDD 1Fh - 91.0% of VDD 20h - 90.5% of VDD 21h - 90.0% of VDD 22h - 89.0% of VDD 23h - 88.0% of VDD 24h - 87.0% of VDD 25h - 86.0% of VDD 26h - 85.0% of VDD 27h - 84.0% of VDD 28h - 83.0% of VDD 29h - 82.0% of VDD 2Ah - 81.0% of VDD 2Bh - 80.0% of VDD 2Ch - 79.0% of VDD 2Dh - 78.0% of VDD 2Eh - 77.0% of VDD 2Fh - 76.0% of VDD 30h - 75.0% of VDD 31h - 74.0% of VDD 32h - 73.0% of VDD 33h - 72.0% of VDD 34h - 71.0% of VDD 35h - 70.0% of VDD 36h - 69.0% of VDD 37h - 68.0% of VDD 38h - 67.0% of VDD 39h - 66.0% of VDD 3Ah - 65.0% of VDD 3Bh - 64.0% of VDD 3Ch - 63.0% of VDD 3Dh - 62.0% of VDD 3Eh - 61.0% of VDD 3Fh - 60.0% of VDD" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_VDDR_CPU_GLDTC_CTRL" acronym="CTRLMMR_WKUP_VDDR_CPU_GLDTC_CTRL" offset="0x1A194" width="32" description="">
    <bitfield id="PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="" rwaccess="RW"/>
    <bitfield id="RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low. To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted). Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0xX" description="Selects the glitch detect low-pass filter bandwidth 0h - 150 kHz 1h - 125 kHz 2h - 100 kHz 3h - 80 kHz 4h - 60 kHz 5h - 45 kHz 6h - 30 kHz 7h - 15 kHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0xX" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage 0h - 93.5% of VDD 1h - 94.0% of VDD 2h - 94.5% of VDD 3h - 95.0% of VDD 4h - 95.5% of VDD 5h - 96.0% of VDD 6h - 96.5% of VDD 7h - 97.0% of VDD 8h - 97.5% of VDD 9h - 98.0% of VDD Ah - 98.5% of VDD Bh - 99.0% of VDD Ch - 99.5% of VDD Dh - 100.0% of VDD Eh - 100.5% of VDD Fh - 101.0% of VDD 10h - 101.5% of VDD 11h - 102.0% of VDD 12h - 102.5% of VDD 13h - 103.0% of VDD 14h - 103.5% of VDD 15h - 104.0% of VDD 16h - 104.5% of VDD 17h - 105.0% of VDD 18h - 105.5% of VDD 19h - 106.0% of VDD 1Ah - 106.5% of VDD 1Bh - 107.0% of VDD 1Ch - 107.5% of VDD 1Dh - 108.0% of VDD 1Eh - 108.5% of VDD 1Fh - 109.0% of VDD 20h - 109.5% of VDD 21h - 110.0% of VDD 22h - 111.0% of VDD 23h - 112.0% of VDD 24h - 113.0% of VDD 25h - 114.0% of VDD 26h - 115.0% of VDD 27h - 116.0% of VDD 28h - 117.0% of VDD 29h - 118.0% of VDD 2Ah - 119.0% of VDD 2Bh - 120.0% of VDD 2Ch - 121.0% of VDD 2Dh - 122.0% of VDD 2Eh - 123.0% of VDD 2Fh - 124.0% of VDD 30h - 125.0% of VDD 31h - 126.0% of VDD 32h - 127.0% of VDD 33h - 128.0% of VDD 34h - 129.0% of VDD 35h - 130.0% of VDD 36h - 131.0% of VDD 37h - 132.0% of VDD 38h - 133.0% of VDD 39h - 134.0% of VDD 3Ah - 135.0% of VDD 3Bh - 136.0% of VDD 3Ch - 137.0% of VDD 3Dh - 138.0% of VDD 3Eh - 139.0% of VDD 3Fh - 140.0% of VDD" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0xX" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage 0h - 106.5% of VDD 1h - 106.0% of VDD 2h - 105.5% of VDD 3h - 105.0% of VDD 4h - 104.5% of VDD 5h - 104.0% of VDD 6h - 103.5% of VDD 7h - 103.0% of VDD 8h - 102.5% of VDD 9h - 102.0% of VDD Ah - 101.5% of VDD Bh - 101.0% of VDD Ch - 100.5% of VDD Dh - 100.0% of VDD Eh - 99.5% of VDD Fh - 99.0% of VDD 10h - 98.5% of VDD 11h - 98.0% of VDD 12h - 97.5% of VDD 13h - 97.0% of VDD 14h - 96.5% of VDD 15h - 96.0% of VDD 16h - 95.5% of VDD 17h - 95.0% of VDD 18h - 94.5% of VDD 19h - 94.0% of VDD 1Ah - 93.5% of VDD 1Bh - 93.0% of VDD 1Ch - 92.5% of VDD 1Dh - 92.0% of VDD 1Eh - 91.5% of VDD 1Fh - 91.0% of VDD 20h - 90.5% of VDD 21h - 90.0% of VDD 22h - 89.0% of VDD 23h - 88.0% of VDD 24h - 87.0% of VDD 25h - 86.0% of VDD 26h - 85.0% of VDD 27h - 84.0% of VDD 28h - 83.0% of VDD 29h - 82.0% of VDD 2Ah - 81.0% of VDD 2Bh - 80.0% of VDD 2Ch - 79.0% of VDD 2Dh - 78.0% of VDD 2Eh - 77.0% of VDD 2Fh - 76.0% of VDD 30h - 75.0% of VDD 31h - 74.0% of VDD 32h - 73.0% of VDD 33h - 72.0% of VDD 34h - 71.0% of VDD 35h - 70.0% of VDD 36h - 69.0% of VDD 37h - 68.0% of VDD 38h - 67.0% of VDD 39h - 66.0% of VDD 3Ah - 65.0% of VDD 3Bh - 64.0% of VDD 3Ch - 63.0% of VDD 3Dh - 62.0% of VDD 3Eh - 61.0% of VDD 3Fh - 60.0% of VDD" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_VDDR_CORE_GLDTC_CTRL" acronym="CTRLMMR_WKUP_VDDR_CORE_GLDTC_CTRL" offset="0x1A198" width="32" description="">
    <bitfield id="PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="" rwaccess="RW"/>
    <bitfield id="RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low. To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted). Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0xX" description="Selects the glitch detect low-pass filter bandwidth 0h - 150 kHz 1h - 125 kHz 2h - 100 kHz 3h - 80 kHz 4h - 60 kHz 5h - 45 kHz 6h - 30 kHz 7h - 15 kHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0xX" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage 0h - 93.5% of VDD 1h - 94.0% of VDD 2h - 94.5% of VDD 3h - 95.0% of VDD 4h - 95.5% of VDD 5h - 96.0% of VDD 6h - 96.5% of VDD 7h - 97.0% of VDD 8h - 97.5% of VDD 9h - 98.0% of VDD Ah - 98.5% of VDD Bh - 99.0% of VDD Ch - 99.5% of VDD Dh - 100.0% of VDD Eh - 100.5% of VDD Fh - 101.0% of VDD 10h - 101.5% of VDD 11h - 102.0% of VDD 12h - 102.5% of VDD 13h - 103.0% of VDD 14h - 103.5% of VDD 15h - 104.0% of VDD 16h - 104.5% of VDD 17h - 105.0% of VDD 18h - 105.5% of VDD 19h - 106.0% of VDD 1Ah - 106.5% of VDD 1Bh - 107.0% of VDD 1Ch - 107.5% of VDD 1Dh - 108.0% of VDD 1Eh - 108.5% of VDD 1Fh - 109.0% of VDD 20h - 109.5% of VDD 21h - 110.0% of VDD 22h - 111.0% of VDD 23h - 112.0% of VDD 24h - 113.0% of VDD 25h - 114.0% of VDD 26h - 115.0% of VDD 27h - 116.0% of VDD 28h - 117.0% of VDD 29h - 118.0% of VDD 2Ah - 119.0% of VDD 2Bh - 120.0% of VDD 2Ch - 121.0% of VDD 2Dh - 122.0% of VDD 2Eh - 123.0% of VDD 2Fh - 124.0% of VDD 30h - 125.0% of VDD 31h - 126.0% of VDD 32h - 127.0% of VDD 33h - 128.0% of VDD 34h - 129.0% of VDD 35h - 130.0% of VDD 36h - 131.0% of VDD 37h - 132.0% of VDD 38h - 133.0% of VDD 39h - 134.0% of VDD 3Ah - 135.0% of VDD 3Bh - 136.0% of VDD 3Ch - 137.0% of VDD 3Dh - 138.0% of VDD 3Eh - 139.0% of VDD 3Fh - 140.0% of VDD" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0xX" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage 0h - 106.5% of VDD 1h - 106.0% of VDD 2h - 105.5% of VDD 3h - 105.0% of VDD 4h - 104.5% of VDD 5h - 104.0% of VDD 6h - 103.5% of VDD 7h - 103.0% of VDD 8h - 102.5% of VDD 9h - 102.0% of VDD Ah - 101.5% of VDD Bh - 101.0% of VDD Ch - 100.5% of VDD Dh - 100.0% of VDD Eh - 99.5% of VDD Fh - 99.0% of VDD 10h - 98.5% of VDD 11h - 98.0% of VDD 12h - 97.5% of VDD 13h - 97.0% of VDD 14h - 96.5% of VDD 15h - 96.0% of VDD 16h - 95.5% of VDD 17h - 95.0% of VDD 18h - 94.5% of VDD 19h - 94.0% of VDD 1Ah - 93.5% of VDD 1Bh - 93.0% of VDD 1Ch - 92.5% of VDD 1Dh - 92.0% of VDD 1Eh - 91.5% of VDD 1Fh - 91.0% of VDD 20h - 90.5% of VDD 21h - 90.0% of VDD 22h - 89.0% of VDD 23h - 88.0% of VDD 24h - 87.0% of VDD 25h - 86.0% of VDD 26h - 85.0% of VDD 27h - 84.0% of VDD 28h - 83.0% of VDD 29h - 82.0% of VDD 2Ah - 81.0% of VDD 2Bh - 80.0% of VDD 2Ch - 79.0% of VDD 2Dh - 78.0% of VDD 2Eh - 77.0% of VDD 2Fh - 76.0% of VDD 30h - 75.0% of VDD 31h - 74.0% of VDD 32h - 73.0% of VDD 33h - 72.0% of VDD 34h - 71.0% of VDD 35h - 70.0% of VDD 36h - 69.0% of VDD 37h - 68.0% of VDD 38h - 67.0% of VDD 39h - 66.0% of VDD 3Ah - 65.0% of VDD 3Bh - 64.0% of VDD 3Ch - 63.0% of VDD 3Dh - 62.0% of VDD 3Eh - 61.0% of VDD 3Fh - 60.0% of VDD" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_VDD_CPU_GLDTC_STAT" acronym="CTRLMMR_WKUP_VDD_CPU_GLDTC_STAT" offset="0x1A1A0" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0xX" description="High voltage flag. This flag is cleared by clearing the VDD_CPU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0xX" description="Low voltage flag. This flag is cleared by clearing the VDD_CPU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_VDD_CORE_GLDTC_STAT" acronym="CTRLMMR_WKUP_VDD_CORE_GLDTC_STAT" offset="0x1A1B0" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0xX" description="High voltage flag. This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0xX" description="Low voltage flag. This flag is cleared by clearing the VDD_CORE_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_VDDR_CPU_GLDTC_STAT" acronym="CTRLMMR_WKUP_VDDR_CPU_GLDTC_STAT" offset="0x1A1B4" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0xX" description="High voltage flag. This flag is cleared by clearing the VDDR_CPU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0xX" description="Low voltage flag. This flag is cleared by clearing the VDDR_CPU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_VDDR_CORE_GLDTC_STAT" acronym="CTRLMMR_WKUP_VDDR_CORE_GLDTC_STAT" offset="0x1A1B8" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0xX" description="High voltage flag. This flag is cleared by clearing the VDDR_CORE_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0xX" description="Low voltage flag. This flag is cleared by clearing the VDDR_CORE_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_VDD_MCU_GLDTC_CTRL" acronym="CTRLMMR_WKUP_VDD_MCU_GLDTC_CTRL" offset="0x1A1C0" width="32" description="">
    <bitfield id="PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="" rwaccess="RW"/>
    <bitfield id="RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low. To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted). Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0xX" description="Selects the glitch detect low-pass filter bandwidth 0h - 150 kHz 1h - 125 kHz 2h - 100 kHz 3h - 80 kHz 4h - 60 kHz 5h - 45 kHz 6h - 30 kHz 7h - 15 kHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0xX" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage 0h - 93.5% of VDD 1h - 94.0% of VDD 2h - 94.5% of VDD 3h - 95.0% of VDD 4h - 95.5% of VDD 5h - 96.0% of VDD 6h - 96.5% of VDD 7h - 97.0% of VDD 8h - 97.5% of VDD 9h - 98.0% of VDD Ah - 98.5% of VDD Bh - 99.0% of VDD Ch - 99.5% of VDD Dh - 100.0% of VDD Eh - 100.5% of VDD Fh - 101.0% of VDD 10h - 101.5% of VDD 11h - 102.0% of VDD 12h - 102.5% of VDD 13h - 103.0% of VDD 14h - 103.5% of VDD 15h - 104.0% of VDD 16h - 104.5% of VDD 17h - 105.0% of VDD 18h - 105.5% of VDD 19h - 106.0% of VDD 1Ah - 106.5% of VDD 1Bh - 107.0% of VDD 1Ch - 107.5% of VDD 1Dh - 108.0% of VDD 1Eh - 108.5% of VDD 1Fh - 109.0% of VDD 20h - 109.5% of VDD 21h - 110.0% of VDD 22h - 111.0% of VDD 23h - 112.0% of VDD 24h - 113.0% of VDD 25h - 114.0% of VDD 26h - 115.0% of VDD 27h - 116.0% of VDD 28h - 117.0% of VDD 29h - 118.0% of VDD 2Ah - 119.0% of VDD 2Bh - 120.0% of VDD 2Ch - 121.0% of VDD 2Dh - 122.0% of VDD 2Eh - 123.0% of VDD 2Fh - 124.0% of VDD 30h - 125.0% of VDD 31h - 126.0% of VDD 32h - 127.0% of VDD 33h - 128.0% of VDD 34h - 129.0% of VDD 35h - 130.0% of VDD 36h - 131.0% of VDD 37h - 132.0% of VDD 38h - 133.0% of VDD 39h - 134.0% of VDD 3Ah - 135.0% of VDD 3Bh - 136.0% of VDD 3Ch - 137.0% of VDD 3Dh - 138.0% of VDD 3Eh - 139.0% of VDD 3Fh - 140.0% of VDD" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0xX" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage 0h - 106.5% of VDD 1h - 106.0% of VDD 2h - 105.5% of VDD 3h - 105.0% of VDD 4h - 104.5% of VDD 5h - 104.0% of VDD 6h - 103.5% of VDD 7h - 103.0% of VDD 8h - 102.5% of VDD 9h - 102.0% of VDD Ah - 101.5% of VDD Bh - 101.0% of VDD Ch - 100.5% of VDD Dh - 100.0% of VDD Eh - 99.5% of VDD Fh - 99.0% of VDD 10h - 98.5% of VDD 11h - 98.0% of VDD 12h - 97.5% of VDD 13h - 97.0% of VDD 14h - 96.5% of VDD 15h - 96.0% of VDD 16h - 95.5% of VDD 17h - 95.0% of VDD 18h - 94.5% of VDD 19h - 94.0% of VDD 1Ah - 93.5% of VDD 1Bh - 93.0% of VDD 1Ch - 92.5% of VDD 1Dh - 92.0% of VDD 1Eh - 91.5% of VDD 1Fh - 91.0% of VDD 20h - 90.5% of VDD 21h - 90.0% of VDD 22h - 89.0% of VDD 23h - 88.0% of VDD 24h - 87.0% of VDD 25h - 86.0% of VDD 26h - 85.0% of VDD 27h - 84.0% of VDD 28h - 83.0% of VDD 29h - 82.0% of VDD 2Ah - 81.0% of VDD 2Bh - 80.0% of VDD 2Ch - 79.0% of VDD 2Dh - 78.0% of VDD 2Eh - 77.0% of VDD 2Fh - 76.0% of VDD 30h - 75.0% of VDD 31h - 74.0% of VDD 32h - 73.0% of VDD 33h - 72.0% of VDD 34h - 71.0% of VDD 35h - 70.0% of VDD 36h - 69.0% of VDD 37h - 68.0% of VDD 38h - 67.0% of VDD 39h - 66.0% of VDD 3Ah - 65.0% of VDD 3Bh - 64.0% of VDD 3Ch - 63.0% of VDD 3Dh - 62.0% of VDD 3Eh - 61.0% of VDD 3Fh - 60.0% of VDD" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_VDDR_MCU_GLDTC_CTRL" acronym="CTRLMMR_WKUP_VDDR_MCU_GLDTC_CTRL" offset="0x1A1C4" width="32" description="">
    <bitfield id="PWDB" width="1" begin="31" end="31" resetval="0x0" description="Power down - active low." range="" rwaccess="RW"/>
    <bitfield id="RSTB" width="1" begin="30" end="30" resetval="0x0" description="Reset - active low. To ensure proper operation, rstb must be not be de-asserted for at least 100 ns after power-up (pwdb de-asserted). Additionally, rstb must be toggled low at least 200 ns after any change in threshold or low-pass filter settings to prevent abnormal trigger events." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LP_FILTER_SEL" width="3" begin="18" end="16" resetval="0xX" description="Selects the glitch detect low-pass filter bandwidth 0h - 150 kHz 1h - 125 kHz 2h - 100 kHz 3h - 80 kHz 4h - 60 kHz 5h - 45 kHz 6h - 30 kHz 7h - 15 kHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_SEL" width="6" begin="13" end="8" resetval="0xX" description="Selects the high voltage glitch threshold as a percentage of the monitored voltage 0h - 93.5% of VDD 1h - 94.0% of VDD 2h - 94.5% of VDD 3h - 95.0% of VDD 4h - 95.5% of VDD 5h - 96.0% of VDD 6h - 96.5% of VDD 7h - 97.0% of VDD 8h - 97.5% of VDD 9h - 98.0% of VDD Ah - 98.5% of VDD Bh - 99.0% of VDD Ch - 99.5% of VDD Dh - 100.0% of VDD Eh - 100.5% of VDD Fh - 101.0% of VDD 10h - 101.5% of VDD 11h - 102.0% of VDD 12h - 102.5% of VDD 13h - 103.0% of VDD 14h - 103.5% of VDD 15h - 104.0% of VDD 16h - 104.5% of VDD 17h - 105.0% of VDD 18h - 105.5% of VDD 19h - 106.0% of VDD 1Ah - 106.5% of VDD 1Bh - 107.0% of VDD 1Ch - 107.5% of VDD 1Dh - 108.0% of VDD 1Eh - 108.5% of VDD 1Fh - 109.0% of VDD 20h - 109.5% of VDD 21h - 110.0% of VDD 22h - 111.0% of VDD 23h - 112.0% of VDD 24h - 113.0% of VDD 25h - 114.0% of VDD 26h - 115.0% of VDD 27h - 116.0% of VDD 28h - 117.0% of VDD 29h - 118.0% of VDD 2Ah - 119.0% of VDD 2Bh - 120.0% of VDD 2Ch - 121.0% of VDD 2Dh - 122.0% of VDD 2Eh - 123.0% of VDD 2Fh - 124.0% of VDD 30h - 125.0% of VDD 31h - 126.0% of VDD 32h - 127.0% of VDD 33h - 128.0% of VDD 34h - 129.0% of VDD 35h - 130.0% of VDD 36h - 131.0% of VDD 37h - 132.0% of VDD 38h - 133.0% of VDD 39h - 134.0% of VDD 3Ah - 135.0% of VDD 3Bh - 136.0% of VDD 3Ch - 137.0% of VDD 3Dh - 138.0% of VDD 3Eh - 139.0% of VDD 3Fh - 140.0% of VDD" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LO_SEL" width="6" begin="5" end="0" resetval="0xX" description="Selects the low voltage glitch threshold as a percentage of the monitored voltage 0h - 106.5% of VDD 1h - 106.0% of VDD 2h - 105.5% of VDD 3h - 105.0% of VDD 4h - 104.5% of VDD 5h - 104.0% of VDD 6h - 103.5% of VDD 7h - 103.0% of VDD 8h - 102.5% of VDD 9h - 102.0% of VDD Ah - 101.5% of VDD Bh - 101.0% of VDD Ch - 100.5% of VDD Dh - 100.0% of VDD Eh - 99.5% of VDD Fh - 99.0% of VDD 10h - 98.5% of VDD 11h - 98.0% of VDD 12h - 97.5% of VDD 13h - 97.0% of VDD 14h - 96.5% of VDD 15h - 96.0% of VDD 16h - 95.5% of VDD 17h - 95.0% of VDD 18h - 94.5% of VDD 19h - 94.0% of VDD 1Ah - 93.5% of VDD 1Bh - 93.0% of VDD 1Ch - 92.5% of VDD 1Dh - 92.0% of VDD 1Eh - 91.5% of VDD 1Fh - 91.0% of VDD 20h - 90.5% of VDD 21h - 90.0% of VDD 22h - 89.0% of VDD 23h - 88.0% of VDD 24h - 87.0% of VDD 25h - 86.0% of VDD 26h - 85.0% of VDD 27h - 84.0% of VDD 28h - 83.0% of VDD 29h - 82.0% of VDD 2Ah - 81.0% of VDD 2Bh - 80.0% of VDD 2Ch - 79.0% of VDD 2Dh - 78.0% of VDD 2Eh - 77.0% of VDD 2Fh - 76.0% of VDD 30h - 75.0% of VDD 31h - 74.0% of VDD 32h - 73.0% of VDD 33h - 72.0% of VDD 34h - 71.0% of VDD 35h - 70.0% of VDD 36h - 69.0% of VDD 37h - 68.0% of VDD 38h - 67.0% of VDD 39h - 66.0% of VDD 3Ah - 65.0% of VDD 3Bh - 64.0% of VDD 3Ch - 63.0% of VDD 3Dh - 62.0% of VDD 3Eh - 61.0% of VDD 3Fh - 60.0% of VDD" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_VDD_MCU_GLDTC_STAT" acronym="CTRLMMR_WKUP_VDD_MCU_GLDTC_STAT" offset="0x1A1D0" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0xX" description="High voltage flag. This flag is cleared by clearing the VDD_MCU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0xX" description="Low voltage flag. This flag is cleared by clearing the VDD_MCU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_VDDR_MCU_GLDTC_STAT" acronym="CTRLMMR_WKUP_VDDR_MCU_GLDTC_STAT" offset="0x1A1D4" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_HI_FLAG" width="1" begin="8" end="8" resetval="0xX" description="High voltage flag. This flag is cleared by clearing the VDDR_MCU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="THRESH_LOW_FLAG" width="1" begin="0" end="0" resetval="0xX" description="Low voltage flag. This flag is cleared by clearing the VDDR_MCU_GLDTC_CTRL_rstb bit." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PRG_PP_MCU_CTRL" acronym="CTRLMMR_WKUP_PRG_PP_MCU_CTRL" offset="0x1A200" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_PP_EN" width="1" begin="19" end="19" resetval="0x0" description="POK ping-pong enable. When set, enables automatic switching between undervoltage and overvoltage detection on VDDSHV_WKUP_GENERAL, VDDR_MCU and VMON_CAP_MCU_GENERAL POKs. This bit has no effect if the POK's ov_sel bit = 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x2" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_CAP_MCU_GEN_OV_SEL" width="1" begin="10" end="10" resetval="0x0" description="Force VMON_CAP_MCU_GENERAL POK overvoltage detection. If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled." range="" rwaccess="RW"/>
    <bitfield id="POK_VDDR_MCU_OV_SEL" width="1" begin="9" end="9" resetval="0x0" description="Force VDDR_MCU POK overvoltage detection. If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled." range="" rwaccess="RW"/>
    <bitfield id="POK_VDDSHV_WKUP_GEN_OV_SEL" width="1" begin="8" end="8" resetval="0x0" description="Force VDDSHV_WKUP_GENERAL POK overvoltage detection. If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_CAP_MCU_GEN_EN" width="1" begin="2" end="2" resetval="0x1" description="Enable VMON_CAP_MCU_GENERAL POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VDDR_MCU_EN" width="1" begin="1" end="1" resetval="0x1" description="Enable VDDR_MCU POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VDDSHV_WKUP_GEN_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable VDDSHV_WKUP_GENERAL POK detection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PRG_PP_MCU_STAT" acronym="CTRLMMR_WKUP_PRG_PP_MCU_STAT" offset="0x1A204" width="32" description="">
    <bitfield id="POK_CLR" width="1" begin="31" end="31" resetval="0x0" description="When set, resets pgood sticky bits for VDDSHV_WKUP_GENERAL, VDDR_MCU, and VMON_CAP_MCU_GENERAL voltage POK detection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="20" begin="30" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_CAP_MCU_GEN_OV" width="1" begin="10" end="10" resetval="0xX" description="VMON_CAP_MCU_GENERAL overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDDR_MCU_OV" width="1" begin="9" end="9" resetval="0xX" description="VDDR_MCU overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDDSHV_WKUP_GEN_OV" width="1" begin="8" end="8" resetval="0xX" description="VDDSHV_WKUP_GENERAL overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_CAP_MCU_GEN_UV" width="1" begin="2" end="2" resetval="0xX" description="VMON_CAP_MCU_GENERAL undervoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDDR_MCU_UV" width="1" begin="1" end="1" resetval="0xX" description="VDDR_MCU undervoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDDSHV_WKUP_GEN_UV" width="1" begin="0" end="0" resetval="0xX" description="VDDSHV_WKUP_GENERAL undervoltage POK" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PRG_PP_POR_CTRL" acronym="CTRLMMR_WKUP_PRG_PP_POR_CTRL" offset="0x1A208" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEGLITCH_SEL" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP_POR POKs 0h - 5 us 1h - 10 us 2h - 15 us 3h - 20 us" range="" rwaccess="RW"/>
    <bitfield id="POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDDA_PMIC_IN_UV_EN" width="1" begin="4" end="4" resetval="0x1" description="Enable VDDA_PMIC_IN undervoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VDD_MCU_OV_EN" width="1" begin="3" end="3" resetval="0x1" description="Enable VDD_MCU overvoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VDD_MCU_UV_EN" width="1" begin="2" end="2" resetval="0x1" description="Enable VDD_MCU undervoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VDDA_MCU_OV_EN" width="1" begin="1" end="1" resetval="0x1" description="Enable 1.8V VDDA_MCU overvoltage POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VDDA_MCU_UV_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable 1.8V VDDA_MCU undervoltage POK detection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PRG_PP_POR_STAT" acronym="CTRLMMR_WKUP_PRG_PP_POR_STAT" offset="0x1A20C" width="32" description="">
    <bitfield id="POK_CLR" width="1" begin="31" end="31" resetval="0x0" description="When set, resets pgood sticky bits for VDDA_MCU, VDD_MCU, and VDDA_PMIC_IN voltage POK detection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_MCU_OV" width="1" begin="9" end="9" resetval="0xX" description="VDD_MCU overvoltage POK detection" range="" rwaccess="R"/>
    <bitfield id="POK_VDDA_MCU_OV" width="1" begin="8" end="8" resetval="0xX" description="1.8V VDDA_MCU overvoltage POK detection" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VDDA_PMIC_IN_UV" width="1" begin="2" end="2" resetval="0xX" description="VDDA_PMIC_IN undervoltage POK detection" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_MCU_UV" width="1" begin="1" end="1" resetval="0xX" description="VDD_MCU undervoltage POK detection" range="" rwaccess="R"/>
    <bitfield id="POK_VDDA_MCU_UV" width="1" begin="0" end="0" resetval="0xX" description="1.8V VDDA_MCU undervoltage POK detection" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PRG_PP_MAIN_CTRL" acronym="CTRLMMR_WKUP_PRG_PP_MAIN_CTRL" offset="0x1A210" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_PP_EN" width="1" begin="19" end="19" resetval="0x0" description="POK ping-pong enable. When set, enables automatic switching between undervoltage and overvoltage detection on VDD_CORE, VDD_CPU, VDDR_CORE, VMON_EXT, VMON_EXT_MAIN1P8 and VMON_EXT_MAIN3P3. This bit has no effect if the POK's ov_sel bit = 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEGLITCH_SEL" width="2" begin="17" end="16" resetval="0x2" description="Deglitch period for PRG_PP_MAIN POKs 0h - 5 us 1h - 10 us 2h - 15 us 3h - 20 us" range="" rwaccess="RW"/>
    <bitfield id="POK_EN_SEL" width="1" begin="15" end="15" resetval="0x0" description="Select POK enable source" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_EXT_MAIN3P3_OV_SEL" width="1" begin="13" end="13" resetval="0x0" description="Force VMON_EXT_MAIN 3.3V POK overvoltage detection. If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled." range="" rwaccess="RW"/>
    <bitfield id="POK_VMON_EXT_MAIN1P8_OV_SEL" width="1" begin="12" end="12" resetval="0x0" description="Force VMON_EXT_MAIN 1.8V POK overvoltage detection. If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled." range="" rwaccess="RW"/>
    <bitfield id="POK_VMON_EXT_OV_SEL" width="1" begin="11" end="11" resetval="0x0" description="Force VMON_EXT POK overvoltage detection. If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled." range="" rwaccess="RW"/>
    <bitfield id="POK_VDDR_CORE_OV_SEL" width="1" begin="10" end="10" resetval="0x0" description="Force VDDR_CORE POK overvoltage detection. If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled." range="" rwaccess="RW"/>
    <bitfield id="POK_VDD_CPU_OV_SEL" width="1" begin="9" end="9" resetval="0x0" description="Force VDD_CPU POK overvoltage detection. If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled." range="" rwaccess="RW"/>
    <bitfield id="POK_VDD_CORE_OV_SEL" width="1" begin="8" end="8" resetval="0x0" description="Force VDD_CORE POK overvoltage detection. If this bit is 0 and pok_pp_en bit is also 0 then only undervoltage detection is enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_EXT_MAIN3P3_EN" width="1" begin="5" end="5" resetval="0x1" description="Enable VMON_EXT_MAIN 3.3V POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VMON_EXT_MAIN1P8_EN" width="1" begin="4" end="4" resetval="0x1" description="Enable VMON_EXT_MAIN 1.8V POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VMON_EXT_EN" width="1" begin="3" end="3" resetval="0x1" description="Enable VMON_EXT POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VDDR_CORE_EN" width="1" begin="2" end="2" resetval="0x1" description="Enable VDDR_CORE POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VDD_CPU_EN" width="1" begin="1" end="1" resetval="0x1" description="Enable VDD_CPU POK detection" range="" rwaccess="RW"/>
    <bitfield id="POK_VDD_CORE_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable VDD_CORE POK detection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PRG_PP_MAIN_STAT" acronym="CTRLMMR_WKUP_PRG_PP_MAIN_STAT" offset="0x1A214" width="32" description="">
    <bitfield id="POK_CLR" width="1" begin="31" end="31" resetval="0x0" description="When set, resets pgood sticky bits for V DD_CORE, VDD_CPU, VDDR_CORE, VMON_EXT, VMON_EXT_MAIN1P8, and VMON_EXT_MAIN3P3 voltage POK detection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_EXT_MAIN3P3_OV" width="1" begin="13" end="13" resetval="0xX" description="VMON_EXT_MAIN 3.3V overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_EXT_MAIN1P8_OV" width="1" begin="12" end="12" resetval="0xX" description="VMON_EXT_MAIN 1.8V overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_EXT_OV" width="1" begin="11" end="11" resetval="0xX" description="VMON_EXT overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDDR_CORE_OV" width="1" begin="10" end="10" resetval="0xX" description="VDDR_CORE overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_CPU_OV" width="1" begin="9" end="9" resetval="0xX" description="VDD_CPU overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_CORE_OV" width="1" begin="8" end="8" resetval="0xX" description="VDD_CORE overvoltage POK" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_EXT_MAIN3P3_UV" width="1" begin="5" end="5" resetval="0xX" description="VMON_EXT_MAIN 3.3V undervoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_EXT_MAIN1P8_UV" width="1" begin="4" end="4" resetval="0xX" description="VMON_EXT_MAIN 1.8V undervoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VMON_EXT_UV" width="1" begin="3" end="3" resetval="0xX" description="VMON_EXT undervoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDDR_CORE_UV" width="1" begin="2" end="2" resetval="0xX" description="VDDR_CORE undervoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_CPU_UV" width="1" begin="1" end="1" resetval="0xX" description="VDD_CPU undervoltage POK" range="" rwaccess="R"/>
    <bitfield id="POK_VDD_CORE_UV" width="1" begin="0" end="0" resetval="0xX" description="VDD_CORE undervoltage POK" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_CLKGATE_CTRL" acronym="CTRLMMR_WKUP_CLKGATE_CTRL" offset="0x1A280" width="32" description="">
    <bitfield id="WKUP_NOGATE_RSVD" width="29" begin="31" end="3" resetval="0xX" description="WKUP reserved clock gate disable. These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices." range="" rwaccess="RW"/>
    <bitfield id="WKUP_ECC_AGG_NOGATE" width="1" begin="2" end="2" resetval="0xX" description="WKUP ECC Aggregator clock gate disable" range="" rwaccess="RW"/>
    <bitfield id="WKUP_FW_CBA_NOGATE" width="1" begin="1" end="1" resetval="0x1" description="WKUP domain Firewall bus (wkup_fw_cbass) clock gate disable" range="" rwaccess="RW"/>
    <bitfield id="WKUP_CBA_NOGATE" width="1" begin="0" end="0" resetval="0x1" description="WKUP domain Data bus (wkup_cbass) clock gate disable" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_CLKGATE_CTRL" acronym="CTRLMMR_WKUP_MCU_CLKGATE_CTRL" offset="0x1A284" width="32" description="">
    <bitfield id="MCU_PER_NOGATE_RSVD" width="11" begin="31" end="21" resetval="0xX" description="MCU reserved clock gate disable. These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices." range="" rwaccess="RW"/>
    <bitfield id="MCU_PDMA_G2_NOGATE" width="1" begin="20" end="20" resetval="0xX" description="MCU domain MCAN1/USART0 PDMA clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MCU_PDMA_G0_NOGATE" width="1" begin="19" end="19" resetval="0xX" description="MCU domain MCAN0/SPI0 PDMA clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MCU_PULSAR_NOGATE" width="1" begin="18" end="18" resetval="0xX" description="MCU domain Pulsar clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MCU_NAV_UDMASS_NOGATE" width="1" begin="17" end="17" resetval="0xX" description="MCU NavSS UDMA interface clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MCU_NAV_MODSS_NOGATE" width="1" begin="16" end="16" resetval="0xX" description="MCU NavSS MODSS interface clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MCU_CBA_NOGATE_RSVD" width="12" begin="15" end="4" resetval="0xX" description="MCU reserved clock gate disable. These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices." range="" rwaccess="RW"/>
    <bitfield id="MCU_DBG_CBA_NOGATE" width="1" begin="3" end="3" resetval="0xX" description="MCU domain Debug bus (mcu_dbg_cbass) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MCU_ECC_AGG_NOGATE" width="1" begin="2" end="2" resetval="0xX" description="MCU ECC Aggregator clock gate disable" range="" rwaccess="RW"/>
    <bitfield id="MCU_FW_CBA_NOGATE" width="1" begin="1" end="1" resetval="0x1" description="MCU domain Firewall bus (mcu_fw_cbass) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MCU_CBA_NOGATE" width="1" begin="0" end="0" resetval="0x1" description="MCU domain Data bus (mcu_cbass) clock gate disable." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_CLKGATE_CTRL0" acronym="CTRLMMR_WKUP_MAIN_CLKGATE_CTRL0" offset="0x1A288" width="32" description="">
    <bitfield id="MAIN_CBA_NOGATE_RSVD" width="8" begin="31" end="24" resetval="0xX" description="MAIN CBA reserved clock gate disable. These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices." range="" rwaccess="RW"/>
    <bitfield id="MAIN_HC_CFG_CBA_NOGATE" width="1" begin="23" end="23" resetval="0xX" description="MAIN domain HC Configuration bus (hc_cfg_cbass_0) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_HC_ECC_AGG_NOGATE" width="1" begin="22" end="22" resetval="0xX" description="MAIN domain HC ECC aggregator (nogate) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_HC_FW_CBA_NOGATE" width="1" begin="21" end="21" resetval="0xX" description="MAIN domain HC Firewall bus (main_hc2_fw_cbass_0) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_HC_CBA_NOGATE" width="1" begin="20" end="20" resetval="0xX" description="MAIN domain HC Data bus (hc2_cbass_0) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_DBG_DATA_CBA_NOGATE" width="1" begin="19" end="19" resetval="0xX" description="MAIN domain Debug Data bus (debug_cbass) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_DBG_CBA_NOGATE" width="1" begin="18" end="18" resetval="0xX" description="MAIN domain Debug bus (debug_cbass_wrap_main_0) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_IP_NOGATE_RSVD" width="1" begin="17" end="17" resetval="0xX" description="MAIN Interface Peripheral reserved clock gate disable. These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices." range="" rwaccess="RW"/>
    <bitfield id="MAIN_IP_MCASP_CBA_NOGATE" width="1" begin="16" end="16" resetval="0xX" description="MAIN domain Interface Peripheral McASP IP bus (ipphy_mcasp_g0) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_IP_NONSAFE_CBA_NOGATE" width="1" begin="15" end="15" resetval="0xX" description="MAIN domain Interface Peripheral nonsafety IP bus (ipphy_cbass_0) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_IP_ECC_AGGR_NOGATE" width="1" begin="14" end="14" resetval="0xX" description="MAIN domain Interface Peripheral ECC aggregator (main_spi0_g0_main_0_ecc_aggr_main_0) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_IP_FW_CBA_NOGATE" width="1" begin="13" end="13" resetval="0xX" description="MAIN domain Interface Peripheral Firewall bus (ipphy_cbass_main_fw_cbass) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_IP_CBA_NOGATE" width="1" begin="12" end="12" resetval="0x1" description="MAIN domain Interface Peripheral bus (ipphy_safe_cbass_0) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_RC_CFG_CBA_NOGATE" width="1" begin="11" end="11" resetval="0xX" description="MAIN domain RC Configuration bus (rc_cfg_cbass_0) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_RC_ECC_AGG_NOGATE" width="1" begin="10" end="10" resetval="0xX" description="MAIN domain RC ECC aggregator (main_rc_ecc_aggr_main_0) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_RC_FW_CBA_NOGATE" width="1" begin="9" end="9" resetval="0xX" description="MAIN domain RC Firewall bus (rc_cbass_main_fw_cbass) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_RC_CBA_NOGATE" width="1" begin="8" end="8" resetval="0xX" description="MAIN domain RC Data bus (rc_cbass_0) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_INFRA_NOGATE_RSVD" width="2" begin="7" end="6" resetval="0xX" description="MAIN Infrastructure reserved clock gate disable. These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices." range="" rwaccess="RW"/>
    <bitfield id="MAIN_PULSAR0_MEM_NOGATE" width="1" begin="5" end="5" resetval="0x1" description="MAIN domain Pulsar memory bus (pulsar0_mem_cbass) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_PULSAR0_SLV_NOGATE" width="1" begin="4" end="4" resetval="0xX" description="MAIN domain Pulsar slave bus (pulsar0_slv_cbass) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_INFRA_NONSAFE_CBA_NOGATE" width="1" begin="3" end="3" resetval="0xX" description="MAIN domain Infrastructure non-safety IP bus (main_infra_non_safe_cbass) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_INFRA_ECC_AGG_NOGATE" width="1" begin="2" end="2" resetval="0xX" description="MAIN domain Infrastructure ECC aggregator (main_infra_ecc_aggr) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_INFRA_FW_CBA_NOGATE" width="1" begin="1" end="1" resetval="0xX" description="MAIN domain Infrastructure Firewall bus (main_infra_fw_cbass) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_INFRA_CBA_NOGATE" width="1" begin="0" end="0" resetval="0xX" description="MAIN domain Infrastructure bus (main_infra_cbass) clock gate disable." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MAIN_CLKGATE_CTRL1" acronym="CTRLMMR_WKUP_MAIN_CLKGATE_CTRL1" offset="0x1A28C" width="32" description="">
    <bitfield id="MAIN_GMPC_STOG_P2M_NOGATE" width="1" begin="31" end="31" resetval="0xX" description="MAIN domain GPMC Slave Timeout Gasket output (rc_to_gpmc_stog_p2m_pwr_dis) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_STOG_NOGATE_RSVD" width="1" begin="30" end="30" resetval="0xX" description="MAIN STOG clock gate disable. These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices." range="" rwaccess="RW"/>
    <bitfield id="MAIN_IP_STOG_M2P_NOGATE" width="1" begin="29" end="29" resetval="0xX" description="MAIN domain IP Slave Timeout Gasket output (ipphy_to_ipphy_stog_p2m_pwr_dis) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_IP_STOG_P2M_NOGATE" width="1" begin="28" end="28" resetval="0xX" description="MAIN domain IP Slave Timeout Gasket input (ipphy_to_ipphy_stog_p2m_pwr_dis) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_INFRA_STOG_M2P_NOGATE" width="1" begin="27" end="27" resetval="0xX" description="MAIN domain Infrastructure Slave Timeout Gasket output (main_infra_0_mst_stog_p2m_pwr_dis) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_INFRA_STOG_P2M_NOGATE" width="1" begin="26" end="26" resetval="0xX" description="MAIN domain Infrastructure Slave Timeout Gasket input (main_infra_0_mst_stog_p2m_pwr_dis) clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_PDMA_NOGATE_RSVD" width="5" begin="25" end="21" resetval="0xX" description="MAIN PDMA clock gate disable. These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices." range="" rwaccess="RW"/>
    <bitfield id="MAIN_PDMA_MCAN_NOGATE" width="1" begin="20" end="20" resetval="0xX" description="MAIN domain PDMA MCAN clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_PDMA_USART_PSILSS_NOGATE" width="1" begin="19" end="19" resetval="0xX" description="MAIN domain PDMA USART PSILSS clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_PDMA_SPI_G1_NOGATE" width="1" begin="18" end="18" resetval="0xX" description="MAIN domain PDMA SPI_G1 clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_PDMA_SPI_G0_NOGATE" width="1" begin="17" end="17" resetval="0xX" description="MAIN domain PDMA SPI_G0 clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_PDMA_SPI_PSILSS_NOGATE" width="1" begin="16" end="16" resetval="0xX" description="MAIN domain PDMA SPI PSILSS clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_IP1_NOGATE_RSVD" width="7" begin="15" end="9" resetval="0xX" description="MAIN IP reserved clock gate disable. These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices." range="" rwaccess="RW"/>
    <bitfield id="MAIN_PULSAR_NOGATE" width="1" begin="8" end="8" resetval="0x1" description="MAIN domain Pulsar clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_IP0_NOGATE_RSVD" width="3" begin="7" end="5" resetval="0xX" description="MAIN IP reserved clock gate disable. These bits should remain unchanged (written only with their default value) to maintain compatibility with future devices." range="" rwaccess="RW"/>
    <bitfield id="MAIN_NAV_MV_FW_NOGATE" width="1" begin="4" end="4" resetval="0xX" description="MAIN NavSS Mod/Virt Firewall interface clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_NAV_VIRTSS_NOGATE" width="1" begin="3" end="3" resetval="0x1" description="MAIN NavSS VIRTSS interface clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_NAV_NBSS_NOGATE" width="1" begin="2" end="2" resetval="0x1" description="MAIN NavSS NB interface clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_NAV_UDMASS_NOGATE" width="1" begin="1" end="1" resetval="0xX" description="Main NavSS UDMA interface clock gate disable." range="" rwaccess="RW"/>
    <bitfield id="MAIN_NAV_MODSS_NOGATE" width="1" begin="0" end="0" resetval="0xX" description="MAIN NavSS MODSS interface clock gate disable." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_CANUART_WAKE_CTRL" acronym="CTRLMMR_WKUP_CANUART_WAKE_CTRL" offset="0x1A300" width="32" description="">
    <bitfield id="MW" width="31" begin="31" end="1" resetval="0x0" description="CANUART IO magic word." range="" rwaccess="RW"/>
    <bitfield id="MW_LOAD_EN" width="1" begin="0" end="0" resetval="0x0" description="Magic word load enable" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_CANUART_WAKE_STAT0" acronym="CTRLMMR_WKUP_CANUART_WAKE_STAT0" offset="0x1A308" width="32" description="">
    <bitfield id="MW_STAT" width="31" begin="31" end="1" resetval="0xX" description="CANUART magic word status" range="" rwaccess="R"/>
    <bitfield id="MW_LOAD_STAT" width="1" begin="0" end="0" resetval="0xX" description="Magic word load status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_CANUART_WAKE_STAT1" acronym="CTRLMMR_WKUP_CANUART_WAKE_STAT1" offset="0x1A30C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CANUART_IO_MODE" width="1" begin="0" end="0" resetval="0xX" description="Indicates if CANUART IO wakeup mode is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_GEN_WAKE_CTRL" acronym="CTRLMMR_WKUP_MCU_GEN_WAKE_CTRL" offset="0x1A310" width="32" description="">
    <bitfield id="MW" width="31" begin="31" end="1" resetval="0x0" description="MCU_GENERAL IO magic word." range="" rwaccess="RW"/>
    <bitfield id="MW_LOAD_EN" width="1" begin="0" end="0" resetval="0x0" description="Magic word load enable" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_GEN_WAKE_STAT0" acronym="CTRLMMR_WKUP_MCU_GEN_WAKE_STAT0" offset="0x1A318" width="32" description="">
    <bitfield id="MW_STAT" width="31" begin="31" end="1" resetval="0xX" description="MCU_GENERAL magic word status" range="" rwaccess="R"/>
    <bitfield id="MW_LOAD_STAT" width="1" begin="0" end="0" resetval="0xX" description="Magic word load status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_MCU_GEN_WAKE_STAT1" acronym="CTRLMMR_WKUP_MCU_GEN_WAKE_STAT1" offset="0x1A31C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCU_GEN_IO_MODE" width="1" begin="0" end="0" resetval="0xX" description="Indicates if MCU_GENERAL IO wakeup mode is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK6_KICK0" acronym="CTRLMMR_WKUP_LOCK6_KICK0" offset="0x1B008" width="32" description="">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK6_KICK1" acronym="CTRLMMR_WKUP_LOCK6_KICK1" offset="0x1B00C" width="32" description="">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P6_CLAIM0" acronym="CTRLMMR_WKUP_P6_CLAIM0" offset="0x1B100" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P6_CLAIM1" acronym="CTRLMMR_WKUP_P6_CLAIM1" offset="0x1B104" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P6_CLAIM2" acronym="CTRLMMR_WKUP_P6_CLAIM2" offset="0x1B108" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P6_CLAIM3" acronym="CTRLMMR_WKUP_P6_CLAIM3" offset="0x1B10C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P6_CLAIM4" acronym="CTRLMMR_WKUP_P6_CLAIM4" offset="0x1B110" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P6_CLAIM5" acronym="CTRLMMR_WKUP_P6_CLAIM5" offset="0x1B114" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P6_CLAIM6" acronym="CTRLMMR_WKUP_P6_CLAIM6" offset="0x1B118" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG0" acronym="CTRLMMR_WKUP_PADCONFIG0" offset="0x1E000" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG1" acronym="CTRLMMR_WKUP_PADCONFIG1" offset="0x1E004" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG2" acronym="CTRLMMR_WKUP_PADCONFIG2" offset="0x1E008" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG3" acronym="CTRLMMR_WKUP_PADCONFIG3" offset="0x1E00C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG4" acronym="CTRLMMR_WKUP_PADCONFIG4" offset="0x1E010" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG5" acronym="CTRLMMR_WKUP_PADCONFIG5" offset="0x1E014" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG6" acronym="CTRLMMR_WKUP_PADCONFIG6" offset="0x1E018" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG7" acronym="CTRLMMR_WKUP_PADCONFIG7" offset="0x1E01C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG8" acronym="CTRLMMR_WKUP_PADCONFIG8" offset="0x1E020" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG9" acronym="CTRLMMR_WKUP_PADCONFIG9" offset="0x1E024" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG10" acronym="CTRLMMR_WKUP_PADCONFIG10" offset="0x1E028" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG11" acronym="CTRLMMR_WKUP_PADCONFIG11" offset="0x1E02C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG12" acronym="CTRLMMR_WKUP_PADCONFIG12" offset="0x1E030" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG14" acronym="CTRLMMR_WKUP_PADCONFIG14" offset="0x1E038" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG15" acronym="CTRLMMR_WKUP_PADCONFIG15" offset="0x1E03C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG26" acronym="CTRLMMR_WKUP_PADCONFIG26" offset="0x1E068" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG27" acronym="CTRLMMR_WKUP_PADCONFIG27" offset="0x1E06C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG28" acronym="CTRLMMR_WKUP_PADCONFIG28" offset="0x1E070" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG29" acronym="CTRLMMR_WKUP_PADCONFIG29" offset="0x1E074" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG30" acronym="CTRLMMR_WKUP_PADCONFIG30" offset="0x1E078" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG31" acronym="CTRLMMR_WKUP_PADCONFIG31" offset="0x1E07C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG32" acronym="CTRLMMR_WKUP_PADCONFIG32" offset="0x1E080" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG33" acronym="CTRLMMR_WKUP_PADCONFIG33" offset="0x1E084" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG34" acronym="CTRLMMR_WKUP_PADCONFIG34" offset="0x1E088" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG35" acronym="CTRLMMR_WKUP_PADCONFIG35" offset="0x1E08C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG36" acronym="CTRLMMR_WKUP_PADCONFIG36" offset="0x1E090" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG37" acronym="CTRLMMR_WKUP_PADCONFIG37" offset="0x1E094" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG38" acronym="CTRLMMR_WKUP_PADCONFIG38" offset="0x1E098" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG39" acronym="CTRLMMR_WKUP_PADCONFIG39" offset="0x1E09C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG40" acronym="CTRLMMR_WKUP_PADCONFIG40" offset="0x1E0A0" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG41" acronym="CTRLMMR_WKUP_PADCONFIG41" offset="0x1E0A4" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG42" acronym="CTRLMMR_WKUP_PADCONFIG42" offset="0x1E0A8" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG43" acronym="CTRLMMR_WKUP_PADCONFIG43" offset="0x1E0AC" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG44" acronym="CTRLMMR_WKUP_PADCONFIG44" offset="0x1E0B0" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG45" acronym="CTRLMMR_WKUP_PADCONFIG45" offset="0x1E0B4" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG46" acronym="CTRLMMR_WKUP_PADCONFIG46" offset="0x1E0B8" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG47" acronym="CTRLMMR_WKUP_PADCONFIG47" offset="0x1E0BC" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG48" acronym="CTRLMMR_WKUP_PADCONFIG48" offset="0x1E0C0" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG49" acronym="CTRLMMR_WKUP_PADCONFIG49" offset="0x1E0C4" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG50" acronym="CTRLMMR_WKUP_PADCONFIG50" offset="0x1E0C8" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG51" acronym="CTRLMMR_WKUP_PADCONFIG51" offset="0x1E0CC" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG52" acronym="CTRLMMR_WKUP_PADCONFIG52" offset="0x1E0D0" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG53" acronym="CTRLMMR_WKUP_PADCONFIG53" offset="0x1E0D4" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG54" acronym="CTRLMMR_WKUP_PADCONFIG54" offset="0x1E0D8" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG55" acronym="CTRLMMR_WKUP_PADCONFIG55" offset="0x1E0DC" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG56" acronym="CTRLMMR_WKUP_PADCONFIG56" offset="0x1E0E0" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG57" acronym="CTRLMMR_WKUP_PADCONFIG57" offset="0x1E0E4" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG58" acronym="CTRLMMR_WKUP_PADCONFIG58" offset="0x1E0E8" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG59" acronym="CTRLMMR_WKUP_PADCONFIG59" offset="0x1E0EC" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG60" acronym="CTRLMMR_WKUP_PADCONFIG60" offset="0x1E0F0" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG61" acronym="CTRLMMR_WKUP_PADCONFIG61" offset="0x1E0F4" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG62" acronym="CTRLMMR_WKUP_PADCONFIG62" offset="0x1E0F8" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG63" acronym="CTRLMMR_WKUP_PADCONFIG63" offset="0x1E0FC" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG64" acronym="CTRLMMR_WKUP_PADCONFIG64" offset="0x1E100" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG65" acronym="CTRLMMR_WKUP_PADCONFIG65" offset="0x1E104" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG66" acronym="CTRLMMR_WKUP_PADCONFIG66" offset="0x1E108" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG67" acronym="CTRLMMR_WKUP_PADCONFIG67" offset="0x1E10C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG68" acronym="CTRLMMR_WKUP_PADCONFIG68" offset="0x1E110" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG69" acronym="CTRLMMR_WKUP_PADCONFIG69" offset="0x1E114" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG70" acronym="CTRLMMR_WKUP_PADCONFIG70" offset="0x1E118" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG71" acronym="CTRLMMR_WKUP_PADCONFIG71" offset="0x1E11C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG72" acronym="CTRLMMR_WKUP_PADCONFIG72" offset="0x1E120" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG73" acronym="CTRLMMR_WKUP_PADCONFIG73" offset="0x1E124" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG74" acronym="CTRLMMR_WKUP_PADCONFIG74" offset="0x1E128" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG75" acronym="CTRLMMR_WKUP_PADCONFIG75" offset="0x1E12C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG76" acronym="CTRLMMR_WKUP_PADCONFIG76" offset="0x1E130" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG77" acronym="CTRLMMR_WKUP_PADCONFIG77" offset="0x1E134" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG78" acronym="CTRLMMR_WKUP_PADCONFIG78" offset="0x1E138" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG79" acronym="CTRLMMR_WKUP_PADCONFIG79" offset="0x1E13C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG80" acronym="CTRLMMR_WKUP_PADCONFIG80" offset="0x1E140" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG81" acronym="CTRLMMR_WKUP_PADCONFIG81" offset="0x1E144" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG82" acronym="CTRLMMR_WKUP_PADCONFIG82" offset="0x1E148" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG83" acronym="CTRLMMR_WKUP_PADCONFIG83" offset="0x1E14C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG84" acronym="CTRLMMR_WKUP_PADCONFIG84" offset="0x1E150" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="10" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG93" acronym="CTRLMMR_WKUP_PADCONFIG93" offset="0x1E174" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG94" acronym="CTRLMMR_WKUP_PADCONFIG94" offset="0x1E178" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG95" acronym="CTRLMMR_WKUP_PADCONFIG95" offset="0x1E17C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG96" acronym="CTRLMMR_WKUP_PADCONFIG96" offset="0x1E180" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG97" acronym="CTRLMMR_WKUP_PADCONFIG97" offset="0x1E184" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG98" acronym="CTRLMMR_WKUP_PADCONFIG98" offset="0x1E188" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG99" acronym="CTRLMMR_WKUP_PADCONFIG99" offset="0x1E18C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_PADCONFIG100" acronym="CTRLMMR_WKUP_PADCONFIG100" offset="0x1E190" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output enable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x0" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debounce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual WKUP_GPIO instance select. 0h - Implement GPIO in GPIO_WKUP_0 instance 1h - Implement GPIO in GPIO_WKUP_1 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK7_KICK0" acronym="CTRLMMR_WKUP_LOCK7_KICK0" offset="0x1F008" width="32" description="">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_WKUP_LOCK7_KICK1" acronym="CTRLMMR_WKUP_LOCK7_KICK1" offset="0x1F00C" width="32" description="">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P7_CLAIM0" acronym="CTRLMMR_WKUP_P7_CLAIM0" offset="0x1F100" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P7_CLAIM1" acronym="CTRLMMR_WKUP_P7_CLAIM1" offset="0x1F104" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P7_CLAIM2" acronym="CTRLMMR_WKUP_P7_CLAIM2" offset="0x1F108" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WKUP_P7_CLAIM3" acronym="CTRLMMR_WKUP_P7_CLAIM3" offset="0x1F10C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
</module>
