<!DOCTYPE html>
<!-- saved from url=(0062)http://designlab.co/wrapbootstrap/zerif-html/v1.1/project.html -->
<html lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta charset="UTF-8">
<meta name="author" content="Sam Payne">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<title>Project</title>

<!-- =========================
     STYLESHEETS      
============================== -->
<link rel="stylesheet" href="./css/bootstrap.min.css">
<link rel="stylesheet" href="./css/owl.theme.css">
<link rel="stylesheet" href="./css/owl.carousel.css">
<link rel="stylesheet" href="./css/jquery.vegas.min.css">
<link rel="stylesheet" href="./css/animate.min.css">

<link rel="stylesheet" href="./assets/icon-fonts/styles.css"> 
<link rel="stylesheet" href="./css/pixeden-icons.css"> 

<!-- CUSTOM STYLES -->
<link rel="stylesheet" href="./css/styles.css">
<link rel="stylesheet" href="./css/responsive.css">
<!-- WEBFONT -->
<link href="./Project1_files/css" rel="stylesheet" type="text/css">

<!--[if lt IE 9]>
			<script src="js/html5shiv.js"></script>
			<script src="js/respond.min.js"></script>
		<![endif]-->


<style type="text/css"></style></head>
<body cz-shortcut-listen="true" style="">
<div class="container">
	
	<!-- HOMEPAGE PORTFOLIO SECTION WILL LOAD CONTENTS FROM HERE -->
	<div class="single-project">
		<div class="row">
			<div class="col-lg-6 col-md-6">
				<img src="./img/lg/async.jpg" alt="" class="project-image">
			</div>
			<div class="col-lg-6 col-md-6">
				<h3 class="dark-text">Asynchronous Buffer Design</h3>
				<div class="project-description">
					 Given that the number of pins on a processorâ€™s packaging has increased more slowly than the speed of processor performance, off-chip bandwidth has become a critical obstacle to achieving high performance in large systems. A component involved in bridging clock domains is the asynchronous buffer. In this project, we designed an asynchronous buffer to study how a component accepting two different clocks performs and consumes power. The primary goals of this project were to create a fully functional, synthesizable Verilog design of an asynchronous FIFO and simulate it to determine functionality and power consumption in state-of-the-art 32nm CMOS component libraries. Our results provide specific analysis of how dynamic power, static power, throughput, and latency change under different read frequencies, write frequencies, and system loads.
				</div>
				<div class="project-information">
					<ul>
						<li><span class="dark-text">Date: </span> November 2013</li>
						<li><span class="dark-text">Fields: </span> Computer Architecture, Very-Large-Scale Integrated Circuits (VLSI) </li>
						<li><span class="dark-text">Tools: </span> Verilog, simv, Prime Time PX, 32nm synthesis tools</li>
						<li><span class="dark-text">Group Members: </span> George Touloumes </li>
						<li><span class="dark-text">Documentation: </span><a href="./doc/AsyncBufferDesign.pdf" target="_blank">Report (PDF)</a>  </li>
					</ul>
				</div>
			</div>
		</div>
	</div>
	<!-- END OF SINGLE PROJECT -->
	
</div>
