

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Sat Nov  4 18:44:03 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  17257942|  17258605|  0.173 sec|  0.173 sec|  17257942|  17258605|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_input_buffer_c3_fu_219              |load_input_buffer_c3              |    73739|    73739|  0.737 ms|  0.737 ms|   73739|   73739|       no|
        |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_231  |conv3_Pipeline_WEIGHTI_WEIGHTK_L  |      803|      803|  8.030 us|  8.030 us|     803|     803|       no|
        |grp_conv3_Pipeline_IN_ROW_COL_fu_240         |conv3_Pipeline_IN_ROW_COL         |   258412|   258412|  2.584 ms|  2.584 ms|  258412|  258412|       no|
        |grp_conv3_Pipeline_RELU_fu_254               |conv3_Pipeline_RELU               |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv3_Pipeline_4_fu_266                  |conv3_Pipeline_4                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv3_Pipeline_RELU1_fu_279              |conv3_Pipeline_RELU1              |      512|      512|  5.120 us|  5.120 us|     512|     512|       no|
        |grp_conv3_Pipeline_6_fu_290                  |conv3_Pipeline_6                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv3_Pipeline_CLEARW_fu_302             |conv3_Pipeline_CLEARW             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv3_Pipeline_CLEARW2_fu_312            |conv3_Pipeline_CLEARW2            |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv3_Pipeline_CLEARW3_fu_321            |conv3_Pipeline_CLEARW3            |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |            |   Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |  Loop Name |    min   |    max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |- TILE_ROW  |  17257941|  17258604|  338391 ~ 338404|          -|          -|    51|        no|
        | + EXPORTH  |      4671|      4679|             1557|          -|          -|     3|        no|
        | + CLEARH   |      1554|      1557|              777|          -|          -|     2|        no|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    347|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    6924|  16608|    -|
|Memory           |      149|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1243|    -|
|Register         |        -|    -|     408|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      149|   16|    7332|  18198|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|    4|       5|     25|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_conv3_Pipeline_4_fu_266                  |conv3_Pipeline_4                  |        0|   0|    47|    88|    0|
    |grp_conv3_Pipeline_6_fu_290                  |conv3_Pipeline_6                  |        0|   0|    47|    88|    0|
    |grp_conv3_Pipeline_CLEARW_fu_302             |conv3_Pipeline_CLEARW             |        0|   0|    10|    57|    0|
    |grp_conv3_Pipeline_CLEARW2_fu_312            |conv3_Pipeline_CLEARW2            |        0|   0|    10|    57|    0|
    |grp_conv3_Pipeline_CLEARW3_fu_321            |conv3_Pipeline_CLEARW3            |        0|   0|    10|    57|    0|
    |grp_conv3_Pipeline_IN_ROW_COL_fu_240         |conv3_Pipeline_IN_ROW_COL         |        0|  15|  4178|  9511|    0|
    |grp_conv3_Pipeline_RELU_fu_254               |conv3_Pipeline_RELU               |        0|   0|   103|   216|    0|
    |grp_conv3_Pipeline_RELU1_fu_279              |conv3_Pipeline_RELU1              |        0|   0|   103|   216|    0|
    |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_231  |conv3_Pipeline_WEIGHTI_WEIGHTK_L  |        0|   0|    49|   287|    0|
    |grp_load_input_buffer_c3_fu_219              |load_input_buffer_c3              |        0|   1|  2367|  6031|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        0|  16|  6924| 16608|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                                   Memory                                   |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U            |conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_zec  |        2|  0|   0|    0|    640|   32|     1|        20480|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U  |conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_RAM_T2P_zec  |        2|  0|   0|    0|    640|   32|     1|        20480|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U            |conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS  |       72|  0|   0|    0|  37440|   32|     1|      1198080|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U            |conv3_conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_RAM_AUTOxdS  |       72|  0|   0|    0|  37440|   32|     1|      1198080|
    |weight_buffer_0_U                                                           |conv3_weight_buffer_0_RAM_AUTO_1R1W                                               |        1|  0|   0|    0|    800|   16|     1|        12800|
    +----------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                                       |                                                                                  |      149|  0|   0|    0|  76960|  144|     5|      2449920|
    +----------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln136_fu_517_p2               |         +|   0|  0|  10|           3|           2|
    |add_ln139_1_fu_424_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln139_2_fu_449_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln139_3_fu_488_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln139_fu_385_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln32_fu_564_p2                |         +|   0|  0|  15|           8|           3|
    |add_ln72_1_fu_546_p2              |         +|   0|  0|  10|           3|           2|
    |add_ln72_2_fu_558_p2              |         +|   0|  0|  10|           3|           2|
    |add_ln72_fu_539_p2                |         +|   0|  0|  10|           3|           1|
    |sub_ln139_1_fu_478_p2             |         -|   0|  0|  27|          20|          20|
    |sub_ln139_fu_414_p2               |         -|   0|  0|  27|          20|          20|
    |ap_block_state23                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state35_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln136_1_fu_503_p2            |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln136_fu_375_p2              |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln32_fu_366_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln72_1_fu_552_p2             |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln72_fu_533_p2               |      icmp|   0|  0|  10|           3|           3|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln139_fu_439_p2                |        or|   0|  0|   3|           3|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 347|         232|         214|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                        Name                                       | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                          |  169|         38|    1|         38|
    |bh_reg_195                                                                         |    9|          2|    3|          6|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0            |   49|          9|   10|         90|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0                 |   49|          9|    1|          9|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1                 |    9|          2|    1|          2|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0                  |   37|          7|   32|        224|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0                 |   37|          7|    1|          7|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1                 |    9|          2|    1|          2|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0            |   14|          3|   16|         48|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1            |   14|          3|   16|         48|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0                 |   14|          3|    1|          3|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1                 |   14|          3|    1|          3|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we0                 |    9|          2|    1|          2|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_we1                 |    9|          2|    1|          2|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0            |   14|          3|   16|         48|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1            |   14|          3|   16|         48|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0                 |   14|          3|    1|          3|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1                 |   14|          3|    1|          3|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we0                 |    9|          2|    1|          2|
    |conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_we1                 |    9|          2|    1|          2|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0  |   49|          9|   10|         90|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0       |   49|          9|    1|          9|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1       |    9|          2|    1|          2|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0        |   37|          7|   32|        224|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0       |   37|          7|    1|          7|
    |conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1       |    9|          2|    1|          2|
    |h_1_reg_207                                                                        |    9|          2|    3|          6|
    |h_fu_144                                                                           |    9|          2|    8|         16|
    |m_axi_i3_ARVALID                                                                   |    9|          2|    1|          2|
    |m_axi_i3_RREADY                                                                    |    9|          2|    1|          2|
    |m_axi_o_AWADDR                                                                     |   26|          5|   64|        320|
    |m_axi_o_AWBURST                                                                    |   14|          3|    2|          6|
    |m_axi_o_AWCACHE                                                                    |   14|          3|    4|         12|
    |m_axi_o_AWID                                                                       |   14|          3|    1|          3|
    |m_axi_o_AWLEN                                                                      |   20|          4|   32|        128|
    |m_axi_o_AWLOCK                                                                     |   14|          3|    2|          6|
    |m_axi_o_AWPROT                                                                     |   14|          3|    3|          9|
    |m_axi_o_AWQOS                                                                      |   14|          3|    4|         12|
    |m_axi_o_AWREGION                                                                   |   14|          3|    4|         12|
    |m_axi_o_AWSIZE                                                                     |   14|          3|    3|          9|
    |m_axi_o_AWUSER                                                                     |   14|          3|    1|          3|
    |m_axi_o_AWVALID                                                                    |   20|          4|    1|          4|
    |m_axi_o_BREADY                                                                     |   20|          4|    1|          4|
    |m_axi_o_WDATA                                                                      |   14|          3|   32|         96|
    |m_axi_o_WID                                                                        |   14|          3|    1|          3|
    |m_axi_o_WLAST                                                                      |   14|          3|    1|          3|
    |m_axi_o_WSTRB                                                                      |   14|          3|    4|         12|
    |m_axi_o_WUSER                                                                      |   14|          3|    1|          3|
    |m_axi_o_WVALID                                                                     |   14|          3|    1|          3|
    |m_axi_w3_ARADDR                                                                    |   14|          3|   64|        192|
    |m_axi_w3_ARBURST                                                                   |    9|          2|    2|          4|
    |m_axi_w3_ARCACHE                                                                   |    9|          2|    4|          8|
    |m_axi_w3_ARID                                                                      |    9|          2|    1|          2|
    |m_axi_w3_ARLEN                                                                     |   14|          3|   32|         96|
    |m_axi_w3_ARLOCK                                                                    |    9|          2|    2|          4|
    |m_axi_w3_ARPROT                                                                    |    9|          2|    3|          6|
    |m_axi_w3_ARQOS                                                                     |    9|          2|    4|          8|
    |m_axi_w3_ARREGION                                                                  |    9|          2|    4|          8|
    |m_axi_w3_ARSIZE                                                                    |    9|          2|    3|          6|
    |m_axi_w3_ARUSER                                                                    |    9|          2|    1|          2|
    |m_axi_w3_ARVALID                                                                   |   14|          3|    1|          3|
    |m_axi_w3_RREADY                                                                    |    9|          2|    1|          2|
    |o_blk_n_AW                                                                         |    9|          2|    1|          2|
    |o_blk_n_B                                                                          |    9|          2|    1|          2|
    |w3_blk_n_AR                                                                        |    9|          2|    1|          2|
    |weight_buffer_0_address0                                                           |   14|          3|   10|         30|
    |weight_buffer_0_ce0                                                                |   14|          3|    1|          3|
    |weight_buffer_0_ce1                                                                |    9|          2|    1|          2|
    |weight_buffer_0_we0                                                                |    9|          2|    1|          2|
    +-----------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                              | 1243|        259|  481|       1982|
    +-----------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |add_ln136_reg_658                                         |   3|   0|    3|          0|
    |add_ln139_3_reg_639                                       |  64|   0|   64|          0|
    |add_ln72_1_reg_677                                        |   3|   0|    3|          0|
    |add_ln72_2_reg_685                                        |   3|   0|    3|          0|
    |add_ln72_reg_672                                          |   3|   0|    3|          0|
    |ap_CS_fsm                                                 |  37|   0|   37|          0|
    |bh_reg_195                                                |   3|   0|    3|          0|
    |grp_conv3_Pipeline_4_fu_266_ap_start_reg                  |   1|   0|    1|          0|
    |grp_conv3_Pipeline_6_fu_290_ap_start_reg                  |   1|   0|    1|          0|
    |grp_conv3_Pipeline_CLEARW2_fu_312_ap_start_reg            |   1|   0|    1|          0|
    |grp_conv3_Pipeline_CLEARW3_fu_321_ap_start_reg            |   1|   0|    1|          0|
    |grp_conv3_Pipeline_CLEARW_fu_302_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv3_Pipeline_IN_ROW_COL_fu_240_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv3_Pipeline_RELU1_fu_279_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv3_Pipeline_RELU_fu_254_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_231_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_input_buffer_c3_fu_219_ap_start_reg              |   1|   0|    1|          0|
    |h_1_reg_207                                               |   3|   0|    3|          0|
    |h_fu_144                                                  |   8|   0|    8|          0|
    |icmp_ln136_reg_622                                        |   1|   0|    1|          0|
    |icmp_ln72_reg_668                                         |   1|   0|    1|          0|
    |or_ln139_reg_632                                          |   2|   0|    3|          1|
    |shl_ln_reg_592                                            |   8|   0|   30|         22|
    |trunc_ln149_1_reg_652                                     |  62|   0|   62|          0|
    |trunc_ln4_reg_626                                         |  62|   0|   62|          0|
    |trunc_ln_reg_600                                          |  63|   0|   63|          0|
    |w3_addr_reg_605                                           |  64|   0|   64|          0|
    |zext_ln132_reg_616                                        |   8|   0|    9|          1|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 408|   0|  432|         24|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|m_axi_i3_AWVALID      |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWREADY      |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWADDR       |  out|   64|       m_axi|                    i3|       pointer|
|m_axi_i3_AWID         |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWLEN        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_AWSIZE       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_AWBURST      |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_AWLOCK       |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_AWCACHE      |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWPROT       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_AWQOS        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWREGION     |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWUSER       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WVALID       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WREADY       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WDATA        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_WSTRB        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_WLAST        |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WID          |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WUSER        |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARVALID      |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARREADY      |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARADDR       |  out|   64|       m_axi|                    i3|       pointer|
|m_axi_i3_ARID         |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARLEN        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_ARSIZE       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_ARBURST      |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_ARLOCK       |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_ARCACHE      |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARPROT       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_ARQOS        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARREGION     |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARUSER       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RVALID       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RREADY       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RDATA        |   in|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_RLAST        |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RID          |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RFIFONUM     |   in|   13|       m_axi|                    i3|       pointer|
|m_axi_i3_RUSER        |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RRESP        |   in|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_BVALID       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BREADY       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BRESP        |   in|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_BID          |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BUSER        |   in|    1|       m_axi|                    i3|       pointer|
|input_ftmap           |   in|   64|     ap_none|           input_ftmap|        scalar|
|m_axi_w3_AWVALID      |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWREADY      |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWADDR       |  out|   64|       m_axi|                    w3|       pointer|
|m_axi_w3_AWID         |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWLEN        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_AWSIZE       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_AWBURST      |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_AWLOCK       |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_AWCACHE      |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWPROT       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_AWQOS        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWREGION     |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWUSER       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WVALID       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WREADY       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WDATA        |  out|   16|       m_axi|                    w3|       pointer|
|m_axi_w3_WSTRB        |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_WLAST        |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WID          |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WUSER        |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARVALID      |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARREADY      |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARADDR       |  out|   64|       m_axi|                    w3|       pointer|
|m_axi_w3_ARID         |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARLEN        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_ARSIZE       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_ARBURST      |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_ARLOCK       |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_ARCACHE      |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARPROT       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_ARQOS        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARREGION     |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARUSER       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RVALID       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RREADY       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RDATA        |   in|   16|       m_axi|                    w3|       pointer|
|m_axi_w3_RLAST        |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RID          |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RFIFONUM     |   in|   14|       m_axi|                    w3|       pointer|
|m_axi_w3_RUSER        |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RRESP        |   in|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_BVALID       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BREADY       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BRESP        |   in|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_BID          |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BUSER        |   in|    1|       m_axi|                    w3|       pointer|
|conv3_weights         |   in|   64|     ap_none|         conv3_weights|        scalar|
|conv3_biases_0_0_val  |   in|    8|     ap_none|  conv3_biases_0_0_val|        scalar|
|m_axi_o_AWVALID       |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWREADY       |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWADDR        |  out|   64|       m_axi|                     o|       pointer|
|m_axi_o_AWID          |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWLEN         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_AWSIZE        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_AWBURST       |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_AWLOCK        |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_AWCACHE       |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWPROT        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_AWQOS         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWREGION      |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWUSER        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WVALID        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WREADY        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_WDATA         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_WSTRB         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_WLAST         |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WID           |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WUSER         |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARVALID       |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARREADY       |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARADDR        |  out|   64|       m_axi|                     o|       pointer|
|m_axi_o_ARID          |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARLEN         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_ARSIZE        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_ARBURST       |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_ARLOCK        |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_ARCACHE       |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARPROT        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_ARQOS         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARREGION      |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARUSER        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_RVALID        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RREADY        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_RDATA         |   in|   32|       m_axi|                     o|       pointer|
|m_axi_o_RLAST         |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RID           |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RFIFONUM      |   in|   13|       m_axi|                     o|       pointer|
|m_axi_o_RUSER         |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RRESP         |   in|    2|       m_axi|                     o|       pointer|
|m_axi_o_BVALID        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_BREADY        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_BRESP         |   in|    2|       m_axi|                     o|       pointer|
|m_axi_o_BID           |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_BUSER         |   in|    1|       m_axi|                     o|       pointer|
|output_ftmap          |   in|   64|     ap_none|          output_ftmap|        scalar|
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 23 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 32 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 15 
32 --> 33 35 
33 --> 34 
34 --> 35 
35 --> 36 2 
36 --> 37 
37 --> 32 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 38 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_13, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w3, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_12, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_11, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615" [src/conv3.cpp:19]   --->   Operation 42 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615" [src/conv3.cpp:19]   --->   Operation 43 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 44 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_biases_0_0_val" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 45 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 46 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 47 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i8.i22, i8 %conv3_biases_0_0_val_read, i22 0" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %conv3_weights_read, i32 1, i32 63" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i63 %trunc_ln" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 50 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i16 %w3, i64 %sext_ln119" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 51 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h" [src/conv3.cpp:32]   --->   Operation 52 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_IN" [src/conv3.cpp:32]   --->   Operation 53 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%h_2 = load i8 %h" [src/conv3.cpp:32]   --->   Operation 54 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_2, i8 255" [src/conv3.cpp:32]   --->   Operation 55 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_IN.split, void %for.end132" [src/conv3.cpp:32]   --->   Operation 56 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [src/conv3.cpp:68]   --->   Operation 57 'ret' 'ret_ln68' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 58 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 59 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 60 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 61 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 62 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 63 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 64 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 65 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %w3_addr, i32 800" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.44>
ST_11 : Operation 66 [2/2] (4.44ns)   --->   "%call_ln35 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2" [src/conv3.cpp:35]   --->   Operation 66 'call' 'call_ln35' <Predicate = true> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln119 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i16 %w3, i63 %trunc_ln, i16 %weight_buffer_0" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 67 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln35 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2" [src/conv3.cpp:35]   --->   Operation 68 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln119 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i16 %w3, i63 %trunc_ln, i16 %weight_buffer_0" [src/conv3.cpp:119->src/conv3.cpp:36]   --->   Operation 69 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i16 %weight_buffer_0"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i8 %h_2" [src/conv3.cpp:132->src/conv3.cpp:65]   --->   Operation 71 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:32]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv3.cpp:32]   --->   Operation 73 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255, i16 %weight_buffer_0"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln136 = br void %RELU.0.i" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 75 'br' 'br_ln136' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.73>
ST_15 : Operation 76 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln136, void %for.body8.1.i.preheader, i3 0, void %TILE_IN.split" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 76 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.67ns)   --->   "%icmp_ln136 = icmp_ult  i3 %bh, i3 5" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 77 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 78 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i3 %bh" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 79 'zext' 'zext_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 80 [2/2] (1.23ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU, i3 %bh, i30 %shl_ln, i30 %shl_ln, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 80 'call' 'call_ln136' <Predicate = (icmp_ln136)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 81 [1/1] (0.76ns)   --->   "%add_ln139 = add i9 %zext_ln136, i9 %zext_ln132" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 81 'add' 'add_ln139' <Predicate = (icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln139, i10 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 82 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i19 %shl_ln2" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 83 'zext' 'zext_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln139_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln139, i2 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 84 'bitconcatenate' 'shl_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i11 %shl_ln139_1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 85 'zext' 'zext_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.88ns)   --->   "%sub_ln139 = sub i20 %zext_ln139, i20 %zext_ln139_1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 86 'sub' 'sub_ln139' <Predicate = (icmp_ln136)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i20 %sub_ln139" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 87 'sext' 'sext_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (1.08ns)   --->   "%add_ln139_1 = add i64 %sext_ln139, i64 %output_ftmap_read" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 88 'add' 'add_ln139_1' <Predicate = (icmp_ln136)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln139_1, i32 2, i32 63" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 89 'partselect' 'trunc_ln4' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln139 = or i3 %bh, i3 1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 90 'or' 'or_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i3 %or_ln139" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 91 'zext' 'zext_ln139_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln139_2 = add i9 %zext_ln139_2, i9 %zext_ln132" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 92 'add' 'add_ln139_2' <Predicate = (icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln139_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln139_2, i10 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 93 'bitconcatenate' 'shl_ln139_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln139_3 = zext i19 %shl_ln139_2" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 94 'zext' 'zext_ln139_3' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln139_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln139_2, i2 0" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 95 'bitconcatenate' 'shl_ln139_3' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln139_4 = zext i11 %shl_ln139_3" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 96 'zext' 'zext_ln139_4' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.88ns)   --->   "%sub_ln139_1 = sub i20 %zext_ln139_3, i20 %zext_ln139_4" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 97 'sub' 'sub_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i20 %sub_ln139_1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 98 'sext' 'sext_ln139_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (1.08ns)   --->   "%add_ln139_3 = add i64 %sext_ln139_1, i64 %output_ftmap_read" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 99 'add' 'add_ln139_3' <Predicate = (icmp_ln136)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln136 = call void @conv3_Pipeline_RELU, i3 %bh, i30 %shl_ln, i30 %shl_ln, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 100 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i62 %trunc_ln4" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 101 'sext' 'sext_ln149' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln149" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 102 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (7.30ns)   --->   "%empty_247 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %o_addr, i32 255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 103 'writereq' 'empty_247' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 1.23>
ST_17 : Operation 104 [2/2] (1.23ns)   --->   "%call_ln149 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 104 'call' 'call_ln149' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln149 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln4, i3 %bh, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 105 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 106 [5/5] (7.30ns)   --->   "%empty_248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 106 'writeresp' 'empty_248' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 107 [4/5] (7.30ns)   --->   "%empty_248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 107 'writeresp' 'empty_248' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 108 [3/5] (7.30ns)   --->   "%empty_248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 108 'writeresp' 'empty_248' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 109 [2/5] (7.30ns)   --->   "%empty_248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 109 'writeresp' 'empty_248' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 111 'specloopname' 'specloopname_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_23 : Operation 112 [1/5] (7.30ns)   --->   "%empty_248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 112 'writeresp' 'empty_248' <Predicate = (icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 113 [1/1] (0.67ns)   --->   "%icmp_ln136_1 = icmp_ult  i3 %or_ln139, i3 5" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 113 'icmp' 'icmp_ln136_1' <Predicate = (icmp_ln136)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 114 'br' 'br_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_23 : Operation 115 [2/2] (1.23ns)   --->   "%call_ln139 = call void @conv3_Pipeline_RELU1, i3 %or_ln139, i30 %shl_ln, i30 %shl_ln, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 115 'call' 'call_ln139' <Predicate = (icmp_ln136 & icmp_ln136_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln139_3, i32 2, i32 63" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 116 'partselect' 'trunc_ln149_1' <Predicate = (icmp_ln136 & icmp_ln136_1)> <Delay = 0.00>
ST_23 : Operation 117 [1/1] (0.67ns)   --->   "%add_ln136 = add i3 %bh, i3 2" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 117 'add' 'add_ln136' <Predicate = (icmp_ln136 & icmp_ln136_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln72 = br void %CLEARW.0.i.i" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 118 'br' 'br_ln72' <Predicate = (!icmp_ln136_1) | (!icmp_ln136)> <Delay = 0.42>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln139 = call void @conv3_Pipeline_RELU1, i3 %or_ln139, i30 %shl_ln, i30 %shl_ln, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 119 'call' 'call_ln139' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln149_1 = sext i62 %trunc_ln149_1" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 120 'sext' 'sext_ln149_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln149_1" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 121 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 122 [1/1] (7.30ns)   --->   "%empty_249 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %o_addr_1, i32 255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 122 'writereq' 'empty_249' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 123 [2/2] (1.23ns)   --->   "%call_ln149 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln149_1, i3 %or_ln139, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 123 'call' 'call_ln149' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln149 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln149_1, i3 %or_ln139, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:149->src/conv3.cpp:65]   --->   Operation 124 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 125 [5/5] (7.30ns)   --->   "%empty_250 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 125 'writeresp' 'empty_250' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 126 [4/5] (7.30ns)   --->   "%empty_250 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 126 'writeresp' 'empty_250' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 127 [3/5] (7.30ns)   --->   "%empty_250 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 127 'writeresp' 'empty_250' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 128 [2/5] (7.30ns)   --->   "%empty_250 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 128 'writeresp' 'empty_250' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 129 [1/5] (7.30ns)   --->   "%empty_250 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 129 'writeresp' 'empty_250' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln136 = br void %RELU.0.i" [src/conv3.cpp:136->src/conv3.cpp:65]   --->   Operation 130 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>

State 32 <SV = 23> <Delay = 1.90>
ST_32 : Operation 131 [1/1] (0.00ns)   --->   "%h_1 = phi i3 %add_ln72_2, void %for.body8.2.i.i.preheader, i3 0, void %for.end50.i" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 131 'phi' 'h_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 132 [1/1] (0.67ns)   --->   "%icmp_ln72 = icmp_ult  i3 %h_1, i3 5" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 132 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %_Z23export_output_buffer_c3PA5_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi8ELi1ELS0_5ELS1_3ELi0EEii.exit, void %CLEARW.0.i.i.split" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 133 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 134 [2/2] (1.23ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW, i3 %h_1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 134 'call' 'call_ln72' <Predicate = (icmp_ln72)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW, i3 %h_1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 135 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 25> <Delay = 1.90>
ST_34 : Operation 136 [1/1] (0.67ns)   --->   "%add_ln72 = add i3 %h_1, i3 1" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 136 'add' 'add_ln72' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 137 [2/2] (1.23ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln72, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 137 'call' 'call_ln72' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 26> <Delay = 1.77>
ST_35 : Operation 138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 138 'speclooptripcount' 'speclooptripcount_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_35 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 139 'specloopname' 'specloopname_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_35 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln72, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 140 'call' 'call_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 141 [1/1] (0.67ns)   --->   "%add_ln72_1 = add i3 %h_1, i3 2" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 141 'add' 'add_ln72_1' <Predicate = (icmp_ln72)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 142 [1/1] (0.67ns)   --->   "%icmp_ln72_1 = icmp_ult  i3 %add_ln72_1, i3 5" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 142 'icmp' 'icmp_ln72_1' <Predicate = (icmp_ln72)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72_1, void %_Z23export_output_buffer_c3PA5_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi8ELi1ELS0_5ELS1_3ELi0EEii.exit, void %for.body8.2.i.i.preheader" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 143 'br' 'br_ln72' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_35 : Operation 144 [1/1] (0.67ns)   --->   "%add_ln72_2 = add i3 %h_1, i3 3" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 144 'add' 'add_ln72_2' <Predicate = (icmp_ln72 & icmp_ln72_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 145 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_2, i8 5" [src/conv3.cpp:32]   --->   Operation 145 'add' 'add_ln32' <Predicate = (!icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv3.cpp:32]   --->   Operation 146 'store' 'store_ln32' <Predicate = (!icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.42>
ST_35 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_IN" [src/conv3.cpp:32]   --->   Operation 147 'br' 'br_ln32' <Predicate = (!icmp_ln72_1) | (!icmp_ln72)> <Delay = 0.00>

State 36 <SV = 27> <Delay = 1.23>
ST_36 : Operation 148 [2/2] (1.23ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln72_1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 148 'call' 'call_ln72' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 28> <Delay = 0.00>
ST_37 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln72 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln72_1, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i32 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 149 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln72 = br void %CLEARW.0.i.i" [src/conv3.cpp:72->src/conv3.cpp:152->src/conv3.cpp:65]   --->   Operation 150 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ weight_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                         (alloca           ) [ 01111111111111111111111111111111111111]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000]
specmemcore_ln19          (specmemcore      ) [ 00000000000000000000000000000000000000]
specmemcore_ln19          (specmemcore      ) [ 00000000000000000000000000000000000000]
output_ftmap_read         (read             ) [ 00111111111111111111111111111111111111]
conv3_biases_0_0_val_read (read             ) [ 00000000000000000000000000000000000000]
conv3_weights_read        (read             ) [ 00000000000000000000000000000000000000]
input_ftmap_read          (read             ) [ 00111111111111111111111111111111111111]
shl_ln                    (bitconcatenate   ) [ 00111111111111111111111111111111111111]
trunc_ln                  (partselect       ) [ 00111111111111111111111111111111111111]
sext_ln119                (sext             ) [ 00000000000000000000000000000000000000]
w3_addr                   (getelementptr    ) [ 00111111111111111111111111111111111111]
store_ln32                (store            ) [ 00000000000000000000000000000000000000]
br_ln32                   (br               ) [ 00000000000000000000000000000000000000]
h_2                       (load             ) [ 00011111111111111111111111111111111111]
icmp_ln32                 (icmp             ) [ 00111111111111111111111111111111111111]
br_ln32                   (br               ) [ 00000000000000000000000000000000000000]
ret_ln68                  (ret              ) [ 00000000000000000000000000000000000000]
empty                     (readreq          ) [ 00000000000000000000000000000000000000]
call_ln35                 (call             ) [ 00000000000000000000000000000000000000]
call_ln119                (call             ) [ 00000000000000000000000000000000000000]
zext_ln132                (zext             ) [ 00000000000000011111111111111111000000]
speclooptripcount_ln32    (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln32         (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln0                  (call             ) [ 00000000000000000000000000000000000000]
br_ln136                  (br               ) [ 00111111111111111111111111111111111111]
bh                        (phi              ) [ 00000000000000011111111100000000000000]
icmp_ln136                (icmp             ) [ 00111111111111111111111111111111111111]
br_ln136                  (br               ) [ 00000000000000000000000000000000000000]
zext_ln136                (zext             ) [ 00000000000000000000000000000000000000]
add_ln139                 (add              ) [ 00000000000000000000000000000000000000]
shl_ln2                   (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln139                (zext             ) [ 00000000000000000000000000000000000000]
shl_ln139_1               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln139_1              (zext             ) [ 00000000000000000000000000000000000000]
sub_ln139                 (sub              ) [ 00000000000000000000000000000000000000]
sext_ln139                (sext             ) [ 00000000000000000000000000000000000000]
add_ln139_1               (add              ) [ 00000000000000000000000000000000000000]
trunc_ln4                 (partselect       ) [ 00000000000000001110000000000000000000]
or_ln139                  (or               ) [ 00000000000000001111111111100000000000]
zext_ln139_2              (zext             ) [ 00000000000000000000000000000000000000]
add_ln139_2               (add              ) [ 00000000000000000000000000000000000000]
shl_ln139_2               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln139_3              (zext             ) [ 00000000000000000000000000000000000000]
shl_ln139_3               (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln139_4              (zext             ) [ 00000000000000000000000000000000000000]
sub_ln139_1               (sub              ) [ 00000000000000000000000000000000000000]
sext_ln139_1              (sext             ) [ 00000000000000000000000000000000000000]
add_ln139_3               (add              ) [ 00000000000000001111111100000000000000]
call_ln136                (call             ) [ 00000000000000000000000000000000000000]
sext_ln149                (sext             ) [ 00000000000000000000000000000000000000]
o_addr                    (getelementptr    ) [ 00111111111111110111111111111111111111]
empty_247                 (writereq         ) [ 00000000000000000000000000000000000000]
call_ln149                (call             ) [ 00000000000000000000000000000000000000]
speclooptripcount_ln136   (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln136        (specloopname     ) [ 00000000000000000000000000000000000000]
empty_248                 (writeresp        ) [ 00000000000000000000000000000000000000]
icmp_ln136_1              (icmp             ) [ 00111111111111111111111111111111111111]
br_ln136                  (br               ) [ 00000000000000000000000000000000000000]
trunc_ln149_1             (partselect       ) [ 00000000000000000000000011100000000000]
add_ln136                 (add              ) [ 00111111111111110000000011111111111111]
br_ln72                   (br               ) [ 00111111111111111111111111111111111111]
call_ln139                (call             ) [ 00000000000000000000000000000000000000]
sext_ln149_1              (sext             ) [ 00000000000000000000000000000000000000]
o_addr_1                  (getelementptr    ) [ 00000000000000000000000001111111000000]
empty_249                 (writereq         ) [ 00000000000000000000000000000000000000]
call_ln149                (call             ) [ 00000000000000000000000000000000000000]
empty_250                 (writeresp        ) [ 00000000000000000000000000000000000000]
br_ln136                  (br               ) [ 00111111111111111111111111111111111111]
h_1                       (phi              ) [ 00000000000000000000000000000000111100]
icmp_ln72                 (icmp             ) [ 00111111111111111111111111111111111111]
br_ln72                   (br               ) [ 00000000000000000000000000000000000000]
call_ln72                 (call             ) [ 00000000000000000000000000000000000000]
add_ln72                  (add              ) [ 00111111111111111111111111111111100111]
speclooptripcount_ln72    (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln72         (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln72                 (call             ) [ 00000000000000000000000000000000000000]
add_ln72_1                (add              ) [ 00000000000000000000000000000000000011]
icmp_ln72_1               (icmp             ) [ 00111111111111111111111111111111111111]
br_ln72                   (br               ) [ 00000000000000000000000000000000000000]
add_ln72_2                (add              ) [ 00111111111111111111111111111111100011]
add_ln32                  (add              ) [ 00000000000000000000000000000000000000]
store_ln32                (store            ) [ 00000000000000000000000000000000000000]
br_ln32                   (br               ) [ 00000000000000000000000000000000000000]
call_ln72                 (call             ) [ 00000000000000000000000000000000000000]
br_ln72                   (br               ) [ 00111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i8.i22"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_buffer_c3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_WEIGHTI_WEIGHTK_L"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_IN_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW3"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="h_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="output_ftmap_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv3_biases_0_0_val_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="conv3_weights_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="input_ftmap_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_readreq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_writeresp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="9" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_247/16 empty_248/19 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_writeresp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="9" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_249/24 empty_250/27 "/>
</bind>
</comp>

<comp id="195" class="1005" name="bh_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="1"/>
<pin id="197" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="bh_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/15 "/>
</bind>
</comp>

<comp id="207" class="1005" name="h_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="1"/>
<pin id="209" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_1 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="h_1_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_1/32 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_load_input_buffer_c3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="64" slack="10"/>
<pin id="223" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="224" dir="0" index="4" bw="32" slack="0"/>
<pin id="225" dir="0" index="5" bw="32" slack="0"/>
<pin id="226" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/11 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="0" index="2" bw="63" slack="10"/>
<pin id="235" dir="0" index="3" bw="16" slack="0"/>
<pin id="236" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln119/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_conv3_Pipeline_IN_ROW_COL_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="0" index="3" bw="32" slack="0"/>
<pin id="245" dir="0" index="4" bw="32" slack="0"/>
<pin id="246" dir="0" index="5" bw="16" slack="0"/>
<pin id="247" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_conv3_Pipeline_RELU_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="0" index="2" bw="30" slack="14"/>
<pin id="258" dir="0" index="3" bw="30" slack="14"/>
<pin id="259" dir="0" index="4" bw="32" slack="0"/>
<pin id="260" dir="0" index="5" bw="32" slack="0"/>
<pin id="261" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln136/15 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_conv3_Pipeline_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="62" slack="2"/>
<pin id="270" dir="0" index="3" bw="3" slack="2"/>
<pin id="271" dir="0" index="4" bw="32" slack="0"/>
<pin id="272" dir="0" index="5" bw="32" slack="0"/>
<pin id="273" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/17 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_conv3_Pipeline_RELU1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="3" slack="8"/>
<pin id="282" dir="0" index="2" bw="30" slack="22"/>
<pin id="283" dir="0" index="3" bw="30" slack="22"/>
<pin id="284" dir="0" index="4" bw="32" slack="0"/>
<pin id="285" dir="0" index="5" bw="32" slack="0"/>
<pin id="286" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln139/23 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_conv3_Pipeline_6_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="62" slack="2"/>
<pin id="294" dir="0" index="3" bw="3" slack="10"/>
<pin id="295" dir="0" index="4" bw="32" slack="0"/>
<pin id="296" dir="0" index="5" bw="32" slack="0"/>
<pin id="297" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/25 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_conv3_Pipeline_CLEARW_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="0" index="2" bw="32" slack="0"/>
<pin id="306" dir="0" index="3" bw="32" slack="0"/>
<pin id="307" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/32 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_conv3_Pipeline_CLEARW2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="0" index="3" bw="32" slack="0"/>
<pin id="317" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/34 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_conv3_Pipeline_CLEARW3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="0" slack="0"/>
<pin id="323" dir="0" index="1" bw="3" slack="1"/>
<pin id="324" dir="0" index="2" bw="32" slack="0"/>
<pin id="325" dir="0" index="3" bw="32" slack="0"/>
<pin id="326" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/36 "/>
</bind>
</comp>

<comp id="330" class="1004" name="shl_ln_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="30" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="30" slack="14"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="63" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="0" index="3" bw="7" slack="0"/>
<pin id="343" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln119_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="63" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="w3_addr_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_addr/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln32_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="h_2_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_2/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln32_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln132_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="374" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/14 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln136_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="3" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/15 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln136_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/15 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln139_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="1"/>
<pin id="388" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/15 "/>
</bind>
</comp>

<comp id="390" class="1004" name="shl_ln2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="19" slack="0"/>
<pin id="392" dir="0" index="1" bw="9" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/15 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln139_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="19" slack="0"/>
<pin id="400" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/15 "/>
</bind>
</comp>

<comp id="402" class="1004" name="shl_ln139_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="9" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln139_1/15 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln139_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="11" slack="0"/>
<pin id="412" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_1/15 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sub_ln139_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="19" slack="0"/>
<pin id="416" dir="0" index="1" bw="11" slack="0"/>
<pin id="417" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln139/15 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sext_ln139_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="20" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/15 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln139_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="20" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="14"/>
<pin id="427" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_1/15 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln4_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="62" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="0"/>
<pin id="432" dir="0" index="2" bw="3" slack="0"/>
<pin id="433" dir="0" index="3" bw="7" slack="0"/>
<pin id="434" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/15 "/>
</bind>
</comp>

<comp id="439" class="1004" name="or_ln139_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln139/15 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln139_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_2/15 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln139_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="1"/>
<pin id="452" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_2/15 "/>
</bind>
</comp>

<comp id="454" class="1004" name="shl_ln139_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="19" slack="0"/>
<pin id="456" dir="0" index="1" bw="9" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln139_2/15 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln139_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="19" slack="0"/>
<pin id="464" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_3/15 "/>
</bind>
</comp>

<comp id="466" class="1004" name="shl_ln139_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="0"/>
<pin id="468" dir="0" index="1" bw="9" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln139_3/15 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln139_4_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="0"/>
<pin id="476" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_4/15 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sub_ln139_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="19" slack="0"/>
<pin id="480" dir="0" index="1" bw="11" slack="0"/>
<pin id="481" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln139_1/15 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln139_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="20" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139_1/15 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln139_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="20" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="14"/>
<pin id="491" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139_3/15 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln149_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="62" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149/16 "/>
</bind>
</comp>

<comp id="496" class="1004" name="o_addr_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="0"/>
<pin id="499" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr/16 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln136_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="8"/>
<pin id="505" dir="0" index="1" bw="3" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136_1/23 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln149_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="62" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="8"/>
<pin id="511" dir="0" index="2" bw="3" slack="0"/>
<pin id="512" dir="0" index="3" bw="7" slack="0"/>
<pin id="513" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln149_1/23 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln136_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="8"/>
<pin id="519" dir="0" index="1" bw="3" slack="0"/>
<pin id="520" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/23 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln149_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="62" slack="1"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln149_1/24 "/>
</bind>
</comp>

<comp id="526" class="1004" name="o_addr_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="0"/>
<pin id="528" dir="0" index="1" bw="64" slack="0"/>
<pin id="529" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr_1/24 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln72_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="0"/>
<pin id="535" dir="0" index="1" bw="3" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/32 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln72_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="2"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/34 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln72_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="3"/>
<pin id="548" dir="0" index="1" bw="3" slack="0"/>
<pin id="549" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/35 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln72_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="0"/>
<pin id="554" dir="0" index="1" bw="3" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_1/35 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln72_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="3"/>
<pin id="560" dir="0" index="1" bw="3" slack="0"/>
<pin id="561" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_2/35 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln32_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="566" dir="0" index="1" bw="4" slack="0"/>
<pin id="567" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/35 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln32_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="8" slack="26"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/35 "/>
</bind>
</comp>

<comp id="574" class="1005" name="h_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="581" class="1005" name="output_ftmap_read_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="64" slack="14"/>
<pin id="583" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="587" class="1005" name="input_ftmap_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="10"/>
<pin id="589" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="592" class="1005" name="shl_ln_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="30" slack="14"/>
<pin id="594" dir="1" index="1" bw="30" slack="14"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="600" class="1005" name="trunc_ln_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="63" slack="10"/>
<pin id="602" dir="1" index="1" bw="63" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="605" class="1005" name="w3_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="2"/>
<pin id="607" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="w3_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="zext_ln132_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="9" slack="1"/>
<pin id="618" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln132 "/>
</bind>
</comp>

<comp id="622" class="1005" name="icmp_ln136_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="8"/>
<pin id="624" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="626" class="1005" name="trunc_ln4_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="62" slack="1"/>
<pin id="628" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="632" class="1005" name="or_ln139_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="8"/>
<pin id="634" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="or_ln139 "/>
</bind>
</comp>

<comp id="639" class="1005" name="add_ln139_3_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="8"/>
<pin id="641" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln139_3 "/>
</bind>
</comp>

<comp id="644" class="1005" name="o_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="3"/>
<pin id="646" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr "/>
</bind>
</comp>

<comp id="652" class="1005" name="trunc_ln149_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="62" slack="1"/>
<pin id="654" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln149_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="add_ln136_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="1"/>
<pin id="660" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln136 "/>
</bind>
</comp>

<comp id="663" class="1005" name="o_addr_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="3"/>
<pin id="665" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="icmp_ln72_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="3"/>
<pin id="670" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="672" class="1005" name="add_ln72_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="1"/>
<pin id="674" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="677" class="1005" name="add_ln72_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="1"/>
<pin id="679" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="add_ln72_2_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="3" slack="1"/>
<pin id="687" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="60" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="74" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="76" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="112" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="114" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="186"><net_src comp="118" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="192"><net_src comp="112" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="114" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="194"><net_src comp="118" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="92" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="92" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="227"><net_src comp="78" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="219" pin=4"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="219" pin=5"/></net>

<net id="237"><net_src comp="80" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="248"><net_src comp="82" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="240" pin=4"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="240" pin=5"/></net>

<net id="262"><net_src comp="96" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="199" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="254" pin=5"/></net>

<net id="274"><net_src comp="116" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="195" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="266" pin=4"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="266" pin=5"/></net>

<net id="287"><net_src comp="124" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="20" pin="0"/><net_sink comp="279" pin=4"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="279" pin=5"/></net>

<net id="298"><net_src comp="128" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="10" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="20" pin="0"/><net_sink comp="290" pin=4"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="290" pin=5"/></net>

<net id="308"><net_src comp="130" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="211" pin="4"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="20" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="132" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="20" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="327"><net_src comp="142" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="154" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="344"><net_src comp="66" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="160" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="338" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="4" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="70" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="379"><net_src comp="199" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="94" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="199" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="98" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="385" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="100" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="102" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="385" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="104" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="398" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="106" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="424" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="108" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="68" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="443"><net_src comp="199" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="110" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="98" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="100" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="102" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="449" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="104" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="462" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="500"><net_src comp="10" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="502"><net_src comp="496" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="507"><net_src comp="94" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="106" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="108" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="516"><net_src comp="68" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="521"><net_src comp="195" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="126" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="530"><net_src comp="10" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="526" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="537"><net_src comp="211" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="94" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="207" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="110" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="539" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="550"><net_src comp="207" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="126" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="94" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="207" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="138" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="140" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="144" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="584"><net_src comp="148" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="590"><net_src comp="166" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="595"><net_src comp="330" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="254" pin=3"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="279" pin=3"/></net>

<net id="603"><net_src comp="338" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="608"><net_src comp="352" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="619"><net_src comp="372" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="625"><net_src comp="375" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="429" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="635"><net_src comp="439" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="290" pin=3"/></net>

<net id="642"><net_src comp="488" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="647"><net_src comp="496" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="655"><net_src comp="508" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="661"><net_src comp="517" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="666"><net_src comp="526" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="671"><net_src comp="533" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="539" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="680"><net_src comp="546" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="688"><net_src comp="558" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="211" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i3 | {}
	Port: w3 | {}
	Port: o | {16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
	Port: conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3 | {11 12 }
	Port: conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2 | {11 12 }
	Port: weight_buffer_0 | {11 12 }
	Port: conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1 | {13 14 15 16 23 24 32 33 34 35 36 37 }
	Port: conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255 | {13 14 15 16 23 24 32 33 34 35 36 37 }
 - Input state : 
	Port: conv3 : i3 | {11 12 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : w3 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : o | {}
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3 | {13 14 }
	Port: conv3 : conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2 | {13 14 }
	Port: conv3 : weight_buffer_0 | {13 14 }
	Port: conv3 : conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1 | {13 14 15 16 17 18 23 24 25 26 }
	Port: conv3 : conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255 | {13 14 15 16 17 18 23 24 25 26 }
  - Chain level:
	State 1
		sext_ln119 : 1
		w3_addr : 2
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		icmp_ln136 : 1
		br_ln136 : 2
		zext_ln136 : 1
		call_ln136 : 1
		add_ln139 : 2
		shl_ln2 : 3
		zext_ln139 : 4
		shl_ln139_1 : 3
		zext_ln139_1 : 4
		sub_ln139 : 5
		sext_ln139 : 6
		add_ln139_1 : 7
		trunc_ln4 : 8
		or_ln139 : 1
		zext_ln139_2 : 1
		add_ln139_2 : 2
		shl_ln139_2 : 3
		zext_ln139_3 : 4
		shl_ln139_3 : 3
		zext_ln139_4 : 4
		sub_ln139_1 : 5
		sext_ln139_1 : 6
		add_ln139_3 : 7
	State 16
		o_addr : 1
		empty_247 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		br_ln136 : 1
	State 24
		o_addr_1 : 1
		empty_249 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		icmp_ln72 : 1
		br_ln72 : 2
		call_ln72 : 1
	State 33
	State 34
		call_ln72 : 1
	State 35
		icmp_ln72_1 : 1
		br_ln72 : 2
		store_ln32 : 1
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |       grp_load_input_buffer_c3_fu_219       |    1    | 3.95182 |   8404  |   4474  |
|          | grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_231 |    0    |    0    |    61   |   203   |
|          |     grp_conv3_Pipeline_IN_ROW_COL_fu_240    |    15   | 17.6289 |   5537  |   9533  |
|          |        grp_conv3_Pipeline_RELU_fu_254       |    0    |  0.854  |   100   |   165   |
|   call   |         grp_conv3_Pipeline_4_fu_266         |    0    |  0.854  |   158   |    57   |
|          |       grp_conv3_Pipeline_RELU1_fu_279       |    0    |  0.854  |   100   |   165   |
|          |         grp_conv3_Pipeline_6_fu_290         |    0    |  0.854  |   158   |    57   |
|          |       grp_conv3_Pipeline_CLEARW_fu_302      |    0    |    0    |    8    |    30   |
|          |      grp_conv3_Pipeline_CLEARW2_fu_312      |    0    |    0    |    8    |    30   |
|          |      grp_conv3_Pipeline_CLEARW3_fu_321      |    0    |    0    |    8    |    30   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               add_ln139_fu_385              |    0    |    0    |    0    |    15   |
|          |              add_ln139_1_fu_424             |    0    |    0    |    0    |    71   |
|          |              add_ln139_2_fu_449             |    0    |    0    |    0    |    15   |
|          |              add_ln139_3_fu_488             |    0    |    0    |    0    |    71   |
|    add   |               add_ln136_fu_517              |    0    |    0    |    0    |    10   |
|          |               add_ln72_fu_539               |    0    |    0    |    0    |    10   |
|          |              add_ln72_1_fu_546              |    0    |    0    |    0    |    10   |
|          |              add_ln72_2_fu_558              |    0    |    0    |    0    |    10   |
|          |               add_ln32_fu_564               |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln32_fu_366              |    0    |    0    |    0    |    15   |
|          |              icmp_ln136_fu_375              |    0    |    0    |    0    |    10   |
|   icmp   |             icmp_ln136_1_fu_503             |    0    |    0    |    0    |    10   |
|          |               icmp_ln72_fu_533              |    0    |    0    |    0    |    10   |
|          |              icmp_ln72_1_fu_552             |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    sub   |               sub_ln139_fu_414              |    0    |    0    |    0    |    26   |
|          |              sub_ln139_1_fu_478             |    0    |    0    |    0    |    26   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |        output_ftmap_read_read_fu_148        |    0    |    0    |    0    |    0    |
|   read   |    conv3_biases_0_0_val_read_read_fu_154    |    0    |    0    |    0    |    0    |
|          |        conv3_weights_read_read_fu_160       |    0    |    0    |    0    |    0    |
|          |         input_ftmap_read_read_fu_166        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_172             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_179            |    0    |    0    |    0    |    0    |
|          |             grp_writeresp_fu_187            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                shl_ln_fu_330                |    0    |    0    |    0    |    0    |
|          |                shl_ln2_fu_390               |    0    |    0    |    0    |    0    |
|bitconcatenate|              shl_ln139_1_fu_402             |    0    |    0    |    0    |    0    |
|          |              shl_ln139_2_fu_454             |    0    |    0    |    0    |    0    |
|          |              shl_ln139_3_fu_466             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln_fu_338               |    0    |    0    |    0    |    0    |
|partselect|               trunc_ln4_fu_429              |    0    |    0    |    0    |    0    |
|          |             trunc_ln149_1_fu_508            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln119_fu_348              |    0    |    0    |    0    |    0    |
|          |              sext_ln139_fu_420              |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln139_1_fu_484             |    0    |    0    |    0    |    0    |
|          |              sext_ln149_fu_493              |    0    |    0    |    0    |    0    |
|          |             sext_ln149_1_fu_523             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln132_fu_372              |    0    |    0    |    0    |    0    |
|          |              zext_ln136_fu_381              |    0    |    0    |    0    |    0    |
|          |              zext_ln139_fu_398              |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln139_1_fu_410             |    0    |    0    |    0    |    0    |
|          |             zext_ln139_2_fu_445             |    0    |    0    |    0    |    0    |
|          |             zext_ln139_3_fu_462             |    0    |    0    |    0    |    0    |
|          |             zext_ln139_4_fu_474             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    or    |               or_ln139_fu_439               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    16   | 24.9967 |  14542  |  15078  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln136_reg_658    |    3   |
|   add_ln139_3_reg_639   |   64   |
|    add_ln72_1_reg_677   |    3   |
|    add_ln72_2_reg_685   |    3   |
|     add_ln72_reg_672    |    3   |
|        bh_reg_195       |    3   |
|       h_1_reg_207       |    3   |
|        h_reg_574        |    8   |
|    icmp_ln136_reg_622   |    1   |
|    icmp_ln72_reg_668    |    1   |
| input_ftmap_read_reg_587|   64   |
|     o_addr_1_reg_663    |   32   |
|      o_addr_reg_644     |   32   |
|     or_ln139_reg_632    |    3   |
|output_ftmap_read_reg_581|   64   |
|      shl_ln_reg_592     |   30   |
|  trunc_ln149_1_reg_652  |   62   |
|    trunc_ln4_reg_626    |   62   |
|     trunc_ln_reg_600    |   63   |
|     w3_addr_reg_605     |   16   |
|    zext_ln132_reg_616   |    9   |
+-------------------------+--------+
|          Total          |   529  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|        grp_writeresp_fu_179       |  p0  |   2  |   1  |    2   |
|        grp_writeresp_fu_179       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_writeresp_fu_187       |  p0  |   2  |   1  |    2   |
|        grp_writeresp_fu_187       |  p1  |   2  |  32  |   64   ||    9    |
|             bh_reg_195            |  p0  |   2  |   3  |    6   ||    9    |
|            h_1_reg_207            |  p0  |   2  |   3  |    6   ||    9    |
| grp_conv3_Pipeline_CLEARW2_fu_312 |  p1  |   2  |   3  |    6   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   150  ||  2.989  ||    45   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   24   |  14542 |  15078 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   529  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   27   |  15071 |  15123 |
+-----------+--------+--------+--------+--------+
