set MSIP_PROJ_ROOT $env(MSIP_PROJ_ROOT)
set PROJ_HOME $MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName
set extractNetlistDir $PROJ_HOME/design/$metalStack/netlist/extract/$cellName/rcxt
set defaultP4Dir "$MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName/design/$metalStack"
set tech ss7hpp-18

## PVT information 

set cornerData(ffpg0p825v125c) {VDD 0.825,TEMP 125,VDDQ 1.15,VAA 1.8,mos mos_ffpg,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ffpg,res res_f,xType rcc,beol typical,scPvt ffpg0p825v125c}
set cornerData(ffpg0p825vn40c) {VDD 0.825,TEMP -40,VDDQ 1.15,VAA 1.8,mos mos_ffpg,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ffpg,res res_f,xType rcc,beol typical,scPvt ffpg0p825vn40c}
set cornerData(fsg0p675v125c) {VDD 0.675,TEMP 125,VDDQ 1.05,VAA 1.8,mos mos_fsg,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_fsg,res res_f,xType rcc,beol typical,scPvt fsg0p675v125c}
set cornerData(fsg0p675vn40c) {VDD 0.675,TEMP -40,VDDQ 1.05,VAA 1.8,mos mos_fsg,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_fsg,res res_f,xType rcc,beol typical,scPvt fsg0p675vn40c}
set cornerData(sfg0p675v125c) {VDD 0.675,TEMP 125,VDDQ 1.05,VAA 1.8,mos mos_sfg,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_sfg,res res_f,xType rcc,beol typical,scPvt sfg0p675v125c}
set cornerData(sfg0p675vn40c) {VDD 0.675,TEMP -40,VDDQ 1.05,VAA 1.8,mos mos_sfg,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_sfg,res res_f,xType rcc,beol typical,scPvt sfg0p675vn40c}
set cornerData(sspg0p675v125c) {VDD 0.675,TEMP 125,VDDQ 1.05,VAA 1.8,mos mos_sspg,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_sspg,res res_s,xType rcc,beol typical,scPvt sspg0p675v125c}
set cornerData(sspg0p675vn40c) {VDD 0.675,TEMP -40,VDDQ 1.05,VAA 1.8,mos mos_sspg,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_sspg,res res_s,xType rcc,beol typical,scPvt sspg0p675vn40c}
set cornerData(sspg0p765v125c) {VDD 0.765,TEMP 125,VDDQ 1.05,VAA 1.8,mos mos_sspg,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_sspg,res res_s,xType rcc,beol typical,scPvt sspg0p765v125c}
set cornerData(sspg0p825v125c) {VDD 0.825,TEMP 125,VDDQ 1.15,VAA 1.8,mos mos_sspg,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_sspg,res res_s,xType rcc,beol typical,scPvt sspg0p825v125c}
set cornerData(tt0p75v25c) {VDD 0.75,TEMP 25,VDDQ 1.1,VAA 1.8,mos mos_tt,bjt bip_t,cap cap_t,diode dio_t,moscap_hv nmoscaphv_t,moscap nmoscap_t,mos_hv moshv_tt,res res_t,xType rcc,beol typical,scPvt tt0p75v25c}
set cornerData(tt0p75v85c) {VDD 0.75,TEMP 85,VDDQ 1.1,VAA 1.8,mos mos_tt,bjt bip_t,cap cap_t,diode dio_t,moscap_hv nmoscaphv_t,moscap nmoscap_t,mos_hv moshv_tt,res res_t,xType rcc,beol typical,scPvt tt0p75v85c}
set pvtCorners {ffpg0p825v125c ffpg0p825vn40c fsg0p675v125c fsg0p675vn40c sfg0p675v125c sfg0p675vn40c sspg0p675v125c sspg0p675vn40c sspg0p825v125c tt0p75v25c tt0p75v85c}
set modelLibs {mos bjt cap diode moscap_hv moscap mos_hv res}

##############################################
set supplyPins {VDD VDDQ VAA}
set groundPins {VSS}
set pininfoRelatedPowerAuto {^VIO_ VDDQ}
set pininfoRelatedPowerAuto {^VAA_ VAA}
set defaultRelatedPower VDD
set defaultRelatedGround VSS
##  Common nt source files. Probably under p4 control
set ntSourceDir $PROJ_HOME/design/macro/$cellName/nt
set ntConstraintsFile $ntSourceDir/constraints.tcl
set ntExceptionsFile $ntSourceDir/exceptions.tcl
set ntPrecheckFile $ntSourceDir/precheck.tcl
set ntPrecheckTopoFile $ntSourceDir/prechecktopo.tcl
set ntPrematchTopoFile $ntSourceDir/prematchtopo.tcl
set ntUserSettingFile $ntSourceDir/user_setting.tcl
set equivFile $ntSourceDir/$cellName.equiv
set pininfoFile $ntSourceDir/$cellName.pininfoNT
##  Munge config for fixing up non-pg lib.
##  These will default if not provided.
#set ntMungeConfig $ntSourceDir/$cellName.mungeCfg
#set ntMungeConfigPG $ntSourceDir/$cellName.pg.mungeCfg
set scriptDir /slowfs/us01dwt3p297/hoda/projects/ddr54/d822-ddr54-ss7hpp-18/latest/design/timing/nt/ntFiles
set modelDir  $PROJ_HOME/cad/models/hspice
##  Assumed that for each of these, there will be a PVT.db
## Updated 7/5/2016, jdc
## temporary update until AM04->US01 sync completes--jsf

# STD CELL LOCATION  for lvf timing
lappend stdCellLibList /slowfs/us01dwt2p787/STDCELL_NTlibs/ss7hpp/IRL98860_SS7HPP_DDR_PHY_merged_library_CQv2p0/sa07nhpvlogl08hdd060f/liberty/logic_synth_lvf_nt  
lappend stdCellLibList /slowfs/us01dwt2p787/STDCELL_NTlibs/ss7hpp/IRL98860_SS7HPP_DDR_PHY_merged_library_CQv2p0/sa07nhpllogl08hdd060f/liberty/logic_synth_lvf_nt 
lappend stdCellLibList /slowfs/us01dwt2p787/STDCELL_NTlibs/ss7hpp/IRL98860_SS7HPP_DDR_PHY_merged_library_CQv2p0/sa07nhpslogl08hdd060f/liberty/logic_synth_lvf_nt 

# STD CELL LOCATION  for NLDM timing
#lappend stdCellLibList /slowfs/us01dwt2p787/STDCELL_NTlibs/ss7hpp/IRL98860_SS7HPP_DDR_PHY_merged_library_CQv2p0/sa07nhpvlogl08hdd060f/liberty/logic_synth_nt  
#lappend stdCellLibList /slowfs/us01dwt2p787/STDCELL_NTlibs/ss7hpp/IRL98860_SS7HPP_DDR_PHY_merged_library_CQv2p0/sa07nhpllogl08hdd060f/liberty/logic_synth_nt 
#lappend stdCellLibList /slowfs/us01dwt2p787/STDCELL_NTlibs/ss7hpp/IRL98860_SS7HPP_DDR_PHY_merged_library_CQv2p0/sa07nhpslogl08hdd060f/liberty/logic_synth_nt 


set mungeScript $MSIP_PROJ_ROOT/alpha/alpha_common/bin/Munge_nanotime.pl
set ntMungeConfigHdr $PROJ_HOME/design/timing/nt/ntFiles/ntMungeConfigHdr.txt
set extraDeviceModels $PROJ_HOME/design/timing/nt/ntFiles/extraDeviceModels.sp
set spiceNetlist $PROJ_HOME/design/$metalStack/netlist/$libName/$cellName/sim/${cellName}_$tech.sp
##  By default, pbsa is on for internal timing, off for etm
set ntEnablePbsa_internal true
set ntEnablePbsa_etm false
##  Used to fix value for oc_global_voltage in NT.  Typically VDD, unless there is no VDD.
set oc_global_supply VDD
## NT version (Updated to NT 2016.12-SP2-1 release onwards to support CERBERUS environment)
set ntVersion nt/2021.06
