INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wufisher/hub/cs_riscv_exp/cu/mycpu/mycpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wufisher/hub/cs_riscv_exp/cu/mycpu/mycpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wufisher/hub/cs_riscv_exp/cu/mycpu/mycpu.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wufisher/hub/cs_riscv_exp/cu/mycpu/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
