
UART001_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005324  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080055bc  080055bc  000065bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055f4  080055f4  00007010  2**0
                  CONTENTS
  4 .ARM          00000008  080055f4  080055f4  000065f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055fc  080055fc  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055fc  080055fc  000065fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005600  08005600  00006600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08005604  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  24000010  08005614  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240000d8  08005614  000070d8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fab4  00000000  00000000  0000703e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e5f  00000000  00000000  00016af2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b00  00000000  00000000  00018958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000872  00000000  00000000  00019458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003e415  00000000  00000000  00019cca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f0f2  00000000  00000000  000580df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0019452e  00000000  00000000  000671d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001fb6ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d04  00000000  00000000  001fb744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001fe448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080055a4 	.word	0x080055a4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	080055a4 	.word	0x080055a4

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96a 	b.w	80005c4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	460c      	mov	r4, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14e      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000314:	4694      	mov	ip, r2
 8000316:	458c      	cmp	ip, r1
 8000318:	4686      	mov	lr, r0
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	d962      	bls.n	80003e6 <__udivmoddi4+0xde>
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0320 	rsb	r3, r2, #32
 8000326:	4091      	lsls	r1, r2
 8000328:	fa20 f303 	lsr.w	r3, r0, r3
 800032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000330:	4319      	orrs	r1, r3
 8000332:	fa00 fe02 	lsl.w	lr, r0, r2
 8000336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033a:	fa1f f68c 	uxth.w	r6, ip
 800033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000346:	fb07 1114 	mls	r1, r7, r4, r1
 800034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034e:	fb04 f106 	mul.w	r1, r4, r6
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f104 30ff 	add.w	r0, r4, #4294967295
 800035e:	f080 8112 	bcs.w	8000586 <__udivmoddi4+0x27e>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 810f 	bls.w	8000586 <__udivmoddi4+0x27e>
 8000368:	3c02      	subs	r4, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb1 f0f7 	udiv	r0, r1, r7
 8000376:	fb07 1110 	mls	r1, r7, r0, r1
 800037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037e:	fb00 f606 	mul.w	r6, r0, r6
 8000382:	429e      	cmp	r6, r3
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x94>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 31ff 	add.w	r1, r0, #4294967295
 800038e:	f080 80fc 	bcs.w	800058a <__udivmoddi4+0x282>
 8000392:	429e      	cmp	r6, r3
 8000394:	f240 80f9 	bls.w	800058a <__udivmoddi4+0x282>
 8000398:	4463      	add	r3, ip
 800039a:	3802      	subs	r0, #2
 800039c:	1b9b      	subs	r3, r3, r6
 800039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003a2:	2100      	movs	r1, #0
 80003a4:	b11d      	cbz	r5, 80003ae <__udivmoddi4+0xa6>
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	2200      	movs	r2, #0
 80003aa:	e9c5 3200 	strd	r3, r2, [r5]
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d905      	bls.n	80003c2 <__udivmoddi4+0xba>
 80003b6:	b10d      	cbz	r5, 80003bc <__udivmoddi4+0xb4>
 80003b8:	e9c5 0100 	strd	r0, r1, [r5]
 80003bc:	2100      	movs	r1, #0
 80003be:	4608      	mov	r0, r1
 80003c0:	e7f5      	b.n	80003ae <__udivmoddi4+0xa6>
 80003c2:	fab3 f183 	clz	r1, r3
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d146      	bne.n	8000458 <__udivmoddi4+0x150>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xcc>
 80003ce:	4290      	cmp	r0, r2
 80003d0:	f0c0 80f0 	bcc.w	80005b4 <__udivmoddi4+0x2ac>
 80003d4:	1a86      	subs	r6, r0, r2
 80003d6:	eb64 0303 	sbc.w	r3, r4, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d0e6      	beq.n	80003ae <__udivmoddi4+0xa6>
 80003e0:	e9c5 6300 	strd	r6, r3, [r5]
 80003e4:	e7e3      	b.n	80003ae <__udivmoddi4+0xa6>
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	f040 8090 	bne.w	800050c <__udivmoddi4+0x204>
 80003ec:	eba1 040c 	sub.w	r4, r1, ip
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	fa1f f78c 	uxth.w	r7, ip
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000402:	fb08 4416 	mls	r4, r8, r6, r4
 8000406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040a:	fb07 f006 	mul.w	r0, r7, r6
 800040e:	4298      	cmp	r0, r3
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x11c>
 8000412:	eb1c 0303 	adds.w	r3, ip, r3
 8000416:	f106 34ff 	add.w	r4, r6, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x11a>
 800041c:	4298      	cmp	r0, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 8000422:	4626      	mov	r6, r4
 8000424:	1a1c      	subs	r4, r3, r0
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb4 f0f8 	udiv	r0, r4, r8
 800042e:	fb08 4410 	mls	r4, r8, r0, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb00 f707 	mul.w	r7, r0, r7
 800043a:	429f      	cmp	r7, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x148>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 34ff 	add.w	r4, r0, #4294967295
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x146>
 8000448:	429f      	cmp	r7, r3
 800044a:	f200 80b0 	bhi.w	80005ae <__udivmoddi4+0x2a6>
 800044e:	4620      	mov	r0, r4
 8000450:	1bdb      	subs	r3, r3, r7
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	e7a5      	b.n	80003a4 <__udivmoddi4+0x9c>
 8000458:	f1c1 0620 	rsb	r6, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 f706 	lsr.w	r7, r2, r6
 8000462:	431f      	orrs	r7, r3
 8000464:	fa20 fc06 	lsr.w	ip, r0, r6
 8000468:	fa04 f301 	lsl.w	r3, r4, r1
 800046c:	ea43 030c 	orr.w	r3, r3, ip
 8000470:	40f4      	lsrs	r4, r6
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	0c38      	lsrs	r0, r7, #16
 8000478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800047c:	fbb4 fef0 	udiv	lr, r4, r0
 8000480:	fa1f fc87 	uxth.w	ip, r7
 8000484:	fb00 441e 	mls	r4, r0, lr, r4
 8000488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048c:	fb0e f90c 	mul.w	r9, lr, ip
 8000490:	45a1      	cmp	r9, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	d90a      	bls.n	80004ae <__udivmoddi4+0x1a6>
 8000498:	193c      	adds	r4, r7, r4
 800049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049e:	f080 8084 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 80004a2:	45a1      	cmp	r9, r4
 80004a4:	f240 8081 	bls.w	80005aa <__udivmoddi4+0x2a2>
 80004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	eba4 0409 	sub.w	r4, r4, r9
 80004b2:	fa1f f983 	uxth.w	r9, r3
 80004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ba:	fb00 4413 	mls	r4, r0, r3, r4
 80004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x1d2>
 80004ca:	193c      	adds	r4, r7, r4
 80004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d0:	d267      	bcs.n	80005a2 <__udivmoddi4+0x29a>
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d965      	bls.n	80005a2 <__udivmoddi4+0x29a>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	443c      	add	r4, r7
 80004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004de:	fba0 9302 	umull	r9, r3, r0, r2
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	429c      	cmp	r4, r3
 80004e8:	46ce      	mov	lr, r9
 80004ea:	469c      	mov	ip, r3
 80004ec:	d351      	bcc.n	8000592 <__udivmoddi4+0x28a>
 80004ee:	d04e      	beq.n	800058e <__udivmoddi4+0x286>
 80004f0:	b155      	cbz	r5, 8000508 <__udivmoddi4+0x200>
 80004f2:	ebb8 030e 	subs.w	r3, r8, lr
 80004f6:	eb64 040c 	sbc.w	r4, r4, ip
 80004fa:	fa04 f606 	lsl.w	r6, r4, r6
 80004fe:	40cb      	lsrs	r3, r1
 8000500:	431e      	orrs	r6, r3
 8000502:	40cc      	lsrs	r4, r1
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e750      	b.n	80003ae <__udivmoddi4+0xa6>
 800050c:	f1c2 0320 	rsb	r3, r2, #32
 8000510:	fa20 f103 	lsr.w	r1, r0, r3
 8000514:	fa0c fc02 	lsl.w	ip, ip, r2
 8000518:	fa24 f303 	lsr.w	r3, r4, r3
 800051c:	4094      	lsls	r4, r2
 800051e:	430c      	orrs	r4, r1
 8000520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000524:	fa00 fe02 	lsl.w	lr, r0, r2
 8000528:	fa1f f78c 	uxth.w	r7, ip
 800052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000530:	fb08 3110 	mls	r1, r8, r0, r3
 8000534:	0c23      	lsrs	r3, r4, #16
 8000536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053a:	fb00 f107 	mul.w	r1, r0, r7
 800053e:	4299      	cmp	r1, r3
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x24c>
 8000542:	eb1c 0303 	adds.w	r3, ip, r3
 8000546:	f100 36ff 	add.w	r6, r0, #4294967295
 800054a:	d22c      	bcs.n	80005a6 <__udivmoddi4+0x29e>
 800054c:	4299      	cmp	r1, r3
 800054e:	d92a      	bls.n	80005a6 <__udivmoddi4+0x29e>
 8000550:	3802      	subs	r0, #2
 8000552:	4463      	add	r3, ip
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	b2a4      	uxth	r4, r4
 8000558:	fbb3 f1f8 	udiv	r1, r3, r8
 800055c:	fb08 3311 	mls	r3, r8, r1, r3
 8000560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000564:	fb01 f307 	mul.w	r3, r1, r7
 8000568:	42a3      	cmp	r3, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x276>
 800056c:	eb1c 0404 	adds.w	r4, ip, r4
 8000570:	f101 36ff 	add.w	r6, r1, #4294967295
 8000574:	d213      	bcs.n	800059e <__udivmoddi4+0x296>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d911      	bls.n	800059e <__udivmoddi4+0x296>
 800057a:	3902      	subs	r1, #2
 800057c:	4464      	add	r4, ip
 800057e:	1ae4      	subs	r4, r4, r3
 8000580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000584:	e739      	b.n	80003fa <__udivmoddi4+0xf2>
 8000586:	4604      	mov	r4, r0
 8000588:	e6f0      	b.n	800036c <__udivmoddi4+0x64>
 800058a:	4608      	mov	r0, r1
 800058c:	e706      	b.n	800039c <__udivmoddi4+0x94>
 800058e:	45c8      	cmp	r8, r9
 8000590:	d2ae      	bcs.n	80004f0 <__udivmoddi4+0x1e8>
 8000592:	ebb9 0e02 	subs.w	lr, r9, r2
 8000596:	eb63 0c07 	sbc.w	ip, r3, r7
 800059a:	3801      	subs	r0, #1
 800059c:	e7a8      	b.n	80004f0 <__udivmoddi4+0x1e8>
 800059e:	4631      	mov	r1, r6
 80005a0:	e7ed      	b.n	800057e <__udivmoddi4+0x276>
 80005a2:	4603      	mov	r3, r0
 80005a4:	e799      	b.n	80004da <__udivmoddi4+0x1d2>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e7d4      	b.n	8000554 <__udivmoddi4+0x24c>
 80005aa:	46d6      	mov	lr, sl
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1a6>
 80005ae:	4463      	add	r3, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	e74d      	b.n	8000450 <__udivmoddi4+0x148>
 80005b4:	4606      	mov	r6, r0
 80005b6:	4623      	mov	r3, r4
 80005b8:	4608      	mov	r0, r1
 80005ba:	e70f      	b.n	80003dc <__udivmoddi4+0xd4>
 80005bc:	3e02      	subs	r6, #2
 80005be:	4463      	add	r3, ip
 80005c0:	e730      	b.n	8000424 <__udivmoddi4+0x11c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005cc:	4b3d      	ldr	r3, [pc, #244]	@ (80006c4 <SystemInit+0xfc>)
 80005ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005d2:	4a3c      	ldr	r2, [pc, #240]	@ (80006c4 <SystemInit+0xfc>)
 80005d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005dc:	4b39      	ldr	r3, [pc, #228]	@ (80006c4 <SystemInit+0xfc>)
 80005de:	691b      	ldr	r3, [r3, #16]
 80005e0:	4a38      	ldr	r2, [pc, #224]	@ (80006c4 <SystemInit+0xfc>)
 80005e2:	f043 0310 	orr.w	r3, r3, #16
 80005e6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005e8:	4b37      	ldr	r3, [pc, #220]	@ (80006c8 <SystemInit+0x100>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f003 030f 	and.w	r3, r3, #15
 80005f0:	2b06      	cmp	r3, #6
 80005f2:	d807      	bhi.n	8000604 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005f4:	4b34      	ldr	r3, [pc, #208]	@ (80006c8 <SystemInit+0x100>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f023 030f 	bic.w	r3, r3, #15
 80005fc:	4a32      	ldr	r2, [pc, #200]	@ (80006c8 <SystemInit+0x100>)
 80005fe:	f043 0307 	orr.w	r3, r3, #7
 8000602:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000604:	4b31      	ldr	r3, [pc, #196]	@ (80006cc <SystemInit+0x104>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a30      	ldr	r2, [pc, #192]	@ (80006cc <SystemInit+0x104>)
 800060a:	f043 0301 	orr.w	r3, r3, #1
 800060e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000610:	4b2e      	ldr	r3, [pc, #184]	@ (80006cc <SystemInit+0x104>)
 8000612:	2200      	movs	r2, #0
 8000614:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000616:	4b2d      	ldr	r3, [pc, #180]	@ (80006cc <SystemInit+0x104>)
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	492c      	ldr	r1, [pc, #176]	@ (80006cc <SystemInit+0x104>)
 800061c:	4b2c      	ldr	r3, [pc, #176]	@ (80006d0 <SystemInit+0x108>)
 800061e:	4013      	ands	r3, r2
 8000620:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000622:	4b29      	ldr	r3, [pc, #164]	@ (80006c8 <SystemInit+0x100>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	2b00      	cmp	r3, #0
 800062c:	d007      	beq.n	800063e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800062e:	4b26      	ldr	r3, [pc, #152]	@ (80006c8 <SystemInit+0x100>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	f023 030f 	bic.w	r3, r3, #15
 8000636:	4a24      	ldr	r2, [pc, #144]	@ (80006c8 <SystemInit+0x100>)
 8000638:	f043 0307 	orr.w	r3, r3, #7
 800063c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800063e:	4b23      	ldr	r3, [pc, #140]	@ (80006cc <SystemInit+0x104>)
 8000640:	2200      	movs	r2, #0
 8000642:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000644:	4b21      	ldr	r3, [pc, #132]	@ (80006cc <SystemInit+0x104>)
 8000646:	2200      	movs	r2, #0
 8000648:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800064a:	4b20      	ldr	r3, [pc, #128]	@ (80006cc <SystemInit+0x104>)
 800064c:	2200      	movs	r2, #0
 800064e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000650:	4b1e      	ldr	r3, [pc, #120]	@ (80006cc <SystemInit+0x104>)
 8000652:	4a20      	ldr	r2, [pc, #128]	@ (80006d4 <SystemInit+0x10c>)
 8000654:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000656:	4b1d      	ldr	r3, [pc, #116]	@ (80006cc <SystemInit+0x104>)
 8000658:	4a1f      	ldr	r2, [pc, #124]	@ (80006d8 <SystemInit+0x110>)
 800065a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800065c:	4b1b      	ldr	r3, [pc, #108]	@ (80006cc <SystemInit+0x104>)
 800065e:	4a1f      	ldr	r2, [pc, #124]	@ (80006dc <SystemInit+0x114>)
 8000660:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000662:	4b1a      	ldr	r3, [pc, #104]	@ (80006cc <SystemInit+0x104>)
 8000664:	2200      	movs	r2, #0
 8000666:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000668:	4b18      	ldr	r3, [pc, #96]	@ (80006cc <SystemInit+0x104>)
 800066a:	4a1c      	ldr	r2, [pc, #112]	@ (80006dc <SystemInit+0x114>)
 800066c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800066e:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <SystemInit+0x104>)
 8000670:	2200      	movs	r2, #0
 8000672:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <SystemInit+0x104>)
 8000676:	4a19      	ldr	r2, [pc, #100]	@ (80006dc <SystemInit+0x114>)
 8000678:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <SystemInit+0x104>)
 800067c:	2200      	movs	r2, #0
 800067e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000680:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <SystemInit+0x104>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a11      	ldr	r2, [pc, #68]	@ (80006cc <SystemInit+0x104>)
 8000686:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800068a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800068c:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <SystemInit+0x104>)
 800068e:	2200      	movs	r2, #0
 8000690:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000692:	4b13      	ldr	r3, [pc, #76]	@ (80006e0 <SystemInit+0x118>)
 8000694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000696:	4a12      	ldr	r2, [pc, #72]	@ (80006e0 <SystemInit+0x118>)
 8000698:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800069c:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800069e:	4b11      	ldr	r3, [pc, #68]	@ (80006e4 <SystemInit+0x11c>)
 80006a0:	681a      	ldr	r2, [r3, #0]
 80006a2:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <SystemInit+0x120>)
 80006a4:	4013      	ands	r3, r2
 80006a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006aa:	d202      	bcs.n	80006b2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	@ (80006ec <SystemInit+0x124>)
 80006ae:	2201      	movs	r2, #1
 80006b0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006b2:	4b0f      	ldr	r3, [pc, #60]	@ (80006f0 <SystemInit+0x128>)
 80006b4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80006b8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006ba:	bf00      	nop
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	e000ed00 	.word	0xe000ed00
 80006c8:	52002000 	.word	0x52002000
 80006cc:	58024400 	.word	0x58024400
 80006d0:	eaf6ed7f 	.word	0xeaf6ed7f
 80006d4:	02020200 	.word	0x02020200
 80006d8:	01ff0000 	.word	0x01ff0000
 80006dc:	01010280 	.word	0x01010280
 80006e0:	580000c0 	.word	0x580000c0
 80006e4:	5c001000 	.word	0x5c001000
 80006e8:	ffff0000 	.word	0xffff0000
 80006ec:	51008108 	.word	0x51008108
 80006f0:	52004000 	.word	0x52004000

080006f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80006fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80006fe:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000700:	bf00      	nop
 8000702:	4b2d      	ldr	r3, [pc, #180]	@ (80007b8 <main+0xc4>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800070a:	2b00      	cmp	r3, #0
 800070c:	d004      	beq.n	8000718 <main+0x24>
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	1e5a      	subs	r2, r3, #1
 8000712:	607a      	str	r2, [r7, #4]
 8000714:	2b00      	cmp	r3, #0
 8000716:	dcf4      	bgt.n	8000702 <main+0xe>
  if ( timeout < 0 )
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	2b00      	cmp	r3, #0
 800071c:	da01      	bge.n	8000722 <main+0x2e>
  {
  Error_Handler();
 800071e:	f000 f965 	bl	80009ec <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000722:	f000 fa47 	bl	8000bb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000726:	f000 f84d 	bl	80007c4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800072a:	4b23      	ldr	r3, [pc, #140]	@ (80007b8 <main+0xc4>)
 800072c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000730:	4a21      	ldr	r2, [pc, #132]	@ (80007b8 <main+0xc4>)
 8000732:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000736:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800073a:	4b1f      	ldr	r3, [pc, #124]	@ (80007b8 <main+0xc4>)
 800073c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000744:	603b      	str	r3, [r7, #0]
 8000746:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000748:	2000      	movs	r0, #0
 800074a:	f000 fd89 	bl	8001260 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800074e:	2100      	movs	r1, #0
 8000750:	2000      	movs	r0, #0
 8000752:	f000 fd9f 	bl	8001294 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000756:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800075a:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800075c:	bf00      	nop
 800075e:	4b16      	ldr	r3, [pc, #88]	@ (80007b8 <main+0xc4>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000766:	2b00      	cmp	r3, #0
 8000768:	d104      	bne.n	8000774 <main+0x80>
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	1e5a      	subs	r2, r3, #1
 800076e:	607a      	str	r2, [r7, #4]
 8000770:	2b00      	cmp	r3, #0
 8000772:	dcf4      	bgt.n	800075e <main+0x6a>
if ( timeout < 0 )
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	2b00      	cmp	r3, #0
 8000778:	da01      	bge.n	800077e <main+0x8a>
{
Error_Handler();
 800077a:	f000 f937 	bl	80009ec <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077e:	f000 f8e3 	bl	8000948 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000782:	f000 f895 	bl	80008b0 <MX_USART1_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_UART_Receive(&huart1, (uint8_t *)uart_rx, sizeof(uart_rx), 5000);
 8000786:	f241 3388 	movw	r3, #5000	@ 0x1388
 800078a:	2214      	movs	r2, #20
 800078c:	490b      	ldr	r1, [pc, #44]	@ (80007bc <main+0xc8>)
 800078e:	480c      	ldr	r0, [pc, #48]	@ (80007c0 <main+0xcc>)
 8000790:	f003 fd88 	bl	80042a4 <HAL_UART_Receive>
	  HAL_UART_Transmit(&huart1, (uint8_t *)uart_rx, sizeof(uart_rx), HAL_MAX_DELAY);
 8000794:	f04f 33ff 	mov.w	r3, #4294967295
 8000798:	2214      	movs	r2, #20
 800079a:	4908      	ldr	r1, [pc, #32]	@ (80007bc <main+0xc8>)
 800079c:	4808      	ldr	r0, [pc, #32]	@ (80007c0 <main+0xcc>)
 800079e:	f003 fcf3 	bl	8004188 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 80007a2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007a6:	f000 fa97 	bl	8000cd8 <HAL_Delay>
	  memset(uart_rx, 0, sizeof(uart_rx));
 80007aa:	2214      	movs	r2, #20
 80007ac:	2100      	movs	r1, #0
 80007ae:	4803      	ldr	r0, [pc, #12]	@ (80007bc <main+0xc8>)
 80007b0:	f004 fecc 	bl	800554c <memset>
	  HAL_UART_Receive(&huart1, (uint8_t *)uart_rx, sizeof(uart_rx), 5000);
 80007b4:	bf00      	nop
 80007b6:	e7e6      	b.n	8000786 <main+0x92>
 80007b8:	58024400 	.word	0x58024400
 80007bc:	240000c0 	.word	0x240000c0
 80007c0:	2400002c 	.word	0x2400002c

080007c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b09c      	sub	sp, #112	@ 0x70
 80007c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007ce:	224c      	movs	r2, #76	@ 0x4c
 80007d0:	2100      	movs	r1, #0
 80007d2:	4618      	mov	r0, r3
 80007d4:	f004 feba 	bl	800554c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	2220      	movs	r2, #32
 80007dc:	2100      	movs	r1, #0
 80007de:	4618      	mov	r0, r3
 80007e0:	f004 feb4 	bl	800554c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80007e4:	2004      	movs	r0, #4
 80007e6:	f000 fd69 	bl	80012bc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007ea:	2300      	movs	r3, #0
 80007ec:	603b      	str	r3, [r7, #0]
 80007ee:	4b2d      	ldr	r3, [pc, #180]	@ (80008a4 <SystemClock_Config+0xe0>)
 80007f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007f2:	4a2c      	ldr	r2, [pc, #176]	@ (80008a4 <SystemClock_Config+0xe0>)
 80007f4:	f023 0301 	bic.w	r3, r3, #1
 80007f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80007fa:	4b2a      	ldr	r3, [pc, #168]	@ (80008a4 <SystemClock_Config+0xe0>)
 80007fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	603b      	str	r3, [r7, #0]
 8000804:	4b28      	ldr	r3, [pc, #160]	@ (80008a8 <SystemClock_Config+0xe4>)
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	4a27      	ldr	r2, [pc, #156]	@ (80008a8 <SystemClock_Config+0xe4>)
 800080a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800080e:	6193      	str	r3, [r2, #24]
 8000810:	4b25      	ldr	r3, [pc, #148]	@ (80008a8 <SystemClock_Config+0xe4>)
 8000812:	699b      	ldr	r3, [r3, #24]
 8000814:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000818:	603b      	str	r3, [r7, #0]
 800081a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800081c:	bf00      	nop
 800081e:	4b22      	ldr	r3, [pc, #136]	@ (80008a8 <SystemClock_Config+0xe4>)
 8000820:	699b      	ldr	r3, [r3, #24]
 8000822:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000826:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800082a:	d1f8      	bne.n	800081e <SystemClock_Config+0x5a>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 800082c:	4b1f      	ldr	r3, [pc, #124]	@ (80008ac <SystemClock_Config+0xe8>)
 800082e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000830:	4a1e      	ldr	r2, [pc, #120]	@ (80008ac <SystemClock_Config+0xe8>)
 8000832:	f023 0303 	bic.w	r3, r3, #3
 8000836:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000838:	2302      	movs	r3, #2
 800083a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800083c:	2301      	movs	r3, #1
 800083e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000840:	2340      	movs	r3, #64	@ 0x40
 8000842:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000844:	2300      	movs	r3, #0
 8000846:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000848:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800084c:	4618      	mov	r0, r3
 800084e:	f000 fd8f 	bl	8001370 <HAL_RCC_OscConfig>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000858:	f000 f8c8 	bl	80009ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800085c:	233f      	movs	r3, #63	@ 0x3f
 800085e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000860:	2300      	movs	r3, #0
 8000862:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000864:	2300      	movs	r3, #0
 8000866:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000868:	2300      	movs	r3, #0
 800086a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000870:	2300      	movs	r3, #0
 8000872:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000874:	2300      	movs	r3, #0
 8000876:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000878:	2300      	movs	r3, #0
 800087a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800087c:	1d3b      	adds	r3, r7, #4
 800087e:	2100      	movs	r1, #0
 8000880:	4618      	mov	r0, r3
 8000882:	f001 f9cf 	bl	8001c24 <HAL_RCC_ClockConfig>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 800088c:	f000 f8ae 	bl	80009ec <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8000890:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000894:	2100      	movs	r1, #0
 8000896:	2000      	movs	r0, #0
 8000898:	f001 fb7a 	bl	8001f90 <HAL_RCC_MCOConfig>
}
 800089c:	bf00      	nop
 800089e:	3770      	adds	r7, #112	@ 0x70
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	58000400 	.word	0x58000400
 80008a8:	58024800 	.word	0x58024800
 80008ac:	58024400 	.word	0x58024400

080008b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008b4:	4b22      	ldr	r3, [pc, #136]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 80008b6:	4a23      	ldr	r2, [pc, #140]	@ (8000944 <MX_USART1_UART_Init+0x94>)
 80008b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008ba:	4b21      	ldr	r3, [pc, #132]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 80008bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008c2:	4b1f      	ldr	r3, [pc, #124]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008c8:	4b1d      	ldr	r3, [pc, #116]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008ce:	4b1c      	ldr	r3, [pc, #112]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008d4:	4b1a      	ldr	r3, [pc, #104]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 80008d6:	220c      	movs	r2, #12
 80008d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008da:	4b19      	ldr	r3, [pc, #100]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 80008dc:	2200      	movs	r2, #0
 80008de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e0:	4b17      	ldr	r3, [pc, #92]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008e6:	4b16      	ldr	r3, [pc, #88]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008ec:	4b14      	ldr	r3, [pc, #80]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008f2:	4b13      	ldr	r3, [pc, #76]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008f8:	4811      	ldr	r0, [pc, #68]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 80008fa:	f003 fbf5 	bl	80040e8 <HAL_UART_Init>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000904:	f000 f872 	bl	80009ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000908:	2100      	movs	r1, #0
 800090a:	480d      	ldr	r0, [pc, #52]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 800090c:	f004 fd53 	bl	80053b6 <HAL_UARTEx_SetTxFifoThreshold>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000916:	f000 f869 	bl	80009ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800091a:	2100      	movs	r1, #0
 800091c:	4808      	ldr	r0, [pc, #32]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 800091e:	f004 fd88 	bl	8005432 <HAL_UARTEx_SetRxFifoThreshold>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000928:	f000 f860 	bl	80009ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800092c:	4804      	ldr	r0, [pc, #16]	@ (8000940 <MX_USART1_UART_Init+0x90>)
 800092e:	f004 fd09 	bl	8005344 <HAL_UARTEx_DisableFifoMode>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000938:	f000 f858 	bl	80009ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800093c:	bf00      	nop
 800093e:	bd80      	pop	{r7, pc}
 8000940:	2400002c 	.word	0x2400002c
 8000944:	40011000 	.word	0x40011000

08000948 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b088      	sub	sp, #32
 800094c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094e:	f107 030c 	add.w	r3, r7, #12
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	605a      	str	r2, [r3, #4]
 8000958:	609a      	str	r2, [r3, #8]
 800095a:	60da      	str	r2, [r3, #12]
 800095c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800095e:	4b21      	ldr	r3, [pc, #132]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 8000960:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000964:	4a1f      	ldr	r2, [pc, #124]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 8000966:	f043 0304 	orr.w	r3, r3, #4
 800096a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800096e:	4b1d      	ldr	r3, [pc, #116]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 8000970:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000974:	f003 0304 	and.w	r3, r3, #4
 8000978:	60bb      	str	r3, [r7, #8]
 800097a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800097c:	4b19      	ldr	r3, [pc, #100]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 800097e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000982:	4a18      	ldr	r2, [pc, #96]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 8000984:	f043 0301 	orr.w	r3, r3, #1
 8000988:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800098c:	4b15      	ldr	r3, [pc, #84]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 800098e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000992:	f003 0301 	and.w	r3, r3, #1
 8000996:	607b      	str	r3, [r7, #4]
 8000998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800099a:	4b12      	ldr	r3, [pc, #72]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 800099c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a0:	4a10      	ldr	r2, [pc, #64]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 80009a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009aa:	4b0e      	ldr	r3, [pc, #56]	@ (80009e4 <MX_GPIO_Init+0x9c>)
 80009ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009b4:	603b      	str	r3, [r7, #0]
 80009b6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : CEC_CK_MCO1_Pin */
  GPIO_InitStruct.Pin = CEC_CK_MCO1_Pin;
 80009b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009be:	2302      	movs	r3, #2
 80009c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c6:	2300      	movs	r3, #0
 80009c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80009ca:	2300      	movs	r3, #0
 80009cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CEC_CK_MCO1_GPIO_Port, &GPIO_InitStruct);
 80009ce:	f107 030c 	add.w	r3, r7, #12
 80009d2:	4619      	mov	r1, r3
 80009d4:	4804      	ldr	r0, [pc, #16]	@ (80009e8 <MX_GPIO_Init+0xa0>)
 80009d6:	f000 fa93 	bl	8000f00 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009da:	bf00      	nop
 80009dc:	3720      	adds	r7, #32
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	58024400 	.word	0x58024400
 80009e8:	58020000 	.word	0x58020000

080009ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f0:	b672      	cpsid	i
}
 80009f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f4:	bf00      	nop
 80009f6:	e7fd      	b.n	80009f4 <Error_Handler+0x8>

080009f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000a28 <HAL_MspInit+0x30>)
 8000a00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a04:	4a08      	ldr	r2, [pc, #32]	@ (8000a28 <HAL_MspInit+0x30>)
 8000a06:	f043 0302 	orr.w	r3, r3, #2
 8000a0a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000a0e:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <HAL_MspInit+0x30>)
 8000a10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a14:	f003 0302 	and.w	r3, r3, #2
 8000a18:	607b      	str	r3, [r7, #4]
 8000a1a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1c:	bf00      	nop
 8000a1e:	370c      	adds	r7, #12
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	58024400 	.word	0x58024400

08000a2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b0bc      	sub	sp, #240	@ 0xf0
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
 8000a42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a44:	f107 0310 	add.w	r3, r7, #16
 8000a48:	22c8      	movs	r2, #200	@ 0xc8
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f004 fd7d 	bl	800554c <memset>
  if(huart->Instance==USART1)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a27      	ldr	r2, [pc, #156]	@ (8000af4 <HAL_UART_MspInit+0xc8>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d146      	bne.n	8000aea <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000a5c:	f04f 0201 	mov.w	r2, #1
 8000a60:	f04f 0300 	mov.w	r3, #0
 8000a64:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a6e:	f107 0310 	add.w	r3, r7, #16
 8000a72:	4618      	mov	r0, r3
 8000a74:	f001 fccc 	bl	8002410 <HAL_RCCEx_PeriphCLKConfig>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000a7e:	f7ff ffb5 	bl	80009ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a82:	4b1d      	ldr	r3, [pc, #116]	@ (8000af8 <HAL_UART_MspInit+0xcc>)
 8000a84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000a88:	4a1b      	ldr	r2, [pc, #108]	@ (8000af8 <HAL_UART_MspInit+0xcc>)
 8000a8a:	f043 0310 	orr.w	r3, r3, #16
 8000a8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000a92:	4b19      	ldr	r3, [pc, #100]	@ (8000af8 <HAL_UART_MspInit+0xcc>)
 8000a94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000a98:	f003 0310 	and.w	r3, r3, #16
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa0:	4b15      	ldr	r3, [pc, #84]	@ (8000af8 <HAL_UART_MspInit+0xcc>)
 8000aa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa6:	4a14      	ldr	r2, [pc, #80]	@ (8000af8 <HAL_UART_MspInit+0xcc>)
 8000aa8:	f043 0301 	orr.w	r3, r3, #1
 8000aac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ab0:	4b11      	ldr	r3, [pc, #68]	@ (8000af8 <HAL_UART_MspInit+0xcc>)
 8000ab2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	60bb      	str	r3, [r7, #8]
 8000abc:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8000abe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000ac2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ad8:	2307      	movs	r3, #7
 8000ada:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ade:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4805      	ldr	r0, [pc, #20]	@ (8000afc <HAL_UART_MspInit+0xd0>)
 8000ae6:	f000 fa0b 	bl	8000f00 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000aea:	bf00      	nop
 8000aec:	37f0      	adds	r7, #240	@ 0xf0
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40011000 	.word	0x40011000
 8000af8:	58024400 	.word	0x58024400
 8000afc:	58020000 	.word	0x58020000

08000b00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b04:	bf00      	nop
 8000b06:	e7fd      	b.n	8000b04 <NMI_Handler+0x4>

08000b08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b0c:	bf00      	nop
 8000b0e:	e7fd      	b.n	8000b0c <HardFault_Handler+0x4>

08000b10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b14:	bf00      	nop
 8000b16:	e7fd      	b.n	8000b14 <MemManage_Handler+0x4>

08000b18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <BusFault_Handler+0x4>

08000b20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <UsageFault_Handler+0x4>

08000b28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr

08000b36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b36:	b480      	push	{r7}
 8000b38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr

08000b44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b48:	bf00      	nop
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr

08000b52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b56:	f000 f89f 	bl	8000c98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
	...

08000b60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000b60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b98 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b64:	f7ff fd30 	bl	80005c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b68:	480c      	ldr	r0, [pc, #48]	@ (8000b9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b6a:	490d      	ldr	r1, [pc, #52]	@ (8000ba0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b70:	e002      	b.n	8000b78 <LoopCopyDataInit>

08000b72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b76:	3304      	adds	r3, #4

08000b78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b7c:	d3f9      	bcc.n	8000b72 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b80:	4c0a      	ldr	r4, [pc, #40]	@ (8000bac <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b84:	e001      	b.n	8000b8a <LoopFillZerobss>

08000b86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b88:	3204      	adds	r2, #4

08000b8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b8c:	d3fb      	bcc.n	8000b86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b8e:	f004 fce5 	bl	800555c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b92:	f7ff fdaf 	bl	80006f4 <main>
  bx  lr
 8000b96:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b98:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000b9c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000ba0:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000ba4:	08005604 	.word	0x08005604
  ldr r2, =_sbss
 8000ba8:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000bac:	240000d8 	.word	0x240000d8

08000bb0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bb0:	e7fe      	b.n	8000bb0 <ADC3_IRQHandler>
	...

08000bb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bba:	2003      	movs	r0, #3
 8000bbc:	f000 f96e 	bl	8000e9c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000bc0:	f001 fa50 	bl	8002064 <HAL_RCC_GetSysClockFreq>
 8000bc4:	4602      	mov	r2, r0
 8000bc6:	4b15      	ldr	r3, [pc, #84]	@ (8000c1c <HAL_Init+0x68>)
 8000bc8:	699b      	ldr	r3, [r3, #24]
 8000bca:	0a1b      	lsrs	r3, r3, #8
 8000bcc:	f003 030f 	and.w	r3, r3, #15
 8000bd0:	4913      	ldr	r1, [pc, #76]	@ (8000c20 <HAL_Init+0x6c>)
 8000bd2:	5ccb      	ldrb	r3, [r1, r3]
 8000bd4:	f003 031f 	and.w	r3, r3, #31
 8000bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8000bdc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000bde:	4b0f      	ldr	r3, [pc, #60]	@ (8000c1c <HAL_Init+0x68>)
 8000be0:	699b      	ldr	r3, [r3, #24]
 8000be2:	f003 030f 	and.w	r3, r3, #15
 8000be6:	4a0e      	ldr	r2, [pc, #56]	@ (8000c20 <HAL_Init+0x6c>)
 8000be8:	5cd3      	ldrb	r3, [r2, r3]
 8000bea:	f003 031f 	and.w	r3, r3, #31
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	fa22 f303 	lsr.w	r3, r2, r3
 8000bf4:	4a0b      	ldr	r2, [pc, #44]	@ (8000c24 <HAL_Init+0x70>)
 8000bf6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000bf8:	4a0b      	ldr	r2, [pc, #44]	@ (8000c28 <HAL_Init+0x74>)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f000 f814 	bl	8000c2c <HAL_InitTick>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e002      	b.n	8000c14 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000c0e:	f7ff fef3 	bl	80009f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c12:	2300      	movs	r3, #0
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3708      	adds	r7, #8
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	58024400 	.word	0x58024400
 8000c20:	080055bc 	.word	0x080055bc
 8000c24:	24000004 	.word	0x24000004
 8000c28:	24000000 	.word	0x24000000

08000c2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000c34:	4b15      	ldr	r3, [pc, #84]	@ (8000c8c <HAL_InitTick+0x60>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d101      	bne.n	8000c40 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	e021      	b.n	8000c84 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000c40:	4b13      	ldr	r3, [pc, #76]	@ (8000c90 <HAL_InitTick+0x64>)
 8000c42:	681a      	ldr	r2, [r3, #0]
 8000c44:	4b11      	ldr	r3, [pc, #68]	@ (8000c8c <HAL_InitTick+0x60>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	4619      	mov	r1, r3
 8000c4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c56:	4618      	mov	r0, r3
 8000c58:	f000 f945 	bl	8000ee6 <HAL_SYSTICK_Config>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
 8000c64:	e00e      	b.n	8000c84 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	2b0f      	cmp	r3, #15
 8000c6a:	d80a      	bhi.n	8000c82 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	6879      	ldr	r1, [r7, #4]
 8000c70:	f04f 30ff 	mov.w	r0, #4294967295
 8000c74:	f000 f91d 	bl	8000eb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c78:	4a06      	ldr	r2, [pc, #24]	@ (8000c94 <HAL_InitTick+0x68>)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	e000      	b.n	8000c84 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3708      	adds	r7, #8
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	2400000c 	.word	0x2400000c
 8000c90:	24000000 	.word	0x24000000
 8000c94:	24000008 	.word	0x24000008

08000c98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c9c:	4b06      	ldr	r3, [pc, #24]	@ (8000cb8 <HAL_IncTick+0x20>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	4b06      	ldr	r3, [pc, #24]	@ (8000cbc <HAL_IncTick+0x24>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4413      	add	r3, r2
 8000ca8:	4a04      	ldr	r2, [pc, #16]	@ (8000cbc <HAL_IncTick+0x24>)
 8000caa:	6013      	str	r3, [r2, #0]
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	2400000c 	.word	0x2400000c
 8000cbc:	240000d4 	.word	0x240000d4

08000cc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cc4:	4b03      	ldr	r3, [pc, #12]	@ (8000cd4 <HAL_GetTick+0x14>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	240000d4 	.word	0x240000d4

08000cd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ce0:	f7ff ffee 	bl	8000cc0 <HAL_GetTick>
 8000ce4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cf0:	d005      	beq.n	8000cfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8000d1c <HAL_Delay+0x44>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	4413      	add	r3, r2
 8000cfc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cfe:	bf00      	nop
 8000d00:	f7ff ffde 	bl	8000cc0 <HAL_GetTick>
 8000d04:	4602      	mov	r2, r0
 8000d06:	68bb      	ldr	r3, [r7, #8]
 8000d08:	1ad3      	subs	r3, r2, r3
 8000d0a:	68fa      	ldr	r2, [r7, #12]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d8f7      	bhi.n	8000d00 <HAL_Delay+0x28>
  {
  }
}
 8000d10:	bf00      	nop
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	2400000c 	.word	0x2400000c

08000d20 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000d24:	4b03      	ldr	r3, [pc, #12]	@ (8000d34 <HAL_GetREVID+0x14>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	0c1b      	lsrs	r3, r3, #16
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	5c001000 	.word	0x5c001000

08000d38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	f003 0307 	and.w	r3, r3, #7
 8000d46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d48:	4b0b      	ldr	r3, [pc, #44]	@ (8000d78 <__NVIC_SetPriorityGrouping+0x40>)
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d4e:	68ba      	ldr	r2, [r7, #8]
 8000d50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d54:	4013      	ands	r3, r2
 8000d56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000d60:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <__NVIC_SetPriorityGrouping+0x44>)
 8000d62:	4313      	orrs	r3, r2
 8000d64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d66:	4a04      	ldr	r2, [pc, #16]	@ (8000d78 <__NVIC_SetPriorityGrouping+0x40>)
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	60d3      	str	r3, [r2, #12]
}
 8000d6c:	bf00      	nop
 8000d6e:	3714      	adds	r7, #20
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	e000ed00 	.word	0xe000ed00
 8000d7c:	05fa0000 	.word	0x05fa0000

08000d80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d84:	4b04      	ldr	r3, [pc, #16]	@ (8000d98 <__NVIC_GetPriorityGrouping+0x18>)
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	0a1b      	lsrs	r3, r3, #8
 8000d8a:	f003 0307 	and.w	r3, r3, #7
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr
 8000d98:	e000ed00 	.word	0xe000ed00

08000d9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	6039      	str	r1, [r7, #0]
 8000da6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000da8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	db0a      	blt.n	8000dc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	490c      	ldr	r1, [pc, #48]	@ (8000de8 <__NVIC_SetPriority+0x4c>)
 8000db6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dba:	0112      	lsls	r2, r2, #4
 8000dbc:	b2d2      	uxtb	r2, r2
 8000dbe:	440b      	add	r3, r1
 8000dc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dc4:	e00a      	b.n	8000ddc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	b2da      	uxtb	r2, r3
 8000dca:	4908      	ldr	r1, [pc, #32]	@ (8000dec <__NVIC_SetPriority+0x50>)
 8000dcc:	88fb      	ldrh	r3, [r7, #6]
 8000dce:	f003 030f 	and.w	r3, r3, #15
 8000dd2:	3b04      	subs	r3, #4
 8000dd4:	0112      	lsls	r2, r2, #4
 8000dd6:	b2d2      	uxtb	r2, r2
 8000dd8:	440b      	add	r3, r1
 8000dda:	761a      	strb	r2, [r3, #24]
}
 8000ddc:	bf00      	nop
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr
 8000de8:	e000e100 	.word	0xe000e100
 8000dec:	e000ed00 	.word	0xe000ed00

08000df0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b089      	sub	sp, #36	@ 0x24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60f8      	str	r0, [r7, #12]
 8000df8:	60b9      	str	r1, [r7, #8]
 8000dfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	f003 0307 	and.w	r3, r3, #7
 8000e02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e04:	69fb      	ldr	r3, [r7, #28]
 8000e06:	f1c3 0307 	rsb	r3, r3, #7
 8000e0a:	2b04      	cmp	r3, #4
 8000e0c:	bf28      	it	cs
 8000e0e:	2304      	movcs	r3, #4
 8000e10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	3304      	adds	r3, #4
 8000e16:	2b06      	cmp	r3, #6
 8000e18:	d902      	bls.n	8000e20 <NVIC_EncodePriority+0x30>
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	3b03      	subs	r3, #3
 8000e1e:	e000      	b.n	8000e22 <NVIC_EncodePriority+0x32>
 8000e20:	2300      	movs	r3, #0
 8000e22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e24:	f04f 32ff 	mov.w	r2, #4294967295
 8000e28:	69bb      	ldr	r3, [r7, #24]
 8000e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2e:	43da      	mvns	r2, r3
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	401a      	ands	r2, r3
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e38:	f04f 31ff 	mov.w	r1, #4294967295
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e42:	43d9      	mvns	r1, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e48:	4313      	orrs	r3, r2
         );
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3724      	adds	r7, #36	@ 0x24
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
	...

08000e58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	3b01      	subs	r3, #1
 8000e64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e68:	d301      	bcc.n	8000e6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	e00f      	b.n	8000e8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e98 <SysTick_Config+0x40>)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	3b01      	subs	r3, #1
 8000e74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e76:	210f      	movs	r1, #15
 8000e78:	f04f 30ff 	mov.w	r0, #4294967295
 8000e7c:	f7ff ff8e 	bl	8000d9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e80:	4b05      	ldr	r3, [pc, #20]	@ (8000e98 <SysTick_Config+0x40>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e86:	4b04      	ldr	r3, [pc, #16]	@ (8000e98 <SysTick_Config+0x40>)
 8000e88:	2207      	movs	r2, #7
 8000e8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e8c:	2300      	movs	r3, #0
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	e000e010 	.word	0xe000e010

08000e9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ea4:	6878      	ldr	r0, [r7, #4]
 8000ea6:	f7ff ff47 	bl	8000d38 <__NVIC_SetPriorityGrouping>
}
 8000eaa:	bf00      	nop
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b086      	sub	sp, #24
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	4603      	mov	r3, r0
 8000eba:	60b9      	str	r1, [r7, #8]
 8000ebc:	607a      	str	r2, [r7, #4]
 8000ebe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ec0:	f7ff ff5e 	bl	8000d80 <__NVIC_GetPriorityGrouping>
 8000ec4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	68b9      	ldr	r1, [r7, #8]
 8000eca:	6978      	ldr	r0, [r7, #20]
 8000ecc:	f7ff ff90 	bl	8000df0 <NVIC_EncodePriority>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ed6:	4611      	mov	r1, r2
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff ff5f 	bl	8000d9c <__NVIC_SetPriority>
}
 8000ede:	bf00      	nop
 8000ee0:	3718      	adds	r7, #24
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b082      	sub	sp, #8
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f7ff ffb2 	bl	8000e58 <SysTick_Config>
 8000ef4:	4603      	mov	r3, r0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
	...

08000f00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b089      	sub	sp, #36	@ 0x24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000f0e:	4b89      	ldr	r3, [pc, #548]	@ (8001134 <HAL_GPIO_Init+0x234>)
 8000f10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000f12:	e194      	b.n	800123e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	2101      	movs	r1, #1
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	f000 8186 	beq.w	8001238 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f003 0303 	and.w	r3, r3, #3
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d005      	beq.n	8000f44 <HAL_GPIO_Init+0x44>
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f003 0303 	and.w	r3, r3, #3
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d130      	bne.n	8000fa6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	689b      	ldr	r3, [r3, #8]
 8000f48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	2203      	movs	r2, #3
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	43db      	mvns	r3, r3
 8000f56:	69ba      	ldr	r2, [r7, #24]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	68da      	ldr	r2, [r3, #12]
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	fa02 f303 	lsl.w	r3, r2, r3
 8000f68:	69ba      	ldr	r2, [r7, #24]
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	69ba      	ldr	r2, [r7, #24]
 8000f72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	69fb      	ldr	r3, [r7, #28]
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	43db      	mvns	r3, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4013      	ands	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	091b      	lsrs	r3, r3, #4
 8000f90:	f003 0201 	and.w	r2, r3, #1
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	69ba      	ldr	r2, [r7, #24]
 8000fa4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f003 0303 	and.w	r3, r3, #3
 8000fae:	2b03      	cmp	r3, #3
 8000fb0:	d017      	beq.n	8000fe2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	68db      	ldr	r3, [r3, #12]
 8000fb6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	2203      	movs	r2, #3
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	689a      	ldr	r2, [r3, #8]
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f003 0303 	and.w	r3, r3, #3
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d123      	bne.n	8001036 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	08da      	lsrs	r2, r3, #3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	3208      	adds	r2, #8
 8000ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	f003 0307 	and.w	r3, r3, #7
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	220f      	movs	r2, #15
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	43db      	mvns	r3, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4013      	ands	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	691a      	ldr	r2, [r3, #16]
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	f003 0307 	and.w	r3, r3, #7
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	69ba      	ldr	r2, [r7, #24]
 8001024:	4313      	orrs	r3, r2
 8001026:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	08da      	lsrs	r2, r3, #3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3208      	adds	r2, #8
 8001030:	69b9      	ldr	r1, [r7, #24]
 8001032:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	2203      	movs	r2, #3
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	43db      	mvns	r3, r3
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	4013      	ands	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	f003 0203 	and.w	r2, r3, #3
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	fa02 f303 	lsl.w	r3, r2, r3
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	4313      	orrs	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001072:	2b00      	cmp	r3, #0
 8001074:	f000 80e0 	beq.w	8001238 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001078:	4b2f      	ldr	r3, [pc, #188]	@ (8001138 <HAL_GPIO_Init+0x238>)
 800107a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800107e:	4a2e      	ldr	r2, [pc, #184]	@ (8001138 <HAL_GPIO_Init+0x238>)
 8001080:	f043 0302 	orr.w	r3, r3, #2
 8001084:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001088:	4b2b      	ldr	r3, [pc, #172]	@ (8001138 <HAL_GPIO_Init+0x238>)
 800108a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001096:	4a29      	ldr	r2, [pc, #164]	@ (800113c <HAL_GPIO_Init+0x23c>)
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	089b      	lsrs	r3, r3, #2
 800109c:	3302      	adds	r3, #2
 800109e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	f003 0303 	and.w	r3, r3, #3
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	220f      	movs	r2, #15
 80010ae:	fa02 f303 	lsl.w	r3, r2, r3
 80010b2:	43db      	mvns	r3, r3
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	4013      	ands	r3, r2
 80010b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a20      	ldr	r2, [pc, #128]	@ (8001140 <HAL_GPIO_Init+0x240>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d052      	beq.n	8001168 <HAL_GPIO_Init+0x268>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a1f      	ldr	r2, [pc, #124]	@ (8001144 <HAL_GPIO_Init+0x244>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d031      	beq.n	800112e <HAL_GPIO_Init+0x22e>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a1e      	ldr	r2, [pc, #120]	@ (8001148 <HAL_GPIO_Init+0x248>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d02b      	beq.n	800112a <HAL_GPIO_Init+0x22a>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a1d      	ldr	r2, [pc, #116]	@ (800114c <HAL_GPIO_Init+0x24c>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d025      	beq.n	8001126 <HAL_GPIO_Init+0x226>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a1c      	ldr	r2, [pc, #112]	@ (8001150 <HAL_GPIO_Init+0x250>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d01f      	beq.n	8001122 <HAL_GPIO_Init+0x222>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001154 <HAL_GPIO_Init+0x254>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d019      	beq.n	800111e <HAL_GPIO_Init+0x21e>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a1a      	ldr	r2, [pc, #104]	@ (8001158 <HAL_GPIO_Init+0x258>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d013      	beq.n	800111a <HAL_GPIO_Init+0x21a>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a19      	ldr	r2, [pc, #100]	@ (800115c <HAL_GPIO_Init+0x25c>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d00d      	beq.n	8001116 <HAL_GPIO_Init+0x216>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a18      	ldr	r2, [pc, #96]	@ (8001160 <HAL_GPIO_Init+0x260>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d007      	beq.n	8001112 <HAL_GPIO_Init+0x212>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a17      	ldr	r2, [pc, #92]	@ (8001164 <HAL_GPIO_Init+0x264>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d101      	bne.n	800110e <HAL_GPIO_Init+0x20e>
 800110a:	2309      	movs	r3, #9
 800110c:	e02d      	b.n	800116a <HAL_GPIO_Init+0x26a>
 800110e:	230a      	movs	r3, #10
 8001110:	e02b      	b.n	800116a <HAL_GPIO_Init+0x26a>
 8001112:	2308      	movs	r3, #8
 8001114:	e029      	b.n	800116a <HAL_GPIO_Init+0x26a>
 8001116:	2307      	movs	r3, #7
 8001118:	e027      	b.n	800116a <HAL_GPIO_Init+0x26a>
 800111a:	2306      	movs	r3, #6
 800111c:	e025      	b.n	800116a <HAL_GPIO_Init+0x26a>
 800111e:	2305      	movs	r3, #5
 8001120:	e023      	b.n	800116a <HAL_GPIO_Init+0x26a>
 8001122:	2304      	movs	r3, #4
 8001124:	e021      	b.n	800116a <HAL_GPIO_Init+0x26a>
 8001126:	2303      	movs	r3, #3
 8001128:	e01f      	b.n	800116a <HAL_GPIO_Init+0x26a>
 800112a:	2302      	movs	r3, #2
 800112c:	e01d      	b.n	800116a <HAL_GPIO_Init+0x26a>
 800112e:	2301      	movs	r3, #1
 8001130:	e01b      	b.n	800116a <HAL_GPIO_Init+0x26a>
 8001132:	bf00      	nop
 8001134:	58000080 	.word	0x58000080
 8001138:	58024400 	.word	0x58024400
 800113c:	58000400 	.word	0x58000400
 8001140:	58020000 	.word	0x58020000
 8001144:	58020400 	.word	0x58020400
 8001148:	58020800 	.word	0x58020800
 800114c:	58020c00 	.word	0x58020c00
 8001150:	58021000 	.word	0x58021000
 8001154:	58021400 	.word	0x58021400
 8001158:	58021800 	.word	0x58021800
 800115c:	58021c00 	.word	0x58021c00
 8001160:	58022000 	.word	0x58022000
 8001164:	58022400 	.word	0x58022400
 8001168:	2300      	movs	r3, #0
 800116a:	69fa      	ldr	r2, [r7, #28]
 800116c:	f002 0203 	and.w	r2, r2, #3
 8001170:	0092      	lsls	r2, r2, #2
 8001172:	4093      	lsls	r3, r2
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	4313      	orrs	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800117a:	4938      	ldr	r1, [pc, #224]	@ (800125c <HAL_GPIO_Init+0x35c>)
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	089b      	lsrs	r3, r3, #2
 8001180:	3302      	adds	r3, #2
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001188:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	43db      	mvns	r3, r3
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4013      	ands	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80011ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80011b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	43db      	mvns	r3, r3
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	4013      	ands	r3, r2
 80011c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d003      	beq.n	80011dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	4313      	orrs	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80011dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011e0:	69bb      	ldr	r3, [r7, #24]
 80011e2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	43db      	mvns	r3, r3
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	4013      	ands	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d003      	beq.n	8001208 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	4313      	orrs	r3, r2
 8001206:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	69ba      	ldr	r2, [r7, #24]
 800120c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	43db      	mvns	r3, r3
 8001218:	69ba      	ldr	r2, [r7, #24]
 800121a:	4013      	ands	r3, r2
 800121c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d003      	beq.n	8001232 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	4313      	orrs	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	3301      	adds	r3, #1
 800123c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	fa22 f303 	lsr.w	r3, r2, r3
 8001248:	2b00      	cmp	r3, #0
 800124a:	f47f ae63 	bne.w	8000f14 <HAL_GPIO_Init+0x14>
  }
}
 800124e:	bf00      	nop
 8001250:	bf00      	nop
 8001252:	3724      	adds	r7, #36	@ 0x24
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	58000400 	.word	0x58000400

08001260 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001268:	4a08      	ldr	r2, [pc, #32]	@ (800128c <HAL_HSEM_FastTake+0x2c>)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	3320      	adds	r3, #32
 800126e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001272:	4a07      	ldr	r2, [pc, #28]	@ (8001290 <HAL_HSEM_FastTake+0x30>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d101      	bne.n	800127c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001278:	2300      	movs	r3, #0
 800127a:	e000      	b.n	800127e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 800127c:	2301      	movs	r3, #1
}
 800127e:	4618      	mov	r0, r3
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	58026400 	.word	0x58026400
 8001290:	80000300 	.word	0x80000300

08001294 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800129e:	4906      	ldr	r1, [pc, #24]	@ (80012b8 <HAL_HSEM_Release+0x24>)
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80012ac:	bf00      	nop
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr
 80012b8:	58026400 	.word	0x58026400

080012bc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80012c4:	4b29      	ldr	r3, [pc, #164]	@ (800136c <HAL_PWREx_ConfigSupply+0xb0>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	f003 0307 	and.w	r3, r3, #7
 80012cc:	2b06      	cmp	r3, #6
 80012ce:	d00a      	beq.n	80012e6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80012d0:	4b26      	ldr	r3, [pc, #152]	@ (800136c <HAL_PWREx_ConfigSupply+0xb0>)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d001      	beq.n	80012e2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e040      	b.n	8001364 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80012e2:	2300      	movs	r3, #0
 80012e4:	e03e      	b.n	8001364 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80012e6:	4b21      	ldr	r3, [pc, #132]	@ (800136c <HAL_PWREx_ConfigSupply+0xb0>)
 80012e8:	68db      	ldr	r3, [r3, #12]
 80012ea:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80012ee:	491f      	ldr	r1, [pc, #124]	@ (800136c <HAL_PWREx_ConfigSupply+0xb0>)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80012f6:	f7ff fce3 	bl	8000cc0 <HAL_GetTick>
 80012fa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80012fc:	e009      	b.n	8001312 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80012fe:	f7ff fcdf 	bl	8000cc0 <HAL_GetTick>
 8001302:	4602      	mov	r2, r0
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800130c:	d901      	bls.n	8001312 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e028      	b.n	8001364 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001312:	4b16      	ldr	r3, [pc, #88]	@ (800136c <HAL_PWREx_ConfigSupply+0xb0>)
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800131a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800131e:	d1ee      	bne.n	80012fe <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2b1e      	cmp	r3, #30
 8001324:	d008      	beq.n	8001338 <HAL_PWREx_ConfigSupply+0x7c>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2b2e      	cmp	r3, #46	@ 0x2e
 800132a:	d005      	beq.n	8001338 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2b1d      	cmp	r3, #29
 8001330:	d002      	beq.n	8001338 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2b2d      	cmp	r3, #45	@ 0x2d
 8001336:	d114      	bne.n	8001362 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001338:	f7ff fcc2 	bl	8000cc0 <HAL_GetTick>
 800133c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800133e:	e009      	b.n	8001354 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001340:	f7ff fcbe 	bl	8000cc0 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800134e:	d901      	bls.n	8001354 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001350:	2301      	movs	r3, #1
 8001352:	e007      	b.n	8001364 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001354:	4b05      	ldr	r3, [pc, #20]	@ (800136c <HAL_PWREx_ConfigSupply+0xb0>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800135c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001360:	d1ee      	bne.n	8001340 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001362:	2300      	movs	r3, #0
}
 8001364:	4618      	mov	r0, r3
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	58024800 	.word	0x58024800

08001370 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08c      	sub	sp, #48	@ 0x30
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d102      	bne.n	8001384 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	f000 bc48 	b.w	8001c14 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f003 0301 	and.w	r3, r3, #1
 800138c:	2b00      	cmp	r3, #0
 800138e:	f000 8088 	beq.w	80014a2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001392:	4b99      	ldr	r3, [pc, #612]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001394:	691b      	ldr	r3, [r3, #16]
 8001396:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800139a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800139c:	4b96      	ldr	r3, [pc, #600]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 800139e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80013a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013a4:	2b10      	cmp	r3, #16
 80013a6:	d007      	beq.n	80013b8 <HAL_RCC_OscConfig+0x48>
 80013a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013aa:	2b18      	cmp	r3, #24
 80013ac:	d111      	bne.n	80013d2 <HAL_RCC_OscConfig+0x62>
 80013ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013b0:	f003 0303 	and.w	r3, r3, #3
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	d10c      	bne.n	80013d2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013b8:	4b8f      	ldr	r3, [pc, #572]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d06d      	beq.n	80014a0 <HAL_RCC_OscConfig+0x130>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d169      	bne.n	80014a0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80013cc:	2301      	movs	r3, #1
 80013ce:	f000 bc21 	b.w	8001c14 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013da:	d106      	bne.n	80013ea <HAL_RCC_OscConfig+0x7a>
 80013dc:	4b86      	ldr	r3, [pc, #536]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a85      	ldr	r2, [pc, #532]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80013e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013e6:	6013      	str	r3, [r2, #0]
 80013e8:	e02e      	b.n	8001448 <HAL_RCC_OscConfig+0xd8>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d10c      	bne.n	800140c <HAL_RCC_OscConfig+0x9c>
 80013f2:	4b81      	ldr	r3, [pc, #516]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a80      	ldr	r2, [pc, #512]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80013f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013fc:	6013      	str	r3, [r2, #0]
 80013fe:	4b7e      	ldr	r3, [pc, #504]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a7d      	ldr	r2, [pc, #500]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001404:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001408:	6013      	str	r3, [r2, #0]
 800140a:	e01d      	b.n	8001448 <HAL_RCC_OscConfig+0xd8>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001414:	d10c      	bne.n	8001430 <HAL_RCC_OscConfig+0xc0>
 8001416:	4b78      	ldr	r3, [pc, #480]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a77      	ldr	r2, [pc, #476]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 800141c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001420:	6013      	str	r3, [r2, #0]
 8001422:	4b75      	ldr	r3, [pc, #468]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a74      	ldr	r2, [pc, #464]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001428:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800142c:	6013      	str	r3, [r2, #0]
 800142e:	e00b      	b.n	8001448 <HAL_RCC_OscConfig+0xd8>
 8001430:	4b71      	ldr	r3, [pc, #452]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a70      	ldr	r2, [pc, #448]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001436:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800143a:	6013      	str	r3, [r2, #0]
 800143c:	4b6e      	ldr	r3, [pc, #440]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a6d      	ldr	r2, [pc, #436]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001442:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001446:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d013      	beq.n	8001478 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001450:	f7ff fc36 	bl	8000cc0 <HAL_GetTick>
 8001454:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001456:	e008      	b.n	800146a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001458:	f7ff fc32 	bl	8000cc0 <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b64      	cmp	r3, #100	@ 0x64
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e3d4      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800146a:	4b63      	ldr	r3, [pc, #396]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d0f0      	beq.n	8001458 <HAL_RCC_OscConfig+0xe8>
 8001476:	e014      	b.n	80014a2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001478:	f7ff fc22 	bl	8000cc0 <HAL_GetTick>
 800147c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800147e:	e008      	b.n	8001492 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001480:	f7ff fc1e 	bl	8000cc0 <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	2b64      	cmp	r3, #100	@ 0x64
 800148c:	d901      	bls.n	8001492 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800148e:	2303      	movs	r3, #3
 8001490:	e3c0      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001492:	4b59      	ldr	r3, [pc, #356]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d1f0      	bne.n	8001480 <HAL_RCC_OscConfig+0x110>
 800149e:	e000      	b.n	80014a2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	f000 80ca 	beq.w	8001644 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014b0:	4b51      	ldr	r3, [pc, #324]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80014b2:	691b      	ldr	r3, [r3, #16]
 80014b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80014b8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80014ba:	4b4f      	ldr	r3, [pc, #316]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80014bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014be:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80014c0:	6a3b      	ldr	r3, [r7, #32]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d007      	beq.n	80014d6 <HAL_RCC_OscConfig+0x166>
 80014c6:	6a3b      	ldr	r3, [r7, #32]
 80014c8:	2b18      	cmp	r3, #24
 80014ca:	d156      	bne.n	800157a <HAL_RCC_OscConfig+0x20a>
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	f003 0303 	and.w	r3, r3, #3
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d151      	bne.n	800157a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014d6:	4b48      	ldr	r3, [pc, #288]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0304 	and.w	r3, r3, #4
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d005      	beq.n	80014ee <HAL_RCC_OscConfig+0x17e>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d101      	bne.n	80014ee <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e392      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80014ee:	4b42      	ldr	r3, [pc, #264]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f023 0219 	bic.w	r2, r3, #25
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	493f      	ldr	r1, [pc, #252]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80014fc:	4313      	orrs	r3, r2
 80014fe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001500:	f7ff fbde 	bl	8000cc0 <HAL_GetTick>
 8001504:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001506:	e008      	b.n	800151a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001508:	f7ff fbda 	bl	8000cc0 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	2b02      	cmp	r3, #2
 8001514:	d901      	bls.n	800151a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001516:	2303      	movs	r3, #3
 8001518:	e37c      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800151a:	4b37      	ldr	r3, [pc, #220]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0304 	and.w	r3, r3, #4
 8001522:	2b00      	cmp	r3, #0
 8001524:	d0f0      	beq.n	8001508 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001526:	f7ff fbfb 	bl	8000d20 <HAL_GetREVID>
 800152a:	4603      	mov	r3, r0
 800152c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001530:	4293      	cmp	r3, r2
 8001532:	d817      	bhi.n	8001564 <HAL_RCC_OscConfig+0x1f4>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	691b      	ldr	r3, [r3, #16]
 8001538:	2b40      	cmp	r3, #64	@ 0x40
 800153a:	d108      	bne.n	800154e <HAL_RCC_OscConfig+0x1de>
 800153c:	4b2e      	ldr	r3, [pc, #184]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001544:	4a2c      	ldr	r2, [pc, #176]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001546:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800154a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800154c:	e07a      	b.n	8001644 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800154e:	4b2a      	ldr	r3, [pc, #168]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	691b      	ldr	r3, [r3, #16]
 800155a:	031b      	lsls	r3, r3, #12
 800155c:	4926      	ldr	r1, [pc, #152]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 800155e:	4313      	orrs	r3, r2
 8001560:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001562:	e06f      	b.n	8001644 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001564:	4b24      	ldr	r3, [pc, #144]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	691b      	ldr	r3, [r3, #16]
 8001570:	061b      	lsls	r3, r3, #24
 8001572:	4921      	ldr	r1, [pc, #132]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001574:	4313      	orrs	r3, r2
 8001576:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001578:	e064      	b.n	8001644 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d047      	beq.n	8001612 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001582:	4b1d      	ldr	r3, [pc, #116]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f023 0219 	bic.w	r2, r3, #25
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	491a      	ldr	r1, [pc, #104]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 8001590:	4313      	orrs	r3, r2
 8001592:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001594:	f7ff fb94 	bl	8000cc0 <HAL_GetTick>
 8001598:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800159a:	e008      	b.n	80015ae <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800159c:	f7ff fb90 	bl	8000cc0 <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d901      	bls.n	80015ae <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e332      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015ae:	4b12      	ldr	r3, [pc, #72]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0304 	and.w	r3, r3, #4
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d0f0      	beq.n	800159c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ba:	f7ff fbb1 	bl	8000d20 <HAL_GetREVID>
 80015be:	4603      	mov	r3, r0
 80015c0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d819      	bhi.n	80015fc <HAL_RCC_OscConfig+0x28c>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	691b      	ldr	r3, [r3, #16]
 80015cc:	2b40      	cmp	r3, #64	@ 0x40
 80015ce:	d108      	bne.n	80015e2 <HAL_RCC_OscConfig+0x272>
 80015d0:	4b09      	ldr	r3, [pc, #36]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80015d8:	4a07      	ldr	r2, [pc, #28]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80015da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015de:	6053      	str	r3, [r2, #4]
 80015e0:	e030      	b.n	8001644 <HAL_RCC_OscConfig+0x2d4>
 80015e2:	4b05      	ldr	r3, [pc, #20]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	031b      	lsls	r3, r3, #12
 80015f0:	4901      	ldr	r1, [pc, #4]	@ (80015f8 <HAL_RCC_OscConfig+0x288>)
 80015f2:	4313      	orrs	r3, r2
 80015f4:	604b      	str	r3, [r1, #4]
 80015f6:	e025      	b.n	8001644 <HAL_RCC_OscConfig+0x2d4>
 80015f8:	58024400 	.word	0x58024400
 80015fc:	4b9a      	ldr	r3, [pc, #616]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	691b      	ldr	r3, [r3, #16]
 8001608:	061b      	lsls	r3, r3, #24
 800160a:	4997      	ldr	r1, [pc, #604]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 800160c:	4313      	orrs	r3, r2
 800160e:	604b      	str	r3, [r1, #4]
 8001610:	e018      	b.n	8001644 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001612:	4b95      	ldr	r3, [pc, #596]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a94      	ldr	r2, [pc, #592]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 8001618:	f023 0301 	bic.w	r3, r3, #1
 800161c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800161e:	f7ff fb4f 	bl	8000cc0 <HAL_GetTick>
 8001622:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001624:	e008      	b.n	8001638 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001626:	f7ff fb4b 	bl	8000cc0 <HAL_GetTick>
 800162a:	4602      	mov	r2, r0
 800162c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	2b02      	cmp	r3, #2
 8001632:	d901      	bls.n	8001638 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001634:	2303      	movs	r3, #3
 8001636:	e2ed      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001638:	4b8b      	ldr	r3, [pc, #556]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 0304 	and.w	r3, r3, #4
 8001640:	2b00      	cmp	r3, #0
 8001642:	d1f0      	bne.n	8001626 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0310 	and.w	r3, r3, #16
 800164c:	2b00      	cmp	r3, #0
 800164e:	f000 80a9 	beq.w	80017a4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001652:	4b85      	ldr	r3, [pc, #532]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 8001654:	691b      	ldr	r3, [r3, #16]
 8001656:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800165a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800165c:	4b82      	ldr	r3, [pc, #520]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 800165e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001660:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001662:	69bb      	ldr	r3, [r7, #24]
 8001664:	2b08      	cmp	r3, #8
 8001666:	d007      	beq.n	8001678 <HAL_RCC_OscConfig+0x308>
 8001668:	69bb      	ldr	r3, [r7, #24]
 800166a:	2b18      	cmp	r3, #24
 800166c:	d13a      	bne.n	80016e4 <HAL_RCC_OscConfig+0x374>
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	f003 0303 	and.w	r3, r3, #3
 8001674:	2b01      	cmp	r3, #1
 8001676:	d135      	bne.n	80016e4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001678:	4b7b      	ldr	r3, [pc, #492]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001680:	2b00      	cmp	r3, #0
 8001682:	d005      	beq.n	8001690 <HAL_RCC_OscConfig+0x320>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	69db      	ldr	r3, [r3, #28]
 8001688:	2b80      	cmp	r3, #128	@ 0x80
 800168a:	d001      	beq.n	8001690 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e2c1      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001690:	f7ff fb46 	bl	8000d20 <HAL_GetREVID>
 8001694:	4603      	mov	r3, r0
 8001696:	f241 0203 	movw	r2, #4099	@ 0x1003
 800169a:	4293      	cmp	r3, r2
 800169c:	d817      	bhi.n	80016ce <HAL_RCC_OscConfig+0x35e>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a1b      	ldr	r3, [r3, #32]
 80016a2:	2b20      	cmp	r3, #32
 80016a4:	d108      	bne.n	80016b8 <HAL_RCC_OscConfig+0x348>
 80016a6:	4b70      	ldr	r3, [pc, #448]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80016ae:	4a6e      	ldr	r2, [pc, #440]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80016b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80016b4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80016b6:	e075      	b.n	80017a4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80016b8:	4b6b      	ldr	r3, [pc, #428]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a1b      	ldr	r3, [r3, #32]
 80016c4:	069b      	lsls	r3, r3, #26
 80016c6:	4968      	ldr	r1, [pc, #416]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80016c8:	4313      	orrs	r3, r2
 80016ca:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80016cc:	e06a      	b.n	80017a4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80016ce:	4b66      	ldr	r3, [pc, #408]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80016d0:	68db      	ldr	r3, [r3, #12]
 80016d2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6a1b      	ldr	r3, [r3, #32]
 80016da:	061b      	lsls	r3, r3, #24
 80016dc:	4962      	ldr	r1, [pc, #392]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80016de:	4313      	orrs	r3, r2
 80016e0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80016e2:	e05f      	b.n	80017a4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	69db      	ldr	r3, [r3, #28]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d042      	beq.n	8001772 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80016ec:	4b5e      	ldr	r3, [pc, #376]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a5d      	ldr	r2, [pc, #372]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80016f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f8:	f7ff fae2 	bl	8000cc0 <HAL_GetTick>
 80016fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001700:	f7ff fade 	bl	8000cc0 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b02      	cmp	r3, #2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e280      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001712:	4b55      	ldr	r3, [pc, #340]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800171a:	2b00      	cmp	r3, #0
 800171c:	d0f0      	beq.n	8001700 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800171e:	f7ff faff 	bl	8000d20 <HAL_GetREVID>
 8001722:	4603      	mov	r3, r0
 8001724:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001728:	4293      	cmp	r3, r2
 800172a:	d817      	bhi.n	800175c <HAL_RCC_OscConfig+0x3ec>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a1b      	ldr	r3, [r3, #32]
 8001730:	2b20      	cmp	r3, #32
 8001732:	d108      	bne.n	8001746 <HAL_RCC_OscConfig+0x3d6>
 8001734:	4b4c      	ldr	r3, [pc, #304]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800173c:	4a4a      	ldr	r2, [pc, #296]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 800173e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001742:	6053      	str	r3, [r2, #4]
 8001744:	e02e      	b.n	80017a4 <HAL_RCC_OscConfig+0x434>
 8001746:	4b48      	ldr	r3, [pc, #288]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a1b      	ldr	r3, [r3, #32]
 8001752:	069b      	lsls	r3, r3, #26
 8001754:	4944      	ldr	r1, [pc, #272]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 8001756:	4313      	orrs	r3, r2
 8001758:	604b      	str	r3, [r1, #4]
 800175a:	e023      	b.n	80017a4 <HAL_RCC_OscConfig+0x434>
 800175c:	4b42      	ldr	r3, [pc, #264]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a1b      	ldr	r3, [r3, #32]
 8001768:	061b      	lsls	r3, r3, #24
 800176a:	493f      	ldr	r1, [pc, #252]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 800176c:	4313      	orrs	r3, r2
 800176e:	60cb      	str	r3, [r1, #12]
 8001770:	e018      	b.n	80017a4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001772:	4b3d      	ldr	r3, [pc, #244]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a3c      	ldr	r2, [pc, #240]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 8001778:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800177c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800177e:	f7ff fa9f 	bl	8000cc0 <HAL_GetTick>
 8001782:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001784:	e008      	b.n	8001798 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001786:	f7ff fa9b 	bl	8000cc0 <HAL_GetTick>
 800178a:	4602      	mov	r2, r0
 800178c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800178e:	1ad3      	subs	r3, r2, r3
 8001790:	2b02      	cmp	r3, #2
 8001792:	d901      	bls.n	8001798 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	e23d      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001798:	4b33      	ldr	r3, [pc, #204]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d1f0      	bne.n	8001786 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0308 	and.w	r3, r3, #8
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d036      	beq.n	800181e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	695b      	ldr	r3, [r3, #20]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d019      	beq.n	80017ec <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80017ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017bc:	4a2a      	ldr	r2, [pc, #168]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80017be:	f043 0301 	orr.w	r3, r3, #1
 80017c2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017c4:	f7ff fa7c 	bl	8000cc0 <HAL_GetTick>
 80017c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017cc:	f7ff fa78 	bl	8000cc0 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e21a      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017de:	4b22      	ldr	r3, [pc, #136]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80017e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d0f0      	beq.n	80017cc <HAL_RCC_OscConfig+0x45c>
 80017ea:	e018      	b.n	800181e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80017ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017f0:	4a1d      	ldr	r2, [pc, #116]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 80017f2:	f023 0301 	bic.w	r3, r3, #1
 80017f6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017f8:	f7ff fa62 	bl	8000cc0 <HAL_GetTick>
 80017fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017fe:	e008      	b.n	8001812 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001800:	f7ff fa5e 	bl	8000cc0 <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b02      	cmp	r3, #2
 800180c:	d901      	bls.n	8001812 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e200      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001812:	4b15      	ldr	r3, [pc, #84]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 8001814:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	2b00      	cmp	r3, #0
 800181c:	d1f0      	bne.n	8001800 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0320 	and.w	r3, r3, #32
 8001826:	2b00      	cmp	r3, #0
 8001828:	d039      	beq.n	800189e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d01c      	beq.n	800186c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001832:	4b0d      	ldr	r3, [pc, #52]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a0c      	ldr	r2, [pc, #48]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 8001838:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800183c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800183e:	f7ff fa3f 	bl	8000cc0 <HAL_GetTick>
 8001842:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001844:	e008      	b.n	8001858 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001846:	f7ff fa3b 	bl	8000cc0 <HAL_GetTick>
 800184a:	4602      	mov	r2, r0
 800184c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	2b02      	cmp	r3, #2
 8001852:	d901      	bls.n	8001858 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001854:	2303      	movs	r3, #3
 8001856:	e1dd      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001858:	4b03      	ldr	r3, [pc, #12]	@ (8001868 <HAL_RCC_OscConfig+0x4f8>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001860:	2b00      	cmp	r3, #0
 8001862:	d0f0      	beq.n	8001846 <HAL_RCC_OscConfig+0x4d6>
 8001864:	e01b      	b.n	800189e <HAL_RCC_OscConfig+0x52e>
 8001866:	bf00      	nop
 8001868:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800186c:	4b9b      	ldr	r3, [pc, #620]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a9a      	ldr	r2, [pc, #616]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001872:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001876:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001878:	f7ff fa22 	bl	8000cc0 <HAL_GetTick>
 800187c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800187e:	e008      	b.n	8001892 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001880:	f7ff fa1e 	bl	8000cc0 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e1c0      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001892:	4b92      	ldr	r3, [pc, #584]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1f0      	bne.n	8001880 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0304 	and.w	r3, r3, #4
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	f000 8081 	beq.w	80019ae <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80018ac:	4b8c      	ldr	r3, [pc, #560]	@ (8001ae0 <HAL_RCC_OscConfig+0x770>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a8b      	ldr	r2, [pc, #556]	@ (8001ae0 <HAL_RCC_OscConfig+0x770>)
 80018b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80018b8:	f7ff fa02 	bl	8000cc0 <HAL_GetTick>
 80018bc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80018be:	e008      	b.n	80018d2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018c0:	f7ff f9fe 	bl	8000cc0 <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	2b64      	cmp	r3, #100	@ 0x64
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e1a0      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80018d2:	4b83      	ldr	r3, [pc, #524]	@ (8001ae0 <HAL_RCC_OscConfig+0x770>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d0f0      	beq.n	80018c0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d106      	bne.n	80018f4 <HAL_RCC_OscConfig+0x584>
 80018e6:	4b7d      	ldr	r3, [pc, #500]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 80018e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ea:	4a7c      	ldr	r2, [pc, #496]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80018f2:	e02d      	b.n	8001950 <HAL_RCC_OscConfig+0x5e0>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d10c      	bne.n	8001916 <HAL_RCC_OscConfig+0x5a6>
 80018fc:	4b77      	ldr	r3, [pc, #476]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 80018fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001900:	4a76      	ldr	r2, [pc, #472]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001902:	f023 0301 	bic.w	r3, r3, #1
 8001906:	6713      	str	r3, [r2, #112]	@ 0x70
 8001908:	4b74      	ldr	r3, [pc, #464]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 800190a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800190c:	4a73      	ldr	r2, [pc, #460]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 800190e:	f023 0304 	bic.w	r3, r3, #4
 8001912:	6713      	str	r3, [r2, #112]	@ 0x70
 8001914:	e01c      	b.n	8001950 <HAL_RCC_OscConfig+0x5e0>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	2b05      	cmp	r3, #5
 800191c:	d10c      	bne.n	8001938 <HAL_RCC_OscConfig+0x5c8>
 800191e:	4b6f      	ldr	r3, [pc, #444]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001922:	4a6e      	ldr	r2, [pc, #440]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001924:	f043 0304 	orr.w	r3, r3, #4
 8001928:	6713      	str	r3, [r2, #112]	@ 0x70
 800192a:	4b6c      	ldr	r3, [pc, #432]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 800192c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800192e:	4a6b      	ldr	r2, [pc, #428]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	6713      	str	r3, [r2, #112]	@ 0x70
 8001936:	e00b      	b.n	8001950 <HAL_RCC_OscConfig+0x5e0>
 8001938:	4b68      	ldr	r3, [pc, #416]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 800193a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800193c:	4a67      	ldr	r2, [pc, #412]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 800193e:	f023 0301 	bic.w	r3, r3, #1
 8001942:	6713      	str	r3, [r2, #112]	@ 0x70
 8001944:	4b65      	ldr	r3, [pc, #404]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001948:	4a64      	ldr	r2, [pc, #400]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 800194a:	f023 0304 	bic.w	r3, r3, #4
 800194e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d015      	beq.n	8001984 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001958:	f7ff f9b2 	bl	8000cc0 <HAL_GetTick>
 800195c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800195e:	e00a      	b.n	8001976 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001960:	f7ff f9ae 	bl	8000cc0 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800196e:	4293      	cmp	r3, r2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e14e      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001976:	4b59      	ldr	r3, [pc, #356]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	2b00      	cmp	r3, #0
 8001980:	d0ee      	beq.n	8001960 <HAL_RCC_OscConfig+0x5f0>
 8001982:	e014      	b.n	80019ae <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001984:	f7ff f99c 	bl	8000cc0 <HAL_GetTick>
 8001988:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800198a:	e00a      	b.n	80019a2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800198c:	f7ff f998 	bl	8000cc0 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800199a:	4293      	cmp	r3, r2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e138      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80019a2:	4b4e      	ldr	r3, [pc, #312]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 80019a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d1ee      	bne.n	800198c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f000 812d 	beq.w	8001c12 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80019b8:	4b48      	ldr	r3, [pc, #288]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80019c0:	2b18      	cmp	r3, #24
 80019c2:	f000 80bd 	beq.w	8001b40 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	f040 809e 	bne.w	8001b0c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019d0:	4b42      	ldr	r3, [pc, #264]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a41      	ldr	r2, [pc, #260]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 80019d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019dc:	f7ff f970 	bl	8000cc0 <HAL_GetTick>
 80019e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019e4:	f7ff f96c 	bl	8000cc0 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e10e      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80019f6:	4b39      	ldr	r3, [pc, #228]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d1f0      	bne.n	80019e4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a02:	4b36      	ldr	r3, [pc, #216]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001a04:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a06:	4b37      	ldr	r3, [pc, #220]	@ (8001ae4 <HAL_RCC_OscConfig+0x774>)
 8001a08:	4013      	ands	r3, r2
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001a12:	0112      	lsls	r2, r2, #4
 8001a14:	430a      	orrs	r2, r1
 8001a16:	4931      	ldr	r1, [pc, #196]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	628b      	str	r3, [r1, #40]	@ 0x28
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a20:	3b01      	subs	r3, #1
 8001a22:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	025b      	lsls	r3, r3, #9
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	431a      	orrs	r2, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a36:	3b01      	subs	r3, #1
 8001a38:	041b      	lsls	r3, r3, #16
 8001a3a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001a3e:	431a      	orrs	r2, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a44:	3b01      	subs	r3, #1
 8001a46:	061b      	lsls	r3, r3, #24
 8001a48:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001a4c:	4923      	ldr	r1, [pc, #140]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001a52:	4b22      	ldr	r3, [pc, #136]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a56:	4a21      	ldr	r2, [pc, #132]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001a58:	f023 0301 	bic.w	r3, r3, #1
 8001a5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001a5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001a60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a62:	4b21      	ldr	r3, [pc, #132]	@ (8001ae8 <HAL_RCC_OscConfig+0x778>)
 8001a64:	4013      	ands	r3, r2
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001a6a:	00d2      	lsls	r2, r2, #3
 8001a6c:	491b      	ldr	r1, [pc, #108]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001a72:	4b1a      	ldr	r3, [pc, #104]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a76:	f023 020c 	bic.w	r2, r3, #12
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7e:	4917      	ldr	r1, [pc, #92]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001a80:	4313      	orrs	r3, r2
 8001a82:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001a84:	4b15      	ldr	r3, [pc, #84]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a88:	f023 0202 	bic.w	r2, r3, #2
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a90:	4912      	ldr	r1, [pc, #72]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001a92:	4313      	orrs	r3, r2
 8001a94:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001a96:	4b11      	ldr	r3, [pc, #68]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a9a:	4a10      	ldr	r2, [pc, #64]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001a9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aa0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aa6:	4a0d      	ldr	r2, [pc, #52]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001aa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001aae:	4b0b      	ldr	r3, [pc, #44]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001ab4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ab8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001aba:	4b08      	ldr	r3, [pc, #32]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001abe:	4a07      	ldr	r2, [pc, #28]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001ac0:	f043 0301 	orr.w	r3, r3, #1
 8001ac4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ac6:	4b05      	ldr	r3, [pc, #20]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a04      	ldr	r2, [pc, #16]	@ (8001adc <HAL_RCC_OscConfig+0x76c>)
 8001acc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ad0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad2:	f7ff f8f5 	bl	8000cc0 <HAL_GetTick>
 8001ad6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ad8:	e011      	b.n	8001afe <HAL_RCC_OscConfig+0x78e>
 8001ada:	bf00      	nop
 8001adc:	58024400 	.word	0x58024400
 8001ae0:	58024800 	.word	0x58024800
 8001ae4:	fffffc0c 	.word	0xfffffc0c
 8001ae8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aec:	f7ff f8e8 	bl	8000cc0 <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d901      	bls.n	8001afe <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001afa:	2303      	movs	r3, #3
 8001afc:	e08a      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001afe:	4b47      	ldr	r3, [pc, #284]	@ (8001c1c <HAL_RCC_OscConfig+0x8ac>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d0f0      	beq.n	8001aec <HAL_RCC_OscConfig+0x77c>
 8001b0a:	e082      	b.n	8001c12 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b0c:	4b43      	ldr	r3, [pc, #268]	@ (8001c1c <HAL_RCC_OscConfig+0x8ac>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a42      	ldr	r2, [pc, #264]	@ (8001c1c <HAL_RCC_OscConfig+0x8ac>)
 8001b12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b18:	f7ff f8d2 	bl	8000cc0 <HAL_GetTick>
 8001b1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b1e:	e008      	b.n	8001b32 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b20:	f7ff f8ce 	bl	8000cc0 <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d901      	bls.n	8001b32 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e070      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b32:	4b3a      	ldr	r3, [pc, #232]	@ (8001c1c <HAL_RCC_OscConfig+0x8ac>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d1f0      	bne.n	8001b20 <HAL_RCC_OscConfig+0x7b0>
 8001b3e:	e068      	b.n	8001c12 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001b40:	4b36      	ldr	r3, [pc, #216]	@ (8001c1c <HAL_RCC_OscConfig+0x8ac>)
 8001b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b44:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001b46:	4b35      	ldr	r3, [pc, #212]	@ (8001c1c <HAL_RCC_OscConfig+0x8ac>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d031      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	f003 0203 	and.w	r2, r3, #3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d12a      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	091b      	lsrs	r3, r3, #4
 8001b66:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d122      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d11a      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	0a5b      	lsrs	r3, r3, #9
 8001b86:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b8e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d111      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	0c1b      	lsrs	r3, r3, #16
 8001b98:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ba0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d108      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	0e1b      	lsrs	r3, r3, #24
 8001baa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bb2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d001      	beq.n	8001bbc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e02b      	b.n	8001c14 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001bbc:	4b17      	ldr	r3, [pc, #92]	@ (8001c1c <HAL_RCC_OscConfig+0x8ac>)
 8001bbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bc0:	08db      	lsrs	r3, r3, #3
 8001bc2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001bc6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d01f      	beq.n	8001c12 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001bd2:	4b12      	ldr	r3, [pc, #72]	@ (8001c1c <HAL_RCC_OscConfig+0x8ac>)
 8001bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bd6:	4a11      	ldr	r2, [pc, #68]	@ (8001c1c <HAL_RCC_OscConfig+0x8ac>)
 8001bd8:	f023 0301 	bic.w	r3, r3, #1
 8001bdc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001bde:	f7ff f86f 	bl	8000cc0 <HAL_GetTick>
 8001be2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001be4:	bf00      	nop
 8001be6:	f7ff f86b 	bl	8000cc0 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d0f9      	beq.n	8001be6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8001c1c <HAL_RCC_OscConfig+0x8ac>)
 8001bf4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c20 <HAL_RCC_OscConfig+0x8b0>)
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001bfe:	00d2      	lsls	r2, r2, #3
 8001c00:	4906      	ldr	r1, [pc, #24]	@ (8001c1c <HAL_RCC_OscConfig+0x8ac>)
 8001c02:	4313      	orrs	r3, r2
 8001c04:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001c06:	4b05      	ldr	r3, [pc, #20]	@ (8001c1c <HAL_RCC_OscConfig+0x8ac>)
 8001c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c0a:	4a04      	ldr	r2, [pc, #16]	@ (8001c1c <HAL_RCC_OscConfig+0x8ac>)
 8001c0c:	f043 0301 	orr.w	r3, r3, #1
 8001c10:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3730      	adds	r7, #48	@ 0x30
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	58024400 	.word	0x58024400
 8001c20:	ffff0007 	.word	0xffff0007

08001c24 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b086      	sub	sp, #24
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d101      	bne.n	8001c38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e19c      	b.n	8001f72 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c38:	4b8a      	ldr	r3, [pc, #552]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 030f 	and.w	r3, r3, #15
 8001c40:	683a      	ldr	r2, [r7, #0]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d910      	bls.n	8001c68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c46:	4b87      	ldr	r3, [pc, #540]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f023 020f 	bic.w	r2, r3, #15
 8001c4e:	4985      	ldr	r1, [pc, #532]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c56:	4b83      	ldr	r3, [pc, #524]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 030f 	and.w	r3, r3, #15
 8001c5e:	683a      	ldr	r2, [r7, #0]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d001      	beq.n	8001c68 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e184      	b.n	8001f72 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0304 	and.w	r3, r3, #4
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d010      	beq.n	8001c96 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	691a      	ldr	r2, [r3, #16]
 8001c78:	4b7b      	ldr	r3, [pc, #492]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d908      	bls.n	8001c96 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001c84:	4b78      	ldr	r3, [pc, #480]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	691b      	ldr	r3, [r3, #16]
 8001c90:	4975      	ldr	r1, [pc, #468]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0308 	and.w	r3, r3, #8
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d010      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	695a      	ldr	r2, [r3, #20]
 8001ca6:	4b70      	ldr	r3, [pc, #448]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d908      	bls.n	8001cc4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001cb2:	4b6d      	ldr	r3, [pc, #436]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	695b      	ldr	r3, [r3, #20]
 8001cbe:	496a      	ldr	r1, [pc, #424]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0310 	and.w	r3, r3, #16
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d010      	beq.n	8001cf2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	699a      	ldr	r2, [r3, #24]
 8001cd4:	4b64      	ldr	r3, [pc, #400]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001cd6:	69db      	ldr	r3, [r3, #28]
 8001cd8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d908      	bls.n	8001cf2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001ce0:	4b61      	ldr	r3, [pc, #388]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001ce2:	69db      	ldr	r3, [r3, #28]
 8001ce4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	495e      	ldr	r1, [pc, #376]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0320 	and.w	r3, r3, #32
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d010      	beq.n	8001d20 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	69da      	ldr	r2, [r3, #28]
 8001d02:	4b59      	ldr	r3, [pc, #356]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001d04:	6a1b      	ldr	r3, [r3, #32]
 8001d06:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d908      	bls.n	8001d20 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001d0e:	4b56      	ldr	r3, [pc, #344]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001d10:	6a1b      	ldr	r3, [r3, #32]
 8001d12:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	4953      	ldr	r1, [pc, #332]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d010      	beq.n	8001d4e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	68da      	ldr	r2, [r3, #12]
 8001d30:	4b4d      	ldr	r3, [pc, #308]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	f003 030f 	and.w	r3, r3, #15
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d908      	bls.n	8001d4e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d3c:	4b4a      	ldr	r3, [pc, #296]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	f023 020f 	bic.w	r2, r3, #15
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	4947      	ldr	r1, [pc, #284]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d055      	beq.n	8001e06 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001d5a:	4b43      	ldr	r3, [pc, #268]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001d5c:	699b      	ldr	r3, [r3, #24]
 8001d5e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	4940      	ldr	r1, [pc, #256]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d107      	bne.n	8001d84 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d74:	4b3c      	ldr	r3, [pc, #240]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d121      	bne.n	8001dc4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e0f6      	b.n	8001f72 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	2b03      	cmp	r3, #3
 8001d8a:	d107      	bne.n	8001d9c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001d8c:	4b36      	ldr	r3, [pc, #216]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d115      	bne.n	8001dc4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e0ea      	b.n	8001f72 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d107      	bne.n	8001db4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001da4:	4b30      	ldr	r3, [pc, #192]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d109      	bne.n	8001dc4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e0de      	b.n	8001f72 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001db4:	4b2c      	ldr	r3, [pc, #176]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0304 	and.w	r3, r3, #4
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d101      	bne.n	8001dc4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e0d6      	b.n	8001f72 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001dc4:	4b28      	ldr	r3, [pc, #160]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001dc6:	691b      	ldr	r3, [r3, #16]
 8001dc8:	f023 0207 	bic.w	r2, r3, #7
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	4925      	ldr	r1, [pc, #148]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001dd6:	f7fe ff73 	bl	8000cc0 <HAL_GetTick>
 8001dda:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ddc:	e00a      	b.n	8001df4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dde:	f7fe ff6f 	bl	8000cc0 <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d901      	bls.n	8001df4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e0be      	b.n	8001f72 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001df4:	4b1c      	ldr	r3, [pc, #112]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	00db      	lsls	r3, r3, #3
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d1eb      	bne.n	8001dde <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d010      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	68da      	ldr	r2, [r3, #12]
 8001e16:	4b14      	ldr	r3, [pc, #80]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001e18:	699b      	ldr	r3, [r3, #24]
 8001e1a:	f003 030f 	and.w	r3, r3, #15
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d208      	bcs.n	8001e34 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e22:	4b11      	ldr	r3, [pc, #68]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001e24:	699b      	ldr	r3, [r3, #24]
 8001e26:	f023 020f 	bic.w	r2, r3, #15
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	490e      	ldr	r1, [pc, #56]	@ (8001e68 <HAL_RCC_ClockConfig+0x244>)
 8001e30:	4313      	orrs	r3, r2
 8001e32:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e34:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 030f 	and.w	r3, r3, #15
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d214      	bcs.n	8001e6c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e42:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f023 020f 	bic.w	r2, r3, #15
 8001e4a:	4906      	ldr	r1, [pc, #24]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e52:	4b04      	ldr	r3, [pc, #16]	@ (8001e64 <HAL_RCC_ClockConfig+0x240>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 030f 	and.w	r3, r3, #15
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d005      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e086      	b.n	8001f72 <HAL_RCC_ClockConfig+0x34e>
 8001e64:	52002000 	.word	0x52002000
 8001e68:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0304 	and.w	r3, r3, #4
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d010      	beq.n	8001e9a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	691a      	ldr	r2, [r3, #16]
 8001e7c:	4b3f      	ldr	r3, [pc, #252]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001e7e:	699b      	ldr	r3, [r3, #24]
 8001e80:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d208      	bcs.n	8001e9a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001e88:	4b3c      	ldr	r3, [pc, #240]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	4939      	ldr	r1, [pc, #228]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001e96:	4313      	orrs	r3, r2
 8001e98:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0308 	and.w	r3, r3, #8
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d010      	beq.n	8001ec8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	695a      	ldr	r2, [r3, #20]
 8001eaa:	4b34      	ldr	r3, [pc, #208]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001eac:	69db      	ldr	r3, [r3, #28]
 8001eae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d208      	bcs.n	8001ec8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001eb6:	4b31      	ldr	r3, [pc, #196]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001eb8:	69db      	ldr	r3, [r3, #28]
 8001eba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	695b      	ldr	r3, [r3, #20]
 8001ec2:	492e      	ldr	r1, [pc, #184]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0310 	and.w	r3, r3, #16
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d010      	beq.n	8001ef6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	699a      	ldr	r2, [r3, #24]
 8001ed8:	4b28      	ldr	r3, [pc, #160]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001eda:	69db      	ldr	r3, [r3, #28]
 8001edc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d208      	bcs.n	8001ef6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001ee4:	4b25      	ldr	r3, [pc, #148]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001ee6:	69db      	ldr	r3, [r3, #28]
 8001ee8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	4922      	ldr	r1, [pc, #136]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0320 	and.w	r3, r3, #32
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d010      	beq.n	8001f24 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	69da      	ldr	r2, [r3, #28]
 8001f06:	4b1d      	ldr	r3, [pc, #116]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d208      	bcs.n	8001f24 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001f12:	4b1a      	ldr	r3, [pc, #104]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001f14:	6a1b      	ldr	r3, [r3, #32]
 8001f16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	69db      	ldr	r3, [r3, #28]
 8001f1e:	4917      	ldr	r1, [pc, #92]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001f20:	4313      	orrs	r3, r2
 8001f22:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001f24:	f000 f89e 	bl	8002064 <HAL_RCC_GetSysClockFreq>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	4b14      	ldr	r3, [pc, #80]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001f2c:	699b      	ldr	r3, [r3, #24]
 8001f2e:	0a1b      	lsrs	r3, r3, #8
 8001f30:	f003 030f 	and.w	r3, r3, #15
 8001f34:	4912      	ldr	r1, [pc, #72]	@ (8001f80 <HAL_RCC_ClockConfig+0x35c>)
 8001f36:	5ccb      	ldrb	r3, [r1, r3]
 8001f38:	f003 031f 	and.w	r3, r3, #31
 8001f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f40:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f42:	4b0e      	ldr	r3, [pc, #56]	@ (8001f7c <HAL_RCC_ClockConfig+0x358>)
 8001f44:	699b      	ldr	r3, [r3, #24]
 8001f46:	f003 030f 	and.w	r3, r3, #15
 8001f4a:	4a0d      	ldr	r2, [pc, #52]	@ (8001f80 <HAL_RCC_ClockConfig+0x35c>)
 8001f4c:	5cd3      	ldrb	r3, [r2, r3]
 8001f4e:	f003 031f 	and.w	r3, r3, #31
 8001f52:	693a      	ldr	r2, [r7, #16]
 8001f54:	fa22 f303 	lsr.w	r3, r2, r3
 8001f58:	4a0a      	ldr	r2, [pc, #40]	@ (8001f84 <HAL_RCC_ClockConfig+0x360>)
 8001f5a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001f5c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f88 <HAL_RCC_ClockConfig+0x364>)
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001f62:	4b0a      	ldr	r3, [pc, #40]	@ (8001f8c <HAL_RCC_ClockConfig+0x368>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7fe fe60 	bl	8000c2c <HAL_InitTick>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3718      	adds	r7, #24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	58024400 	.word	0x58024400
 8001f80:	080055bc 	.word	0x080055bc
 8001f84:	24000004 	.word	0x24000004
 8001f88:	24000000 	.word	0x24000000
 8001f8c:	24000008 	.word	0x24000008

08001f90 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b08c      	sub	sp, #48	@ 0x30
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	60f8      	str	r0, [r7, #12]
 8001f98:	60b9      	str	r1, [r7, #8]
 8001f9a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d12a      	bne.n	8001ff8 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8001fa2:	4b2d      	ldr	r3, [pc, #180]	@ (8002058 <HAL_RCC_MCOConfig+0xc8>)
 8001fa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fa8:	4a2b      	ldr	r2, [pc, #172]	@ (8002058 <HAL_RCC_MCOConfig+0xc8>)
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fb2:	4b29      	ldr	r3, [pc, #164]	@ (8002058 <HAL_RCC_MCOConfig+0xc8>)
 8001fb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fb8:	f003 0301 	and.w	r3, r3, #1
 8001fbc:	61bb      	str	r3, [r7, #24]
 8001fbe:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8001fc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8001fd6:	f107 031c 	add.w	r3, r7, #28
 8001fda:	4619      	mov	r1, r3
 8001fdc:	481f      	ldr	r0, [pc, #124]	@ (800205c <HAL_RCC_MCOConfig+0xcc>)
 8001fde:	f7fe ff8f 	bl	8000f00 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8001fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8002058 <HAL_RCC_MCOConfig+0xc8>)
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	f023 72fe 	bic.w	r2, r3, #33292288	@ 0x1fc0000
 8001fea:	68b9      	ldr	r1, [r7, #8]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	430b      	orrs	r3, r1
 8001ff0:	4919      	ldr	r1, [pc, #100]	@ (8002058 <HAL_RCC_MCOConfig+0xc8>)
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8001ff6:	e02a      	b.n	800204e <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 8001ff8:	4b17      	ldr	r3, [pc, #92]	@ (8002058 <HAL_RCC_MCOConfig+0xc8>)
 8001ffa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ffe:	4a16      	ldr	r2, [pc, #88]	@ (8002058 <HAL_RCC_MCOConfig+0xc8>)
 8002000:	f043 0304 	orr.w	r3, r3, #4
 8002004:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002008:	4b13      	ldr	r3, [pc, #76]	@ (8002058 <HAL_RCC_MCOConfig+0xc8>)
 800200a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800200e:	f003 0304 	and.w	r3, r3, #4
 8002012:	617b      	str	r3, [r7, #20]
 8002014:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8002016:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800201a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201c:	2302      	movs	r3, #2
 800201e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002020:	2303      	movs	r3, #3
 8002022:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002028:	2300      	movs	r3, #0
 800202a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800202c:	f107 031c 	add.w	r3, r7, #28
 8002030:	4619      	mov	r1, r3
 8002032:	480b      	ldr	r0, [pc, #44]	@ (8002060 <HAL_RCC_MCOConfig+0xd0>)
 8002034:	f7fe ff64 	bl	8000f00 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8002038:	4b07      	ldr	r3, [pc, #28]	@ (8002058 <HAL_RCC_MCOConfig+0xc8>)
 800203a:	691b      	ldr	r3, [r3, #16]
 800203c:	f023 427e 	bic.w	r2, r3, #4261412864	@ 0xfe000000
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	01d9      	lsls	r1, r3, #7
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	430b      	orrs	r3, r1
 8002048:	4903      	ldr	r1, [pc, #12]	@ (8002058 <HAL_RCC_MCOConfig+0xc8>)
 800204a:	4313      	orrs	r3, r2
 800204c:	610b      	str	r3, [r1, #16]
}
 800204e:	bf00      	nop
 8002050:	3730      	adds	r7, #48	@ 0x30
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	58024400 	.word	0x58024400
 800205c:	58020000 	.word	0x58020000
 8002060:	58020800 	.word	0x58020800

08002064 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002064:	b480      	push	{r7}
 8002066:	b089      	sub	sp, #36	@ 0x24
 8002068:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800206a:	4bb3      	ldr	r3, [pc, #716]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800206c:	691b      	ldr	r3, [r3, #16]
 800206e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002072:	2b18      	cmp	r3, #24
 8002074:	f200 8155 	bhi.w	8002322 <HAL_RCC_GetSysClockFreq+0x2be>
 8002078:	a201      	add	r2, pc, #4	@ (adr r2, 8002080 <HAL_RCC_GetSysClockFreq+0x1c>)
 800207a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800207e:	bf00      	nop
 8002080:	080020e5 	.word	0x080020e5
 8002084:	08002323 	.word	0x08002323
 8002088:	08002323 	.word	0x08002323
 800208c:	08002323 	.word	0x08002323
 8002090:	08002323 	.word	0x08002323
 8002094:	08002323 	.word	0x08002323
 8002098:	08002323 	.word	0x08002323
 800209c:	08002323 	.word	0x08002323
 80020a0:	0800210b 	.word	0x0800210b
 80020a4:	08002323 	.word	0x08002323
 80020a8:	08002323 	.word	0x08002323
 80020ac:	08002323 	.word	0x08002323
 80020b0:	08002323 	.word	0x08002323
 80020b4:	08002323 	.word	0x08002323
 80020b8:	08002323 	.word	0x08002323
 80020bc:	08002323 	.word	0x08002323
 80020c0:	08002111 	.word	0x08002111
 80020c4:	08002323 	.word	0x08002323
 80020c8:	08002323 	.word	0x08002323
 80020cc:	08002323 	.word	0x08002323
 80020d0:	08002323 	.word	0x08002323
 80020d4:	08002323 	.word	0x08002323
 80020d8:	08002323 	.word	0x08002323
 80020dc:	08002323 	.word	0x08002323
 80020e0:	08002117 	.word	0x08002117
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80020e4:	4b94      	ldr	r3, [pc, #592]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0320 	and.w	r3, r3, #32
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d009      	beq.n	8002104 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80020f0:	4b91      	ldr	r3, [pc, #580]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	08db      	lsrs	r3, r3, #3
 80020f6:	f003 0303 	and.w	r3, r3, #3
 80020fa:	4a90      	ldr	r2, [pc, #576]	@ (800233c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80020fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002100:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002102:	e111      	b.n	8002328 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002104:	4b8d      	ldr	r3, [pc, #564]	@ (800233c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002106:	61bb      	str	r3, [r7, #24]
      break;
 8002108:	e10e      	b.n	8002328 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800210a:	4b8d      	ldr	r3, [pc, #564]	@ (8002340 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800210c:	61bb      	str	r3, [r7, #24]
      break;
 800210e:	e10b      	b.n	8002328 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002110:	4b8c      	ldr	r3, [pc, #560]	@ (8002344 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002112:	61bb      	str	r3, [r7, #24]
      break;
 8002114:	e108      	b.n	8002328 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002116:	4b88      	ldr	r3, [pc, #544]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800211a:	f003 0303 	and.w	r3, r3, #3
 800211e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002120:	4b85      	ldr	r3, [pc, #532]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002124:	091b      	lsrs	r3, r3, #4
 8002126:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800212a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800212c:	4b82      	ldr	r3, [pc, #520]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800212e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002130:	f003 0301 	and.w	r3, r3, #1
 8002134:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002136:	4b80      	ldr	r3, [pc, #512]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800213a:	08db      	lsrs	r3, r3, #3
 800213c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002140:	68fa      	ldr	r2, [r7, #12]
 8002142:	fb02 f303 	mul.w	r3, r2, r3
 8002146:	ee07 3a90 	vmov	s15, r3
 800214a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800214e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	2b00      	cmp	r3, #0
 8002156:	f000 80e1 	beq.w	800231c <HAL_RCC_GetSysClockFreq+0x2b8>
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	2b02      	cmp	r3, #2
 800215e:	f000 8083 	beq.w	8002268 <HAL_RCC_GetSysClockFreq+0x204>
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	2b02      	cmp	r3, #2
 8002166:	f200 80a1 	bhi.w	80022ac <HAL_RCC_GetSysClockFreq+0x248>
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d003      	beq.n	8002178 <HAL_RCC_GetSysClockFreq+0x114>
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	2b01      	cmp	r3, #1
 8002174:	d056      	beq.n	8002224 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002176:	e099      	b.n	80022ac <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002178:	4b6f      	ldr	r3, [pc, #444]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0320 	and.w	r3, r3, #32
 8002180:	2b00      	cmp	r3, #0
 8002182:	d02d      	beq.n	80021e0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002184:	4b6c      	ldr	r3, [pc, #432]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	08db      	lsrs	r3, r3, #3
 800218a:	f003 0303 	and.w	r3, r3, #3
 800218e:	4a6b      	ldr	r2, [pc, #428]	@ (800233c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002190:	fa22 f303 	lsr.w	r3, r2, r3
 8002194:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	ee07 3a90 	vmov	s15, r3
 800219c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	ee07 3a90 	vmov	s15, r3
 80021a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021ae:	4b62      	ldr	r3, [pc, #392]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021b6:	ee07 3a90 	vmov	s15, r3
 80021ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021be:	ed97 6a02 	vldr	s12, [r7, #8]
 80021c2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002348 <HAL_RCC_GetSysClockFreq+0x2e4>
 80021c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80021ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80021ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80021d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80021d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021da:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80021de:	e087      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	ee07 3a90 	vmov	s15, r3
 80021e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021ea:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800234c <HAL_RCC_GetSysClockFreq+0x2e8>
 80021ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021f2:	4b51      	ldr	r3, [pc, #324]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021fa:	ee07 3a90 	vmov	s15, r3
 80021fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002202:	ed97 6a02 	vldr	s12, [r7, #8]
 8002206:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002348 <HAL_RCC_GetSysClockFreq+0x2e4>
 800220a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800220e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002212:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002216:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800221a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800221e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002222:	e065      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	ee07 3a90 	vmov	s15, r3
 800222a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800222e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002350 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002232:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002236:	4b40      	ldr	r3, [pc, #256]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800223e:	ee07 3a90 	vmov	s15, r3
 8002242:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002246:	ed97 6a02 	vldr	s12, [r7, #8]
 800224a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002348 <HAL_RCC_GetSysClockFreq+0x2e4>
 800224e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002252:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002256:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800225a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800225e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002262:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002266:	e043      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	ee07 3a90 	vmov	s15, r3
 800226e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002272:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002354 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002276:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800227a:	4b2f      	ldr	r3, [pc, #188]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002282:	ee07 3a90 	vmov	s15, r3
 8002286:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800228a:	ed97 6a02 	vldr	s12, [r7, #8]
 800228e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002348 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002292:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002296:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800229a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800229e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80022a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80022aa:	e021      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	ee07 3a90 	vmov	s15, r3
 80022b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022b6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002350 <HAL_RCC_GetSysClockFreq+0x2ec>
 80022ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022be:	4b1e      	ldr	r3, [pc, #120]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022c6:	ee07 3a90 	vmov	s15, r3
 80022ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80022d2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002348 <HAL_RCC_GetSysClockFreq+0x2e4>
 80022d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80022da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80022de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80022e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80022e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80022ee:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80022f0:	4b11      	ldr	r3, [pc, #68]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f4:	0a5b      	lsrs	r3, r3, #9
 80022f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022fa:	3301      	adds	r3, #1
 80022fc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	ee07 3a90 	vmov	s15, r3
 8002304:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002308:	edd7 6a07 	vldr	s13, [r7, #28]
 800230c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002310:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002314:	ee17 3a90 	vmov	r3, s15
 8002318:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800231a:	e005      	b.n	8002328 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800231c:	2300      	movs	r3, #0
 800231e:	61bb      	str	r3, [r7, #24]
      break;
 8002320:	e002      	b.n	8002328 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002322:	4b07      	ldr	r3, [pc, #28]	@ (8002340 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002324:	61bb      	str	r3, [r7, #24]
      break;
 8002326:	bf00      	nop
  }

  return sysclockfreq;
 8002328:	69bb      	ldr	r3, [r7, #24]
}
 800232a:	4618      	mov	r0, r3
 800232c:	3724      	adds	r7, #36	@ 0x24
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	58024400 	.word	0x58024400
 800233c:	03d09000 	.word	0x03d09000
 8002340:	003d0900 	.word	0x003d0900
 8002344:	017d7840 	.word	0x017d7840
 8002348:	46000000 	.word	0x46000000
 800234c:	4c742400 	.word	0x4c742400
 8002350:	4a742400 	.word	0x4a742400
 8002354:	4bbebc20 	.word	0x4bbebc20

08002358 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800235e:	f7ff fe81 	bl	8002064 <HAL_RCC_GetSysClockFreq>
 8002362:	4602      	mov	r2, r0
 8002364:	4b10      	ldr	r3, [pc, #64]	@ (80023a8 <HAL_RCC_GetHCLKFreq+0x50>)
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	0a1b      	lsrs	r3, r3, #8
 800236a:	f003 030f 	and.w	r3, r3, #15
 800236e:	490f      	ldr	r1, [pc, #60]	@ (80023ac <HAL_RCC_GetHCLKFreq+0x54>)
 8002370:	5ccb      	ldrb	r3, [r1, r3]
 8002372:	f003 031f 	and.w	r3, r3, #31
 8002376:	fa22 f303 	lsr.w	r3, r2, r3
 800237a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800237c:	4b0a      	ldr	r3, [pc, #40]	@ (80023a8 <HAL_RCC_GetHCLKFreq+0x50>)
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	f003 030f 	and.w	r3, r3, #15
 8002384:	4a09      	ldr	r2, [pc, #36]	@ (80023ac <HAL_RCC_GetHCLKFreq+0x54>)
 8002386:	5cd3      	ldrb	r3, [r2, r3]
 8002388:	f003 031f 	and.w	r3, r3, #31
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	fa22 f303 	lsr.w	r3, r2, r3
 8002392:	4a07      	ldr	r2, [pc, #28]	@ (80023b0 <HAL_RCC_GetHCLKFreq+0x58>)
 8002394:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002396:	4a07      	ldr	r2, [pc, #28]	@ (80023b4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800239c:	4b04      	ldr	r3, [pc, #16]	@ (80023b0 <HAL_RCC_GetHCLKFreq+0x58>)
 800239e:	681b      	ldr	r3, [r3, #0]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	58024400 	.word	0x58024400
 80023ac:	080055bc 	.word	0x080055bc
 80023b0:	24000004 	.word	0x24000004
 80023b4:	24000000 	.word	0x24000000

080023b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80023bc:	f7ff ffcc 	bl	8002358 <HAL_RCC_GetHCLKFreq>
 80023c0:	4602      	mov	r2, r0
 80023c2:	4b06      	ldr	r3, [pc, #24]	@ (80023dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	091b      	lsrs	r3, r3, #4
 80023c8:	f003 0307 	and.w	r3, r3, #7
 80023cc:	4904      	ldr	r1, [pc, #16]	@ (80023e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80023ce:	5ccb      	ldrb	r3, [r1, r3]
 80023d0:	f003 031f 	and.w	r3, r3, #31
 80023d4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80023d8:	4618      	mov	r0, r3
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	58024400 	.word	0x58024400
 80023e0:	080055bc 	.word	0x080055bc

080023e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80023e8:	f7ff ffb6 	bl	8002358 <HAL_RCC_GetHCLKFreq>
 80023ec:	4602      	mov	r2, r0
 80023ee:	4b06      	ldr	r3, [pc, #24]	@ (8002408 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023f0:	69db      	ldr	r3, [r3, #28]
 80023f2:	0a1b      	lsrs	r3, r3, #8
 80023f4:	f003 0307 	and.w	r3, r3, #7
 80023f8:	4904      	ldr	r1, [pc, #16]	@ (800240c <HAL_RCC_GetPCLK2Freq+0x28>)
 80023fa:	5ccb      	ldrb	r3, [r1, r3]
 80023fc:	f003 031f 	and.w	r3, r3, #31
 8002400:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002404:	4618      	mov	r0, r3
 8002406:	bd80      	pop	{r7, pc}
 8002408:	58024400 	.word	0x58024400
 800240c:	080055bc 	.word	0x080055bc

08002410 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002410:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002414:	b0cc      	sub	sp, #304	@ 0x130
 8002416:	af00      	add	r7, sp, #0
 8002418:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800241c:	2300      	movs	r3, #0
 800241e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002422:	2300      	movs	r3, #0
 8002424:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002428:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800242c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002430:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002434:	2500      	movs	r5, #0
 8002436:	ea54 0305 	orrs.w	r3, r4, r5
 800243a:	d049      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800243c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002440:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002442:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002446:	d02f      	beq.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002448:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800244c:	d828      	bhi.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800244e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002452:	d01a      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002454:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002458:	d822      	bhi.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800245a:	2b00      	cmp	r3, #0
 800245c:	d003      	beq.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800245e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002462:	d007      	beq.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002464:	e01c      	b.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002466:	4bb8      	ldr	r3, [pc, #736]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800246a:	4ab7      	ldr	r2, [pc, #732]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800246c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002470:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002472:	e01a      	b.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002474:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002478:	3308      	adds	r3, #8
 800247a:	2102      	movs	r1, #2
 800247c:	4618      	mov	r0, r3
 800247e:	f001 fccf 	bl	8003e20 <RCCEx_PLL2_Config>
 8002482:	4603      	mov	r3, r0
 8002484:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002488:	e00f      	b.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800248a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800248e:	3328      	adds	r3, #40	@ 0x28
 8002490:	2102      	movs	r1, #2
 8002492:	4618      	mov	r0, r3
 8002494:	f001 fd76 	bl	8003f84 <RCCEx_PLL3_Config>
 8002498:	4603      	mov	r3, r0
 800249a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800249e:	e004      	b.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80024a6:	e000      	b.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80024a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80024aa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d10a      	bne.n	80024c8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80024b2:	4ba5      	ldr	r3, [pc, #660]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80024b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024b6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80024ba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80024be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024c0:	4aa1      	ldr	r2, [pc, #644]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80024c2:	430b      	orrs	r3, r1
 80024c4:	6513      	str	r3, [r2, #80]	@ 0x50
 80024c6:	e003      	b.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024c8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80024cc:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80024d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80024d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80024dc:	f04f 0900 	mov.w	r9, #0
 80024e0:	ea58 0309 	orrs.w	r3, r8, r9
 80024e4:	d047      	beq.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80024e6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80024ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ec:	2b04      	cmp	r3, #4
 80024ee:	d82a      	bhi.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80024f0:	a201      	add	r2, pc, #4	@ (adr r2, 80024f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80024f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024f6:	bf00      	nop
 80024f8:	0800250d 	.word	0x0800250d
 80024fc:	0800251b 	.word	0x0800251b
 8002500:	08002531 	.word	0x08002531
 8002504:	0800254f 	.word	0x0800254f
 8002508:	0800254f 	.word	0x0800254f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800250c:	4b8e      	ldr	r3, [pc, #568]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800250e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002510:	4a8d      	ldr	r2, [pc, #564]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002512:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002516:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002518:	e01a      	b.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800251a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800251e:	3308      	adds	r3, #8
 8002520:	2100      	movs	r1, #0
 8002522:	4618      	mov	r0, r3
 8002524:	f001 fc7c 	bl	8003e20 <RCCEx_PLL2_Config>
 8002528:	4603      	mov	r3, r0
 800252a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800252e:	e00f      	b.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002530:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002534:	3328      	adds	r3, #40	@ 0x28
 8002536:	2100      	movs	r1, #0
 8002538:	4618      	mov	r0, r3
 800253a:	f001 fd23 	bl	8003f84 <RCCEx_PLL3_Config>
 800253e:	4603      	mov	r3, r0
 8002540:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002544:	e004      	b.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800254c:	e000      	b.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800254e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002550:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10a      	bne.n	800256e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002558:	4b7b      	ldr	r3, [pc, #492]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800255a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800255c:	f023 0107 	bic.w	r1, r3, #7
 8002560:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002564:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002566:	4a78      	ldr	r2, [pc, #480]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002568:	430b      	orrs	r3, r1
 800256a:	6513      	str	r3, [r2, #80]	@ 0x50
 800256c:	e003      	b.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800256e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002572:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002576:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800257a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800257e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002582:	f04f 0b00 	mov.w	fp, #0
 8002586:	ea5a 030b 	orrs.w	r3, sl, fp
 800258a:	d04c      	beq.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800258c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002592:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002596:	d030      	beq.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002598:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800259c:	d829      	bhi.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800259e:	2bc0      	cmp	r3, #192	@ 0xc0
 80025a0:	d02d      	beq.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80025a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80025a4:	d825      	bhi.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80025a6:	2b80      	cmp	r3, #128	@ 0x80
 80025a8:	d018      	beq.n	80025dc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80025aa:	2b80      	cmp	r3, #128	@ 0x80
 80025ac:	d821      	bhi.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d002      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80025b2:	2b40      	cmp	r3, #64	@ 0x40
 80025b4:	d007      	beq.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80025b6:	e01c      	b.n	80025f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80025b8:	4b63      	ldr	r3, [pc, #396]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80025ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025bc:	4a62      	ldr	r2, [pc, #392]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80025be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80025c4:	e01c      	b.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80025c6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80025ca:	3308      	adds	r3, #8
 80025cc:	2100      	movs	r1, #0
 80025ce:	4618      	mov	r0, r3
 80025d0:	f001 fc26 	bl	8003e20 <RCCEx_PLL2_Config>
 80025d4:	4603      	mov	r3, r0
 80025d6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80025da:	e011      	b.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80025dc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80025e0:	3328      	adds	r3, #40	@ 0x28
 80025e2:	2100      	movs	r1, #0
 80025e4:	4618      	mov	r0, r3
 80025e6:	f001 fccd 	bl	8003f84 <RCCEx_PLL3_Config>
 80025ea:	4603      	mov	r3, r0
 80025ec:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80025f0:	e006      	b.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80025f8:	e002      	b.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80025fa:	bf00      	nop
 80025fc:	e000      	b.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80025fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002600:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002604:	2b00      	cmp	r3, #0
 8002606:	d10a      	bne.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002608:	4b4f      	ldr	r3, [pc, #316]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800260a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800260c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002610:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002616:	4a4c      	ldr	r2, [pc, #304]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002618:	430b      	orrs	r3, r1
 800261a:	6513      	str	r3, [r2, #80]	@ 0x50
 800261c:	e003      	b.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800261e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002622:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002626:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800262a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002632:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002636:	2300      	movs	r3, #0
 8002638:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800263c:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8002640:	460b      	mov	r3, r1
 8002642:	4313      	orrs	r3, r2
 8002644:	d053      	beq.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002646:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800264a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800264e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002652:	d035      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002654:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002658:	d82e      	bhi.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800265a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800265e:	d031      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002660:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002664:	d828      	bhi.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002666:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800266a:	d01a      	beq.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800266c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002670:	d822      	bhi.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002672:	2b00      	cmp	r3, #0
 8002674:	d003      	beq.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002676:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800267a:	d007      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800267c:	e01c      	b.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800267e:	4b32      	ldr	r3, [pc, #200]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002682:	4a31      	ldr	r2, [pc, #196]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002684:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002688:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800268a:	e01c      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800268c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002690:	3308      	adds	r3, #8
 8002692:	2100      	movs	r1, #0
 8002694:	4618      	mov	r0, r3
 8002696:	f001 fbc3 	bl	8003e20 <RCCEx_PLL2_Config>
 800269a:	4603      	mov	r3, r0
 800269c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80026a0:	e011      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80026a2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80026a6:	3328      	adds	r3, #40	@ 0x28
 80026a8:	2100      	movs	r1, #0
 80026aa:	4618      	mov	r0, r3
 80026ac:	f001 fc6a 	bl	8003f84 <RCCEx_PLL3_Config>
 80026b0:	4603      	mov	r3, r0
 80026b2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80026b6:	e006      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80026be:	e002      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80026c0:	bf00      	nop
 80026c2:	e000      	b.n	80026c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80026c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80026c6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d10b      	bne.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80026ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026d2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80026d6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80026da:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80026de:	4a1a      	ldr	r2, [pc, #104]	@ (8002748 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026e0:	430b      	orrs	r3, r1
 80026e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80026e4:	e003      	b.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026e6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80026ea:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80026ee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80026f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80026fa:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80026fe:	2300      	movs	r3, #0
 8002700:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002704:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002708:	460b      	mov	r3, r1
 800270a:	4313      	orrs	r3, r2
 800270c:	d056      	beq.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800270e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002712:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002716:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800271a:	d038      	beq.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800271c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002720:	d831      	bhi.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002722:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002726:	d034      	beq.n	8002792 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002728:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800272c:	d82b      	bhi.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800272e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002732:	d01d      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002734:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002738:	d825      	bhi.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800273a:	2b00      	cmp	r3, #0
 800273c:	d006      	beq.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800273e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002742:	d00a      	beq.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002744:	e01f      	b.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002746:	bf00      	nop
 8002748:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800274c:	4ba2      	ldr	r3, [pc, #648]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800274e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002750:	4aa1      	ldr	r2, [pc, #644]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002752:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002756:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002758:	e01c      	b.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800275a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800275e:	3308      	adds	r3, #8
 8002760:	2100      	movs	r1, #0
 8002762:	4618      	mov	r0, r3
 8002764:	f001 fb5c 	bl	8003e20 <RCCEx_PLL2_Config>
 8002768:	4603      	mov	r3, r0
 800276a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800276e:	e011      	b.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002770:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002774:	3328      	adds	r3, #40	@ 0x28
 8002776:	2100      	movs	r1, #0
 8002778:	4618      	mov	r0, r3
 800277a:	f001 fc03 	bl	8003f84 <RCCEx_PLL3_Config>
 800277e:	4603      	mov	r3, r0
 8002780:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002784:	e006      	b.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800278c:	e002      	b.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800278e:	bf00      	nop
 8002790:	e000      	b.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002792:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002794:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002798:	2b00      	cmp	r3, #0
 800279a:	d10b      	bne.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800279c:	4b8e      	ldr	r3, [pc, #568]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800279e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80027a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80027a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80027ac:	4a8a      	ldr	r2, [pc, #552]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80027ae:	430b      	orrs	r3, r1
 80027b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80027b2:	e003      	b.n	80027bc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027b4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80027b8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80027bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80027c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80027c8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80027cc:	2300      	movs	r3, #0
 80027ce:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80027d2:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80027d6:	460b      	mov	r3, r1
 80027d8:	4313      	orrs	r3, r2
 80027da:	d03a      	beq.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80027dc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80027e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027e2:	2b30      	cmp	r3, #48	@ 0x30
 80027e4:	d01f      	beq.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80027e6:	2b30      	cmp	r3, #48	@ 0x30
 80027e8:	d819      	bhi.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80027ea:	2b20      	cmp	r3, #32
 80027ec:	d00c      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80027ee:	2b20      	cmp	r3, #32
 80027f0:	d815      	bhi.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d019      	beq.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80027f6:	2b10      	cmp	r3, #16
 80027f8:	d111      	bne.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80027fa:	4b77      	ldr	r3, [pc, #476]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80027fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027fe:	4a76      	ldr	r2, [pc, #472]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002800:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002804:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002806:	e011      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002808:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800280c:	3308      	adds	r3, #8
 800280e:	2102      	movs	r1, #2
 8002810:	4618      	mov	r0, r3
 8002812:	f001 fb05 	bl	8003e20 <RCCEx_PLL2_Config>
 8002816:	4603      	mov	r3, r0
 8002818:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800281c:	e006      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002824:	e002      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002826:	bf00      	nop
 8002828:	e000      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800282a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800282c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10a      	bne.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002834:	4b68      	ldr	r3, [pc, #416]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002836:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002838:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800283c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002842:	4a65      	ldr	r2, [pc, #404]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002844:	430b      	orrs	r3, r1
 8002846:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002848:	e003      	b.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800284a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800284e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002852:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800285a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800285e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002862:	2300      	movs	r3, #0
 8002864:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002868:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800286c:	460b      	mov	r3, r1
 800286e:	4313      	orrs	r3, r2
 8002870:	d051      	beq.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002872:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002876:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002878:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800287c:	d035      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800287e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002882:	d82e      	bhi.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002884:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002888:	d031      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800288a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800288e:	d828      	bhi.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002890:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002894:	d01a      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002896:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800289a:	d822      	bhi.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800289c:	2b00      	cmp	r3, #0
 800289e:	d003      	beq.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80028a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028a4:	d007      	beq.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80028a6:	e01c      	b.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028a8:	4b4b      	ldr	r3, [pc, #300]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ac:	4a4a      	ldr	r2, [pc, #296]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80028b4:	e01c      	b.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80028b6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80028ba:	3308      	adds	r3, #8
 80028bc:	2100      	movs	r1, #0
 80028be:	4618      	mov	r0, r3
 80028c0:	f001 faae 	bl	8003e20 <RCCEx_PLL2_Config>
 80028c4:	4603      	mov	r3, r0
 80028c6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80028ca:	e011      	b.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80028cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80028d0:	3328      	adds	r3, #40	@ 0x28
 80028d2:	2100      	movs	r1, #0
 80028d4:	4618      	mov	r0, r3
 80028d6:	f001 fb55 	bl	8003f84 <RCCEx_PLL3_Config>
 80028da:	4603      	mov	r3, r0
 80028dc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80028e0:	e006      	b.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80028e8:	e002      	b.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80028ea:	bf00      	nop
 80028ec:	e000      	b.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80028ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028f0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d10a      	bne.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80028f8:	4b37      	ldr	r3, [pc, #220]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028fc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002900:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002904:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002906:	4a34      	ldr	r2, [pc, #208]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002908:	430b      	orrs	r3, r1
 800290a:	6513      	str	r3, [r2, #80]	@ 0x50
 800290c:	e003      	b.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800290e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002912:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002916:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800291a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800291e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002922:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002926:	2300      	movs	r3, #0
 8002928:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800292c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002930:	460b      	mov	r3, r1
 8002932:	4313      	orrs	r3, r2
 8002934:	d056      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002936:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800293a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800293c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002940:	d033      	beq.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002942:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002946:	d82c      	bhi.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002948:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800294c:	d02f      	beq.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800294e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002952:	d826      	bhi.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002954:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002958:	d02b      	beq.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800295a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800295e:	d820      	bhi.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002960:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002964:	d012      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002966:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800296a:	d81a      	bhi.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800296c:	2b00      	cmp	r3, #0
 800296e:	d022      	beq.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002970:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002974:	d115      	bne.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002976:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800297a:	3308      	adds	r3, #8
 800297c:	2101      	movs	r1, #1
 800297e:	4618      	mov	r0, r3
 8002980:	f001 fa4e 	bl	8003e20 <RCCEx_PLL2_Config>
 8002984:	4603      	mov	r3, r0
 8002986:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800298a:	e015      	b.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800298c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002990:	3328      	adds	r3, #40	@ 0x28
 8002992:	2101      	movs	r1, #1
 8002994:	4618      	mov	r0, r3
 8002996:	f001 faf5 	bl	8003f84 <RCCEx_PLL3_Config>
 800299a:	4603      	mov	r3, r0
 800299c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80029a0:	e00a      	b.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80029a8:	e006      	b.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80029aa:	bf00      	nop
 80029ac:	e004      	b.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80029ae:	bf00      	nop
 80029b0:	e002      	b.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80029b2:	bf00      	nop
 80029b4:	e000      	b.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80029b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029b8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d10d      	bne.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80029c0:	4b05      	ldr	r3, [pc, #20]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029c4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80029c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80029cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80029ce:	4a02      	ldr	r2, [pc, #8]	@ (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029d0:	430b      	orrs	r3, r1
 80029d2:	6513      	str	r3, [r2, #80]	@ 0x50
 80029d4:	e006      	b.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80029d6:	bf00      	nop
 80029d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029dc:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80029e0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80029e4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80029e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ec:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80029f0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80029f4:	2300      	movs	r3, #0
 80029f6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80029fa:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80029fe:	460b      	mov	r3, r1
 8002a00:	4313      	orrs	r3, r2
 8002a02:	d055      	beq.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002a04:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a08:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002a0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a10:	d033      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002a12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a16:	d82c      	bhi.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002a18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a1c:	d02f      	beq.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a22:	d826      	bhi.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002a24:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002a28:	d02b      	beq.n	8002a82 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002a2a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002a2e:	d820      	bhi.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002a30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a34:	d012      	beq.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002a36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002a3a:	d81a      	bhi.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d022      	beq.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002a40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002a44:	d115      	bne.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002a46:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a4a:	3308      	adds	r3, #8
 8002a4c:	2101      	movs	r1, #1
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f001 f9e6 	bl	8003e20 <RCCEx_PLL2_Config>
 8002a54:	4603      	mov	r3, r0
 8002a56:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002a5a:	e015      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002a5c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a60:	3328      	adds	r3, #40	@ 0x28
 8002a62:	2101      	movs	r1, #1
 8002a64:	4618      	mov	r0, r3
 8002a66:	f001 fa8d 	bl	8003f84 <RCCEx_PLL3_Config>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002a70:	e00a      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002a78:	e006      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002a7a:	bf00      	nop
 8002a7c:	e004      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002a7e:	bf00      	nop
 8002a80:	e002      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002a82:	bf00      	nop
 8002a84:	e000      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002a86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a88:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d10b      	bne.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002a90:	4bb6      	ldr	r3, [pc, #728]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a94:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002a98:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a9c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002aa0:	4ab2      	ldr	r2, [pc, #712]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002aa2:	430b      	orrs	r3, r1
 8002aa4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002aa6:	e003      	b.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002aa8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002aac:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(DSI)
  /*---------------------------- DSI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8002ab0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab8:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8002abc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002ac6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002aca:	460b      	mov	r3, r1
 8002acc:	4313      	orrs	r3, r2
 8002ace:	d02a      	beq.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x716>
  {
    switch (PeriphClkInit->DsiClockSelection)
 8002ad0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ad4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d011      	beq.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8002ada:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ade:	d10a      	bne.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x6e6>
    {

      case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002ae0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ae4:	3308      	adds	r3, #8
 8002ae6:	2101      	movs	r1, #1
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f001 f999 	bl	8003e20 <RCCEx_PLL2_Config>
 8002aee:	4603      	mov	r3, r0
 8002af0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* DSI clock source configuration done later after clock selection check */
        break;
 8002af4:	e004      	b.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        /* PHY is used as clock source for DSI*/
        /* DSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002afc:	e000      	b.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        break;
 8002afe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b00:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d10a      	bne.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0x70e>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8002b08:	4b98      	ldr	r3, [pc, #608]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8002b10:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b16:	4a95      	ldr	r2, [pc, #596]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002b18:	430b      	orrs	r3, r1
 8002b1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b1c:	e003      	b.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x716>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b1e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002b22:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002b26:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b2e:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002b32:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002b36:	2300      	movs	r3, #0
 8002b38:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002b3c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002b40:	460b      	mov	r3, r1
 8002b42:	4313      	orrs	r3, r2
 8002b44:	d037      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002b46:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b50:	d00e      	beq.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x760>
 8002b52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b56:	d816      	bhi.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x776>
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d018      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8002b5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b60:	d111      	bne.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x776>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b62:	4b82      	ldr	r3, [pc, #520]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b66:	4a81      	ldr	r2, [pc, #516]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002b68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002b6e:	e00f      	b.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x780>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002b70:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b74:	3308      	adds	r3, #8
 8002b76:	2101      	movs	r1, #1
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f001 f951 	bl	8003e20 <RCCEx_PLL2_Config>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002b84:	e004      	b.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x780>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002b8c:	e000      	b.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x780>
        break;
 8002b8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b90:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d10a      	bne.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002b98:	4b74      	ldr	r3, [pc, #464]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002b9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b9c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002ba0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ba4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ba6:	4a71      	ldr	r2, [pc, #452]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002ba8:	430b      	orrs	r3, r1
 8002baa:	6513      	str	r3, [r2, #80]	@ 0x50
 8002bac:	e003      	b.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bae:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002bb2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002bb6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bbe:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002bc2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002bcc:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	d03a      	beq.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002bd6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002bda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bdc:	2b03      	cmp	r3, #3
 8002bde:	d81d      	bhi.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x80c>
 8002be0:	a201      	add	r2, pc, #4	@ (adr r2, 8002be8 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8002be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be6:	bf00      	nop
 8002be8:	08002c25 	.word	0x08002c25
 8002bec:	08002bf9 	.word	0x08002bf9
 8002bf0:	08002c07 	.word	0x08002c07
 8002bf4:	08002c25 	.word	0x08002c25
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002bf8:	4b5c      	ldr	r3, [pc, #368]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bfc:	4a5b      	ldr	r2, [pc, #364]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002bfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002c04:	e00f      	b.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x816>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002c06:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c0a:	3308      	adds	r3, #8
 8002c0c:	2102      	movs	r1, #2
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f001 f906 	bl	8003e20 <RCCEx_PLL2_Config>
 8002c14:	4603      	mov	r3, r0
 8002c16:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002c1a:	e004      	b.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x816>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002c22:	e000      	b.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x816>
        break;
 8002c24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c26:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10a      	bne.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x834>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002c2e:	4b4f      	ldr	r3, [pc, #316]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c32:	f023 0103 	bic.w	r1, r3, #3
 8002c36:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c3c:	4a4b      	ldr	r2, [pc, #300]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002c3e:	430b      	orrs	r3, r1
 8002c40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c42:	e003      	b.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x83c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c44:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002c48:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c4c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c54:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002c58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002c62:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002c66:	460b      	mov	r3, r1
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	f000 80a0 	beq.w	8002dae <HAL_RCCEx_PeriphCLKConfig+0x99e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c6e:	4b40      	ldr	r3, [pc, #256]	@ (8002d70 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a3f      	ldr	r2, [pc, #252]	@ (8002d70 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8002c74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c78:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c7a:	f7fe f821 	bl	8000cc0 <HAL_GetTick>
 8002c7e:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c82:	e00b      	b.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x88c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c84:	f7fe f81c 	bl	8000cc0 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	2b64      	cmp	r3, #100	@ 0x64
 8002c92:	d903      	bls.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x88c>
      {
        ret = HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002c9a:	e005      	b.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x898>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c9c:	4b34      	ldr	r3, [pc, #208]	@ (8002d70 <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d0ed      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x874>
      }
    }

    if (ret == HAL_OK)
 8002ca8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d17a      	bne.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x996>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002cb0:	4b2e      	ldr	r3, [pc, #184]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002cb2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002cb4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002cb8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002cbc:	4053      	eors	r3, r2
 8002cbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d015      	beq.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002cc6:	4b29      	ldr	r3, [pc, #164]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002cc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cce:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002cd2:	4b26      	ldr	r3, [pc, #152]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cd6:	4a25      	ldr	r2, [pc, #148]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002cd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cdc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002cde:	4b23      	ldr	r3, [pc, #140]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce2:	4a22      	ldr	r2, [pc, #136]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002ce4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ce8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002cea:	4a20      	ldr	r2, [pc, #128]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002cec:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002cf0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002cf2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002cf6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002cfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cfe:	d118      	bne.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x922>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d00:	f7fd ffde 	bl	8000cc0 <HAL_GetTick>
 8002d04:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d08:	e00d      	b.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x916>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d0a:	f7fd ffd9 	bl	8000cc0 <HAL_GetTick>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002d14:	1ad2      	subs	r2, r2, r3
 8002d16:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d903      	bls.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x916>
          {
            ret = HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
            break;
 8002d24:	e005      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x922>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d26:	4b11      	ldr	r3, [pc, #68]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002d28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0eb      	beq.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x8fa>
          }
        }
      }

      if (ret == HAL_OK)
 8002d32:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d130      	bne.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x98c>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d3a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d3e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002d42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d4a:	d115      	bne.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x968>
 8002d4c:	4b07      	ldr	r3, [pc, #28]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002d4e:	691b      	ldr	r3, [r3, #16]
 8002d50:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002d54:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d58:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002d5c:	091a      	lsrs	r2, r3, #4
 8002d5e:	4b05      	ldr	r3, [pc, #20]	@ (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002d60:	4013      	ands	r3, r2
 8002d62:	4a02      	ldr	r2, [pc, #8]	@ (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002d64:	430b      	orrs	r3, r1
 8002d66:	6113      	str	r3, [r2, #16]
 8002d68:	e00c      	b.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x974>
 8002d6a:	bf00      	nop
 8002d6c:	58024400 	.word	0x58024400
 8002d70:	58024800 	.word	0x58024800
 8002d74:	00ffffcf 	.word	0x00ffffcf
 8002d78:	4bd4      	ldr	r3, [pc, #848]	@ (80030cc <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002d7a:	691b      	ldr	r3, [r3, #16]
 8002d7c:	4ad3      	ldr	r2, [pc, #844]	@ (80030cc <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002d7e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002d82:	6113      	str	r3, [r2, #16]
 8002d84:	4bd1      	ldr	r3, [pc, #836]	@ (80030cc <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002d86:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002d88:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d8c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d94:	4acd      	ldr	r2, [pc, #820]	@ (80030cc <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002d96:	430b      	orrs	r3, r1
 8002d98:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d9a:	e008      	b.n	8002dae <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d9c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002da0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
 8002da4:	e003      	b.n	8002dae <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002da6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002daa:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002dae:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db6:	f002 0301 	and.w	r3, r2, #1
 8002dba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002dc4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002dc8:	460b      	mov	r3, r1
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	f000 808b 	beq.w	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8002dd0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002dd8:	2b28      	cmp	r3, #40	@ 0x28
 8002dda:	d86b      	bhi.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8002ddc:	a201      	add	r2, pc, #4	@ (adr r2, 8002de4 <HAL_RCCEx_PeriphCLKConfig+0x9d4>)
 8002dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de2:	bf00      	nop
 8002de4:	08002ebd 	.word	0x08002ebd
 8002de8:	08002eb5 	.word	0x08002eb5
 8002dec:	08002eb5 	.word	0x08002eb5
 8002df0:	08002eb5 	.word	0x08002eb5
 8002df4:	08002eb5 	.word	0x08002eb5
 8002df8:	08002eb5 	.word	0x08002eb5
 8002dfc:	08002eb5 	.word	0x08002eb5
 8002e00:	08002eb5 	.word	0x08002eb5
 8002e04:	08002e89 	.word	0x08002e89
 8002e08:	08002eb5 	.word	0x08002eb5
 8002e0c:	08002eb5 	.word	0x08002eb5
 8002e10:	08002eb5 	.word	0x08002eb5
 8002e14:	08002eb5 	.word	0x08002eb5
 8002e18:	08002eb5 	.word	0x08002eb5
 8002e1c:	08002eb5 	.word	0x08002eb5
 8002e20:	08002eb5 	.word	0x08002eb5
 8002e24:	08002e9f 	.word	0x08002e9f
 8002e28:	08002eb5 	.word	0x08002eb5
 8002e2c:	08002eb5 	.word	0x08002eb5
 8002e30:	08002eb5 	.word	0x08002eb5
 8002e34:	08002eb5 	.word	0x08002eb5
 8002e38:	08002eb5 	.word	0x08002eb5
 8002e3c:	08002eb5 	.word	0x08002eb5
 8002e40:	08002eb5 	.word	0x08002eb5
 8002e44:	08002ebd 	.word	0x08002ebd
 8002e48:	08002eb5 	.word	0x08002eb5
 8002e4c:	08002eb5 	.word	0x08002eb5
 8002e50:	08002eb5 	.word	0x08002eb5
 8002e54:	08002eb5 	.word	0x08002eb5
 8002e58:	08002eb5 	.word	0x08002eb5
 8002e5c:	08002eb5 	.word	0x08002eb5
 8002e60:	08002eb5 	.word	0x08002eb5
 8002e64:	08002ebd 	.word	0x08002ebd
 8002e68:	08002eb5 	.word	0x08002eb5
 8002e6c:	08002eb5 	.word	0x08002eb5
 8002e70:	08002eb5 	.word	0x08002eb5
 8002e74:	08002eb5 	.word	0x08002eb5
 8002e78:	08002eb5 	.word	0x08002eb5
 8002e7c:	08002eb5 	.word	0x08002eb5
 8002e80:	08002eb5 	.word	0x08002eb5
 8002e84:	08002ebd 	.word	0x08002ebd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002e88:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002e8c:	3308      	adds	r3, #8
 8002e8e:	2101      	movs	r1, #1
 8002e90:	4618      	mov	r0, r3
 8002e92:	f000 ffc5 	bl	8003e20 <RCCEx_PLL2_Config>
 8002e96:	4603      	mov	r3, r0
 8002e98:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002e9c:	e00f      	b.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0xaae>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002e9e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ea2:	3328      	adds	r3, #40	@ 0x28
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f001 f86c 	bl	8003f84 <RCCEx_PLL3_Config>
 8002eac:	4603      	mov	r3, r0
 8002eae:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8002eb2:	e004      	b.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0xaae>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002eba:	e000      	b.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0xaae>
        break;
 8002ebc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ebe:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d10b      	bne.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0xace>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002ec6:	4b81      	ldr	r3, [pc, #516]	@ (80030cc <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eca:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8002ece:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ed2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ed6:	4a7d      	ldr	r2, [pc, #500]	@ (80030cc <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002ed8:	430b      	orrs	r3, r1
 8002eda:	6553      	str	r3, [r2, #84]	@ 0x54
 8002edc:	e003      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ede:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002ee2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002ee6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eee:	f002 0302 	and.w	r3, r2, #2
 8002ef2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002efc:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8002f00:	460b      	mov	r3, r1
 8002f02:	4313      	orrs	r3, r2
 8002f04:	d042      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8002f06:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f0c:	2b05      	cmp	r3, #5
 8002f0e:	d825      	bhi.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
 8002f10:	a201      	add	r2, pc, #4	@ (adr r2, 8002f18 <HAL_RCCEx_PeriphCLKConfig+0xb08>)
 8002f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f16:	bf00      	nop
 8002f18:	08002f65 	.word	0x08002f65
 8002f1c:	08002f31 	.word	0x08002f31
 8002f20:	08002f47 	.word	0x08002f47
 8002f24:	08002f65 	.word	0x08002f65
 8002f28:	08002f65 	.word	0x08002f65
 8002f2c:	08002f65 	.word	0x08002f65
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002f30:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f34:	3308      	adds	r3, #8
 8002f36:	2101      	movs	r1, #1
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f000 ff71 	bl	8003e20 <RCCEx_PLL2_Config>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8002f44:	e00f      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0xb56>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002f46:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f4a:	3328      	adds	r3, #40	@ 0x28
 8002f4c:	2101      	movs	r1, #1
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f001 f818 	bl	8003f84 <RCCEx_PLL3_Config>
 8002f54:	4603      	mov	r3, r0
 8002f56:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8002f5a:	e004      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0xb56>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002f62:	e000      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0xb56>
        break;
 8002f64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f66:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d10a      	bne.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0xb74>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002f6e:	4b57      	ldr	r3, [pc, #348]	@ (80030cc <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f72:	f023 0107 	bic.w	r1, r3, #7
 8002f76:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f7c:	4a53      	ldr	r2, [pc, #332]	@ (80030cc <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002f7e:	430b      	orrs	r3, r1
 8002f80:	6553      	str	r3, [r2, #84]	@ 0x54
 8002f82:	e003      	b.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f84:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002f88:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f8c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f94:	f002 0304 	and.w	r3, r2, #4
 8002f98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002fa2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	d044      	beq.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0xc26>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8002fac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002fb0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002fb4:	2b05      	cmp	r3, #5
 8002fb6:	d825      	bhi.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0xbf4>
 8002fb8:	a201      	add	r2, pc, #4	@ (adr r2, 8002fc0 <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
 8002fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fbe:	bf00      	nop
 8002fc0:	0800300d 	.word	0x0800300d
 8002fc4:	08002fd9 	.word	0x08002fd9
 8002fc8:	08002fef 	.word	0x08002fef
 8002fcc:	0800300d 	.word	0x0800300d
 8002fd0:	0800300d 	.word	0x0800300d
 8002fd4:	0800300d 	.word	0x0800300d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002fd8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002fdc:	3308      	adds	r3, #8
 8002fde:	2101      	movs	r1, #1
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f000 ff1d 	bl	8003e20 <RCCEx_PLL2_Config>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8002fec:	e00f      	b.n	800300e <HAL_RCCEx_PeriphCLKConfig+0xbfe>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002fee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ff2:	3328      	adds	r3, #40	@ 0x28
 8002ff4:	2101      	movs	r1, #1
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f000 ffc4 	bl	8003f84 <RCCEx_PLL3_Config>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003002:	e004      	b.n	800300e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800300a:	e000      	b.n	800300e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        break;
 800300c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800300e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003012:	2b00      	cmp	r3, #0
 8003014:	d10b      	bne.n	800302e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003016:	4b2d      	ldr	r3, [pc, #180]	@ (80030cc <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301a:	f023 0107 	bic.w	r1, r3, #7
 800301e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003022:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003026:	4a29      	ldr	r2, [pc, #164]	@ (80030cc <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003028:	430b      	orrs	r3, r1
 800302a:	6593      	str	r3, [r2, #88]	@ 0x58
 800302c:	e003      	b.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0xc26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800302e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003032:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003036:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800303a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800303e:	f002 0320 	and.w	r3, r2, #32
 8003042:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003046:	2300      	movs	r3, #0
 8003048:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800304c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003050:	460b      	mov	r3, r1
 8003052:	4313      	orrs	r3, r2
 8003054:	d057      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003056:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800305a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800305e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003062:	d035      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0xcc0>
 8003064:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003068:	d82c      	bhi.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 800306a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800306e:	d031      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0xcc4>
 8003070:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003074:	d826      	bhi.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8003076:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800307a:	d02d      	beq.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 800307c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003080:	d820      	bhi.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8003082:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003086:	d012      	beq.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0xc9e>
 8003088:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800308c:	d81a      	bhi.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 800308e:	2b00      	cmp	r3, #0
 8003090:	d024      	beq.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0xccc>
 8003092:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003096:	d115      	bne.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003098:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800309c:	3308      	adds	r3, #8
 800309e:	2100      	movs	r1, #0
 80030a0:	4618      	mov	r0, r3
 80030a2:	f000 febd 	bl	8003e20 <RCCEx_PLL2_Config>
 80030a6:	4603      	mov	r3, r0
 80030a8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80030ac:	e017      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xcce>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80030ae:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80030b2:	3328      	adds	r3, #40	@ 0x28
 80030b4:	2102      	movs	r1, #2
 80030b6:	4618      	mov	r0, r3
 80030b8:	f000 ff64 	bl	8003f84 <RCCEx_PLL3_Config>
 80030bc:	4603      	mov	r3, r0
 80030be:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80030c2:	e00c      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xcce>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80030ca:	e008      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xcce>
 80030cc:	58024400 	.word	0x58024400
        break;
 80030d0:	bf00      	nop
 80030d2:	e004      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 80030d4:	bf00      	nop
 80030d6:	e002      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 80030d8:	bf00      	nop
 80030da:	e000      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 80030dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030de:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d10b      	bne.n	80030fe <HAL_RCCEx_PeriphCLKConfig+0xcee>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80030e6:	4bc2      	ldr	r3, [pc, #776]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80030e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ea:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80030ee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80030f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030f6:	4abe      	ldr	r2, [pc, #760]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80030f8:	430b      	orrs	r3, r1
 80030fa:	6553      	str	r3, [r2, #84]	@ 0x54
 80030fc:	e003      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030fe:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003102:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003106:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800310a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003112:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003116:	2300      	movs	r3, #0
 8003118:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800311c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003120:	460b      	mov	r3, r1
 8003122:	4313      	orrs	r3, r2
 8003124:	d055      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003126:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800312a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800312e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003132:	d033      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0xd8c>
 8003134:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003138:	d82c      	bhi.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 800313a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800313e:	d02f      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
 8003140:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003144:	d826      	bhi.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8003146:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800314a:	d02b      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0xd94>
 800314c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003150:	d820      	bhi.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8003152:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003156:	d012      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0xd6e>
 8003158:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800315c:	d81a      	bhi.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 800315e:	2b00      	cmp	r3, #0
 8003160:	d022      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0xd98>
 8003162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003166:	d115      	bne.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0xd84>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003168:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800316c:	3308      	adds	r3, #8
 800316e:	2100      	movs	r1, #0
 8003170:	4618      	mov	r0, r3
 8003172:	f000 fe55 	bl	8003e20 <RCCEx_PLL2_Config>
 8003176:	4603      	mov	r3, r0
 8003178:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800317c:	e015      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xd9a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800317e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003182:	3328      	adds	r3, #40	@ 0x28
 8003184:	2102      	movs	r1, #2
 8003186:	4618      	mov	r0, r3
 8003188:	f000 fefc 	bl	8003f84 <RCCEx_PLL3_Config>
 800318c:	4603      	mov	r3, r0
 800318e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003192:	e00a      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800319a:	e006      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 800319c:	bf00      	nop
 800319e:	e004      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 80031a0:	bf00      	nop
 80031a2:	e002      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 80031a4:	bf00      	nop
 80031a6:	e000      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 80031a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031aa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10b      	bne.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0xdba>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80031b2:	4b8f      	ldr	r3, [pc, #572]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80031b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80031ba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80031c2:	4a8b      	ldr	r2, [pc, #556]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80031c4:	430b      	orrs	r3, r1
 80031c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80031c8:	e003      	b.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031ca:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80031ce:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80031d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031da:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80031de:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80031e2:	2300      	movs	r3, #0
 80031e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80031e8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80031ec:	460b      	mov	r3, r1
 80031ee:	4313      	orrs	r3, r2
 80031f0:	d055      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80031f2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031f6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80031fa:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80031fe:	d033      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8003200:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003204:	d82c      	bhi.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8003206:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800320a:	d02f      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 800320c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003210:	d826      	bhi.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8003212:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003216:	d02b      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8003218:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800321c:	d820      	bhi.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 800321e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003222:	d012      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0xe3a>
 8003224:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003228:	d81a      	bhi.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xe50>
 800322a:	2b00      	cmp	r3, #0
 800322c:	d022      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0xe64>
 800322e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003232:	d115      	bne.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xe50>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003234:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003238:	3308      	adds	r3, #8
 800323a:	2100      	movs	r1, #0
 800323c:	4618      	mov	r0, r3
 800323e:	f000 fdef 	bl	8003e20 <RCCEx_PLL2_Config>
 8003242:	4603      	mov	r3, r0
 8003244:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003248:	e015      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0xe66>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800324a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800324e:	3328      	adds	r3, #40	@ 0x28
 8003250:	2102      	movs	r1, #2
 8003252:	4618      	mov	r0, r3
 8003254:	f000 fe96 	bl	8003f84 <RCCEx_PLL3_Config>
 8003258:	4603      	mov	r3, r0
 800325a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800325e:	e00a      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003266:	e006      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003268:	bf00      	nop
 800326a:	e004      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 800326c:	bf00      	nop
 800326e:	e002      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003270:	bf00      	nop
 8003272:	e000      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003274:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003276:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800327a:	2b00      	cmp	r3, #0
 800327c:	d10b      	bne.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800327e:	4b5c      	ldr	r3, [pc, #368]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003282:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003286:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800328a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800328e:	4a58      	ldr	r2, [pc, #352]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003290:	430b      	orrs	r3, r1
 8003292:	6593      	str	r3, [r2, #88]	@ 0x58
 8003294:	e003      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003296:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800329a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800329e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80032a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a6:	f002 0308 	and.w	r3, r2, #8
 80032aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80032ae:	2300      	movs	r3, #0
 80032b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80032b4:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80032b8:	460b      	mov	r3, r1
 80032ba:	4313      	orrs	r3, r2
 80032bc:	d01e      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0xeec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80032be:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80032c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032ca:	d10c      	bne.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0xed6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80032cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80032d0:	3328      	adds	r3, #40	@ 0x28
 80032d2:	2102      	movs	r1, #2
 80032d4:	4618      	mov	r0, r3
 80032d6:	f000 fe55 	bl	8003f84 <RCCEx_PLL3_Config>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d002      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0xed6>
      {
        status = HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80032e6:	4b42      	ldr	r3, [pc, #264]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80032e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80032ee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80032f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f6:	4a3e      	ldr	r2, [pc, #248]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80032f8:	430b      	orrs	r3, r1
 80032fa:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80032fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003304:	f002 0310 	and.w	r3, r2, #16
 8003308:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800330c:	2300      	movs	r3, #0
 800330e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003312:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003316:	460b      	mov	r3, r1
 8003318:	4313      	orrs	r3, r2
 800331a:	d01e      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xf4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800331c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003320:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003324:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003328:	d10c      	bne.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800332a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800332e:	3328      	adds	r3, #40	@ 0x28
 8003330:	2102      	movs	r1, #2
 8003332:	4618      	mov	r0, r3
 8003334:	f000 fe26 	bl	8003f84 <RCCEx_PLL3_Config>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0xf34>
      {
        status = HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003344:	4b2a      	ldr	r3, [pc, #168]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003348:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800334c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003350:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003354:	4a26      	ldr	r2, [pc, #152]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003356:	430b      	orrs	r3, r1
 8003358:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800335a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800335e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003362:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003366:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800336a:	2300      	movs	r3, #0
 800336c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003370:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003374:	460b      	mov	r3, r1
 8003376:	4313      	orrs	r3, r2
 8003378:	d040      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800337a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800337e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003382:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003386:	d022      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xfbe>
 8003388:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800338c:	d81b      	bhi.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xf8a>
 8003392:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003396:	d00b      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0xfa0>
 8003398:	e015      	b.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800339a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800339e:	3308      	adds	r3, #8
 80033a0:	2100      	movs	r1, #0
 80033a2:	4618      	mov	r0, r3
 80033a4:	f000 fd3c 	bl	8003e20 <RCCEx_PLL2_Config>
 80033a8:	4603      	mov	r3, r0
 80033aa:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80033ae:	e00f      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80033b0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80033b4:	3328      	adds	r3, #40	@ 0x28
 80033b6:	2102      	movs	r1, #2
 80033b8:	4618      	mov	r0, r3
 80033ba:	f000 fde3 	bl	8003f84 <RCCEx_PLL3_Config>
 80033be:	4603      	mov	r3, r0
 80033c0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 80033c4:	e004      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80033cc:	e000      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        break;
 80033ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033d0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d10d      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80033d8:	4b05      	ldr	r3, [pc, #20]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80033da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033dc:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80033e0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80033e4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80033e8:	4a01      	ldr	r2, [pc, #4]	@ (80033f0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80033ea:	430b      	orrs	r3, r1
 80033ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80033ee:	e005      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xfec>
 80033f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033f4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80033f8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80033fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003404:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003408:	67bb      	str	r3, [r7, #120]	@ 0x78
 800340a:	2300      	movs	r3, #0
 800340c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800340e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003412:	460b      	mov	r3, r1
 8003414:	4313      	orrs	r3, r2
 8003416:	d03b      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x1080>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003418:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800341c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003420:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003424:	d01f      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x1056>
 8003426:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800342a:	d818      	bhi.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x104e>
 800342c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003430:	d003      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x102a>
 8003432:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003436:	d007      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x1038>
 8003438:	e011      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x104e>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800343a:	4b64      	ldr	r3, [pc, #400]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800343c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800343e:	4a63      	ldr	r2, [pc, #396]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003440:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003444:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003446:	e00f      	b.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003448:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800344c:	3328      	adds	r3, #40	@ 0x28
 800344e:	2101      	movs	r1, #1
 8003450:	4618      	mov	r0, r3
 8003452:	f000 fd97 	bl	8003f84 <RCCEx_PLL3_Config>
 8003456:	4603      	mov	r3, r0
 8003458:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* USB clock source configuration done later after clock selection check */
        break;
 800345c:	e004      	b.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003464:	e000      	b.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        break;
 8003466:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003468:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10b      	bne.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x1078>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003470:	4b56      	ldr	r3, [pc, #344]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003474:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003478:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800347c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003480:	4a52      	ldr	r2, [pc, #328]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003482:	430b      	orrs	r3, r1
 8003484:	6553      	str	r3, [r2, #84]	@ 0x54
 8003486:	e003      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x1080>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003488:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800348c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003490:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003498:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800349c:	673b      	str	r3, [r7, #112]	@ 0x70
 800349e:	2300      	movs	r3, #0
 80034a0:	677b      	str	r3, [r7, #116]	@ 0x74
 80034a2:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80034a6:	460b      	mov	r3, r1
 80034a8:	4313      	orrs	r3, r2
 80034aa:	d031      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x1100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80034ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d003      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x10ae>
 80034b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034ba:	d007      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 80034bc:	e011      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x10d2>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034be:	4b43      	ldr	r3, [pc, #268]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80034c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c2:	4a42      	ldr	r2, [pc, #264]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80034c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80034ca:	e00e      	b.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x10da>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80034cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034d0:	3308      	adds	r3, #8
 80034d2:	2102      	movs	r1, #2
 80034d4:	4618      	mov	r0, r3
 80034d6:	f000 fca3 	bl	8003e20 <RCCEx_PLL2_Config>
 80034da:	4603      	mov	r3, r0
 80034dc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80034e0:	e003      	b.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x10da>

      default:
        ret = HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80034e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034ea:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d10a      	bne.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80034f2:	4b36      	ldr	r3, [pc, #216]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80034f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80034fa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003500:	4a32      	ldr	r2, [pc, #200]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003502:	430b      	orrs	r3, r1
 8003504:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003506:	e003      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x1100>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003508:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800350c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003510:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003518:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800351c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800351e:	2300      	movs	r3, #0
 8003520:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003522:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003526:	460b      	mov	r3, r1
 8003528:	4313      	orrs	r3, r2
 800352a:	d00c      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x1136>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800352c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003530:	3328      	adds	r3, #40	@ 0x28
 8003532:	2102      	movs	r1, #2
 8003534:	4618      	mov	r0, r3
 8003536:	f000 fd25 	bl	8003f84 <RCCEx_PLL3_Config>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d002      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x1136>
    {
      status = HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003546:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800354a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800354e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003552:	663b      	str	r3, [r7, #96]	@ 0x60
 8003554:	2300      	movs	r3, #0
 8003556:	667b      	str	r3, [r7, #100]	@ 0x64
 8003558:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800355c:	460b      	mov	r3, r1
 800355e:	4313      	orrs	r3, r2
 8003560:	d03a      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003562:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003566:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800356a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800356e:	d018      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x1192>
 8003570:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003574:	d811      	bhi.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x118a>
 8003576:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800357a:	d014      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x1196>
 800357c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003580:	d80b      	bhi.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x118a>
 8003582:	2b00      	cmp	r3, #0
 8003584:	d011      	beq.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x119a>
 8003586:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800358a:	d106      	bne.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x118a>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800358c:	4b0f      	ldr	r3, [pc, #60]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800358e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003590:	4a0e      	ldr	r2, [pc, #56]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003592:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003596:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003598:	e008      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x119c>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80035a0:	e004      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 80035a2:	bf00      	nop
 80035a4:	e002      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 80035a6:	bf00      	nop
 80035a8:	e000      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 80035aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035ac:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10d      	bne.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x11c0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80035b4:	4b05      	ldr	r3, [pc, #20]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80035b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035b8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80035bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80035c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035c4:	4a01      	ldr	r2, [pc, #4]	@ (80035cc <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80035c6:	430b      	orrs	r3, r1
 80035c8:	6553      	str	r3, [r2, #84]	@ 0x54
 80035ca:	e005      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
 80035cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035d0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80035d4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80035d8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80035dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80035e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80035e6:	2300      	movs	r3, #0
 80035e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80035ea:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80035ee:	460b      	mov	r3, r1
 80035f0:	4313      	orrs	r3, r2
 80035f2:	d009      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x11f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80035f4:	4baa      	ldr	r3, [pc, #680]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80035f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035f8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80035fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003600:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003602:	4aa7      	ldr	r2, [pc, #668]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003604:	430b      	orrs	r3, r1
 8003606:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003608:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800360c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003610:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003614:	653b      	str	r3, [r7, #80]	@ 0x50
 8003616:	2300      	movs	r3, #0
 8003618:	657b      	str	r3, [r7, #84]	@ 0x54
 800361a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800361e:	460b      	mov	r3, r1
 8003620:	4313      	orrs	r3, r2
 8003622:	d00a      	beq.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x122a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003624:	4b9e      	ldr	r3, [pc, #632]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003626:	691b      	ldr	r3, [r3, #16]
 8003628:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800362c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003630:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003634:	4a9a      	ldr	r2, [pc, #616]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003636:	430b      	orrs	r3, r1
 8003638:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800363a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800363e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003642:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003646:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003648:	2300      	movs	r3, #0
 800364a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800364c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003650:	460b      	mov	r3, r1
 8003652:	4313      	orrs	r3, r2
 8003654:	d009      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x125a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003656:	4b92      	ldr	r3, [pc, #584]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003658:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800365a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800365e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003662:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003664:	4a8e      	ldr	r2, [pc, #568]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003666:	430b      	orrs	r3, r1
 8003668:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800366a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800366e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003672:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003676:	643b      	str	r3, [r7, #64]	@ 0x40
 8003678:	2300      	movs	r3, #0
 800367a:	647b      	str	r3, [r7, #68]	@ 0x44
 800367c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003680:	460b      	mov	r3, r1
 8003682:	4313      	orrs	r3, r2
 8003684:	d00e      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003686:	4b86      	ldr	r3, [pc, #536]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	4a85      	ldr	r2, [pc, #532]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800368c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003690:	6113      	str	r3, [r2, #16]
 8003692:	4b83      	ldr	r3, [pc, #524]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003694:	6919      	ldr	r1, [r3, #16]
 8003696:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800369a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800369e:	4a80      	ldr	r2, [pc, #512]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80036a0:	430b      	orrs	r3, r1
 80036a2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80036a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ac:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80036b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80036b2:	2300      	movs	r3, #0
 80036b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036b6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80036ba:	460b      	mov	r3, r1
 80036bc:	4313      	orrs	r3, r2
 80036be:	d009      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80036c0:	4b77      	ldr	r3, [pc, #476]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80036c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036c4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80036c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ce:	4a74      	ldr	r2, [pc, #464]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80036d0:	430b      	orrs	r3, r1
 80036d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80036d4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036dc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80036e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80036e2:	2300      	movs	r3, #0
 80036e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80036e6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80036ea:	460b      	mov	r3, r1
 80036ec:	4313      	orrs	r3, r2
 80036ee:	d00a      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80036f0:	4b6b      	ldr	r3, [pc, #428]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80036f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036f4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80036f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003700:	4a67      	ldr	r2, [pc, #412]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003702:	430b      	orrs	r3, r1
 8003704:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003706:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800370a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800370e:	2100      	movs	r1, #0
 8003710:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003718:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800371c:	460b      	mov	r3, r1
 800371e:	4313      	orrs	r3, r2
 8003720:	d011      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003722:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003726:	3308      	adds	r3, #8
 8003728:	2100      	movs	r1, #0
 800372a:	4618      	mov	r0, r3
 800372c:	f000 fb78 	bl	8003e20 <RCCEx_PLL2_Config>
 8003730:	4603      	mov	r3, r0
 8003732:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8003736:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800373a:	2b00      	cmp	r3, #0
 800373c:	d003      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800373e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003742:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003746:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800374a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374e:	2100      	movs	r1, #0
 8003750:	6239      	str	r1, [r7, #32]
 8003752:	f003 0302 	and.w	r3, r3, #2
 8003756:	627b      	str	r3, [r7, #36]	@ 0x24
 8003758:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800375c:	460b      	mov	r3, r1
 800375e:	4313      	orrs	r3, r2
 8003760:	d011      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003762:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003766:	3308      	adds	r3, #8
 8003768:	2101      	movs	r1, #1
 800376a:	4618      	mov	r0, r3
 800376c:	f000 fb58 	bl	8003e20 <RCCEx_PLL2_Config>
 8003770:	4603      	mov	r3, r0
 8003772:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8003776:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800377a:	2b00      	cmp	r3, #0
 800377c:	d003      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800377e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003782:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003786:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800378a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800378e:	2100      	movs	r1, #0
 8003790:	61b9      	str	r1, [r7, #24]
 8003792:	f003 0304 	and.w	r3, r3, #4
 8003796:	61fb      	str	r3, [r7, #28]
 8003798:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800379c:	460b      	mov	r3, r1
 800379e:	4313      	orrs	r3, r2
 80037a0:	d011      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80037a2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037a6:	3308      	adds	r3, #8
 80037a8:	2102      	movs	r1, #2
 80037aa:	4618      	mov	r0, r3
 80037ac:	f000 fb38 	bl	8003e20 <RCCEx_PLL2_Config>
 80037b0:	4603      	mov	r3, r0
 80037b2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 80037b6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d003      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037be:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80037c2:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80037c6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ce:	2100      	movs	r1, #0
 80037d0:	6139      	str	r1, [r7, #16]
 80037d2:	f003 0308 	and.w	r3, r3, #8
 80037d6:	617b      	str	r3, [r7, #20]
 80037d8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80037dc:	460b      	mov	r3, r1
 80037de:	4313      	orrs	r3, r2
 80037e0:	d011      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80037e2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037e6:	3328      	adds	r3, #40	@ 0x28
 80037e8:	2100      	movs	r1, #0
 80037ea:	4618      	mov	r0, r3
 80037ec:	f000 fbca 	bl	8003f84 <RCCEx_PLL3_Config>
 80037f0:	4603      	mov	r3, r0
 80037f2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  
    if (ret == HAL_OK)
 80037f6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d003      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037fe:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003802:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003806:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800380a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380e:	2100      	movs	r1, #0
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	f003 0310 	and.w	r3, r3, #16
 8003816:	60fb      	str	r3, [r7, #12]
 8003818:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800381c:	460b      	mov	r3, r1
 800381e:	4313      	orrs	r3, r2
 8003820:	d011      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x1436>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003822:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003826:	3328      	adds	r3, #40	@ 0x28
 8003828:	2101      	movs	r1, #1
 800382a:	4618      	mov	r0, r3
 800382c:	f000 fbaa 	bl	8003f84 <RCCEx_PLL3_Config>
 8003830:	4603      	mov	r3, r0
 8003832:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8003836:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800383a:	2b00      	cmp	r3, #0
 800383c:	d003      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x1436>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003842:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003846:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800384a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384e:	2100      	movs	r1, #0
 8003850:	6039      	str	r1, [r7, #0]
 8003852:	f003 0320 	and.w	r3, r3, #32
 8003856:	607b      	str	r3, [r7, #4]
 8003858:	e9d7 1200 	ldrd	r1, r2, [r7]
 800385c:	460b      	mov	r3, r1
 800385e:	4313      	orrs	r3, r2
 8003860:	d011      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x1476>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003862:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003866:	3328      	adds	r3, #40	@ 0x28
 8003868:	2102      	movs	r1, #2
 800386a:	4618      	mov	r0, r3
 800386c:	f000 fb8a 	bl	8003f84 <RCCEx_PLL3_Config>
 8003870:	4603      	mov	r3, r0
 8003872:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8003876:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x1476>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800387e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003882:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }

  if (status == HAL_OK)
 8003886:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x1482>
  {
    return HAL_OK;
 800388e:	2300      	movs	r3, #0
 8003890:	e000      	b.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x1484>
  }
  return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
}
 8003894:	4618      	mov	r0, r3
 8003896:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800389a:	46bd      	mov	sp, r7
 800389c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038a0:	58024400 	.word	0x58024400

080038a4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80038a8:	f7fe fd56 	bl	8002358 <HAL_RCC_GetHCLKFreq>
 80038ac:	4602      	mov	r2, r0
 80038ae:	4b06      	ldr	r3, [pc, #24]	@ (80038c8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	091b      	lsrs	r3, r3, #4
 80038b4:	f003 0307 	and.w	r3, r3, #7
 80038b8:	4904      	ldr	r1, [pc, #16]	@ (80038cc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80038ba:	5ccb      	ldrb	r3, [r1, r3]
 80038bc:	f003 031f 	and.w	r3, r3, #31
 80038c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	bd80      	pop	{r7, pc}
 80038c8:	58024400 	.word	0x58024400
 80038cc:	080055bc 	.word	0x080055bc

080038d0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b089      	sub	sp, #36	@ 0x24
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80038d8:	4ba1      	ldr	r3, [pc, #644]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038dc:	f003 0303 	and.w	r3, r3, #3
 80038e0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80038e2:	4b9f      	ldr	r3, [pc, #636]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e6:	0b1b      	lsrs	r3, r3, #12
 80038e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038ec:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80038ee:	4b9c      	ldr	r3, [pc, #624]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f2:	091b      	lsrs	r3, r3, #4
 80038f4:	f003 0301 	and.w	r3, r3, #1
 80038f8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80038fa:	4b99      	ldr	r3, [pc, #612]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038fe:	08db      	lsrs	r3, r3, #3
 8003900:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	fb02 f303 	mul.w	r3, r2, r3
 800390a:	ee07 3a90 	vmov	s15, r3
 800390e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003912:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	2b00      	cmp	r3, #0
 800391a:	f000 8111 	beq.w	8003b40 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	2b02      	cmp	r3, #2
 8003922:	f000 8083 	beq.w	8003a2c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003926:	69bb      	ldr	r3, [r7, #24]
 8003928:	2b02      	cmp	r3, #2
 800392a:	f200 80a1 	bhi.w	8003a70 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d003      	beq.n	800393c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d056      	beq.n	80039e8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800393a:	e099      	b.n	8003a70 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800393c:	4b88      	ldr	r3, [pc, #544]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0320 	and.w	r3, r3, #32
 8003944:	2b00      	cmp	r3, #0
 8003946:	d02d      	beq.n	80039a4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003948:	4b85      	ldr	r3, [pc, #532]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	08db      	lsrs	r3, r3, #3
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	4a84      	ldr	r2, [pc, #528]	@ (8003b64 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003954:	fa22 f303 	lsr.w	r3, r2, r3
 8003958:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	ee07 3a90 	vmov	s15, r3
 8003960:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	ee07 3a90 	vmov	s15, r3
 800396a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800396e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003972:	4b7b      	ldr	r3, [pc, #492]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800397a:	ee07 3a90 	vmov	s15, r3
 800397e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003982:	ed97 6a03 	vldr	s12, [r7, #12]
 8003986:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003b68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800398a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800398e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003992:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003996:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800399a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800399e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80039a2:	e087      	b.n	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	ee07 3a90 	vmov	s15, r3
 80039aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ae:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003b6c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80039b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039b6:	4b6a      	ldr	r3, [pc, #424]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039be:	ee07 3a90 	vmov	s15, r3
 80039c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80039ca:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003b68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80039ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80039e6:	e065      	b.n	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	ee07 3a90 	vmov	s15, r3
 80039ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039f2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003b70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80039f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039fa:	4b59      	ldr	r3, [pc, #356]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a02:	ee07 3a90 	vmov	s15, r3
 8003a06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a0a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a0e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003b68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003a12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003a2a:	e043      	b.n	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	ee07 3a90 	vmov	s15, r3
 8003a32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a36:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003b74 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003a3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a3e:	4b48      	ldr	r3, [pc, #288]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a46:	ee07 3a90 	vmov	s15, r3
 8003a4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a52:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003b68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003a56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003a6e:	e021      	b.n	8003ab4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	ee07 3a90 	vmov	s15, r3
 8003a76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a7a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003b70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003a7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a82:	4b37      	ldr	r3, [pc, #220]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a8a:	ee07 3a90 	vmov	s15, r3
 8003a8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a92:	ed97 6a03 	vldr	s12, [r7, #12]
 8003a96:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003b68 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003a9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003aa2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003aa6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003aaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003ab2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003ab4:	4b2a      	ldr	r3, [pc, #168]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ab8:	0a5b      	lsrs	r3, r3, #9
 8003aba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003abe:	ee07 3a90 	vmov	s15, r3
 8003ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ac6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003aca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003ace:	edd7 6a07 	vldr	s13, [r7, #28]
 8003ad2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ad6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ada:	ee17 2a90 	vmov	r2, s15
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003ae2:	4b1f      	ldr	r3, [pc, #124]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae6:	0c1b      	lsrs	r3, r3, #16
 8003ae8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003aec:	ee07 3a90 	vmov	s15, r3
 8003af0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003af4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003af8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003afc:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b08:	ee17 2a90 	vmov	r2, s15
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003b10:	4b13      	ldr	r3, [pc, #76]	@ (8003b60 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b14:	0e1b      	lsrs	r3, r3, #24
 8003b16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b1a:	ee07 3a90 	vmov	s15, r3
 8003b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b22:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003b26:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b36:	ee17 2a90 	vmov	r2, s15
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003b3e:	e008      	b.n	8003b52 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	609a      	str	r2, [r3, #8]
}
 8003b52:	bf00      	nop
 8003b54:	3724      	adds	r7, #36	@ 0x24
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	58024400 	.word	0x58024400
 8003b64:	03d09000 	.word	0x03d09000
 8003b68:	46000000 	.word	0x46000000
 8003b6c:	4c742400 	.word	0x4c742400
 8003b70:	4a742400 	.word	0x4a742400
 8003b74:	4bbebc20 	.word	0x4bbebc20

08003b78 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b089      	sub	sp, #36	@ 0x24
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003b80:	4ba1      	ldr	r3, [pc, #644]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b84:	f003 0303 	and.w	r3, r3, #3
 8003b88:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003b8a:	4b9f      	ldr	r3, [pc, #636]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b8e:	0d1b      	lsrs	r3, r3, #20
 8003b90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b94:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003b96:	4b9c      	ldr	r3, [pc, #624]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b9a:	0a1b      	lsrs	r3, r3, #8
 8003b9c:	f003 0301 	and.w	r3, r3, #1
 8003ba0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003ba2:	4b99      	ldr	r3, [pc, #612]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba6:	08db      	lsrs	r3, r3, #3
 8003ba8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	fb02 f303 	mul.w	r3, r2, r3
 8003bb2:	ee07 3a90 	vmov	s15, r3
 8003bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f000 8111 	beq.w	8003de8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	f000 8083 	beq.w	8003cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	2b02      	cmp	r3, #2
 8003bd2:	f200 80a1 	bhi.w	8003d18 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d003      	beq.n	8003be4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d056      	beq.n	8003c90 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003be2:	e099      	b.n	8003d18 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003be4:	4b88      	ldr	r3, [pc, #544]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0320 	and.w	r3, r3, #32
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d02d      	beq.n	8003c4c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003bf0:	4b85      	ldr	r3, [pc, #532]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	08db      	lsrs	r3, r3, #3
 8003bf6:	f003 0303 	and.w	r3, r3, #3
 8003bfa:	4a84      	ldr	r2, [pc, #528]	@ (8003e0c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8003c00:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	ee07 3a90 	vmov	s15, r3
 8003c08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	ee07 3a90 	vmov	s15, r3
 8003c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c1a:	4b7b      	ldr	r3, [pc, #492]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c22:	ee07 3a90 	vmov	s15, r3
 8003c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c2e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003e10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003c32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c46:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003c4a:	e087      	b.n	8003d5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	ee07 3a90 	vmov	s15, r3
 8003c52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c56:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003e14 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003c5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c5e:	4b6a      	ldr	r3, [pc, #424]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c66:	ee07 3a90 	vmov	s15, r3
 8003c6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c72:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003e10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003c76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c8e:	e065      	b.n	8003d5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	ee07 3a90 	vmov	s15, r3
 8003c96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c9a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003e18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003c9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ca2:	4b59      	ldr	r3, [pc, #356]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003caa:	ee07 3a90 	vmov	s15, r3
 8003cae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003cb6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003e10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003cba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003cc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003cc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003cd2:	e043      	b.n	8003d5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	ee07 3a90 	vmov	s15, r3
 8003cda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cde:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003e1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003ce2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ce6:	4b48      	ldr	r3, [pc, #288]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cee:	ee07 3a90 	vmov	s15, r3
 8003cf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003cfa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003e10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003cfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d16:	e021      	b.n	8003d5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	ee07 3a90 	vmov	s15, r3
 8003d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d22:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003e18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003d26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d2a:	4b37      	ldr	r3, [pc, #220]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d32:	ee07 3a90 	vmov	s15, r3
 8003d36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003d3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003d3e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003e10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003d42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003d46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003d4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003d4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003d5a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003d5c:	4b2a      	ldr	r3, [pc, #168]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d60:	0a5b      	lsrs	r3, r3, #9
 8003d62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d66:	ee07 3a90 	vmov	s15, r3
 8003d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003d72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003d76:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d82:	ee17 2a90 	vmov	r2, s15
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8003d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8e:	0c1b      	lsrs	r3, r3, #16
 8003d90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d94:	ee07 3a90 	vmov	s15, r3
 8003d98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d9c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003da0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003da4:	edd7 6a07 	vldr	s13, [r7, #28]
 8003da8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003dac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003db0:	ee17 2a90 	vmov	r2, s15
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8003db8:	4b13      	ldr	r3, [pc, #76]	@ (8003e08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dbc:	0e1b      	lsrs	r3, r3, #24
 8003dbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003dc2:	ee07 3a90 	vmov	s15, r3
 8003dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003dce:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003dd2:	edd7 6a07 	vldr	s13, [r7, #28]
 8003dd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003dda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003dde:	ee17 2a90 	vmov	r2, s15
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003de6:	e008      	b.n	8003dfa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2200      	movs	r2, #0
 8003dec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	609a      	str	r2, [r3, #8]
}
 8003dfa:	bf00      	nop
 8003dfc:	3724      	adds	r7, #36	@ 0x24
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	58024400 	.word	0x58024400
 8003e0c:	03d09000 	.word	0x03d09000
 8003e10:	46000000 	.word	0x46000000
 8003e14:	4c742400 	.word	0x4c742400
 8003e18:	4a742400 	.word	0x4a742400
 8003e1c:	4bbebc20 	.word	0x4bbebc20

08003e20 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003e2e:	4b53      	ldr	r3, [pc, #332]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e32:	f003 0303 	and.w	r3, r3, #3
 8003e36:	2b03      	cmp	r3, #3
 8003e38:	d101      	bne.n	8003e3e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e099      	b.n	8003f72 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003e3e:	4b4f      	ldr	r3, [pc, #316]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a4e      	ldr	r2, [pc, #312]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003e44:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e4a:	f7fc ff39 	bl	8000cc0 <HAL_GetTick>
 8003e4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003e50:	e008      	b.n	8003e64 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003e52:	f7fc ff35 	bl	8000cc0 <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d901      	bls.n	8003e64 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e086      	b.n	8003f72 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003e64:	4b45      	ldr	r3, [pc, #276]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1f0      	bne.n	8003e52 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003e70:	4b42      	ldr	r3, [pc, #264]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e74:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	031b      	lsls	r3, r3, #12
 8003e7e:	493f      	ldr	r1, [pc, #252]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	628b      	str	r3, [r1, #40]	@ 0x28
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	3b01      	subs	r3, #1
 8003e94:	025b      	lsls	r3, r3, #9
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	431a      	orrs	r2, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	68db      	ldr	r3, [r3, #12]
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	041b      	lsls	r3, r3, #16
 8003ea2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	691b      	ldr	r3, [r3, #16]
 8003eac:	3b01      	subs	r3, #1
 8003eae:	061b      	lsls	r3, r3, #24
 8003eb0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003eb4:	4931      	ldr	r1, [pc, #196]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003eba:	4b30      	ldr	r3, [pc, #192]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ebe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	492d      	ldr	r1, [pc, #180]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003ecc:	4b2b      	ldr	r3, [pc, #172]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ed0:	f023 0220 	bic.w	r2, r3, #32
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	699b      	ldr	r3, [r3, #24]
 8003ed8:	4928      	ldr	r1, [pc, #160]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003ede:	4b27      	ldr	r3, [pc, #156]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee2:	4a26      	ldr	r2, [pc, #152]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003ee4:	f023 0310 	bic.w	r3, r3, #16
 8003ee8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003eea:	4b24      	ldr	r3, [pc, #144]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003eec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003eee:	4b24      	ldr	r3, [pc, #144]	@ (8003f80 <RCCEx_PLL2_Config+0x160>)
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	69d2      	ldr	r2, [r2, #28]
 8003ef6:	00d2      	lsls	r2, r2, #3
 8003ef8:	4920      	ldr	r1, [pc, #128]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003efe:	4b1f      	ldr	r3, [pc, #124]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f02:	4a1e      	ldr	r2, [pc, #120]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003f04:	f043 0310 	orr.w	r3, r3, #16
 8003f08:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d106      	bne.n	8003f1e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003f10:	4b1a      	ldr	r3, [pc, #104]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f14:	4a19      	ldr	r2, [pc, #100]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003f16:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003f1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003f1c:	e00f      	b.n	8003f3e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d106      	bne.n	8003f32 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003f24:	4b15      	ldr	r3, [pc, #84]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f28:	4a14      	ldr	r2, [pc, #80]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003f2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003f30:	e005      	b.n	8003f3e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003f32:	4b12      	ldr	r3, [pc, #72]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f36:	4a11      	ldr	r2, [pc, #68]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003f38:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003f3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a0e      	ldr	r2, [pc, #56]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003f44:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f4a:	f7fc feb9 	bl	8000cc0 <HAL_GetTick>
 8003f4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003f50:	e008      	b.n	8003f64 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003f52:	f7fc feb5 	bl	8000cc0 <HAL_GetTick>
 8003f56:	4602      	mov	r2, r0
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d901      	bls.n	8003f64 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	e006      	b.n	8003f72 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003f64:	4b05      	ldr	r3, [pc, #20]	@ (8003f7c <RCCEx_PLL2_Config+0x15c>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d0f0      	beq.n	8003f52 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	58024400 	.word	0x58024400
 8003f80:	ffff0007 	.word	0xffff0007

08003f84 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003f92:	4b53      	ldr	r3, [pc, #332]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8003f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	2b03      	cmp	r3, #3
 8003f9c:	d101      	bne.n	8003fa2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e099      	b.n	80040d6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003fa2:	4b4f      	ldr	r3, [pc, #316]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a4e      	ldr	r2, [pc, #312]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8003fa8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fae:	f7fc fe87 	bl	8000cc0 <HAL_GetTick>
 8003fb2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003fb4:	e008      	b.n	8003fc8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003fb6:	f7fc fe83 	bl	8000cc0 <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d901      	bls.n	8003fc8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e086      	b.n	80040d6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003fc8:	4b45      	ldr	r3, [pc, #276]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d1f0      	bne.n	8003fb6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003fd4:	4b42      	ldr	r3, [pc, #264]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8003fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	051b      	lsls	r3, r3, #20
 8003fe2:	493f      	ldr	r1, [pc, #252]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	628b      	str	r3, [r1, #40]	@ 0x28
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	3b01      	subs	r3, #1
 8003fee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	025b      	lsls	r3, r3, #9
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	3b01      	subs	r3, #1
 8004004:	041b      	lsls	r3, r3, #16
 8004006:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800400a:	431a      	orrs	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	3b01      	subs	r3, #1
 8004012:	061b      	lsls	r3, r3, #24
 8004014:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004018:	4931      	ldr	r1, [pc, #196]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 800401a:	4313      	orrs	r3, r2
 800401c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800401e:	4b30      	ldr	r3, [pc, #192]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8004020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004022:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	492d      	ldr	r1, [pc, #180]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 800402c:	4313      	orrs	r3, r2
 800402e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004030:	4b2b      	ldr	r3, [pc, #172]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8004032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004034:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	699b      	ldr	r3, [r3, #24]
 800403c:	4928      	ldr	r1, [pc, #160]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 800403e:	4313      	orrs	r3, r2
 8004040:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004042:	4b27      	ldr	r3, [pc, #156]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8004044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004046:	4a26      	ldr	r2, [pc, #152]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8004048:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800404c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800404e:	4b24      	ldr	r3, [pc, #144]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8004050:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004052:	4b24      	ldr	r3, [pc, #144]	@ (80040e4 <RCCEx_PLL3_Config+0x160>)
 8004054:	4013      	ands	r3, r2
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	69d2      	ldr	r2, [r2, #28]
 800405a:	00d2      	lsls	r2, r2, #3
 800405c:	4920      	ldr	r1, [pc, #128]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 800405e:	4313      	orrs	r3, r2
 8004060:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004062:	4b1f      	ldr	r3, [pc, #124]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8004064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004066:	4a1e      	ldr	r2, [pc, #120]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8004068:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800406c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d106      	bne.n	8004082 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004074:	4b1a      	ldr	r3, [pc, #104]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8004076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004078:	4a19      	ldr	r2, [pc, #100]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 800407a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800407e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004080:	e00f      	b.n	80040a2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d106      	bne.n	8004096 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004088:	4b15      	ldr	r3, [pc, #84]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 800408a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800408c:	4a14      	ldr	r2, [pc, #80]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 800408e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004092:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004094:	e005      	b.n	80040a2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004096:	4b12      	ldr	r3, [pc, #72]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 8004098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800409a:	4a11      	ldr	r2, [pc, #68]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 800409c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80040a2:	4b0f      	ldr	r3, [pc, #60]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a0e      	ldr	r2, [pc, #56]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 80040a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040ae:	f7fc fe07 	bl	8000cc0 <HAL_GetTick>
 80040b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80040b4:	e008      	b.n	80040c8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80040b6:	f7fc fe03 	bl	8000cc0 <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d901      	bls.n	80040c8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	e006      	b.n	80040d6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80040c8:	4b05      	ldr	r3, [pc, #20]	@ (80040e0 <RCCEx_PLL3_Config+0x15c>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d0f0      	beq.n	80040b6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80040d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	58024400 	.word	0x58024400
 80040e4:	ffff0007 	.word	0xffff0007

080040e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e042      	b.n	8004180 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004100:	2b00      	cmp	r3, #0
 8004102:	d106      	bne.n	8004112 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f7fc fc8d 	bl	8000a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2224      	movs	r2, #36	@ 0x24
 8004116:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f022 0201 	bic.w	r2, r2, #1
 8004128:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800412e:	2b00      	cmp	r3, #0
 8004130:	d002      	beq.n	8004138 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 fee6 	bl	8004f04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 f97b 	bl	8004434 <UART_SetConfig>
 800413e:	4603      	mov	r3, r0
 8004140:	2b01      	cmp	r3, #1
 8004142:	d101      	bne.n	8004148 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e01b      	b.n	8004180 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004156:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	689a      	ldr	r2, [r3, #8]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004166:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 0201 	orr.w	r2, r2, #1
 8004176:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f000 ff65 	bl	8005048 <UART_CheckIdleState>
 800417e:	4603      	mov	r3, r0
}
 8004180:	4618      	mov	r0, r3
 8004182:	3708      	adds	r7, #8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b08a      	sub	sp, #40	@ 0x28
 800418c:	af02      	add	r7, sp, #8
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	603b      	str	r3, [r7, #0]
 8004194:	4613      	mov	r3, r2
 8004196:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800419e:	2b20      	cmp	r3, #32
 80041a0:	d17b      	bne.n	800429a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d002      	beq.n	80041ae <HAL_UART_Transmit+0x26>
 80041a8:	88fb      	ldrh	r3, [r7, #6]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e074      	b.n	800429c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2221      	movs	r2, #33	@ 0x21
 80041be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041c2:	f7fc fd7d 	bl	8000cc0 <HAL_GetTick>
 80041c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	88fa      	ldrh	r2, [r7, #6]
 80041cc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	88fa      	ldrh	r2, [r7, #6]
 80041d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041e0:	d108      	bne.n	80041f4 <HAL_UART_Transmit+0x6c>
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d104      	bne.n	80041f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80041ea:	2300      	movs	r3, #0
 80041ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	61bb      	str	r3, [r7, #24]
 80041f2:	e003      	b.n	80041fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041f8:	2300      	movs	r3, #0
 80041fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041fc:	e030      	b.n	8004260 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	9300      	str	r3, [sp, #0]
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	2200      	movs	r2, #0
 8004206:	2180      	movs	r1, #128	@ 0x80
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f000 ffc7 	bl	800519c <UART_WaitOnFlagUntilTimeout>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d005      	beq.n	8004220 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2220      	movs	r2, #32
 8004218:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e03d      	b.n	800429c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d10b      	bne.n	800423e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	881b      	ldrh	r3, [r3, #0]
 800422a:	461a      	mov	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004234:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	3302      	adds	r3, #2
 800423a:	61bb      	str	r3, [r7, #24]
 800423c:	e007      	b.n	800424e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	781a      	ldrb	r2, [r3, #0]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	3301      	adds	r3, #1
 800424c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004254:	b29b      	uxth	r3, r3
 8004256:	3b01      	subs	r3, #1
 8004258:	b29a      	uxth	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004266:	b29b      	uxth	r3, r3
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1c8      	bne.n	80041fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	9300      	str	r3, [sp, #0]
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	2200      	movs	r2, #0
 8004274:	2140      	movs	r1, #64	@ 0x40
 8004276:	68f8      	ldr	r0, [r7, #12]
 8004278:	f000 ff90 	bl	800519c <UART_WaitOnFlagUntilTimeout>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d005      	beq.n	800428e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2220      	movs	r2, #32
 8004286:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e006      	b.n	800429c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2220      	movs	r2, #32
 8004292:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004296:	2300      	movs	r3, #0
 8004298:	e000      	b.n	800429c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800429a:	2302      	movs	r3, #2
  }
}
 800429c:	4618      	mov	r0, r3
 800429e:	3720      	adds	r7, #32
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b08a      	sub	sp, #40	@ 0x28
 80042a8:	af02      	add	r7, sp, #8
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	603b      	str	r3, [r7, #0]
 80042b0:	4613      	mov	r3, r2
 80042b2:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042ba:	2b20      	cmp	r3, #32
 80042bc:	f040 80b5 	bne.w	800442a <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d002      	beq.n	80042cc <HAL_UART_Receive+0x28>
 80042c6:	88fb      	ldrh	r3, [r7, #6]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d101      	bne.n	80042d0 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e0ad      	b.n	800442c <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2222      	movs	r2, #34	@ 0x22
 80042dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80042e6:	f7fc fceb 	bl	8000cc0 <HAL_GetTick>
 80042ea:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	88fa      	ldrh	r2, [r7, #6]
 80042f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	88fa      	ldrh	r2, [r7, #6]
 80042f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004304:	d10e      	bne.n	8004324 <HAL_UART_Receive+0x80>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d105      	bne.n	800431a <HAL_UART_Receive+0x76>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004314:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004318:	e02d      	b.n	8004376 <HAL_UART_Receive+0xd2>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	22ff      	movs	r2, #255	@ 0xff
 800431e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004322:	e028      	b.n	8004376 <HAL_UART_Receive+0xd2>
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d10d      	bne.n	8004348 <HAL_UART_Receive+0xa4>
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	691b      	ldr	r3, [r3, #16]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d104      	bne.n	800433e <HAL_UART_Receive+0x9a>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	22ff      	movs	r2, #255	@ 0xff
 8004338:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800433c:	e01b      	b.n	8004376 <HAL_UART_Receive+0xd2>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	227f      	movs	r2, #127	@ 0x7f
 8004342:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004346:	e016      	b.n	8004376 <HAL_UART_Receive+0xd2>
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004350:	d10d      	bne.n	800436e <HAL_UART_Receive+0xca>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d104      	bne.n	8004364 <HAL_UART_Receive+0xc0>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	227f      	movs	r2, #127	@ 0x7f
 800435e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004362:	e008      	b.n	8004376 <HAL_UART_Receive+0xd2>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	223f      	movs	r2, #63	@ 0x3f
 8004368:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800436c:	e003      	b.n	8004376 <HAL_UART_Receive+0xd2>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800437c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004386:	d108      	bne.n	800439a <HAL_UART_Receive+0xf6>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d104      	bne.n	800439a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004390:	2300      	movs	r3, #0
 8004392:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	61bb      	str	r3, [r7, #24]
 8004398:	e003      	b.n	80043a2 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800439e:	2300      	movs	r3, #0
 80043a0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80043a2:	e036      	b.n	8004412 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	9300      	str	r3, [sp, #0]
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	2200      	movs	r2, #0
 80043ac:	2120      	movs	r1, #32
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 fef4 	bl	800519c <UART_WaitOnFlagUntilTimeout>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d005      	beq.n	80043c6 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2220      	movs	r2, #32
 80043be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e032      	b.n	800442c <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d10c      	bne.n	80043e6 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d2:	b29a      	uxth	r2, r3
 80043d4:	8a7b      	ldrh	r3, [r7, #18]
 80043d6:	4013      	ands	r3, r2
 80043d8:	b29a      	uxth	r2, r3
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	3302      	adds	r3, #2
 80043e2:	61bb      	str	r3, [r7, #24]
 80043e4:	e00c      	b.n	8004400 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ec:	b2da      	uxtb	r2, r3
 80043ee:	8a7b      	ldrh	r3, [r7, #18]
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	4013      	ands	r3, r2
 80043f4:	b2da      	uxtb	r2, r3
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	3301      	adds	r3, #1
 80043fe:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004406:	b29b      	uxth	r3, r3
 8004408:	3b01      	subs	r3, #1
 800440a:	b29a      	uxth	r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004418:	b29b      	uxth	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1c2      	bne.n	80043a4 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2220      	movs	r2, #32
 8004422:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8004426:	2300      	movs	r3, #0
 8004428:	e000      	b.n	800442c <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800442a:	2302      	movs	r3, #2
  }
}
 800442c:	4618      	mov	r0, r3
 800442e:	3720      	adds	r7, #32
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004438:	b092      	sub	sp, #72	@ 0x48
 800443a:	af00      	add	r7, sp, #0
 800443c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800443e:	2300      	movs	r3, #0
 8004440:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	689a      	ldr	r2, [r3, #8]
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	431a      	orrs	r2, r3
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	695b      	ldr	r3, [r3, #20]
 8004452:	431a      	orrs	r2, r3
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	4313      	orrs	r3, r2
 800445a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	4bbe      	ldr	r3, [pc, #760]	@ (800475c <UART_SetConfig+0x328>)
 8004464:	4013      	ands	r3, r2
 8004466:	697a      	ldr	r2, [r7, #20]
 8004468:	6812      	ldr	r2, [r2, #0]
 800446a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800446c:	430b      	orrs	r3, r1
 800446e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	68da      	ldr	r2, [r3, #12]
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	430a      	orrs	r2, r1
 8004484:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4ab3      	ldr	r2, [pc, #716]	@ (8004760 <UART_SetConfig+0x32c>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d004      	beq.n	80044a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800449c:	4313      	orrs	r3, r2
 800449e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	689a      	ldr	r2, [r3, #8]
 80044a6:	4baf      	ldr	r3, [pc, #700]	@ (8004764 <UART_SetConfig+0x330>)
 80044a8:	4013      	ands	r3, r2
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	6812      	ldr	r2, [r2, #0]
 80044ae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80044b0:	430b      	orrs	r3, r1
 80044b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ba:	f023 010f 	bic.w	r1, r3, #15
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	430a      	orrs	r2, r1
 80044c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4aa6      	ldr	r2, [pc, #664]	@ (8004768 <UART_SetConfig+0x334>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d177      	bne.n	80045c4 <UART_SetConfig+0x190>
 80044d4:	4ba5      	ldr	r3, [pc, #660]	@ (800476c <UART_SetConfig+0x338>)
 80044d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80044dc:	2b28      	cmp	r3, #40	@ 0x28
 80044de:	d86d      	bhi.n	80045bc <UART_SetConfig+0x188>
 80044e0:	a201      	add	r2, pc, #4	@ (adr r2, 80044e8 <UART_SetConfig+0xb4>)
 80044e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e6:	bf00      	nop
 80044e8:	0800458d 	.word	0x0800458d
 80044ec:	080045bd 	.word	0x080045bd
 80044f0:	080045bd 	.word	0x080045bd
 80044f4:	080045bd 	.word	0x080045bd
 80044f8:	080045bd 	.word	0x080045bd
 80044fc:	080045bd 	.word	0x080045bd
 8004500:	080045bd 	.word	0x080045bd
 8004504:	080045bd 	.word	0x080045bd
 8004508:	08004595 	.word	0x08004595
 800450c:	080045bd 	.word	0x080045bd
 8004510:	080045bd 	.word	0x080045bd
 8004514:	080045bd 	.word	0x080045bd
 8004518:	080045bd 	.word	0x080045bd
 800451c:	080045bd 	.word	0x080045bd
 8004520:	080045bd 	.word	0x080045bd
 8004524:	080045bd 	.word	0x080045bd
 8004528:	0800459d 	.word	0x0800459d
 800452c:	080045bd 	.word	0x080045bd
 8004530:	080045bd 	.word	0x080045bd
 8004534:	080045bd 	.word	0x080045bd
 8004538:	080045bd 	.word	0x080045bd
 800453c:	080045bd 	.word	0x080045bd
 8004540:	080045bd 	.word	0x080045bd
 8004544:	080045bd 	.word	0x080045bd
 8004548:	080045a5 	.word	0x080045a5
 800454c:	080045bd 	.word	0x080045bd
 8004550:	080045bd 	.word	0x080045bd
 8004554:	080045bd 	.word	0x080045bd
 8004558:	080045bd 	.word	0x080045bd
 800455c:	080045bd 	.word	0x080045bd
 8004560:	080045bd 	.word	0x080045bd
 8004564:	080045bd 	.word	0x080045bd
 8004568:	080045ad 	.word	0x080045ad
 800456c:	080045bd 	.word	0x080045bd
 8004570:	080045bd 	.word	0x080045bd
 8004574:	080045bd 	.word	0x080045bd
 8004578:	080045bd 	.word	0x080045bd
 800457c:	080045bd 	.word	0x080045bd
 8004580:	080045bd 	.word	0x080045bd
 8004584:	080045bd 	.word	0x080045bd
 8004588:	080045b5 	.word	0x080045b5
 800458c:	2301      	movs	r3, #1
 800458e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004592:	e222      	b.n	80049da <UART_SetConfig+0x5a6>
 8004594:	2304      	movs	r3, #4
 8004596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800459a:	e21e      	b.n	80049da <UART_SetConfig+0x5a6>
 800459c:	2308      	movs	r3, #8
 800459e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045a2:	e21a      	b.n	80049da <UART_SetConfig+0x5a6>
 80045a4:	2310      	movs	r3, #16
 80045a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045aa:	e216      	b.n	80049da <UART_SetConfig+0x5a6>
 80045ac:	2320      	movs	r3, #32
 80045ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045b2:	e212      	b.n	80049da <UART_SetConfig+0x5a6>
 80045b4:	2340      	movs	r3, #64	@ 0x40
 80045b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045ba:	e20e      	b.n	80049da <UART_SetConfig+0x5a6>
 80045bc:	2380      	movs	r3, #128	@ 0x80
 80045be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045c2:	e20a      	b.n	80049da <UART_SetConfig+0x5a6>
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a69      	ldr	r2, [pc, #420]	@ (8004770 <UART_SetConfig+0x33c>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d130      	bne.n	8004630 <UART_SetConfig+0x1fc>
 80045ce:	4b67      	ldr	r3, [pc, #412]	@ (800476c <UART_SetConfig+0x338>)
 80045d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045d2:	f003 0307 	and.w	r3, r3, #7
 80045d6:	2b05      	cmp	r3, #5
 80045d8:	d826      	bhi.n	8004628 <UART_SetConfig+0x1f4>
 80045da:	a201      	add	r2, pc, #4	@ (adr r2, 80045e0 <UART_SetConfig+0x1ac>)
 80045dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e0:	080045f9 	.word	0x080045f9
 80045e4:	08004601 	.word	0x08004601
 80045e8:	08004609 	.word	0x08004609
 80045ec:	08004611 	.word	0x08004611
 80045f0:	08004619 	.word	0x08004619
 80045f4:	08004621 	.word	0x08004621
 80045f8:	2300      	movs	r3, #0
 80045fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045fe:	e1ec      	b.n	80049da <UART_SetConfig+0x5a6>
 8004600:	2304      	movs	r3, #4
 8004602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004606:	e1e8      	b.n	80049da <UART_SetConfig+0x5a6>
 8004608:	2308      	movs	r3, #8
 800460a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800460e:	e1e4      	b.n	80049da <UART_SetConfig+0x5a6>
 8004610:	2310      	movs	r3, #16
 8004612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004616:	e1e0      	b.n	80049da <UART_SetConfig+0x5a6>
 8004618:	2320      	movs	r3, #32
 800461a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800461e:	e1dc      	b.n	80049da <UART_SetConfig+0x5a6>
 8004620:	2340      	movs	r3, #64	@ 0x40
 8004622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004626:	e1d8      	b.n	80049da <UART_SetConfig+0x5a6>
 8004628:	2380      	movs	r3, #128	@ 0x80
 800462a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800462e:	e1d4      	b.n	80049da <UART_SetConfig+0x5a6>
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a4f      	ldr	r2, [pc, #316]	@ (8004774 <UART_SetConfig+0x340>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d130      	bne.n	800469c <UART_SetConfig+0x268>
 800463a:	4b4c      	ldr	r3, [pc, #304]	@ (800476c <UART_SetConfig+0x338>)
 800463c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800463e:	f003 0307 	and.w	r3, r3, #7
 8004642:	2b05      	cmp	r3, #5
 8004644:	d826      	bhi.n	8004694 <UART_SetConfig+0x260>
 8004646:	a201      	add	r2, pc, #4	@ (adr r2, 800464c <UART_SetConfig+0x218>)
 8004648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800464c:	08004665 	.word	0x08004665
 8004650:	0800466d 	.word	0x0800466d
 8004654:	08004675 	.word	0x08004675
 8004658:	0800467d 	.word	0x0800467d
 800465c:	08004685 	.word	0x08004685
 8004660:	0800468d 	.word	0x0800468d
 8004664:	2300      	movs	r3, #0
 8004666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800466a:	e1b6      	b.n	80049da <UART_SetConfig+0x5a6>
 800466c:	2304      	movs	r3, #4
 800466e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004672:	e1b2      	b.n	80049da <UART_SetConfig+0x5a6>
 8004674:	2308      	movs	r3, #8
 8004676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800467a:	e1ae      	b.n	80049da <UART_SetConfig+0x5a6>
 800467c:	2310      	movs	r3, #16
 800467e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004682:	e1aa      	b.n	80049da <UART_SetConfig+0x5a6>
 8004684:	2320      	movs	r3, #32
 8004686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800468a:	e1a6      	b.n	80049da <UART_SetConfig+0x5a6>
 800468c:	2340      	movs	r3, #64	@ 0x40
 800468e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004692:	e1a2      	b.n	80049da <UART_SetConfig+0x5a6>
 8004694:	2380      	movs	r3, #128	@ 0x80
 8004696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800469a:	e19e      	b.n	80049da <UART_SetConfig+0x5a6>
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a35      	ldr	r2, [pc, #212]	@ (8004778 <UART_SetConfig+0x344>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d130      	bne.n	8004708 <UART_SetConfig+0x2d4>
 80046a6:	4b31      	ldr	r3, [pc, #196]	@ (800476c <UART_SetConfig+0x338>)
 80046a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046aa:	f003 0307 	and.w	r3, r3, #7
 80046ae:	2b05      	cmp	r3, #5
 80046b0:	d826      	bhi.n	8004700 <UART_SetConfig+0x2cc>
 80046b2:	a201      	add	r2, pc, #4	@ (adr r2, 80046b8 <UART_SetConfig+0x284>)
 80046b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046b8:	080046d1 	.word	0x080046d1
 80046bc:	080046d9 	.word	0x080046d9
 80046c0:	080046e1 	.word	0x080046e1
 80046c4:	080046e9 	.word	0x080046e9
 80046c8:	080046f1 	.word	0x080046f1
 80046cc:	080046f9 	.word	0x080046f9
 80046d0:	2300      	movs	r3, #0
 80046d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046d6:	e180      	b.n	80049da <UART_SetConfig+0x5a6>
 80046d8:	2304      	movs	r3, #4
 80046da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046de:	e17c      	b.n	80049da <UART_SetConfig+0x5a6>
 80046e0:	2308      	movs	r3, #8
 80046e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046e6:	e178      	b.n	80049da <UART_SetConfig+0x5a6>
 80046e8:	2310      	movs	r3, #16
 80046ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046ee:	e174      	b.n	80049da <UART_SetConfig+0x5a6>
 80046f0:	2320      	movs	r3, #32
 80046f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046f6:	e170      	b.n	80049da <UART_SetConfig+0x5a6>
 80046f8:	2340      	movs	r3, #64	@ 0x40
 80046fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80046fe:	e16c      	b.n	80049da <UART_SetConfig+0x5a6>
 8004700:	2380      	movs	r3, #128	@ 0x80
 8004702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004706:	e168      	b.n	80049da <UART_SetConfig+0x5a6>
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a1b      	ldr	r2, [pc, #108]	@ (800477c <UART_SetConfig+0x348>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d142      	bne.n	8004798 <UART_SetConfig+0x364>
 8004712:	4b16      	ldr	r3, [pc, #88]	@ (800476c <UART_SetConfig+0x338>)
 8004714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004716:	f003 0307 	and.w	r3, r3, #7
 800471a:	2b05      	cmp	r3, #5
 800471c:	d838      	bhi.n	8004790 <UART_SetConfig+0x35c>
 800471e:	a201      	add	r2, pc, #4	@ (adr r2, 8004724 <UART_SetConfig+0x2f0>)
 8004720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004724:	0800473d 	.word	0x0800473d
 8004728:	08004745 	.word	0x08004745
 800472c:	0800474d 	.word	0x0800474d
 8004730:	08004755 	.word	0x08004755
 8004734:	08004781 	.word	0x08004781
 8004738:	08004789 	.word	0x08004789
 800473c:	2300      	movs	r3, #0
 800473e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004742:	e14a      	b.n	80049da <UART_SetConfig+0x5a6>
 8004744:	2304      	movs	r3, #4
 8004746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800474a:	e146      	b.n	80049da <UART_SetConfig+0x5a6>
 800474c:	2308      	movs	r3, #8
 800474e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004752:	e142      	b.n	80049da <UART_SetConfig+0x5a6>
 8004754:	2310      	movs	r3, #16
 8004756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800475a:	e13e      	b.n	80049da <UART_SetConfig+0x5a6>
 800475c:	cfff69f3 	.word	0xcfff69f3
 8004760:	58000c00 	.word	0x58000c00
 8004764:	11fff4ff 	.word	0x11fff4ff
 8004768:	40011000 	.word	0x40011000
 800476c:	58024400 	.word	0x58024400
 8004770:	40004400 	.word	0x40004400
 8004774:	40004800 	.word	0x40004800
 8004778:	40004c00 	.word	0x40004c00
 800477c:	40005000 	.word	0x40005000
 8004780:	2320      	movs	r3, #32
 8004782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004786:	e128      	b.n	80049da <UART_SetConfig+0x5a6>
 8004788:	2340      	movs	r3, #64	@ 0x40
 800478a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800478e:	e124      	b.n	80049da <UART_SetConfig+0x5a6>
 8004790:	2380      	movs	r3, #128	@ 0x80
 8004792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004796:	e120      	b.n	80049da <UART_SetConfig+0x5a6>
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4acb      	ldr	r2, [pc, #812]	@ (8004acc <UART_SetConfig+0x698>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d176      	bne.n	8004890 <UART_SetConfig+0x45c>
 80047a2:	4bcb      	ldr	r3, [pc, #812]	@ (8004ad0 <UART_SetConfig+0x69c>)
 80047a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80047aa:	2b28      	cmp	r3, #40	@ 0x28
 80047ac:	d86c      	bhi.n	8004888 <UART_SetConfig+0x454>
 80047ae:	a201      	add	r2, pc, #4	@ (adr r2, 80047b4 <UART_SetConfig+0x380>)
 80047b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b4:	08004859 	.word	0x08004859
 80047b8:	08004889 	.word	0x08004889
 80047bc:	08004889 	.word	0x08004889
 80047c0:	08004889 	.word	0x08004889
 80047c4:	08004889 	.word	0x08004889
 80047c8:	08004889 	.word	0x08004889
 80047cc:	08004889 	.word	0x08004889
 80047d0:	08004889 	.word	0x08004889
 80047d4:	08004861 	.word	0x08004861
 80047d8:	08004889 	.word	0x08004889
 80047dc:	08004889 	.word	0x08004889
 80047e0:	08004889 	.word	0x08004889
 80047e4:	08004889 	.word	0x08004889
 80047e8:	08004889 	.word	0x08004889
 80047ec:	08004889 	.word	0x08004889
 80047f0:	08004889 	.word	0x08004889
 80047f4:	08004869 	.word	0x08004869
 80047f8:	08004889 	.word	0x08004889
 80047fc:	08004889 	.word	0x08004889
 8004800:	08004889 	.word	0x08004889
 8004804:	08004889 	.word	0x08004889
 8004808:	08004889 	.word	0x08004889
 800480c:	08004889 	.word	0x08004889
 8004810:	08004889 	.word	0x08004889
 8004814:	08004871 	.word	0x08004871
 8004818:	08004889 	.word	0x08004889
 800481c:	08004889 	.word	0x08004889
 8004820:	08004889 	.word	0x08004889
 8004824:	08004889 	.word	0x08004889
 8004828:	08004889 	.word	0x08004889
 800482c:	08004889 	.word	0x08004889
 8004830:	08004889 	.word	0x08004889
 8004834:	08004879 	.word	0x08004879
 8004838:	08004889 	.word	0x08004889
 800483c:	08004889 	.word	0x08004889
 8004840:	08004889 	.word	0x08004889
 8004844:	08004889 	.word	0x08004889
 8004848:	08004889 	.word	0x08004889
 800484c:	08004889 	.word	0x08004889
 8004850:	08004889 	.word	0x08004889
 8004854:	08004881 	.word	0x08004881
 8004858:	2301      	movs	r3, #1
 800485a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800485e:	e0bc      	b.n	80049da <UART_SetConfig+0x5a6>
 8004860:	2304      	movs	r3, #4
 8004862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004866:	e0b8      	b.n	80049da <UART_SetConfig+0x5a6>
 8004868:	2308      	movs	r3, #8
 800486a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800486e:	e0b4      	b.n	80049da <UART_SetConfig+0x5a6>
 8004870:	2310      	movs	r3, #16
 8004872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004876:	e0b0      	b.n	80049da <UART_SetConfig+0x5a6>
 8004878:	2320      	movs	r3, #32
 800487a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800487e:	e0ac      	b.n	80049da <UART_SetConfig+0x5a6>
 8004880:	2340      	movs	r3, #64	@ 0x40
 8004882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004886:	e0a8      	b.n	80049da <UART_SetConfig+0x5a6>
 8004888:	2380      	movs	r3, #128	@ 0x80
 800488a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800488e:	e0a4      	b.n	80049da <UART_SetConfig+0x5a6>
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a8f      	ldr	r2, [pc, #572]	@ (8004ad4 <UART_SetConfig+0x6a0>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d130      	bne.n	80048fc <UART_SetConfig+0x4c8>
 800489a:	4b8d      	ldr	r3, [pc, #564]	@ (8004ad0 <UART_SetConfig+0x69c>)
 800489c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800489e:	f003 0307 	and.w	r3, r3, #7
 80048a2:	2b05      	cmp	r3, #5
 80048a4:	d826      	bhi.n	80048f4 <UART_SetConfig+0x4c0>
 80048a6:	a201      	add	r2, pc, #4	@ (adr r2, 80048ac <UART_SetConfig+0x478>)
 80048a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ac:	080048c5 	.word	0x080048c5
 80048b0:	080048cd 	.word	0x080048cd
 80048b4:	080048d5 	.word	0x080048d5
 80048b8:	080048dd 	.word	0x080048dd
 80048bc:	080048e5 	.word	0x080048e5
 80048c0:	080048ed 	.word	0x080048ed
 80048c4:	2300      	movs	r3, #0
 80048c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048ca:	e086      	b.n	80049da <UART_SetConfig+0x5a6>
 80048cc:	2304      	movs	r3, #4
 80048ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048d2:	e082      	b.n	80049da <UART_SetConfig+0x5a6>
 80048d4:	2308      	movs	r3, #8
 80048d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048da:	e07e      	b.n	80049da <UART_SetConfig+0x5a6>
 80048dc:	2310      	movs	r3, #16
 80048de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048e2:	e07a      	b.n	80049da <UART_SetConfig+0x5a6>
 80048e4:	2320      	movs	r3, #32
 80048e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048ea:	e076      	b.n	80049da <UART_SetConfig+0x5a6>
 80048ec:	2340      	movs	r3, #64	@ 0x40
 80048ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048f2:	e072      	b.n	80049da <UART_SetConfig+0x5a6>
 80048f4:	2380      	movs	r3, #128	@ 0x80
 80048f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048fa:	e06e      	b.n	80049da <UART_SetConfig+0x5a6>
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a75      	ldr	r2, [pc, #468]	@ (8004ad8 <UART_SetConfig+0x6a4>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d130      	bne.n	8004968 <UART_SetConfig+0x534>
 8004906:	4b72      	ldr	r3, [pc, #456]	@ (8004ad0 <UART_SetConfig+0x69c>)
 8004908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800490a:	f003 0307 	and.w	r3, r3, #7
 800490e:	2b05      	cmp	r3, #5
 8004910:	d826      	bhi.n	8004960 <UART_SetConfig+0x52c>
 8004912:	a201      	add	r2, pc, #4	@ (adr r2, 8004918 <UART_SetConfig+0x4e4>)
 8004914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004918:	08004931 	.word	0x08004931
 800491c:	08004939 	.word	0x08004939
 8004920:	08004941 	.word	0x08004941
 8004924:	08004949 	.word	0x08004949
 8004928:	08004951 	.word	0x08004951
 800492c:	08004959 	.word	0x08004959
 8004930:	2300      	movs	r3, #0
 8004932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004936:	e050      	b.n	80049da <UART_SetConfig+0x5a6>
 8004938:	2304      	movs	r3, #4
 800493a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800493e:	e04c      	b.n	80049da <UART_SetConfig+0x5a6>
 8004940:	2308      	movs	r3, #8
 8004942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004946:	e048      	b.n	80049da <UART_SetConfig+0x5a6>
 8004948:	2310      	movs	r3, #16
 800494a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800494e:	e044      	b.n	80049da <UART_SetConfig+0x5a6>
 8004950:	2320      	movs	r3, #32
 8004952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004956:	e040      	b.n	80049da <UART_SetConfig+0x5a6>
 8004958:	2340      	movs	r3, #64	@ 0x40
 800495a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800495e:	e03c      	b.n	80049da <UART_SetConfig+0x5a6>
 8004960:	2380      	movs	r3, #128	@ 0x80
 8004962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004966:	e038      	b.n	80049da <UART_SetConfig+0x5a6>
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a5b      	ldr	r2, [pc, #364]	@ (8004adc <UART_SetConfig+0x6a8>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d130      	bne.n	80049d4 <UART_SetConfig+0x5a0>
 8004972:	4b57      	ldr	r3, [pc, #348]	@ (8004ad0 <UART_SetConfig+0x69c>)
 8004974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004976:	f003 0307 	and.w	r3, r3, #7
 800497a:	2b05      	cmp	r3, #5
 800497c:	d826      	bhi.n	80049cc <UART_SetConfig+0x598>
 800497e:	a201      	add	r2, pc, #4	@ (adr r2, 8004984 <UART_SetConfig+0x550>)
 8004980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004984:	0800499d 	.word	0x0800499d
 8004988:	080049a5 	.word	0x080049a5
 800498c:	080049ad 	.word	0x080049ad
 8004990:	080049b5 	.word	0x080049b5
 8004994:	080049bd 	.word	0x080049bd
 8004998:	080049c5 	.word	0x080049c5
 800499c:	2302      	movs	r3, #2
 800499e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049a2:	e01a      	b.n	80049da <UART_SetConfig+0x5a6>
 80049a4:	2304      	movs	r3, #4
 80049a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049aa:	e016      	b.n	80049da <UART_SetConfig+0x5a6>
 80049ac:	2308      	movs	r3, #8
 80049ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049b2:	e012      	b.n	80049da <UART_SetConfig+0x5a6>
 80049b4:	2310      	movs	r3, #16
 80049b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049ba:	e00e      	b.n	80049da <UART_SetConfig+0x5a6>
 80049bc:	2320      	movs	r3, #32
 80049be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049c2:	e00a      	b.n	80049da <UART_SetConfig+0x5a6>
 80049c4:	2340      	movs	r3, #64	@ 0x40
 80049c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049ca:	e006      	b.n	80049da <UART_SetConfig+0x5a6>
 80049cc:	2380      	movs	r3, #128	@ 0x80
 80049ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80049d2:	e002      	b.n	80049da <UART_SetConfig+0x5a6>
 80049d4:	2380      	movs	r3, #128	@ 0x80
 80049d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a3f      	ldr	r2, [pc, #252]	@ (8004adc <UART_SetConfig+0x6a8>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	f040 80f8 	bne.w	8004bd6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80049e6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80049ea:	2b20      	cmp	r3, #32
 80049ec:	dc46      	bgt.n	8004a7c <UART_SetConfig+0x648>
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	f2c0 8082 	blt.w	8004af8 <UART_SetConfig+0x6c4>
 80049f4:	3b02      	subs	r3, #2
 80049f6:	2b1e      	cmp	r3, #30
 80049f8:	d87e      	bhi.n	8004af8 <UART_SetConfig+0x6c4>
 80049fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004a00 <UART_SetConfig+0x5cc>)
 80049fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a00:	08004a83 	.word	0x08004a83
 8004a04:	08004af9 	.word	0x08004af9
 8004a08:	08004a8b 	.word	0x08004a8b
 8004a0c:	08004af9 	.word	0x08004af9
 8004a10:	08004af9 	.word	0x08004af9
 8004a14:	08004af9 	.word	0x08004af9
 8004a18:	08004a9b 	.word	0x08004a9b
 8004a1c:	08004af9 	.word	0x08004af9
 8004a20:	08004af9 	.word	0x08004af9
 8004a24:	08004af9 	.word	0x08004af9
 8004a28:	08004af9 	.word	0x08004af9
 8004a2c:	08004af9 	.word	0x08004af9
 8004a30:	08004af9 	.word	0x08004af9
 8004a34:	08004af9 	.word	0x08004af9
 8004a38:	08004aab 	.word	0x08004aab
 8004a3c:	08004af9 	.word	0x08004af9
 8004a40:	08004af9 	.word	0x08004af9
 8004a44:	08004af9 	.word	0x08004af9
 8004a48:	08004af9 	.word	0x08004af9
 8004a4c:	08004af9 	.word	0x08004af9
 8004a50:	08004af9 	.word	0x08004af9
 8004a54:	08004af9 	.word	0x08004af9
 8004a58:	08004af9 	.word	0x08004af9
 8004a5c:	08004af9 	.word	0x08004af9
 8004a60:	08004af9 	.word	0x08004af9
 8004a64:	08004af9 	.word	0x08004af9
 8004a68:	08004af9 	.word	0x08004af9
 8004a6c:	08004af9 	.word	0x08004af9
 8004a70:	08004af9 	.word	0x08004af9
 8004a74:	08004af9 	.word	0x08004af9
 8004a78:	08004aeb 	.word	0x08004aeb
 8004a7c:	2b40      	cmp	r3, #64	@ 0x40
 8004a7e:	d037      	beq.n	8004af0 <UART_SetConfig+0x6bc>
 8004a80:	e03a      	b.n	8004af8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004a82:	f7fe ff0f 	bl	80038a4 <HAL_RCCEx_GetD3PCLK1Freq>
 8004a86:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004a88:	e03c      	b.n	8004b04 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f7fe ff1e 	bl	80038d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004a98:	e034      	b.n	8004b04 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004a9a:	f107 0318 	add.w	r3, r7, #24
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7ff f86a 	bl	8003b78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004aa8:	e02c      	b.n	8004b04 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004aaa:	4b09      	ldr	r3, [pc, #36]	@ (8004ad0 <UART_SetConfig+0x69c>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 0320 	and.w	r3, r3, #32
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d016      	beq.n	8004ae4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004ab6:	4b06      	ldr	r3, [pc, #24]	@ (8004ad0 <UART_SetConfig+0x69c>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	08db      	lsrs	r3, r3, #3
 8004abc:	f003 0303 	and.w	r3, r3, #3
 8004ac0:	4a07      	ldr	r2, [pc, #28]	@ (8004ae0 <UART_SetConfig+0x6ac>)
 8004ac2:	fa22 f303 	lsr.w	r3, r2, r3
 8004ac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004ac8:	e01c      	b.n	8004b04 <UART_SetConfig+0x6d0>
 8004aca:	bf00      	nop
 8004acc:	40011400 	.word	0x40011400
 8004ad0:	58024400 	.word	0x58024400
 8004ad4:	40007800 	.word	0x40007800
 8004ad8:	40007c00 	.word	0x40007c00
 8004adc:	58000c00 	.word	0x58000c00
 8004ae0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8004ae4:	4b9d      	ldr	r3, [pc, #628]	@ (8004d5c <UART_SetConfig+0x928>)
 8004ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ae8:	e00c      	b.n	8004b04 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004aea:	4b9d      	ldr	r3, [pc, #628]	@ (8004d60 <UART_SetConfig+0x92c>)
 8004aec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004aee:	e009      	b.n	8004b04 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004af0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004af6:	e005      	b.n	8004b04 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8004af8:	2300      	movs	r3, #0
 8004afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004b02:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 81de 	beq.w	8004ec8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b10:	4a94      	ldr	r2, [pc, #592]	@ (8004d64 <UART_SetConfig+0x930>)
 8004b12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b16:	461a      	mov	r2, r3
 8004b18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b1a:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b1e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	685a      	ldr	r2, [r3, #4]
 8004b24:	4613      	mov	r3, r2
 8004b26:	005b      	lsls	r3, r3, #1
 8004b28:	4413      	add	r3, r2
 8004b2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d305      	bcc.n	8004b3c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d903      	bls.n	8004b44 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004b42:	e1c1      	b.n	8004ec8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b46:	2200      	movs	r2, #0
 8004b48:	60bb      	str	r3, [r7, #8]
 8004b4a:	60fa      	str	r2, [r7, #12]
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b50:	4a84      	ldr	r2, [pc, #528]	@ (8004d64 <UART_SetConfig+0x930>)
 8004b52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	2200      	movs	r2, #0
 8004b5a:	603b      	str	r3, [r7, #0]
 8004b5c:	607a      	str	r2, [r7, #4]
 8004b5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b62:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004b66:	f7fb fbb7 	bl	80002d8 <__aeabi_uldivmod>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	4610      	mov	r0, r2
 8004b70:	4619      	mov	r1, r3
 8004b72:	f04f 0200 	mov.w	r2, #0
 8004b76:	f04f 0300 	mov.w	r3, #0
 8004b7a:	020b      	lsls	r3, r1, #8
 8004b7c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004b80:	0202      	lsls	r2, r0, #8
 8004b82:	6979      	ldr	r1, [r7, #20]
 8004b84:	6849      	ldr	r1, [r1, #4]
 8004b86:	0849      	lsrs	r1, r1, #1
 8004b88:	2000      	movs	r0, #0
 8004b8a:	460c      	mov	r4, r1
 8004b8c:	4605      	mov	r5, r0
 8004b8e:	eb12 0804 	adds.w	r8, r2, r4
 8004b92:	eb43 0905 	adc.w	r9, r3, r5
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	469a      	mov	sl, r3
 8004b9e:	4693      	mov	fp, r2
 8004ba0:	4652      	mov	r2, sl
 8004ba2:	465b      	mov	r3, fp
 8004ba4:	4640      	mov	r0, r8
 8004ba6:	4649      	mov	r1, r9
 8004ba8:	f7fb fb96 	bl	80002d8 <__aeabi_uldivmod>
 8004bac:	4602      	mov	r2, r0
 8004bae:	460b      	mov	r3, r1
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bba:	d308      	bcc.n	8004bce <UART_SetConfig+0x79a>
 8004bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bc2:	d204      	bcs.n	8004bce <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004bca:	60da      	str	r2, [r3, #12]
 8004bcc:	e17c      	b.n	8004ec8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004bd4:	e178      	b.n	8004ec8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bde:	f040 80c5 	bne.w	8004d6c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8004be2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004be6:	2b20      	cmp	r3, #32
 8004be8:	dc48      	bgt.n	8004c7c <UART_SetConfig+0x848>
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	db7b      	blt.n	8004ce6 <UART_SetConfig+0x8b2>
 8004bee:	2b20      	cmp	r3, #32
 8004bf0:	d879      	bhi.n	8004ce6 <UART_SetConfig+0x8b2>
 8004bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8004bf8 <UART_SetConfig+0x7c4>)
 8004bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bf8:	08004c83 	.word	0x08004c83
 8004bfc:	08004c8b 	.word	0x08004c8b
 8004c00:	08004ce7 	.word	0x08004ce7
 8004c04:	08004ce7 	.word	0x08004ce7
 8004c08:	08004c93 	.word	0x08004c93
 8004c0c:	08004ce7 	.word	0x08004ce7
 8004c10:	08004ce7 	.word	0x08004ce7
 8004c14:	08004ce7 	.word	0x08004ce7
 8004c18:	08004ca3 	.word	0x08004ca3
 8004c1c:	08004ce7 	.word	0x08004ce7
 8004c20:	08004ce7 	.word	0x08004ce7
 8004c24:	08004ce7 	.word	0x08004ce7
 8004c28:	08004ce7 	.word	0x08004ce7
 8004c2c:	08004ce7 	.word	0x08004ce7
 8004c30:	08004ce7 	.word	0x08004ce7
 8004c34:	08004ce7 	.word	0x08004ce7
 8004c38:	08004cb3 	.word	0x08004cb3
 8004c3c:	08004ce7 	.word	0x08004ce7
 8004c40:	08004ce7 	.word	0x08004ce7
 8004c44:	08004ce7 	.word	0x08004ce7
 8004c48:	08004ce7 	.word	0x08004ce7
 8004c4c:	08004ce7 	.word	0x08004ce7
 8004c50:	08004ce7 	.word	0x08004ce7
 8004c54:	08004ce7 	.word	0x08004ce7
 8004c58:	08004ce7 	.word	0x08004ce7
 8004c5c:	08004ce7 	.word	0x08004ce7
 8004c60:	08004ce7 	.word	0x08004ce7
 8004c64:	08004ce7 	.word	0x08004ce7
 8004c68:	08004ce7 	.word	0x08004ce7
 8004c6c:	08004ce7 	.word	0x08004ce7
 8004c70:	08004ce7 	.word	0x08004ce7
 8004c74:	08004ce7 	.word	0x08004ce7
 8004c78:	08004cd9 	.word	0x08004cd9
 8004c7c:	2b40      	cmp	r3, #64	@ 0x40
 8004c7e:	d02e      	beq.n	8004cde <UART_SetConfig+0x8aa>
 8004c80:	e031      	b.n	8004ce6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c82:	f7fd fb99 	bl	80023b8 <HAL_RCC_GetPCLK1Freq>
 8004c86:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004c88:	e033      	b.n	8004cf2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c8a:	f7fd fbab 	bl	80023e4 <HAL_RCC_GetPCLK2Freq>
 8004c8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004c90:	e02f      	b.n	8004cf2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7fe fe1a 	bl	80038d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ca0:	e027      	b.n	8004cf2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004ca2:	f107 0318 	add.w	r3, r7, #24
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f7fe ff66 	bl	8003b78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004cb0:	e01f      	b.n	8004cf2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004cb2:	4b2d      	ldr	r3, [pc, #180]	@ (8004d68 <UART_SetConfig+0x934>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0320 	and.w	r3, r3, #32
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d009      	beq.n	8004cd2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004cbe:	4b2a      	ldr	r3, [pc, #168]	@ (8004d68 <UART_SetConfig+0x934>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	08db      	lsrs	r3, r3, #3
 8004cc4:	f003 0303 	and.w	r3, r3, #3
 8004cc8:	4a24      	ldr	r2, [pc, #144]	@ (8004d5c <UART_SetConfig+0x928>)
 8004cca:	fa22 f303 	lsr.w	r3, r2, r3
 8004cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004cd0:	e00f      	b.n	8004cf2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8004cd2:	4b22      	ldr	r3, [pc, #136]	@ (8004d5c <UART_SetConfig+0x928>)
 8004cd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004cd6:	e00c      	b.n	8004cf2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004cd8:	4b21      	ldr	r3, [pc, #132]	@ (8004d60 <UART_SetConfig+0x92c>)
 8004cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004cdc:	e009      	b.n	8004cf2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ce4:	e005      	b.n	8004cf2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004cf0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004cf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f000 80e7 	beq.w	8004ec8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfe:	4a19      	ldr	r2, [pc, #100]	@ (8004d64 <UART_SetConfig+0x930>)
 8004d00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d04:	461a      	mov	r2, r3
 8004d06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d08:	fbb3 f3f2 	udiv	r3, r3, r2
 8004d0c:	005a      	lsls	r2, r3, #1
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	085b      	lsrs	r3, r3, #1
 8004d14:	441a      	add	r2, r3
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d1e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d22:	2b0f      	cmp	r3, #15
 8004d24:	d916      	bls.n	8004d54 <UART_SetConfig+0x920>
 8004d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d2c:	d212      	bcs.n	8004d54 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d30:	b29b      	uxth	r3, r3
 8004d32:	f023 030f 	bic.w	r3, r3, #15
 8004d36:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d3a:	085b      	lsrs	r3, r3, #1
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	f003 0307 	and.w	r3, r3, #7
 8004d42:	b29a      	uxth	r2, r3
 8004d44:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004d46:	4313      	orrs	r3, r2
 8004d48:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004d50:	60da      	str	r2, [r3, #12]
 8004d52:	e0b9      	b.n	8004ec8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004d5a:	e0b5      	b.n	8004ec8 <UART_SetConfig+0xa94>
 8004d5c:	03d09000 	.word	0x03d09000
 8004d60:	003d0900 	.word	0x003d0900
 8004d64:	080055cc 	.word	0x080055cc
 8004d68:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d6c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004d70:	2b20      	cmp	r3, #32
 8004d72:	dc49      	bgt.n	8004e08 <UART_SetConfig+0x9d4>
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	db7c      	blt.n	8004e72 <UART_SetConfig+0xa3e>
 8004d78:	2b20      	cmp	r3, #32
 8004d7a:	d87a      	bhi.n	8004e72 <UART_SetConfig+0xa3e>
 8004d7c:	a201      	add	r2, pc, #4	@ (adr r2, 8004d84 <UART_SetConfig+0x950>)
 8004d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d82:	bf00      	nop
 8004d84:	08004e0f 	.word	0x08004e0f
 8004d88:	08004e17 	.word	0x08004e17
 8004d8c:	08004e73 	.word	0x08004e73
 8004d90:	08004e73 	.word	0x08004e73
 8004d94:	08004e1f 	.word	0x08004e1f
 8004d98:	08004e73 	.word	0x08004e73
 8004d9c:	08004e73 	.word	0x08004e73
 8004da0:	08004e73 	.word	0x08004e73
 8004da4:	08004e2f 	.word	0x08004e2f
 8004da8:	08004e73 	.word	0x08004e73
 8004dac:	08004e73 	.word	0x08004e73
 8004db0:	08004e73 	.word	0x08004e73
 8004db4:	08004e73 	.word	0x08004e73
 8004db8:	08004e73 	.word	0x08004e73
 8004dbc:	08004e73 	.word	0x08004e73
 8004dc0:	08004e73 	.word	0x08004e73
 8004dc4:	08004e3f 	.word	0x08004e3f
 8004dc8:	08004e73 	.word	0x08004e73
 8004dcc:	08004e73 	.word	0x08004e73
 8004dd0:	08004e73 	.word	0x08004e73
 8004dd4:	08004e73 	.word	0x08004e73
 8004dd8:	08004e73 	.word	0x08004e73
 8004ddc:	08004e73 	.word	0x08004e73
 8004de0:	08004e73 	.word	0x08004e73
 8004de4:	08004e73 	.word	0x08004e73
 8004de8:	08004e73 	.word	0x08004e73
 8004dec:	08004e73 	.word	0x08004e73
 8004df0:	08004e73 	.word	0x08004e73
 8004df4:	08004e73 	.word	0x08004e73
 8004df8:	08004e73 	.word	0x08004e73
 8004dfc:	08004e73 	.word	0x08004e73
 8004e00:	08004e73 	.word	0x08004e73
 8004e04:	08004e65 	.word	0x08004e65
 8004e08:	2b40      	cmp	r3, #64	@ 0x40
 8004e0a:	d02e      	beq.n	8004e6a <UART_SetConfig+0xa36>
 8004e0c:	e031      	b.n	8004e72 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e0e:	f7fd fad3 	bl	80023b8 <HAL_RCC_GetPCLK1Freq>
 8004e12:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004e14:	e033      	b.n	8004e7e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e16:	f7fd fae5 	bl	80023e4 <HAL_RCC_GetPCLK2Freq>
 8004e1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004e1c:	e02f      	b.n	8004e7e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e22:	4618      	mov	r0, r3
 8004e24:	f7fe fd54 	bl	80038d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e2c:	e027      	b.n	8004e7e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004e2e:	f107 0318 	add.w	r3, r7, #24
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7fe fea0 	bl	8003b78 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e3c:	e01f      	b.n	8004e7e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e3e:	4b2d      	ldr	r3, [pc, #180]	@ (8004ef4 <UART_SetConfig+0xac0>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0320 	and.w	r3, r3, #32
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d009      	beq.n	8004e5e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004e4a:	4b2a      	ldr	r3, [pc, #168]	@ (8004ef4 <UART_SetConfig+0xac0>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	08db      	lsrs	r3, r3, #3
 8004e50:	f003 0303 	and.w	r3, r3, #3
 8004e54:	4a28      	ldr	r2, [pc, #160]	@ (8004ef8 <UART_SetConfig+0xac4>)
 8004e56:	fa22 f303 	lsr.w	r3, r2, r3
 8004e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004e5c:	e00f      	b.n	8004e7e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8004e5e:	4b26      	ldr	r3, [pc, #152]	@ (8004ef8 <UART_SetConfig+0xac4>)
 8004e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e62:	e00c      	b.n	8004e7e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004e64:	4b25      	ldr	r3, [pc, #148]	@ (8004efc <UART_SetConfig+0xac8>)
 8004e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e68:	e009      	b.n	8004e7e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004e70:	e005      	b.n	8004e7e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8004e72:	2300      	movs	r3, #0
 8004e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004e7c:	bf00      	nop
    }

    if (pclk != 0U)
 8004e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d021      	beq.n	8004ec8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e88:	4a1d      	ldr	r2, [pc, #116]	@ (8004f00 <UART_SetConfig+0xacc>)
 8004e8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e8e:	461a      	mov	r2, r3
 8004e90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e92:	fbb3 f2f2 	udiv	r2, r3, r2
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	085b      	lsrs	r3, r3, #1
 8004e9c:	441a      	add	r2, r3
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eaa:	2b0f      	cmp	r3, #15
 8004eac:	d909      	bls.n	8004ec2 <UART_SetConfig+0xa8e>
 8004eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eb4:	d205      	bcs.n	8004ec2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eb8:	b29a      	uxth	r2, r3
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	60da      	str	r2, [r3, #12]
 8004ec0:	e002      	b.n	8004ec8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	2200      	movs	r2, #0
 8004edc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004ee4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3748      	adds	r7, #72	@ 0x48
 8004eec:	46bd      	mov	sp, r7
 8004eee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ef2:	bf00      	nop
 8004ef4:	58024400 	.word	0x58024400
 8004ef8:	03d09000 	.word	0x03d09000
 8004efc:	003d0900 	.word	0x003d0900
 8004f00:	080055cc 	.word	0x080055cc

08004f04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f10:	f003 0308 	and.w	r3, r3, #8
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d00a      	beq.n	8004f2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f32:	f003 0301 	and.w	r3, r3, #1
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00a      	beq.n	8004f50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00a      	beq.n	8004f72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f76:	f003 0304 	and.w	r3, r3, #4
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00a      	beq.n	8004f94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	430a      	orrs	r2, r1
 8004f92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f98:	f003 0310 	and.w	r3, r3, #16
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d00a      	beq.n	8004fb6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	430a      	orrs	r2, r1
 8004fb4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fba:	f003 0320 	and.w	r3, r3, #32
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d00a      	beq.n	8004fd8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d01a      	beq.n	800501a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ffe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005002:	d10a      	bne.n	800501a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	430a      	orrs	r2, r1
 8005018:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800501e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00a      	beq.n	800503c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	430a      	orrs	r2, r1
 800503a:	605a      	str	r2, [r3, #4]
  }
}
 800503c:	bf00      	nop
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b098      	sub	sp, #96	@ 0x60
 800504c:	af02      	add	r7, sp, #8
 800504e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005058:	f7fb fe32 	bl	8000cc0 <HAL_GetTick>
 800505c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0308 	and.w	r3, r3, #8
 8005068:	2b08      	cmp	r3, #8
 800506a:	d12f      	bne.n	80050cc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800506c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005070:	9300      	str	r3, [sp, #0]
 8005072:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005074:	2200      	movs	r2, #0
 8005076:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 f88e 	bl	800519c <UART_WaitOnFlagUntilTimeout>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d022      	beq.n	80050cc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800508c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800508e:	e853 3f00 	ldrex	r3, [r3]
 8005092:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005094:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005096:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800509a:	653b      	str	r3, [r7, #80]	@ 0x50
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	461a      	mov	r2, r3
 80050a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80050a6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80050aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050ac:	e841 2300 	strex	r3, r2, [r1]
 80050b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80050b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1e6      	bne.n	8005086 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2220      	movs	r2, #32
 80050bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050c8:	2303      	movs	r3, #3
 80050ca:	e063      	b.n	8005194 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0304 	and.w	r3, r3, #4
 80050d6:	2b04      	cmp	r3, #4
 80050d8:	d149      	bne.n	800516e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050da:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80050de:	9300      	str	r3, [sp, #0]
 80050e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050e2:	2200      	movs	r2, #0
 80050e4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 f857 	bl	800519c <UART_WaitOnFlagUntilTimeout>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d03c      	beq.n	800516e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fc:	e853 3f00 	ldrex	r3, [r3]
 8005100:	623b      	str	r3, [r7, #32]
   return(result);
 8005102:	6a3b      	ldr	r3, [r7, #32]
 8005104:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005108:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	461a      	mov	r2, r3
 8005110:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005112:	633b      	str	r3, [r7, #48]	@ 0x30
 8005114:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005116:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005118:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800511a:	e841 2300 	strex	r3, r2, [r1]
 800511e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1e6      	bne.n	80050f4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	3308      	adds	r3, #8
 800512c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	e853 3f00 	ldrex	r3, [r3]
 8005134:	60fb      	str	r3, [r7, #12]
   return(result);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f023 0301 	bic.w	r3, r3, #1
 800513c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	3308      	adds	r3, #8
 8005144:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005146:	61fa      	str	r2, [r7, #28]
 8005148:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800514a:	69b9      	ldr	r1, [r7, #24]
 800514c:	69fa      	ldr	r2, [r7, #28]
 800514e:	e841 2300 	strex	r3, r2, [r1]
 8005152:	617b      	str	r3, [r7, #20]
   return(result);
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1e5      	bne.n	8005126 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2220      	movs	r2, #32
 800515e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e012      	b.n	8005194 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2220      	movs	r2, #32
 8005172:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2220      	movs	r2, #32
 800517a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005192:	2300      	movs	r3, #0
}
 8005194:	4618      	mov	r0, r3
 8005196:	3758      	adds	r7, #88	@ 0x58
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}

0800519c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	603b      	str	r3, [r7, #0]
 80051a8:	4613      	mov	r3, r2
 80051aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051ac:	e04f      	b.n	800524e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051b4:	d04b      	beq.n	800524e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051b6:	f7fb fd83 	bl	8000cc0 <HAL_GetTick>
 80051ba:	4602      	mov	r2, r0
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	69ba      	ldr	r2, [r7, #24]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d302      	bcc.n	80051cc <UART_WaitOnFlagUntilTimeout+0x30>
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d101      	bne.n	80051d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	e04e      	b.n	800526e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 0304 	and.w	r3, r3, #4
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d037      	beq.n	800524e <UART_WaitOnFlagUntilTimeout+0xb2>
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	2b80      	cmp	r3, #128	@ 0x80
 80051e2:	d034      	beq.n	800524e <UART_WaitOnFlagUntilTimeout+0xb2>
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	2b40      	cmp	r3, #64	@ 0x40
 80051e8:	d031      	beq.n	800524e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	69db      	ldr	r3, [r3, #28]
 80051f0:	f003 0308 	and.w	r3, r3, #8
 80051f4:	2b08      	cmp	r3, #8
 80051f6:	d110      	bne.n	800521a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2208      	movs	r2, #8
 80051fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005200:	68f8      	ldr	r0, [r7, #12]
 8005202:	f000 f839 	bl	8005278 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2208      	movs	r2, #8
 800520a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e029      	b.n	800526e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	69db      	ldr	r3, [r3, #28]
 8005220:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005224:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005228:	d111      	bne.n	800524e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005232:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	f000 f81f 	bl	8005278 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2220      	movs	r2, #32
 800523e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e00f      	b.n	800526e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	69da      	ldr	r2, [r3, #28]
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	4013      	ands	r3, r2
 8005258:	68ba      	ldr	r2, [r7, #8]
 800525a:	429a      	cmp	r2, r3
 800525c:	bf0c      	ite	eq
 800525e:	2301      	moveq	r3, #1
 8005260:	2300      	movne	r3, #0
 8005262:	b2db      	uxtb	r3, r3
 8005264:	461a      	mov	r2, r3
 8005266:	79fb      	ldrb	r3, [r7, #7]
 8005268:	429a      	cmp	r2, r3
 800526a:	d0a0      	beq.n	80051ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800526c:	2300      	movs	r3, #0
}
 800526e:	4618      	mov	r0, r3
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
	...

08005278 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005278:	b480      	push	{r7}
 800527a:	b095      	sub	sp, #84	@ 0x54
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005288:	e853 3f00 	ldrex	r3, [r3]
 800528c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800528e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005290:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005294:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	461a      	mov	r2, r3
 800529c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800529e:	643b      	str	r3, [r7, #64]	@ 0x40
 80052a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052a6:	e841 2300 	strex	r3, r2, [r1]
 80052aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80052ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1e6      	bne.n	8005280 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	3308      	adds	r3, #8
 80052b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ba:	6a3b      	ldr	r3, [r7, #32]
 80052bc:	e853 3f00 	ldrex	r3, [r3]
 80052c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80052c2:	69fa      	ldr	r2, [r7, #28]
 80052c4:	4b1e      	ldr	r3, [pc, #120]	@ (8005340 <UART_EndRxTransfer+0xc8>)
 80052c6:	4013      	ands	r3, r2
 80052c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	3308      	adds	r3, #8
 80052d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052da:	e841 2300 	strex	r3, r2, [r1]
 80052de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1e5      	bne.n	80052b2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d118      	bne.n	8005320 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	e853 3f00 	ldrex	r3, [r3]
 80052fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	f023 0310 	bic.w	r3, r3, #16
 8005302:	647b      	str	r3, [r7, #68]	@ 0x44
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	461a      	mov	r2, r3
 800530a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800530c:	61bb      	str	r3, [r7, #24]
 800530e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005310:	6979      	ldr	r1, [r7, #20]
 8005312:	69ba      	ldr	r2, [r7, #24]
 8005314:	e841 2300 	strex	r3, r2, [r1]
 8005318:	613b      	str	r3, [r7, #16]
   return(result);
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d1e6      	bne.n	80052ee <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2220      	movs	r2, #32
 8005324:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005334:	bf00      	nop
 8005336:	3754      	adds	r7, #84	@ 0x54
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr
 8005340:	effffffe 	.word	0xeffffffe

08005344 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005344:	b480      	push	{r7}
 8005346:	b085      	sub	sp, #20
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005352:	2b01      	cmp	r3, #1
 8005354:	d101      	bne.n	800535a <HAL_UARTEx_DisableFifoMode+0x16>
 8005356:	2302      	movs	r3, #2
 8005358:	e027      	b.n	80053aa <HAL_UARTEx_DisableFifoMode+0x66>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2224      	movs	r2, #36	@ 0x24
 8005366:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f022 0201 	bic.w	r2, r2, #1
 8005380:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005388:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	68fa      	ldr	r2, [r7, #12]
 8005396:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2220      	movs	r2, #32
 800539c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2200      	movs	r2, #0
 80053a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3714      	adds	r7, #20
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr

080053b6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b084      	sub	sp, #16
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
 80053be:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d101      	bne.n	80053ce <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80053ca:	2302      	movs	r3, #2
 80053cc:	e02d      	b.n	800542a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2201      	movs	r2, #1
 80053d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2224      	movs	r2, #36	@ 0x24
 80053da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f022 0201 	bic.w	r2, r2, #1
 80053f4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	683a      	ldr	r2, [r7, #0]
 8005406:	430a      	orrs	r2, r1
 8005408:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f000 f850 	bl	80054b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2220      	movs	r2, #32
 800541c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005428:	2300      	movs	r3, #0
}
 800542a:	4618      	mov	r0, r3
 800542c:	3710      	adds	r7, #16
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}

08005432 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005432:	b580      	push	{r7, lr}
 8005434:	b084      	sub	sp, #16
 8005436:	af00      	add	r7, sp, #0
 8005438:	6078      	str	r0, [r7, #4]
 800543a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005442:	2b01      	cmp	r3, #1
 8005444:	d101      	bne.n	800544a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005446:	2302      	movs	r3, #2
 8005448:	e02d      	b.n	80054a6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2201      	movs	r2, #1
 800544e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2224      	movs	r2, #36	@ 0x24
 8005456:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f022 0201 	bic.w	r2, r2, #1
 8005470:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	683a      	ldr	r2, [r7, #0]
 8005482:	430a      	orrs	r2, r1
 8005484:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 f812 	bl	80054b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68fa      	ldr	r2, [r7, #12]
 8005492:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2220      	movs	r2, #32
 8005498:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3710      	adds	r7, #16
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
	...

080054b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b085      	sub	sp, #20
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d108      	bne.n	80054d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80054d0:	e031      	b.n	8005536 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80054d2:	2310      	movs	r3, #16
 80054d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80054d6:	2310      	movs	r3, #16
 80054d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	0e5b      	lsrs	r3, r3, #25
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	f003 0307 	and.w	r3, r3, #7
 80054e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	0f5b      	lsrs	r3, r3, #29
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	f003 0307 	and.w	r3, r3, #7
 80054f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80054fa:	7bbb      	ldrb	r3, [r7, #14]
 80054fc:	7b3a      	ldrb	r2, [r7, #12]
 80054fe:	4911      	ldr	r1, [pc, #68]	@ (8005544 <UARTEx_SetNbDataToProcess+0x94>)
 8005500:	5c8a      	ldrb	r2, [r1, r2]
 8005502:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005506:	7b3a      	ldrb	r2, [r7, #12]
 8005508:	490f      	ldr	r1, [pc, #60]	@ (8005548 <UARTEx_SetNbDataToProcess+0x98>)
 800550a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800550c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005510:	b29a      	uxth	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005518:	7bfb      	ldrb	r3, [r7, #15]
 800551a:	7b7a      	ldrb	r2, [r7, #13]
 800551c:	4909      	ldr	r1, [pc, #36]	@ (8005544 <UARTEx_SetNbDataToProcess+0x94>)
 800551e:	5c8a      	ldrb	r2, [r1, r2]
 8005520:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005524:	7b7a      	ldrb	r2, [r7, #13]
 8005526:	4908      	ldr	r1, [pc, #32]	@ (8005548 <UARTEx_SetNbDataToProcess+0x98>)
 8005528:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800552a:	fb93 f3f2 	sdiv	r3, r3, r2
 800552e:	b29a      	uxth	r2, r3
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005536:	bf00      	nop
 8005538:	3714      	adds	r7, #20
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	080055e4 	.word	0x080055e4
 8005548:	080055ec 	.word	0x080055ec

0800554c <memset>:
 800554c:	4402      	add	r2, r0
 800554e:	4603      	mov	r3, r0
 8005550:	4293      	cmp	r3, r2
 8005552:	d100      	bne.n	8005556 <memset+0xa>
 8005554:	4770      	bx	lr
 8005556:	f803 1b01 	strb.w	r1, [r3], #1
 800555a:	e7f9      	b.n	8005550 <memset+0x4>

0800555c <__libc_init_array>:
 800555c:	b570      	push	{r4, r5, r6, lr}
 800555e:	4d0d      	ldr	r5, [pc, #52]	@ (8005594 <__libc_init_array+0x38>)
 8005560:	4c0d      	ldr	r4, [pc, #52]	@ (8005598 <__libc_init_array+0x3c>)
 8005562:	1b64      	subs	r4, r4, r5
 8005564:	10a4      	asrs	r4, r4, #2
 8005566:	2600      	movs	r6, #0
 8005568:	42a6      	cmp	r6, r4
 800556a:	d109      	bne.n	8005580 <__libc_init_array+0x24>
 800556c:	4d0b      	ldr	r5, [pc, #44]	@ (800559c <__libc_init_array+0x40>)
 800556e:	4c0c      	ldr	r4, [pc, #48]	@ (80055a0 <__libc_init_array+0x44>)
 8005570:	f000 f818 	bl	80055a4 <_init>
 8005574:	1b64      	subs	r4, r4, r5
 8005576:	10a4      	asrs	r4, r4, #2
 8005578:	2600      	movs	r6, #0
 800557a:	42a6      	cmp	r6, r4
 800557c:	d105      	bne.n	800558a <__libc_init_array+0x2e>
 800557e:	bd70      	pop	{r4, r5, r6, pc}
 8005580:	f855 3b04 	ldr.w	r3, [r5], #4
 8005584:	4798      	blx	r3
 8005586:	3601      	adds	r6, #1
 8005588:	e7ee      	b.n	8005568 <__libc_init_array+0xc>
 800558a:	f855 3b04 	ldr.w	r3, [r5], #4
 800558e:	4798      	blx	r3
 8005590:	3601      	adds	r6, #1
 8005592:	e7f2      	b.n	800557a <__libc_init_array+0x1e>
 8005594:	080055fc 	.word	0x080055fc
 8005598:	080055fc 	.word	0x080055fc
 800559c:	080055fc 	.word	0x080055fc
 80055a0:	08005600 	.word	0x08005600

080055a4 <_init>:
 80055a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055a6:	bf00      	nop
 80055a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055aa:	bc08      	pop	{r3}
 80055ac:	469e      	mov	lr, r3
 80055ae:	4770      	bx	lr

080055b0 <_fini>:
 80055b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055b2:	bf00      	nop
 80055b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055b6:	bc08      	pop	{r3}
 80055b8:	469e      	mov	lr, r3
 80055ba:	4770      	bx	lr
