Timing Analyzer report for TGCo_Test
Wed Dec 05 23:53:46 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'TGCo:inst|MSM:inst|TLCF_Clock'
 13. Slow 1200mV 85C Model Setup: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'
 14. Slow 1200mV 85C Model Setup: 'TGCo:inst|MSM:inst|ACL_Clock'
 15. Slow 1200mV 85C Model Setup: 'TGCo:inst|TGC_Machine:inst6|inst2'
 16. Slow 1200mV 85C Model Setup: 'Clock'
 17. Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'
 18. Slow 1200mV 85C Model Setup: 'TGCo:inst|MSM:inst|IRL_Clock'
 19. Slow 1200mV 85C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'
 20. Slow 1200mV 85C Model Setup: 'TGCo:inst|clock_generator:inst9|inst5'
 21. Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'
 22. Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'
 23. Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'
 24. Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'
 25. Slow 1200mV 85C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'
 26. Slow 1200mV 85C Model Hold: 'Clock'
 27. Slow 1200mV 85C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'
 28. Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'
 29. Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'
 30. Slow 1200mV 85C Model Hold: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'
 31. Slow 1200mV 85C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'
 32. Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'
 33. Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'
 34. Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'
 35. Slow 1200mV 85C Model Hold: 'TGCo:inst|MSM:inst|TLCF_Clock'
 36. Slow 1200mV 85C Model Hold: 'TGCo:inst|clock_generator:inst9|inst5'
 37. Slow 1200mV 85C Model Hold: 'TGCo:inst|TGC_Machine:inst6|inst2'
 38. Slow 1200mV 85C Model Hold: 'TGCo:inst|MSM:inst|ACL_Clock'
 39. Slow 1200mV 85C Model Hold: 'TGCo:inst|MSM:inst|IRL_Clock'
 40. Slow 1200mV 85C Model Recovery: 'TGCo:inst|MSM:inst|ACL_Clock'
 41. Slow 1200mV 85C Model Removal: 'TGCo:inst|MSM:inst|ACL_Clock'
 42. Slow 1200mV 85C Model Metastability Summary
 43. Slow 1200mV 0C Model Fmax Summary
 44. Slow 1200mV 0C Model Setup Summary
 45. Slow 1200mV 0C Model Hold Summary
 46. Slow 1200mV 0C Model Recovery Summary
 47. Slow 1200mV 0C Model Removal Summary
 48. Slow 1200mV 0C Model Minimum Pulse Width Summary
 49. Slow 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|TLCF_Clock'
 50. Slow 1200mV 0C Model Setup: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'
 51. Slow 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|ACL_Clock'
 52. Slow 1200mV 0C Model Setup: 'TGCo:inst|TGC_Machine:inst6|inst2'
 53. Slow 1200mV 0C Model Setup: 'Clock'
 54. Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'
 55. Slow 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|IRL_Clock'
 56. Slow 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'
 57. Slow 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|inst5'
 58. Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'
 59. Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'
 60. Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'
 61. Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'
 62. Slow 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'
 63. Slow 1200mV 0C Model Hold: 'Clock'
 64. Slow 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'
 65. Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'
 66. Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'
 67. Slow 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'
 68. Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'
 69. Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'
 70. Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'
 71. Slow 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|TLCF_Clock'
 72. Slow 1200mV 0C Model Hold: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'
 73. Slow 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|inst5'
 74. Slow 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|ACL_Clock'
 75. Slow 1200mV 0C Model Hold: 'TGCo:inst|TGC_Machine:inst6|inst2'
 76. Slow 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|IRL_Clock'
 77. Slow 1200mV 0C Model Recovery: 'TGCo:inst|MSM:inst|ACL_Clock'
 78. Slow 1200mV 0C Model Removal: 'TGCo:inst|MSM:inst|ACL_Clock'
 79. Slow 1200mV 0C Model Metastability Summary
 80. Fast 1200mV 0C Model Setup Summary
 81. Fast 1200mV 0C Model Hold Summary
 82. Fast 1200mV 0C Model Recovery Summary
 83. Fast 1200mV 0C Model Removal Summary
 84. Fast 1200mV 0C Model Minimum Pulse Width Summary
 85. Fast 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|TLCF_Clock'
 86. Fast 1200mV 0C Model Setup: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'
 87. Fast 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|ACL_Clock'
 88. Fast 1200mV 0C Model Setup: 'TGCo:inst|TGC_Machine:inst6|inst2'
 89. Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'
 90. Fast 1200mV 0C Model Setup: 'Clock'
 91. Fast 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|IRL_Clock'
 92. Fast 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|inst5'
 93. Fast 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'
 94. Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'
 95. Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'
 96. Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'
 97. Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'
 98. Fast 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'
 99. Fast 1200mV 0C Model Hold: 'TGCo:inst|TGC_Machine:inst6|inst2'
100. Fast 1200mV 0C Model Hold: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'
101. Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'
102. Fast 1200mV 0C Model Hold: 'Clock'
103. Fast 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'
104. Fast 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'
105. Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'
106. Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'
107. Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'
108. Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'
109. Fast 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|TLCF_Clock'
110. Fast 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|inst5'
111. Fast 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|ACL_Clock'
112. Fast 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|IRL_Clock'
113. Fast 1200mV 0C Model Recovery: 'TGCo:inst|MSM:inst|ACL_Clock'
114. Fast 1200mV 0C Model Removal: 'TGCo:inst|MSM:inst|ACL_Clock'
115. Fast 1200mV 0C Model Metastability Summary
116. Multicorner Timing Analysis Summary
117. Board Trace Model Assignments
118. Input Transition Times
119. Signal Integrity Metrics (Slow 1200mv 0c Model)
120. Signal Integrity Metrics (Slow 1200mv 85c Model)
121. Signal Integrity Metrics (Fast 1200mv 0c Model)
122. Setup Transfers
123. Hold Transfers
124. Recovery Transfers
125. Removal Transfers
126. Report TCCS
127. Report RSKM
128. Unconstrained Paths Summary
129. Clock Status Summary
130. Unconstrained Input Ports
131. Unconstrained Output Ports
132. Unconstrained Input Ports
133. Unconstrained Output Ports
134. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; TGCo_Test                                               ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------+
; Clock Name                                                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                             ;
+---------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------+
; Clock                                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                                                                           ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 } ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 }                 ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 }                  ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|clock_generator:inst9|inst5 }                                           ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|MSM:inst|ACL_Clock }                                                    ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|MSM:inst|IRL_Clock }                                                    ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|MSM:inst|TLCF_Clock }                                                   ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 }                ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 }                 ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 }                ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 }                 ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 }               ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 }                ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 }               ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 }                ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 }               ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 }                ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|TGC_Machine:inst6|inst2 }                                               ;
+---------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                             ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                      ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+
; 144.09 MHz ; 144.09 MHz      ; TGCo:inst|TGC_Machine:inst6|inst2                                               ;                                                               ;
; 224.01 MHz ; 224.01 MHz      ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ;                                                               ;
; 257.0 MHz  ; 250.0 MHz       ; Clock                                                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 260.69 MHz ; 260.69 MHz      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ;                                                               ;
; 279.02 MHz ; 279.02 MHz      ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ;                                                               ;
; 288.35 MHz ; 288.35 MHz      ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ;                                                               ;
; 296.56 MHz ; 296.56 MHz      ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ;                                                               ;
; 298.78 MHz ; 298.78 MHz      ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ;                                                               ;
; 299.4 MHz  ; 299.4 MHz       ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ;                                                               ;
; 332.67 MHz ; 332.67 MHz      ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ;                                                               ;
; 337.15 MHz ; 337.15 MHz      ; TGCo:inst|MSM:inst|IRL_Clock                                                    ;                                                               ;
; 351.12 MHz ; 351.12 MHz      ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ;                                                               ;
; 359.84 MHz ; 359.84 MHz      ; TGCo:inst|MSM:inst|ACL_Clock                                                    ;                                                               ;
; 475.74 MHz ; 437.64 MHz      ; TGCo:inst|clock_generator:inst9|inst5                                           ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                      ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -6.778 ; -103.581      ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -4.924 ; -4.924        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; -3.920 ; -11.246       ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; -3.444 ; -53.263       ;
; Clock                                                                           ; -2.891 ; -21.118       ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -2.836 ; -7.403        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; -2.695 ; -41.884       ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -2.584 ; -7.626        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; -2.564 ; -3.372        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -2.468 ; -7.582        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -2.372 ; -7.346        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -2.347 ; -6.440        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -2.340 ; -7.249        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -1.848 ; -2.848        ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                      ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; 0.401 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 0.402 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 0.403 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 0.403 ; 0.000         ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.404 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 0.404 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 0.404 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 0.404 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 0.404 ; 0.000         ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 0.440 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; 0.591 ; 0.000         ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 0.623 ; 0.000         ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 0.655 ; 0.000         ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 1.180 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; TGCo:inst|MSM:inst|ACL_Clock ; -1.100 ; -3.300        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; TGCo:inst|MSM:inst|ACL_Clock ; 1.358 ; 0.000         ;
+------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                        ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; -3.000 ; -22.275       ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; -1.285 ; -24.415       ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -1.285 ; -20.560       ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -1.285 ; -12.850       ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; -1.285 ; -6.425        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -1.285 ; -6.425        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; -1.285 ; -2.570        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; -1.285 ; -1.285        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 0.363  ; 0.000         ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.415  ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|MSM:inst|TLCF_Clock'                                                                                                                                        ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                   ; Launch Clock                      ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+
; -6.778 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.578     ; 5.208      ;
; -6.778 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.578     ; 5.208      ;
; -6.778 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.578     ; 5.208      ;
; -6.687 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.529     ; 5.166      ;
; -6.687 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.529     ; 5.166      ;
; -6.687 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.529     ; 5.166      ;
; -6.678 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.647     ; 5.039      ;
; -6.678 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.647     ; 5.039      ;
; -6.678 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.647     ; 5.039      ;
; -6.632 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.580     ; 5.060      ;
; -6.632 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.580     ; 5.060      ;
; -6.632 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.580     ; 5.060      ;
; -6.620 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.581     ; 5.047      ;
; -6.620 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.581     ; 5.047      ;
; -6.620 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.581     ; 5.047      ;
; -6.615 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.609     ; 5.014      ;
; -6.615 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.609     ; 5.014      ;
; -6.615 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.609     ; 5.014      ;
; -6.570 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.726     ; 4.852      ;
; -6.570 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.726     ; 4.852      ;
; -6.570 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.726     ; 4.852      ;
; -6.534 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.368     ; 5.174      ;
; -6.534 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.368     ; 5.174      ;
; -6.534 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.368     ; 5.174      ;
; -6.532 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.649     ; 4.891      ;
; -6.532 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.649     ; 4.891      ;
; -6.532 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.649     ; 4.891      ;
; -6.520 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.650     ; 4.878      ;
; -6.520 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.650     ; 4.878      ;
; -6.520 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.650     ; 4.878      ;
; -6.504 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.603     ; 4.909      ;
; -6.504 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.603     ; 4.909      ;
; -6.504 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.603     ; 4.909      ;
; -6.465 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.544     ; 4.929      ;
; -6.465 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.544     ; 4.929      ;
; -6.465 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.544     ; 4.929      ;
; -6.463 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.402     ; 5.069      ;
; -6.463 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.402     ; 5.069      ;
; -6.463 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.402     ; 5.069      ;
; -6.424 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.728     ; 4.704      ;
; -6.424 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.728     ; 4.704      ;
; -6.424 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.728     ; 4.704      ;
; -6.424 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.677     ; 4.755      ;
; -6.424 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.677     ; 4.755      ;
; -6.424 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.677     ; 4.755      ;
; -6.412 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.729     ; 4.691      ;
; -6.412 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.729     ; 4.691      ;
; -6.412 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.729     ; 4.691      ;
; -6.387 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.613     ; 4.782      ;
; -6.387 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.613     ; 4.782      ;
; -6.387 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.613     ; 4.782      ;
; -6.386 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.692     ; 4.702      ;
; -6.386 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.692     ; 4.702      ;
; -6.386 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.692     ; 4.702      ;
; -6.370 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.692     ; 4.686      ;
; -6.370 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.692     ; 4.686      ;
; -6.370 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.692     ; 4.686      ;
; -6.368 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.542     ; 4.834      ;
; -6.368 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.542     ; 4.834      ;
; -6.368 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.542     ; 4.834      ;
; -6.360 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.544     ; 4.824      ;
; -6.360 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.544     ; 4.824      ;
; -6.360 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.544     ; 4.824      ;
; -6.309 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.404     ; 4.913      ;
; -6.309 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.404     ; 4.913      ;
; -6.309 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.404     ; 4.913      ;
; -6.305 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.405     ; 4.908      ;
; -6.305 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.405     ; 4.908      ;
; -6.305 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.405     ; 4.908      ;
; -6.279 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.364     ; 4.923      ;
; -6.279 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.364     ; 4.923      ;
; -6.279 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.364     ; 4.923      ;
; -6.276 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.613     ; 4.671      ;
; -6.276 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.613     ; 4.671      ;
; -6.276 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.613     ; 4.671      ;
; -6.248 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.688     ; 4.568      ;
; -6.248 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.688     ; 4.568      ;
; -6.248 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.688     ; 4.568      ;
; -6.223 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.427     ; 4.804      ;
; -6.223 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.427     ; 4.804      ;
; -6.223 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.427     ; 4.804      ;
; -6.216 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.751     ; 4.473      ;
; -6.216 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.751     ; 4.473      ;
; -6.216 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.751     ; 4.473      ;
; -6.170 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.696     ; 4.482      ;
; -6.148 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.672     ; 4.484      ;
; -6.148 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.672     ; 4.484      ;
; -6.148 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.672     ; 4.484      ;
; -6.107 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.658     ; 4.457      ;
; -6.043 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.540     ; 4.511      ;
; -6.043 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.540     ; 4.511      ;
; -6.043 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.540     ; 4.511      ;
; -6.024 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.698     ; 4.334      ;
; -6.012 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.699     ; 4.321      ;
; -6.010 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -3.002     ; 4.016      ;
; -5.983 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.618     ; 4.373      ;
; -5.892 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.569     ; 4.331      ;
; -5.891 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.953     ; 3.946      ;
; -5.879 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.662     ; 4.225      ;
; -5.864 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -3.004     ; 3.868      ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -4.924 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.772     ; 4.282      ;
; -4.915 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.772     ; 4.273      ;
; -4.768 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.434     ; 4.464      ;
; -4.708 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.772     ; 4.066      ;
; -4.606 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.737     ; 3.999      ;
; -4.549 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.434     ; 4.245      ;
; -4.500 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.588     ; 4.042      ;
; -4.462 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.546     ; 4.046      ;
; -4.297 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.434     ; 3.993      ;
; -4.220 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.516     ; 3.834      ;
; -4.211 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.588     ; 3.753      ;
; -4.172 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.516     ; 3.786      ;
; -4.169 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.147     ; 4.152      ;
; -4.105 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.588     ; 3.647      ;
; -3.836 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.465     ; 3.501      ;
; -3.810 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.516     ; 3.424      ;
; -2.609 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.202     ; 2.527      ;
; -2.350 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.011     ; 2.459      ;
; -1.003 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.500        ; 0.866      ; 1.731      ;
; -0.400 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.866      ; 1.628      ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -3.920 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.632     ; 4.296      ;
; -3.906 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.632     ; 4.282      ;
; -3.735 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.294     ; 4.449      ;
; -3.690 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.632     ; 4.066      ;
; -3.674 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.448     ; 4.234      ;
; -3.636 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.406     ; 4.238      ;
; -3.610 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.478     ; 4.140      ;
; -3.588 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.597     ; 3.999      ;
; -3.556 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.816     ; 3.748      ;
; -3.552 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.376     ; 4.184      ;
; -3.549 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.632     ; 3.925      ;
; -3.547 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.816     ; 3.739      ;
; -3.512 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.294     ; 4.226      ;
; -3.511 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.590     ; 3.929      ;
; -3.504 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.376     ; 4.136      ;
; -3.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.478     ; 3.917      ;
; -3.385 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.448     ; 3.945      ;
; -3.340 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.816     ; 3.532      ;
; -3.279 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.448     ; 3.839      ;
; -3.264 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.294     ; 3.978      ;
; -3.260 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.632     ; 3.636      ;
; -3.238 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.781     ; 3.465      ;
; -3.168 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.325     ; 3.851      ;
; -3.154 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.632     ; 3.530      ;
; -3.139 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.478     ; 3.669      ;
; -3.136 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.007     ; 4.137      ;
; -3.096 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.560     ; 3.544      ;
; -3.093 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.376     ; 3.725      ;
; -3.048 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.560     ; 3.496      ;
; -3.011 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.191     ; 3.828      ;
; -2.712 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.509     ; 3.211      ;
; -2.698 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.560     ; 3.146      ;
; -1.779 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.078     ; 2.699      ;
; -1.737 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.078     ; 2.657      ;
; -1.697 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.078     ; 2.617      ;
; -1.291 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.129      ; 2.418      ;
; -1.289 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.055     ; 2.232      ;
; -0.970 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 0.822      ; 2.532      ;
; -0.951 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 1.006      ; 2.697      ;
; -0.947 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 3.721      ; 5.408      ;
; -0.911 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 3.721      ; 5.372      ;
; -0.770 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.062     ; 1.706      ;
; -0.662 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.246     ; 1.414      ;
; -0.468 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 3.721      ; 5.429      ;
; -0.451 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.006      ; 2.697      ;
; -0.432 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.822      ; 2.494      ;
; -0.412 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 3.721      ; 5.373      ;
; -0.200 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.078     ; 1.120      ;
; -0.196 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.078     ; 1.116      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|TGC_Machine:inst6|inst2'                                                                                                                                                                       ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                            ; Launch Clock                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -3.444 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.833      ; 5.418      ;
; -3.157 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.378      ; 4.676      ;
; -3.024 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.392      ; 5.524      ;
; -2.970 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.750      ; 5.583      ;
; -2.895 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.760      ; 6.270      ;
; -2.868 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.782      ; 6.495      ;
; -2.793 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.427      ; 5.466      ;
; -2.783 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.754      ; 6.367      ;
; -2.607 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.427      ; 5.136      ;
; -2.583 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.750      ; 5.696      ;
; -2.509 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.686      ; 3.431      ;
; -2.508 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.882      ; 5.492      ;
; -2.460 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.685      ; 3.381      ;
; -2.445 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.686      ; 3.223      ;
; -2.419 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.760      ; 6.294      ;
; -2.402 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.388      ; 4.673      ;
; -2.400 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.782      ; 6.527      ;
; -2.362 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.683      ; 3.304      ;
; -2.325 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.754      ; 6.409      ;
; -2.307 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.382      ; 4.787      ;
; -2.291 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.686      ; 3.247      ;
; -2.252 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.879      ; 5.400      ;
; -2.221 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.429      ; 4.758      ;
; -2.215 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.433      ; 4.754      ;
; -2.192 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.900      ; 5.201      ;
; -2.169 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.392      ; 4.844      ;
; -2.145 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.843      ; 5.139      ;
; -2.141 ; TGCo:inst|switch_debouncer:inst13|inst2 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.901      ; 5.160      ;
; -2.133 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.901      ; 5.146      ;
; -2.123 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.764      ; 5.717      ;
; -2.105 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.760      ; 5.470      ;
; -2.099 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.880      ; 5.259      ;
; -2.093 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.904      ; 5.104      ;
; -2.070 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.847      ; 5.200      ;
; -2.051 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.410      ; 4.574      ;
; -2.047 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.799      ; 5.670      ;
; -2.025 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.390      ; 4.566      ;
; -2.022 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.685      ; 2.943      ;
; -1.990 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.464      ; 4.700      ;
; -1.965 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.424      ; 4.658      ;
; -1.953 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.425      ; 4.635      ;
; -1.950 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.799      ; 5.717      ;
; -1.944 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.427      ; 4.651      ;
; -1.926 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.388      ; 4.606      ;
; -1.904 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.447      ; 4.438      ;
; -1.867 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.685      ; 2.644      ;
; -1.856 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.450      ; 4.425      ;
; -1.851 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.449      ; 4.407      ;
; -1.848 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Control    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.449      ; 4.565      ;
; -1.811 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.762      ; 5.446      ;
; -1.811 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.571      ; 4.364      ;
; -1.810 ; TGCo:inst|MSM:inst|IRL_Capacity[3]      ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.056     ; 1.863      ;
; -1.807 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.446      ; 4.371      ;
; -1.802 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.796      ; 5.589      ;
; -1.797 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.797      ; 5.573      ;
; -1.792 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.764      ; 5.886      ;
; -1.784 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.760      ; 5.558      ;
; -1.781 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.685      ; 2.558      ;
; -1.776 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.819      ; 5.404      ;
; -1.755 ; TGCo:inst|MSM:inst|IRL_Capacity[2]      ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.056     ; 1.776      ;
; -1.743 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.822      ; 5.406      ;
; -1.740 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.682      ; 2.681      ;
; -1.720 ; TGCo:inst|MSM:inst|IRL_Capacity[1]      ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.057     ; 1.772      ;
; -1.720 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.396      ; 4.222      ;
; -1.717 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.447      ; 4.273      ;
; -1.712 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.446      ; 4.270      ;
; -1.706 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.685      ; 2.661      ;
; -1.696 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.943      ; 5.343      ;
; -1.683 ; TGCo:inst|MSM:inst|IRL_Capacity[0]      ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.067      ; 1.722      ;
; -1.676 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.799      ; 5.477      ;
; -1.672 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.682      ; 2.613      ;
; -1.670 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.685      ; 2.625      ;
; -1.669 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.767      ; 5.277      ;
; -1.652 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.799      ; 5.775      ;
; -1.649 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.768      ; 5.245      ;
; -1.643 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.395      ; 4.157      ;
; -1.630 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.764      ; 5.399      ;
; -1.596 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.760      ; 5.461      ;
; -1.592 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.782      ; 5.209      ;
; -1.591 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.754      ; 5.165      ;
; -1.584 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.818      ; 5.236      ;
; -1.583 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.819      ; 5.233      ;
; -1.566 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.821      ; 5.216      ;
; -1.561 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.799      ; 5.828      ;
; -1.391 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.796      ; 5.678      ;
; -1.387 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.818      ; 5.045      ;
; -1.363 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.797      ; 5.639      ;
; -1.336 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.760      ; 5.610      ;
; -1.308 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.762      ; 5.443      ;
; -1.262 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.799      ; 5.563      ;
; -1.214 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.764      ; 5.483      ;
; -1.148 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.819      ; 5.276      ;
; -1.105 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.822      ; 5.268      ;
; -1.095 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.768      ; 5.191      ;
; -1.057 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.767      ; 5.165      ;
; -1.051 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.943      ; 5.198      ;
; -1.043 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.782      ; 5.160      ;
; -1.042 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.821      ; 5.192      ;
; -1.031 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.818      ; 5.183      ;
; -1.024 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.819      ; 5.174      ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock'                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.891 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 3.807      ;
; -2.775 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 3.691      ;
; -2.500 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 3.416      ;
; -2.421 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 3.337      ;
; -2.237 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 3.153      ;
; -2.230 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 3.146      ;
; -1.936 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.852      ;
; -1.888 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.804      ;
; -1.843 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.760      ;
; -1.843 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.760      ;
; -1.772 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.688      ;
; -1.727 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.644      ;
; -1.727 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.644      ;
; -1.724 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.640      ;
; -1.717 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.633      ;
; -1.717 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.633      ;
; -1.717 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.633      ;
; -1.707 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.623      ;
; -1.601 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.517      ;
; -1.601 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.517      ;
; -1.601 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.517      ;
; -1.575 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.491      ;
; -1.570 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.486      ;
; -1.541 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.458      ;
; -1.541 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.458      ;
; -1.518 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.435      ;
; -1.518 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.435      ;
; -1.497 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.413      ;
; -1.459 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.375      ;
; -1.454 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.370      ;
; -1.452 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.369      ;
; -1.452 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.369      ;
; -1.429 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.345      ;
; -1.415 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.331      ;
; -1.415 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.331      ;
; -1.415 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.331      ;
; -1.392 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.308      ;
; -1.392 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.308      ;
; -1.392 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.308      ;
; -1.386 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.303      ;
; -1.386 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.303      ;
; -1.383 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 0.500        ; 2.975      ; 5.078      ;
; -1.360 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 0.500        ; 2.974      ; 5.054      ;
; -1.326 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.242      ;
; -1.326 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.242      ;
; -1.326 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.242      ;
; -1.305 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 2.975      ; 5.000      ;
; -1.281 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.198      ;
; -1.281 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.198      ;
; -1.247 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.163      ;
; -1.247 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.163      ;
; -1.247 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.163      ;
; -1.234 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.150      ;
; -1.227 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.143      ;
; -1.204 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 2.974      ; 4.898      ;
; -1.191 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.107      ;
; -1.188 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.105      ;
; -1.188 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.105      ;
; -1.184 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.100      ;
; -1.180 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.096      ;
; -1.177 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.093      ;
; -1.170 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 2.974      ; 4.864      ;
; -1.166 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.082      ;
; -1.158 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.075      ;
; -1.158 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.075      ;
; -1.155 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.071      ;
; -1.155 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.071      ;
; -1.155 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.071      ;
; -1.131 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 0.500        ; 2.974      ; 4.825      ;
; -1.105 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 2.021      ;
; -1.064 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.980      ;
; -1.062 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.978      ;
; -1.062 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.978      ;
; -1.062 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.978      ;
; -1.061 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.977      ;
; -1.032 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.948      ;
; -1.032 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.948      ;
; -1.032 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.948      ;
; -0.933 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.849      ;
; -0.921 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.837      ;
; -0.914 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.830      ;
; -0.883 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.799      ;
; -0.881 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 1.000        ; 2.974      ; 5.075      ;
; -0.826 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 1.000        ; 2.975      ; 5.021      ;
; -0.789 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.705      ;
; -0.786 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.702      ;
; -0.761 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 2.975      ; 4.956      ;
; -0.710 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.626      ;
; -0.707 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.623      ;
; -0.642 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 2.974      ; 4.836      ;
; -0.624 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 1.000        ; 2.974      ; 4.818      ;
; -0.620 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.536      ;
; -0.580 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.496      ;
; -0.572 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 2.974      ; 4.766      ;
; -0.528 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.444      ;
; -0.528 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.444      ;
; -0.341 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.257      ;
; -0.259 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.175      ;
; -0.208 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.124      ;
; -0.190 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.082     ; 1.106      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.836 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.754      ;
; -2.824 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.742      ;
; -2.695 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.613      ;
; -2.556 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.474      ;
; -2.453 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.371      ;
; -2.426 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.344      ;
; -2.313 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.231      ;
; -2.189 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.500        ; 4.811      ; 7.740      ;
; -2.064 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.982      ;
; -2.047 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.965      ;
; -1.561 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; 4.811      ; 7.612      ;
; -0.943 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.861      ;
; -0.941 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.859      ;
; -0.931 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.849      ;
; -0.929 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.847      ;
; -0.802 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.720      ;
; -0.800 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.718      ;
; -0.663 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.581      ;
; -0.661 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.579      ;
; -0.566 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.484      ;
; -0.566 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.484      ;
; -0.566 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.484      ;
; -0.560 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.478      ;
; -0.558 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.476      ;
; -0.554 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.472      ;
; -0.554 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.472      ;
; -0.554 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.472      ;
; -0.544 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.462      ;
; -0.533 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.451      ;
; -0.531 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.449      ;
; -0.425 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.343      ;
; -0.425 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.343      ;
; -0.425 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.343      ;
; -0.420 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.338      ;
; -0.418 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.336      ;
; -0.360 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.278      ;
; -0.359 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.277      ;
; -0.286 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.204      ;
; -0.286 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.204      ;
; -0.286 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.204      ;
; -0.266 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.184      ;
; -0.266 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.184      ;
; -0.183 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.101      ;
; -0.182 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.100      ;
; -0.173 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.091      ;
; -0.172 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.090      ;
; -0.082 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.000      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|MSM:inst|IRL_Clock'                                                                                                                                                                                     ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                               ; Launch Clock                      ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; -2.695 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.009     ; 2.684      ;
; -2.691 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.012     ; 2.677      ;
; -2.681 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.008     ; 2.671      ;
; -2.568 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 2.570      ;
; -2.568 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 2.570      ;
; -2.568 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 2.570      ;
; -2.511 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.956     ; 2.553      ;
; -2.496 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.496      ;
; -2.496 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.496      ;
; -2.496 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.496      ;
; -2.376 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 2.375      ;
; -2.376 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 2.375      ;
; -2.376 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 2.375      ;
; -2.329 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.008     ; 2.319      ;
; -2.246 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.246      ;
; -2.246 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.246      ;
; -2.246 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.246      ;
; -2.162 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.162      ;
; -2.162 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.162      ;
; -2.162 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.162      ;
; -2.162 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.162      ;
; -2.094 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 2.093      ;
; -2.094 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 2.093      ;
; -2.094 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 2.093      ;
; -2.094 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 2.093      ;
; -2.082 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 2.081      ;
; -2.082 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 2.081      ;
; -2.082 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 2.081      ;
; -2.082 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 2.081      ;
; -2.076 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.076      ;
; -2.076 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.076      ;
; -2.076 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.076      ;
; -2.076 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.998     ; 2.076      ;
; -2.047 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.986     ; 2.059      ;
; -2.043 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.011     ; 2.030      ;
; -2.043 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.011     ; 2.030      ;
; -2.033 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.007     ; 2.024      ;
; -2.033 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.007     ; 2.024      ;
; -2.030 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.008     ; 2.020      ;
; -2.030 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.008     ; 2.020      ;
; -2.001 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.148     ; 1.851      ;
; -2.000 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.148     ; 1.850      ;
; -1.993 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.995      ;
; -1.993 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.995      ;
; -1.993 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.995      ;
; -1.976 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.978      ;
; -1.976 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.978      ;
; -1.976 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.978      ;
; -1.976 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.978      ;
; -1.976 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.988     ; 1.986      ;
; -1.966 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.078     ; 2.886      ;
; -1.966 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.078     ; 2.886      ;
; -1.943 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.945      ;
; -1.943 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.945      ;
; -1.943 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.945      ;
; -1.943 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.945      ;
; -1.892 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.079     ; 2.811      ;
; -1.892 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.079     ; 2.811      ;
; -1.883 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 1.882      ;
; -1.883 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 1.882      ;
; -1.883 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 1.882      ;
; -1.883 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.999     ; 1.882      ;
; -1.855 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.989     ; 1.864      ;
; -1.846 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.955     ; 1.889      ;
; -1.846 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.955     ; 1.889      ;
; -1.815 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.817      ;
; -1.815 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.817      ;
; -1.815 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.817      ;
; -1.815 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.817      ;
; -1.788 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.790      ;
; -1.788 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.790      ;
; -1.788 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.790      ;
; -1.788 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.790      ;
; -1.764 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.079     ; 2.683      ;
; -1.764 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.079     ; 2.683      ;
; -1.725 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.988     ; 1.735      ;
; -1.671 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.007     ; 1.662      ;
; -1.671 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.007     ; 1.662      ;
; -1.626 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.965     ; 1.659      ;
; -1.623 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.955     ; 1.666      ;
; -1.593 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.965     ; 1.626      ;
; -1.591 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.965     ; 1.624      ;
; -1.487 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.986     ; 1.499      ;
; -1.425 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.019     ; 1.404      ;
; -1.424 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.019     ; 1.403      ;
; -1.375 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.022     ; 1.351      ;
; -1.373 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.022     ; 1.349      ;
; -1.372 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.148     ; 1.222      ;
; -1.372 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.148     ; 1.222      ;
; -1.358 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.019     ; 1.337      ;
; -1.352 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.019     ; 1.331      ;
; -1.221 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.022     ; 1.197      ;
; -1.220 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -1.022     ; 1.196      ;
; -0.835 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.079     ; 1.754      ;
; -0.761 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.080     ; 1.679      ;
; -0.633 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.080     ; 1.551      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -2.584 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.501      ;
; -2.434 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.351      ;
; -2.306 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.223      ;
; -2.166 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.083      ;
; -2.048 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.965      ;
; -2.045 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.962      ;
; -1.921 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.838      ;
; -1.817 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.734      ;
; -1.654 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.571      ;
; -1.455 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.500        ; 3.187      ; 5.372      ;
; -1.081 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.998      ;
; -1.079 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.996      ;
; -0.946 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; 3.187      ; 5.363      ;
; -0.931 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.848      ;
; -0.929 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.846      ;
; -0.803 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.720      ;
; -0.801 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.718      ;
; -0.707 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.624      ;
; -0.706 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.623      ;
; -0.703 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.620      ;
; -0.663 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.580      ;
; -0.661 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.578      ;
; -0.557 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.474      ;
; -0.556 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.473      ;
; -0.553 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.470      ;
; -0.545 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.462      ;
; -0.543 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.460      ;
; -0.542 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.459      ;
; -0.540 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.457      ;
; -0.429 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.346      ;
; -0.428 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.345      ;
; -0.425 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.342      ;
; -0.418 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.335      ;
; -0.416 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.333      ;
; -0.348 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.265      ;
; -0.345 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.262      ;
; -0.329 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.246      ;
; -0.312 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.229      ;
; -0.289 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.206      ;
; -0.288 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.205      ;
; -0.285 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.202      ;
; -0.186 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.103      ;
; -0.185 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.102      ;
; -0.172 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.089      ;
; -0.073 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.990      ;
; -0.044 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.961      ;
; -0.044 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.961      ;
; 0.152  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|clock_generator:inst9|inst5'                                                                                                                                    ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -2.564 ; TGCo:inst|IRL_Machine:inst3|inst9 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock          ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -1.815     ; 1.757      ;
; -1.102 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -0.046     ; 2.074      ;
; -0.808 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -0.043     ; 1.783      ;
; -0.500 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.500        ; 1.298      ; 2.538      ;
; -0.464 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.500        ; 1.298      ; 2.502      ;
; -0.018 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; 1.298      ; 2.556      ;
; 0.025  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; 1.298      ; 2.513      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -2.468 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.387      ;
; -2.296 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.215      ;
; -2.167 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.086      ;
; -2.029 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.948      ;
; -1.928 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.847      ;
; -1.901 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.820      ;
; -1.782 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.701      ;
; -1.523 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.442      ;
; -1.404 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.323      ;
; -1.387 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.500        ; 3.159      ; 5.286      ;
; -1.099 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.018      ;
; -1.097 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.016      ;
; -0.927 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.846      ;
; -0.925 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.844      ;
; -0.798 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.717      ;
; -0.796 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.715      ;
; -0.728 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.647      ;
; -0.727 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.646      ;
; -0.726 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.645      ;
; -0.690 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; 3.159      ; 5.089      ;
; -0.660 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.579      ;
; -0.658 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.577      ;
; -0.559 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.478      ;
; -0.557 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.476      ;
; -0.556 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.475      ;
; -0.555 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.474      ;
; -0.554 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.473      ;
; -0.532 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.451      ;
; -0.530 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.449      ;
; -0.427 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.346      ;
; -0.426 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.345      ;
; -0.425 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.344      ;
; -0.413 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.332      ;
; -0.411 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.330      ;
; -0.338 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.257      ;
; -0.336 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.255      ;
; -0.323 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.242      ;
; -0.289 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.208      ;
; -0.288 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.207      ;
; -0.287 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.206      ;
; -0.184 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.103      ;
; -0.183 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.102      ;
; -0.171 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.090      ;
; -0.166 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.085      ;
; -0.063 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.982      ;
; -0.055 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.974      ;
; -0.054 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.973      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.372 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.290      ;
; -2.362 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.280      ;
; -2.233 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.151      ;
; -2.095 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.013      ;
; -1.988 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.906      ;
; -1.951 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.869      ;
; -1.868 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.786      ;
; -1.591 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.509      ;
; -1.582 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.500      ;
; -1.289 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.500        ; 3.106      ; 5.135      ;
; -1.054 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.972      ;
; -1.054 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.972      ;
; -1.044 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.962      ;
; -1.044 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.962      ;
; -0.943 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.861      ;
; -0.933 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.851      ;
; -0.915 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.833      ;
; -0.915 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.833      ;
; -0.806 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; 3.106      ; 5.152      ;
; -0.804 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.722      ;
; -0.777 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.695      ;
; -0.777 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.695      ;
; -0.666 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.584      ;
; -0.578 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.496      ;
; -0.578 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.496      ;
; -0.568 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.486      ;
; -0.568 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.486      ;
; -0.559 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.477      ;
; -0.553 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.471      ;
; -0.522 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.440      ;
; -0.439 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.357      ;
; -0.439 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.357      ;
; -0.439 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.357      ;
; -0.398 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.316      ;
; -0.346 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.264      ;
; -0.345 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.263      ;
; -0.327 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.245      ;
; -0.324 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.242      ;
; -0.301 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.219      ;
; -0.301 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.219      ;
; -0.254 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.172      ;
; -0.227 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.145      ;
; -0.194 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.112      ;
; -0.194 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.112      ;
; -0.076 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.994      ;
; -0.059 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.977      ;
; -0.058 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.976      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -2.347 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.266      ;
; -2.345 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.264      ;
; -2.203 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.122      ;
; -2.064 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.983      ;
; -1.960 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.879      ;
; -1.932 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.851      ;
; -1.821 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.740      ;
; -1.560 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.479      ;
; -1.426 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.345      ;
; -1.343 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.500        ; 3.085      ; 5.168      ;
; -0.946 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.865      ;
; -0.944 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.863      ;
; -0.832 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.751      ;
; -0.808 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; 3.085      ; 5.133      ;
; -0.802 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.721      ;
; -0.663 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.582      ;
; -0.653 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.572      ;
; -0.581 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.500      ;
; -0.580 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.499      ;
; -0.579 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.498      ;
; -0.578 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.497      ;
; -0.578 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.497      ;
; -0.576 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.495      ;
; -0.576 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.495      ;
; -0.574 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.493      ;
; -0.559 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.478      ;
; -0.531 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.450      ;
; -0.437 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.356      ;
; -0.436 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.355      ;
; -0.434 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.353      ;
; -0.432 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.351      ;
; -0.420 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.339      ;
; -0.328 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.247      ;
; -0.323 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.242      ;
; -0.298 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.217      ;
; -0.297 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.216      ;
; -0.295 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.214      ;
; -0.293 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.212      ;
; -0.197 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.116      ;
; -0.196 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.115      ;
; -0.195 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.114      ;
; -0.185 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.104      ;
; -0.171 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.090      ;
; -0.167 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.086      ;
; -0.054 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.973      ;
; 0.094  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.825      ;
; 0.095  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.824      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.340 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.259      ;
; -2.330 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.249      ;
; -2.198 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.117      ;
; -2.062 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.981      ;
; -1.959 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.878      ;
; -1.919 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.838      ;
; -1.825 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.744      ;
; -1.573 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.492      ;
; -1.556 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.475      ;
; -1.157 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.500        ; 3.178      ; 5.075      ;
; -0.944 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.863      ;
; -0.943 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.862      ;
; -0.934 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.853      ;
; -0.933 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.852      ;
; -0.802 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.721      ;
; -0.801 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.720      ;
; -0.691 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; 3.178      ; 5.109      ;
; -0.666 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.585      ;
; -0.665 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.584      ;
; -0.576 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.495      ;
; -0.566 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.485      ;
; -0.565 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.484      ;
; -0.564 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.483      ;
; -0.563 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.482      ;
; -0.562 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.481      ;
; -0.556 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.475      ;
; -0.555 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.474      ;
; -0.554 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.473      ;
; -0.523 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.442      ;
; -0.522 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.441      ;
; -0.429 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.348      ;
; -0.428 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.347      ;
; -0.424 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.343      ;
; -0.423 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.342      ;
; -0.422 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.341      ;
; -0.403 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.322      ;
; -0.348 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.267      ;
; -0.324 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.243      ;
; -0.288 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.207      ;
; -0.287 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.206      ;
; -0.286 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.205      ;
; -0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.101      ;
; -0.180 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.099      ;
; -0.170 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.089      ;
; -0.169 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.088      ;
; -0.051 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.970      ;
; -0.048 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.967      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -1.848 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 2.767      ;
; -1.808 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 2.727      ;
; -1.705 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 2.624      ;
; -1.519 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 2.438      ;
; -1.136 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.710      ; 4.586      ;
; -0.642 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.710      ; 4.592      ;
; -0.553 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.472      ;
; -0.244 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.163      ;
; -0.204 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.123      ;
; -0.203 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.122      ;
; 0.099  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.820      ;
; 0.101  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.818      ;
; 0.154  ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.765      ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock'                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.401 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.601 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 0.869      ;
; 0.606 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 0.874      ;
; 0.651 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 0.919      ;
; 0.654 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 0.922      ;
; 0.675 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 0.943      ;
; 0.823 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.091      ;
; 0.828 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.096      ;
; 0.967 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 3.088      ; 4.503      ;
; 1.015 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.283      ;
; 1.017 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 0.000        ; 3.088      ; 4.553      ;
; 1.029 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.297      ;
; 1.037 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.305      ;
; 1.037 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.305      ;
; 1.038 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 3.088      ; 4.574      ;
; 1.160 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.428      ;
; 1.163 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.431      ;
; 1.202 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.470      ;
; 1.205 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.473      ;
; 1.205 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 3.089      ; 4.742      ;
; 1.232 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.500      ;
; 1.256 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.524      ;
; 1.267 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 0.000        ; 3.089      ; 4.804      ;
; 1.307 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 0.000        ; 3.088      ; 4.843      ;
; 1.408 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.676      ;
; 1.411 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.679      ;
; 1.420 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.688      ;
; 1.477 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.745      ;
; 1.489 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.757      ;
; 1.528 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; -0.500       ; 3.088      ; 4.564      ;
; 1.531 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.799      ;
; 1.552 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.820      ;
; 1.555 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.823      ;
; 1.556 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 3.088      ; 4.592      ;
; 1.599 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 3.088      ; 4.635      ;
; 1.624 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.892      ;
; 1.644 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.912      ;
; 1.644 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.912      ;
; 1.644 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.912      ;
; 1.653 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.921      ;
; 1.653 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.921      ;
; 1.653 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.921      ;
; 1.694 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.962      ;
; 1.718 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.986      ;
; 1.720 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 1.988      ;
; 1.737 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.005      ;
; 1.757 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 3.089      ; 4.794      ;
; 1.779 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; -0.500       ; 3.088      ; 4.815      ;
; 1.802 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.071      ;
; 1.802 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.071      ;
; 1.809 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.077      ;
; 1.809 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.077      ;
; 1.809 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.077      ;
; 1.811 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.080      ;
; 1.811 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.080      ;
; 1.830 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; -0.500       ; 3.089      ; 4.867      ;
; 1.881 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.149      ;
; 1.904 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.172      ;
; 1.904 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.172      ;
; 1.904 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.172      ;
; 1.929 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.197      ;
; 1.946 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.214      ;
; 1.946 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.214      ;
; 1.946 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.214      ;
; 1.946 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.214      ;
; 1.967 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.236      ;
; 1.967 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.236      ;
; 1.989 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.257      ;
; 1.989 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.257      ;
; 1.989 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.257      ;
; 1.993 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.261      ;
; 1.995 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.263      ;
; 1.995 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.263      ;
; 1.995 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.263      ;
; 2.042 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.311      ;
; 2.042 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.311      ;
; 2.090 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.358      ;
; 2.104 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.373      ;
; 2.104 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.373      ;
; 2.147 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.416      ;
; 2.147 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.416      ;
; 2.152 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.420      ;
; 2.152 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.420      ;
; 2.152 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.420      ;
; 2.153 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.422      ;
; 2.153 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.422      ;
; 2.154 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.422      ;
; 2.162 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.430      ;
; 2.199 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.467      ;
; 2.296 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.564      ;
; 2.296 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.564      ;
; 2.296 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.564      ;
; 2.310 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.083      ; 2.579      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.601 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.868      ;
; 0.619 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.886      ;
; 0.646 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.913      ;
; 0.654 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.922      ;
; 0.807 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.074      ;
; 0.809 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.076      ;
; 0.809 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.076      ;
; 0.810 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.077      ;
; 0.832 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.099      ;
; 0.834 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.101      ;
; 0.837 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.104      ;
; 0.903 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.170      ;
; 0.904 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.171      ;
; 0.910 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.177      ;
; 0.912 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.179      ;
; 0.913 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.180      ;
; 0.991 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.259      ;
; 1.004 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.271      ;
; 1.005 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.272      ;
; 1.019 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.286      ;
; 1.021 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.288      ;
; 1.022 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.289      ;
; 1.168 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.435      ;
; 1.169 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.436      ;
; 1.176 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.443      ;
; 1.178 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.445      ;
; 1.179 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.446      ;
; 1.260 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 3.340      ; 5.038      ;
; 1.271 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.538      ;
; 1.272 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.539      ;
; 1.380 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.647      ;
; 1.381 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.648      ;
; 1.537 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.804      ;
; 1.538 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.805      ;
; 1.748 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; -0.500       ; 3.340      ; 5.026      ;
; 1.995 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.262      ;
; 2.167 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.434      ;
; 2.259 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.526      ;
; 2.347 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.614      ;
; 2.360 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.627      ;
; 2.524 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.791      ;
; 2.627 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.894      ;
; 2.736 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 3.003      ;
; 2.893 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 3.160      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.674      ;
; 0.614 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.880      ;
; 0.616 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.882      ;
; 0.624 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.890      ;
; 0.660 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.927      ;
; 0.706 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.972      ;
; 0.768 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.034      ;
; 0.822 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.088      ;
; 0.826 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.092      ;
; 0.826 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.092      ;
; 0.830 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.096      ;
; 0.836 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.102      ;
; 0.837 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.103      ;
; 0.909 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.175      ;
; 0.924 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.190      ;
; 0.928 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.194      ;
; 0.928 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.194      ;
; 0.993 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.259      ;
; 1.006 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.272      ;
; 1.028 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.294      ;
; 1.034 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.300      ;
; 1.034 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.300      ;
; 1.038 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.304      ;
; 1.038 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.304      ;
; 1.125 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 3.256      ; 4.809      ;
; 1.180 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.446      ;
; 1.199 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.465      ;
; 1.257 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.523      ;
; 1.282 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.548      ;
; 1.301 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.567      ;
; 1.359 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.625      ;
; 1.388 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.654      ;
; 1.392 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.658      ;
; 1.407 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.673      ;
; 1.411 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.677      ;
; 1.465 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.731      ;
; 1.469 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.735      ;
; 1.634 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; -0.500       ; 3.256      ; 4.818      ;
; 1.930 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.196      ;
; 1.936 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.202      ;
; 2.172 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.438      ;
; 2.241 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.507      ;
; 2.254 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.520      ;
; 2.428 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.694      ;
; 2.530 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.796      ;
; 2.636 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.902      ;
; 2.640 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.906      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.674      ;
; 0.629 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.895      ;
; 0.648 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.914      ;
; 0.649 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.915      ;
; 0.652 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.918      ;
; 0.653 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.919      ;
; 0.809 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.075      ;
; 0.809 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.075      ;
; 0.810 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.076      ;
; 0.835 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.101      ;
; 0.835 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.101      ;
; 0.848 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.114      ;
; 0.849 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.115      ;
; 0.906 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.172      ;
; 0.908 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.174      ;
; 0.911 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.177      ;
; 0.911 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.177      ;
; 0.912 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.178      ;
; 0.998 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.264      ;
; 1.000 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.266      ;
; 1.005 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.271      ;
; 1.007 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.273      ;
; 1.019 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.285      ;
; 1.019 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.285      ;
; 1.020 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.286      ;
; 1.021 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.287      ;
; 1.021 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.287      ;
; 1.022 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.288      ;
; 1.070 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.336      ;
; 1.170 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.436      ;
; 1.172 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.438      ;
; 1.272 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.538      ;
; 1.274 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.540      ;
; 1.380 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.646      ;
; 1.382 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.648      ;
; 1.382 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.648      ;
; 1.384 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.650      ;
; 1.710 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 5.031      ; 7.169      ;
; 2.359 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; -0.500       ; 5.031      ; 7.318      ;
; 2.377 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.643      ;
; 2.388 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.654      ;
; 2.600 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.866      ;
; 2.692 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.958      ;
; 2.699 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.965      ;
; 2.864 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 3.130      ;
; 2.966 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 3.232      ;
; 3.074 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 3.340      ;
; 3.076 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 3.342      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.905      ; 1.541      ;
; 0.980 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -0.500       ; 0.905      ; 1.617      ;
; 2.099 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.083      ; 2.192      ;
; 2.221 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.101     ; 2.130      ;
; 3.150 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.403     ; 2.747      ;
; 3.169 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.354     ; 2.815      ;
; 3.514 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.403     ; 3.111      ;
; 3.537 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.403     ; 3.134      ;
; 3.566 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.472     ; 3.094      ;
; 3.661 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.048     ; 3.613      ;
; 3.686 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.472     ; 3.214      ;
; 3.805 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.324     ; 3.481      ;
; 3.919 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.432     ; 3.487      ;
; 3.933 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.615     ; 3.318      ;
; 3.968 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.472     ; 3.496      ;
; 4.049 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.648     ; 3.401      ;
; 4.050 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.324     ; 3.726      ;
; 4.250 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.324     ; 3.926      ;
; 4.260 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.648     ; 3.612      ;
; 4.273 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.648     ; 3.625      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'                                                                                                                                                                      ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.674      ;
; 0.435 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.700      ;
; 0.436 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.701      ;
; 0.674 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.939      ;
; 0.675 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.940      ;
; 0.814 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.079      ;
; 1.002 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 2.842      ; 4.272      ;
; 1.075 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.340      ;
; 1.521 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; -0.500       ; 2.842      ; 4.291      ;
; 1.881 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 2.146      ;
; 2.026 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 2.291      ;
; 2.109 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 2.374      ;
; 2.127 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 2.392      ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.674      ;
; 0.607 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.872      ;
; 0.610 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.875      ;
; 0.647 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.912      ;
; 0.649 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.914      ;
; 0.652 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.917      ;
; 0.654 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.919      ;
; 0.810 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.075      ;
; 0.811 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.076      ;
; 0.813 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.078      ;
; 0.832 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.097      ;
; 0.838 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.103      ;
; 0.839 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.104      ;
; 0.910 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.175      ;
; 0.911 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.176      ;
; 0.913 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.178      ;
; 0.914 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.179      ;
; 0.915 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.180      ;
; 0.996 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.261      ;
; 0.997 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.262      ;
; 1.010 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.275      ;
; 1.011 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.276      ;
; 1.018 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.283      ;
; 1.019 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.284      ;
; 1.021 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.286      ;
; 1.022 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.287      ;
; 1.023 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.288      ;
; 1.025 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.290      ;
; 1.090 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 3.330      ; 4.848      ;
; 1.106 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.371      ;
; 1.176 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.441      ;
; 1.177 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.442      ;
; 1.276 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.541      ;
; 1.277 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.542      ;
; 1.384 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.649      ;
; 1.385 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.650      ;
; 1.388 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.653      ;
; 1.389 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.654      ;
; 1.592 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; -0.500       ; 3.330      ; 4.850      ;
; 1.990 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.255      ;
; 2.002 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.267      ;
; 2.212 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.477      ;
; 2.294 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.559      ;
; 2.308 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.573      ;
; 2.474 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.739      ;
; 2.574 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.839      ;
; 2.682 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.947      ;
; 2.686 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.951      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.674      ;
; 0.608 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.873      ;
; 0.611 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.876      ;
; 0.613 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.878      ;
; 0.645 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.910      ;
; 0.649 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.914      ;
; 0.654 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.919      ;
; 0.655 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.920      ;
; 0.811 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.076      ;
; 0.812 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.077      ;
; 0.813 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.078      ;
; 0.824 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.089      ;
; 0.826 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.091      ;
; 0.831 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.096      ;
; 0.902 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.167      ;
; 0.903 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.168      ;
; 0.912 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.177      ;
; 0.913 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.178      ;
; 0.914 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.179      ;
; 0.992 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 3.310      ; 4.730      ;
; 1.000 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.265      ;
; 1.001 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.266      ;
; 1.005 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.270      ;
; 1.006 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.271      ;
; 1.023 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.288      ;
; 1.024 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.289      ;
; 1.025 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.290      ;
; 1.168 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.433      ;
; 1.169 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.434      ;
; 1.187 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.452      ;
; 1.188 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.453      ;
; 1.189 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.454      ;
; 1.269 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.534      ;
; 1.270 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.535      ;
; 1.380 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.645      ;
; 1.381 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.646      ;
; 1.544 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.809      ;
; 1.545 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.810      ;
; 1.629 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; -0.500       ; 3.310      ; 4.867      ;
; 1.762 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.027      ;
; 1.896 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.161      ;
; 2.113 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.378      ;
; 2.211 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.476      ;
; 2.216 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.481      ;
; 2.379 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.644      ;
; 2.480 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.745      ;
; 2.591 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.856      ;
; 2.755 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 3.020      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.674      ;
; 0.439 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.704      ;
; 0.619 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.884      ;
; 0.646 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.911      ;
; 0.659 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.924      ;
; 0.662 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.927      ;
; 0.664 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.929      ;
; 0.672 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.937      ;
; 0.682 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.947      ;
; 0.815 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.080      ;
; 0.816 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.081      ;
; 0.819 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.084      ;
; 0.819 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.084      ;
; 0.822 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.087      ;
; 0.836 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.101      ;
; 0.908 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.173      ;
; 0.917 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.182      ;
; 0.918 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.183      ;
; 0.921 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.186      ;
; 0.921 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.186      ;
; 1.000 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.265      ;
; 1.006 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.271      ;
; 1.020 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.285      ;
; 1.021 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.286      ;
; 1.024 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.289      ;
; 1.024 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.289      ;
; 1.037 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.302      ;
; 1.038 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.303      ;
; 1.041 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.306      ;
; 1.041 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.306      ;
; 1.109 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 3.233      ; 4.770      ;
; 1.156 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.421      ;
; 1.173 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.438      ;
; 1.261 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.526      ;
; 1.275 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.540      ;
; 1.378 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.643      ;
; 1.395 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.660      ;
; 1.594 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; -0.500       ; 3.233      ; 4.755      ;
; 1.783 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.048      ;
; 1.918 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.183      ;
; 2.133 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.398      ;
; 2.225 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.490      ;
; 2.231 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.496      ;
; 2.398 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.663      ;
; 2.500 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.765      ;
; 2.603 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.868      ;
; 2.620 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.885      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|MSM:inst|TLCF_Clock'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                   ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.440 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.669      ;
; 0.598 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.345      ; 1.129      ;
; 0.682 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.099      ; 0.967      ;
; 0.730 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 0.964      ;
; 0.818 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.123      ; 1.127      ;
; 0.912 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 1.145      ;
; 1.087 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.049      ; 1.322      ;
; 1.098 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.089      ; 1.373      ;
; 1.146 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.375      ;
; 1.210 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.049      ; 1.445      ;
; 1.227 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 1.461      ;
; 1.253 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 1.487      ;
; 1.258 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.049      ; 1.493      ;
; 1.259 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 1.493      ;
; 1.284 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.513      ;
; 1.286 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.515      ;
; 1.415 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 1.649      ;
; 1.438 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.021      ; 1.645      ;
; 1.442 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 1.676      ;
; 1.448 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.017      ; 1.651      ;
; 1.452 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.681      ;
; 1.470 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.699      ;
; 1.542 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.049      ; 1.777      ;
; 1.580 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 1.813      ;
; 1.610 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 1.844      ;
; 1.615 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 1.849      ;
; 1.639 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.123      ; 1.948      ;
; 1.657 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.509      ; 2.362      ;
; 1.666 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.345      ; 2.197      ;
; 1.674 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.099      ; 1.959      ;
; 1.690 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.919      ;
; 1.697 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.049      ; 1.932      ;
; 1.758 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.049      ; 1.993      ;
; 1.778 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 1.987      ;
; 1.786 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.123      ; 2.095      ;
; 1.802 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 2.031      ;
; 1.822 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.345      ; 2.353      ;
; 1.835 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.017      ; 2.038      ;
; 1.881 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.099      ; 2.166      ;
; 1.894 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 2.127      ;
; 1.904 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.560      ; 2.660      ;
; 1.914 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.021      ; 2.121      ;
; 1.931 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 2.165      ;
; 1.942 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 2.176      ;
; 1.948 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.017      ; 2.151      ;
; 1.956 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.325      ; 2.477      ;
; 1.978 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 2.211      ;
; 2.014 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 2.248      ;
; 2.025 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.478      ; 2.699      ;
; 2.027 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 2.261      ;
; 2.030 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.218     ; 1.998      ;
; 2.044 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 2.253      ;
; 2.047 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.560      ; 2.803      ;
; 2.048 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.632      ; 2.876      ;
; 2.048 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.218     ; 2.016      ;
; 2.049 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.089      ; 2.324      ;
; 2.058 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.021      ; 2.265      ;
; 2.068 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 2.277      ;
; 2.079 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.816      ; 3.091      ;
; 2.092 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.294      ; 2.582      ;
; 2.150 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.376      ; 2.722      ;
; 2.161 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.632      ; 2.989      ;
; 2.161 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.597      ; 2.954      ;
; 2.166 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.218     ; 2.134      ;
; 2.185 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.560      ; 2.941      ;
; 2.192 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.632      ; 3.020      ;
; 2.192 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.816      ; 3.204      ;
; 2.195 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.781      ; 3.172      ;
; 2.293 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.376      ; 2.865      ;
; 2.304 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.448      ; 2.948      ;
; 2.329 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 2.562      ;
; 2.403 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.478      ; 3.077      ;
; 2.431 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.376      ; 3.003      ;
; 2.466 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.089      ; 2.741      ;
; 2.498 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.294      ; 2.988      ;
; 2.510 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.478      ; 3.184      ;
; 2.600 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.294      ; 3.090      ;
; 2.603 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.632      ; 3.431      ;
; 2.648 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.632      ; 3.476      ;
; 2.707 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.448      ; 3.351      ;
; 2.758 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.448      ; 3.402      ;
; 2.771 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.191      ; 3.158      ;
; 2.821 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 3.050      ;
; 2.852 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.007      ; 3.055      ;
; 2.869 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 3.102      ;
; 2.942 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.632      ; 3.770      ;
; 2.970 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.590      ; 3.756      ;
; 2.976 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.816      ; 3.988      ;
; 3.082 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.406      ; 3.684      ;
; 3.168 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.628     ; 1.736      ;
; 3.170 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.356     ; 2.010      ;
; 3.217 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.356     ; 2.057      ;
; 3.407 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.946     ; 1.657      ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|clock_generator:inst9|inst5'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.591 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 1.372      ; 2.391      ;
; 0.664 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 1.372      ; 2.464      ;
; 1.108 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; -0.500       ; 1.372      ; 2.408      ;
; 1.146 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; -0.500       ; 1.372      ; 2.446      ;
; 1.463 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.043      ; 1.692      ;
; 1.643 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.046      ; 1.875      ;
; 3.058 ; TGCo:inst|IRL_Machine:inst3|inst9 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock          ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; -1.597     ; 1.657      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|TGC_Machine:inst6|inst2'                                                                                                                                                                       ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                            ; Launch Clock                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.623 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.977      ; 4.832      ;
; 0.651 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.957      ; 4.840      ;
; 0.653 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 4.107      ; 4.992      ;
; 0.692 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.957      ; 4.881      ;
; 0.710 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.910      ; 4.852      ;
; 0.748 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.981      ; 4.961      ;
; 0.759 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.924      ; 4.915      ;
; 0.764 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.978      ; 4.974      ;
; 0.774 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.977      ; 4.983      ;
; 0.778 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.955      ; 4.965      ;
; 0.789 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.939      ; 4.960      ;
; 0.827 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.925      ; 4.984      ;
; 0.846 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.981      ; 5.059      ;
; 0.857 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.978      ; 5.067      ;
; 0.898 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.958      ; 5.088      ;
; 1.001 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.917      ; 5.150      ;
; 1.065 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.919      ; 5.216      ;
; 1.100 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.921      ; 5.253      ;
; 1.123 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.977      ; 4.852      ;
; 1.175 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.955      ; 5.362      ;
; 1.194 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.917      ; 5.343      ;
; 1.206 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.957      ; 4.915      ;
; 1.229 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.957      ; 4.938      ;
; 1.264 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.981      ; 4.997      ;
; 1.279 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 4.107      ; 5.138      ;
; 1.285 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.955      ; 4.992      ;
; 1.287 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.910      ; 4.949      ;
; 1.304 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.978      ; 5.034      ;
; 1.305 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.906      ; 5.443      ;
; 1.308 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.977      ; 5.037      ;
; 1.320 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.939      ; 5.011      ;
; 1.335 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.626      ; 3.971      ;
; 1.342 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.680      ; 4.032      ;
; 1.347 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.679      ; 4.036      ;
; 1.349 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.925      ; 5.026      ;
; 1.350 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.924      ; 5.026      ;
; 1.364 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.809      ; 4.183      ;
; 1.378 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.987      ; 2.385      ;
; 1.387 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.627      ; 4.024      ;
; 1.405 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.958      ; 5.115      ;
; 1.412 ; TGCo:inst|MSM:inst|IRL_Capacity[0]      ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.186      ; 1.598      ;
; 1.419 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.985      ; 2.424      ;
; 1.421 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.987      ; 2.428      ;
; 1.436 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.679      ; 4.125      ;
; 1.443 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.683      ; 4.136      ;
; 1.454 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.987      ; 2.461      ;
; 1.455 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.987      ; 2.462      ;
; 1.466 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.978      ; 5.196      ;
; 1.466 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.981      ; 5.199      ;
; 1.482 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.917      ; 5.151      ;
; 1.485 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.659      ; 4.154      ;
; 1.491 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.921      ; 5.164      ;
; 1.508 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.921      ; 5.661      ;
; 1.526 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.659      ; 4.195      ;
; 1.534 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.985      ; 2.539      ;
; 1.535 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.919      ; 5.206      ;
; 1.555 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.683      ; 4.248      ;
; 1.572 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Control    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.682      ; 4.264      ;
; 1.573 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.955      ; 5.280      ;
; 1.578 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.680      ; 4.268      ;
; 1.595 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.917      ; 5.264      ;
; 1.601 ; TGCo:inst|MSM:inst|IRL_Capacity[1]      ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.058      ; 1.659      ;
; 1.612 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.657      ; 4.279      ;
; 1.613 ; TGCo:inst|MSM:inst|IRL_Capacity[2]      ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.058      ; 1.671      ;
; 1.656 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.906      ; 5.314      ;
; 1.656 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.696      ; 4.362      ;
; 1.671 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.657      ; 4.338      ;
; 1.681 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.641      ; 4.332      ;
; 1.692 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.621      ; 4.323      ;
; 1.693 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.619      ; 4.322      ;
; 1.706 ; TGCo:inst|MSM:inst|IRL_Capacity[3]      ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.054      ; 1.760      ;
; 1.712 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.120      ; 4.842      ;
; 1.725 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.659      ; 4.394      ;
; 1.732 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.660      ; 4.402      ;
; 1.732 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.116      ; 4.858      ;
; 1.738 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.114      ; 4.862      ;
; 1.742 ; TGCo:inst|switch_debouncer:inst13|inst2 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.116      ; 4.868      ;
; 1.749 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.619      ; 4.378      ;
; 1.766 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.988      ; 2.774      ;
; 1.789 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.093      ; 4.892      ;
; 1.797 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.608      ; 4.415      ;
; 1.797 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.055      ; 4.862      ;
; 1.815 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.917      ; 5.974      ;
; 1.825 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.921      ; 5.498      ;
; 1.828 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.663      ; 4.501      ;
; 1.834 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.060      ; 4.904      ;
; 1.847 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.612      ; 4.469      ;
; 1.884 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.623      ; 4.517      ;
; 1.894 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.988      ; 2.902      ;
; 1.935 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.988      ; 2.943      ;
; 1.940 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.094      ; 5.044      ;
; 1.979 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.910      ; 6.131      ;
; 1.982 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.045      ; 5.037      ;
; 2.021 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.986      ; 3.027      ;
; 2.057 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.096      ; 5.163      ;
; 2.095 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.939      ; 6.276      ;
; 2.141 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.989      ; 3.150      ;
; 2.208 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.988      ; 3.216      ;
; 2.282 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.917      ; 5.941      ;
; 2.416 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.910      ; 6.068      ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.655 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.078      ; 0.919      ;
; 0.746 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.078      ; 1.010      ;
; 0.751 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.877      ; 2.056      ;
; 0.804 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 3.895      ; 5.127      ;
; 0.843 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 3.895      ; 5.166      ;
; 1.059 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 1.068      ; 2.555      ;
; 1.155 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.129     ; 1.212      ;
; 1.217 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.062      ; 1.465      ;
; 1.247 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 0.877      ; 2.052      ;
; 1.308 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 3.895      ; 5.131      ;
; 1.343 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 3.895      ; 5.166      ;
; 1.449 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.055      ; 1.690      ;
; 1.530 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 1.068      ; 2.526      ;
; 1.660 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.246      ; 2.092      ;
; 2.168 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.078      ; 2.432      ;
; 2.171 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.078      ; 2.435      ;
; 2.194 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.078      ; 2.458      ;
; 2.701 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.115      ; 3.012      ;
; 2.736 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.191     ; 2.741      ;
; 2.737 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.076     ; 2.857      ;
; 2.747 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.240     ; 2.703      ;
; 2.780 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.382     ; 2.594      ;
; 2.782 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.431     ; 2.547      ;
; 2.845 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.161     ; 2.880      ;
; 2.881 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.352     ; 2.725      ;
; 2.903 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.309     ; 2.790      ;
; 3.023 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.309     ; 2.910      ;
; 3.053 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.500     ; 2.749      ;
; 3.069 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.643     ; 2.622      ;
; 3.081 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.240     ; 3.037      ;
; 3.090 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.161     ; 3.125      ;
; 3.104 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.240     ; 3.060      ;
; 3.125 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.431     ; 2.890      ;
; 3.126 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.352     ; 2.970      ;
; 3.148 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.431     ; 2.913      ;
; 3.173 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.500     ; 2.869      ;
; 3.185 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.676     ; 2.705      ;
; 3.207 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.452     ; 2.951      ;
; 3.256 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.269     ; 3.183      ;
; 3.290 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.161     ; 3.325      ;
; 3.305 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.309     ; 3.192      ;
; 3.323 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.485     ; 3.034      ;
; 3.326 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.352     ; 3.170      ;
; 3.385 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.676     ; 2.905      ;
; 3.393 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.676     ; 2.913      ;
; 3.406 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.460     ; 3.142      ;
; 3.455 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.500     ; 3.151      ;
; 3.534 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.485     ; 3.245      ;
; 3.547 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.485     ; 3.258      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|MSM:inst|IRL_Clock'                                                                                                                                                                                     ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                               ; Launch Clock                      ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; 1.180 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.078      ; 1.444      ;
; 1.223 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.079      ; 1.488      ;
; 1.270 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.078      ; 1.534      ;
; 1.490 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.079      ; 1.755      ;
; 1.530 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.079      ; 1.795      ;
; 1.613 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.720     ; 1.099      ;
; 1.614 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.720     ; 1.100      ;
; 1.642 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.080      ; 1.908      ;
; 1.694 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.079      ; 1.959      ;
; 1.751 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.841     ; 1.116      ;
; 1.751 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.841     ; 1.116      ;
; 1.758 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.717     ; 1.247      ;
; 1.764 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.717     ; 1.253      ;
; 1.791 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.719     ; 1.278      ;
; 1.793 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.719     ; 1.280      ;
; 1.841 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.716     ; 1.331      ;
; 1.842 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.716     ; 1.332      ;
; 1.946 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.080      ; 2.212      ;
; 1.973 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.665     ; 1.514      ;
; 1.974 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.665     ; 1.515      ;
; 2.014 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.664     ; 1.556      ;
; 2.023 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.655     ; 1.574      ;
; 2.031 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.685     ; 1.552      ;
; 2.214 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.704     ; 1.716      ;
; 2.214 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.704     ; 1.716      ;
; 2.215 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.687     ; 1.734      ;
; 2.298 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.694     ; 1.810      ;
; 2.298 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.694     ; 1.810      ;
; 2.298 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.694     ; 1.810      ;
; 2.298 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.694     ; 1.810      ;
; 2.312 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.694     ; 1.824      ;
; 2.312 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.694     ; 1.824      ;
; 2.312 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.694     ; 1.824      ;
; 2.312 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.694     ; 1.824      ;
; 2.342 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.654     ; 1.894      ;
; 2.342 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.654     ; 1.894      ;
; 2.344 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.687     ; 1.863      ;
; 2.352 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.840     ; 1.718      ;
; 2.352 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.840     ; 1.718      ;
; 2.411 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 1.920      ;
; 2.411 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 1.920      ;
; 2.411 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 1.920      ;
; 2.411 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 1.920      ;
; 2.466 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.079      ; 2.731      ;
; 2.467 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.695     ; 1.978      ;
; 2.467 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.695     ; 1.978      ;
; 2.467 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.695     ; 1.978      ;
; 2.467 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.695     ; 1.978      ;
; 2.511 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.695     ; 2.022      ;
; 2.511 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.695     ; 2.022      ;
; 2.511 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.695     ; 2.022      ;
; 2.511 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.695     ; 2.022      ;
; 2.513 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.687     ; 2.032      ;
; 2.519 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.684     ; 2.041      ;
; 2.521 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.694     ; 2.033      ;
; 2.521 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.694     ; 2.033      ;
; 2.521 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.694     ; 2.033      ;
; 2.550 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.705     ; 2.051      ;
; 2.550 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.705     ; 2.051      ;
; 2.550 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.704     ; 2.052      ;
; 2.550 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.704     ; 2.052      ;
; 2.552 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.707     ; 2.051      ;
; 2.552 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.707     ; 2.051      ;
; 2.572 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.696     ; 2.082      ;
; 2.572 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.696     ; 2.082      ;
; 2.572 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.696     ; 2.082      ;
; 2.572 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.696     ; 2.082      ;
; 2.589 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 2.098      ;
; 2.589 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 2.098      ;
; 2.589 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 2.098      ;
; 2.589 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 2.098      ;
; 2.625 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 2.134      ;
; 2.625 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 2.134      ;
; 2.625 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 2.134      ;
; 2.625 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 2.134      ;
; 2.664 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 2.173      ;
; 2.664 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 2.173      ;
; 2.664 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 2.173      ;
; 2.664 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.697     ; 2.173      ;
; 2.692 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.696     ; 2.202      ;
; 2.692 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.696     ; 2.202      ;
; 2.692 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.696     ; 2.202      ;
; 2.716 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.705     ; 2.217      ;
; 2.821 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.696     ; 2.331      ;
; 2.821 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.696     ; 2.331      ;
; 2.821 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.696     ; 2.331      ;
; 2.839 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.655     ; 2.390      ;
; 2.990 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.696     ; 2.500      ;
; 2.990 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.696     ; 2.500      ;
; 2.990 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.696     ; 2.500      ;
; 2.996 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.693     ; 2.509      ;
; 2.996 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.693     ; 2.509      ;
; 2.996 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.693     ; 2.509      ;
; 3.047 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.706     ; 2.547      ;
; 3.062 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.705     ; 2.563      ;
; 3.064 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.708     ; 2.562      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -1.100 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 2.816      ; 4.924      ;
; -1.100 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 2.816      ; 4.924      ;
; -1.100 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 2.816      ; 4.924      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 1.358 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 3.029      ; 4.583      ;
; 1.358 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 3.029      ; 4.583      ;
; 1.358 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 3.029      ; 4.583      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                              ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                      ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+
; 156.79 MHz ; 156.79 MHz      ; TGCo:inst|TGC_Machine:inst6|inst2                                               ;                                                               ;
; 242.78 MHz ; 242.78 MHz      ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ;                                                               ;
; 281.53 MHz ; 250.0 MHz       ; Clock                                                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 284.09 MHz ; 284.09 MHz      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ;                                                               ;
; 306.84 MHz ; 306.84 MHz      ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ;                                                               ;
; 315.96 MHz ; 315.96 MHz      ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ;                                                               ;
; 324.46 MHz ; 324.46 MHz      ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ;                                                               ;
; 325.95 MHz ; 325.95 MHz      ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ;                                                               ;
; 326.9 MHz  ; 326.9 MHz       ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ;                                                               ;
; 371.75 MHz ; 371.75 MHz      ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ;                                                               ;
; 372.3 MHz  ; 372.3 MHz       ; TGCo:inst|MSM:inst|IRL_Clock                                                    ;                                                               ;
; 382.26 MHz ; 382.26 MHz      ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ;                                                               ;
; 388.2 MHz  ; 388.2 MHz       ; TGCo:inst|MSM:inst|ACL_Clock                                                    ;                                                               ;
; 522.19 MHz ; 437.64 MHz      ; TGCo:inst|clock_generator:inst9|inst5                                           ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                       ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -5.982 ; -91.401       ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -4.462 ; -4.462        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; -3.466 ; -9.884        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; -3.281 ; -50.484       ;
; Clock                                                                           ; -2.552 ; -17.756       ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -2.520 ; -5.900        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; -2.371 ; -36.084       ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -2.259 ; -5.995        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; -2.175 ; -2.823        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -2.165 ; -5.991        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -2.082 ; -5.762        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -2.068 ; -5.720        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -2.059 ; -4.995        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -1.616 ; -2.259        ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                       ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; 0.353 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 0.353 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 0.354 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 0.354 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 0.355 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 0.355 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 0.355 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 0.355 ; 0.000         ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 0.387 ; 0.000         ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.389 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; 0.527 ; 0.000         ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 0.597 ; 0.000         ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 0.671 ; 0.000         ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 1.093 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                 ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; TGCo:inst|MSM:inst|ACL_Clock ; -1.012 ; -3.036        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; TGCo:inst|MSM:inst|ACL_Clock ; 1.177 ; 0.000         ;
+------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                         ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; -3.000 ; -22.275       ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; -1.285 ; -24.415       ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -1.285 ; -20.560       ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -1.285 ; -12.850       ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; -1.285 ; -6.425        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -1.285 ; -6.425        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; -1.285 ; -2.570        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; -1.285 ; -1.285        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 0.308  ; 0.000         ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.416  ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|TLCF_Clock'                                                                                                                                         ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                   ; Launch Clock                      ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+
; -5.982 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.238     ; 4.753      ;
; -5.982 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.238     ; 4.753      ;
; -5.982 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.238     ; 4.753      ;
; -5.933 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.195     ; 4.747      ;
; -5.933 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.195     ; 4.747      ;
; -5.933 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.195     ; 4.747      ;
; -5.889 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.299     ; 4.599      ;
; -5.889 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.299     ; 4.599      ;
; -5.889 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.299     ; 4.599      ;
; -5.880 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.240     ; 4.649      ;
; -5.880 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.240     ; 4.649      ;
; -5.880 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.240     ; 4.649      ;
; -5.862 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.265     ; 4.606      ;
; -5.862 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.265     ; 4.606      ;
; -5.862 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.265     ; 4.606      ;
; -5.857 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.241     ; 4.625      ;
; -5.857 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.241     ; 4.625      ;
; -5.857 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.241     ; 4.625      ;
; -5.793 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.044     ; 4.758      ;
; -5.793 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.044     ; 4.758      ;
; -5.793 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.044     ; 4.758      ;
; -5.787 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.301     ; 4.495      ;
; -5.787 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.301     ; 4.495      ;
; -5.787 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.301     ; 4.495      ;
; -5.786 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.372     ; 4.423      ;
; -5.786 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.372     ; 4.423      ;
; -5.786 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.372     ; 4.423      ;
; -5.764 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.302     ; 4.471      ;
; -5.764 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.302     ; 4.471      ;
; -5.764 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.302     ; 4.471      ;
; -5.757 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.260     ; 4.506      ;
; -5.757 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.260     ; 4.506      ;
; -5.757 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.260     ; 4.506      ;
; -5.744 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.209     ; 4.544      ;
; -5.744 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.209     ; 4.544      ;
; -5.744 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.209     ; 4.544      ;
; -5.729 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.329     ; 4.409      ;
; -5.729 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.329     ; 4.409      ;
; -5.729 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.329     ; 4.409      ;
; -5.685 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.073     ; 4.621      ;
; -5.685 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.073     ; 4.621      ;
; -5.685 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.073     ; 4.621      ;
; -5.684 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.205     ; 4.488      ;
; -5.684 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.205     ; 4.488      ;
; -5.684 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.205     ; 4.488      ;
; -5.684 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.374     ; 4.319      ;
; -5.684 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.374     ; 4.319      ;
; -5.684 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.374     ; 4.319      ;
; -5.677 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.343     ; 4.343      ;
; -5.677 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.343     ; 4.343      ;
; -5.677 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.343     ; 4.343      ;
; -5.661 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.375     ; 4.295      ;
; -5.661 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.375     ; 4.295      ;
; -5.661 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.375     ; 4.295      ;
; -5.659 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.343     ; 4.325      ;
; -5.659 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.343     ; 4.325      ;
; -5.659 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.343     ; 4.325      ;
; -5.647 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.209     ; 4.447      ;
; -5.647 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.209     ; 4.447      ;
; -5.647 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.209     ; 4.447      ;
; -5.637 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.270     ; 4.376      ;
; -5.637 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.270     ; 4.376      ;
; -5.637 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.270     ; 4.376      ;
; -5.600 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.338     ; 4.271      ;
; -5.600 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.338     ; 4.271      ;
; -5.600 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.338     ; 4.271      ;
; -5.575 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.075     ; 4.509      ;
; -5.575 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.075     ; 4.509      ;
; -5.575 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.075     ; 4.509      ;
; -5.560 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.076     ; 4.493      ;
; -5.560 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.076     ; 4.493      ;
; -5.560 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.076     ; 4.493      ;
; -5.553 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.039     ; 4.523      ;
; -5.553 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.039     ; 4.523      ;
; -5.553 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.039     ; 4.523      ;
; -5.553 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.394     ; 4.168      ;
; -5.553 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.394     ; 4.168      ;
; -5.553 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.394     ; 4.168      ;
; -5.517 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.270     ; 4.256      ;
; -5.517 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.270     ; 4.256      ;
; -5.517 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.270     ; 4.256      ;
; -5.507 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.095     ; 4.421      ;
; -5.507 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.095     ; 4.421      ;
; -5.507 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.095     ; 4.421      ;
; -5.443 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.321     ; 4.131      ;
; -5.443 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.321     ; 4.131      ;
; -5.443 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.321     ; 4.131      ;
; -5.427 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.316     ; 4.120      ;
; -5.416 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.350     ; 4.075      ;
; -5.372 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.204     ; 4.177      ;
; -5.372 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.204     ; 4.177      ;
; -5.372 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.204     ; 4.177      ;
; -5.314 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.352     ; 3.971      ;
; -5.291 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.353     ; 3.947      ;
; -5.281 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.636     ; 3.654      ;
; -5.254 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.278     ; 3.985      ;
; -5.251 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.593     ; 3.667      ;
; -5.232 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.235     ; 4.006      ;
; -5.202 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.321     ; 3.890      ;
; -5.199 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.607     ; 3.601      ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -4.462 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.733     ; 3.940      ;
; -4.454 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.733     ; 3.932      ;
; -4.331 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.422     ; 4.120      ;
; -4.278 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.733     ; 3.756      ;
; -4.176 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.699     ; 3.688      ;
; -4.133 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.422     ; 3.922      ;
; -4.068 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.561     ; 3.718      ;
; -4.015 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.519     ; 3.707      ;
; -3.897 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.422     ; 3.686      ;
; -3.827 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.497     ; 3.541      ;
; -3.797 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.561     ; 3.447      ;
; -3.782 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.497     ; 3.496      ;
; -3.752 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.146     ; 3.817      ;
; -3.693 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.561     ; 3.343      ;
; -3.480 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.445     ; 3.246      ;
; -3.413 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.497     ; 3.127      ;
; -2.311 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.206     ; 2.306      ;
; -2.069 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.019     ; 2.251      ;
; -0.845 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.500        ; 0.785      ; 1.554      ;
; -0.297 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.785      ; 1.506      ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -3.466 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.584     ; 3.891      ;
; -3.456 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.584     ; 3.881      ;
; -3.258 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.584     ; 3.683      ;
; -3.252 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.273     ; 3.988      ;
; -3.228 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.452     ; 3.785      ;
; -3.225 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.412     ; 3.822      ;
; -3.202 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.591     ; 3.620      ;
; -3.196 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.763     ; 3.442      ;
; -3.186 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.763     ; 3.432      ;
; -3.185 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.370     ; 3.824      ;
; -3.162 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.549     ; 3.622      ;
; -3.156 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.550     ; 3.615      ;
; -3.131 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.348     ; 3.792      ;
; -3.086 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.348     ; 3.747      ;
; -3.048 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.273     ; 3.784      ;
; -3.024 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.452     ; 3.581      ;
; -2.982 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.763     ; 3.228      ;
; -2.979 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.412     ; 3.576      ;
; -2.956 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.591     ; 3.374      ;
; -2.878 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.412     ; 3.475      ;
; -2.866 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.729     ; 3.146      ;
; -2.855 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.591     ; 3.273      ;
; -2.832 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.273     ; 3.568      ;
; -2.808 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.452     ; 3.365      ;
; -2.784 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.296     ; 3.497      ;
; -2.728 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.527     ; 3.210      ;
; -2.717 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.348     ; 3.378      ;
; -2.702 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.003      ; 3.714      ;
; -2.694 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.527     ; 3.176      ;
; -2.678 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.176     ; 3.511      ;
; -2.385 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.527     ; 2.867      ;
; -2.381 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.475     ; 2.915      ;
; -1.576 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.072     ; 2.503      ;
; -1.536 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.072     ; 2.463      ;
; -1.499 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.072     ; 2.426      ;
; -1.099 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.049     ; 2.049      ;
; -1.035 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.130      ; 2.164      ;
; -0.836 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 0.755      ; 2.313      ;
; -0.821 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 3.382      ; 4.925      ;
; -0.783 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 3.382      ; 4.887      ;
; -0.755 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 0.934      ; 2.411      ;
; -0.584 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.057     ; 1.526      ;
; -0.501 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.236     ; 1.264      ;
; -0.389 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 3.382      ; 4.993      ;
; -0.357 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.934      ; 2.513      ;
; -0.344 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 3.382      ; 4.948      ;
; -0.335 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.755      ; 2.312      ;
; -0.078 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.072     ; 1.005      ;
; -0.074 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.072     ; 1.001      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|TGC_Machine:inst6|inst2'                                                                                                                                                                        ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                            ; Launch Clock                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -3.281 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.491      ; 5.051      ;
; -3.021 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.057      ; 4.357      ;
; -2.902 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.070      ; 5.164      ;
; -2.696 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.101      ; 5.105      ;
; -2.689 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.329      ; 5.000      ;
; -2.603 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.337      ; 5.612      ;
; -2.564 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.358      ; 5.831      ;
; -2.547 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.100      ; 4.821      ;
; -2.495 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.329      ; 5.306      ;
; -2.476 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.333      ; 5.704      ;
; -2.440 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.534      ; 5.148      ;
; -2.382 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.337      ; 5.891      ;
; -2.357 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.065      ; 4.381      ;
; -2.329 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.358      ; 6.096      ;
; -2.307 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.580      ; 3.185      ;
; -2.282 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.579      ; 3.159      ;
; -2.274 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.579      ; 3.017      ;
; -2.262 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.333      ; 5.990      ;
; -2.238 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.061      ; 4.481      ;
; -2.191 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.532      ; 5.048      ;
; -2.190 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.577      ; 3.082      ;
; -2.145 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.102      ; 4.436      ;
; -2.140 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.098      ; 4.430      ;
; -2.132 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.548      ; 4.872      ;
; -2.127 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.070      ; 4.536      ;
; -2.125 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.579      ; 3.030      ;
; -2.108 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.497      ; 4.813      ;
; -2.072 ; TGCo:inst|switch_debouncer:inst13|inst2 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.550      ; 4.822      ;
; -2.066 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.550      ; 4.812      ;
; -2.051 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.530      ; 4.917      ;
; -2.029 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.337      ; 5.028      ;
; -2.023 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.554      ; 4.768      ;
; -2.020 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.504      ; 4.863      ;
; -1.961 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.067      ; 4.236      ;
; -1.934 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.129      ; 4.371      ;
; -1.931 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.098      ; 4.354      ;
; -1.931 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.086      ; 4.213      ;
; -1.916 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.098      ; 4.331      ;
; -1.904 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.100      ; 4.340      ;
; -1.898 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.065      ; 4.310      ;
; -1.887 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.342      ; 5.124      ;
; -1.877 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.579      ; 2.754      ;
; -1.830 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.372      ; 5.079      ;
; -1.816 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Control    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.120      ; 4.262      ;
; -1.785 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.118      ; 4.077      ;
; -1.762 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.342      ; 5.499      ;
; -1.739 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.120      ; 4.060      ;
; -1.731 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.373      ; 5.115      ;
; -1.729 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.120      ; 4.040      ;
; -1.691 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.232      ; 3.999      ;
; -1.690 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.116      ; 4.006      ;
; -1.680 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.578      ; 2.422      ;
; -1.669 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.578      ; 2.411      ;
; -1.658 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.372      ; 5.407      ;
; -1.654 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.390      ; 4.921      ;
; -1.638 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.339      ; 4.888      ;
; -1.628 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.392      ; 4.924      ;
; -1.610 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.118      ; 3.920      ;
; -1.606 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.116      ; 3.918      ;
; -1.604 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.337      ; 5.103      ;
; -1.604 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.074      ; 3.867      ;
; -1.602 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.370      ; 5.000      ;
; -1.598 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.576      ; 2.489      ;
; -1.598 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.370      ; 4.988      ;
; -1.589 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.337      ; 4.976      ;
; -1.581 ; TGCo:inst|MSM:inst|IRL_Capacity[3]      ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.051     ; 1.720      ;
; -1.580 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.504      ; 4.863      ;
; -1.556 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.373      ; 5.440      ;
; -1.556 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.346      ; 4.794      ;
; -1.550 ; TGCo:inst|MSM:inst|IRL_Capacity[2]      ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.050     ; 1.664      ;
; -1.544 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.345      ; 4.792      ;
; -1.544 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.073      ; 3.817      ;
; -1.529 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.358      ; 4.786      ;
; -1.527 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.333      ; 4.745      ;
; -1.526 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.578      ; 2.430      ;
; -1.524 ; TGCo:inst|MSM:inst|IRL_Capacity[1]      ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.051     ; 1.664      ;
; -1.507 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.576      ; 2.398      ;
; -1.507 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.578      ; 2.411      ;
; -1.506 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.388      ; 4.793      ;
; -1.505 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.390      ; 4.790      ;
; -1.497 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.372      ; 4.908      ;
; -1.484 ; TGCo:inst|MSM:inst|IRL_Capacity[0]      ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.063      ; 1.613      ;
; -1.479 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.392      ; 4.765      ;
; -1.459 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.342      ; 4.843      ;
; -1.405 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.370      ; 5.303      ;
; -1.367 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.370      ; 5.257      ;
; -1.349 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.337      ; 5.236      ;
; -1.346 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.339      ; 5.096      ;
; -1.319 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.388      ; 4.610      ;
; -1.289 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.372      ; 5.200      ;
; -1.238 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.342      ; 5.122      ;
; -1.099 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.390      ; 4.866      ;
; -1.066 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.392      ; 4.862      ;
; -1.015 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.504      ; 4.798      ;
; -1.011 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.346      ; 4.749      ;
; -1.008 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.345      ; 4.756      ;
; -0.963 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.392      ; 4.749      ;
; -0.960 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.388      ; 4.747      ;
; -0.958 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.390      ; 4.743      ;
; -0.930 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.358      ; 4.687      ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.552 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 3.478      ;
; -2.455 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 3.381      ;
; -2.211 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 3.137      ;
; -2.132 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 3.058      ;
; -1.967 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.893      ;
; -1.963 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.889      ;
; -1.700 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.626      ;
; -1.616 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.542      ;
; -1.569 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.496      ;
; -1.569 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.496      ;
; -1.501 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.427      ;
; -1.493 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.419      ;
; -1.485 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.411      ;
; -1.468 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.395      ;
; -1.468 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.395      ;
; -1.456 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.382      ;
; -1.456 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.382      ;
; -1.456 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.382      ;
; -1.382 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.308      ;
; -1.359 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.285      ;
; -1.359 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.285      ;
; -1.359 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.285      ;
; -1.304 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.230      ;
; -1.300 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.227      ;
; -1.300 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.227      ;
; -1.278 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.205      ;
; -1.278 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.205      ;
; -1.275 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.201      ;
; -1.251 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 0.500        ; 2.704      ; 4.657      ;
; -1.241 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.167      ;
; -1.233 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.159      ;
; -1.228 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.155      ;
; -1.228 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.155      ;
; -1.207 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.133      ;
; -1.194 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.121      ;
; -1.194 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.121      ;
; -1.191 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.117      ;
; -1.191 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.117      ;
; -1.191 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.117      ;
; -1.188 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 0.500        ; 2.703      ; 4.593      ;
; -1.181 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 2.704      ; 4.587      ;
; -1.169 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.095      ;
; -1.169 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.095      ;
; -1.169 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.095      ;
; -1.115 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.041      ;
; -1.115 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.041      ;
; -1.115 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 2.041      ;
; -1.098 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.025      ;
; -1.098 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.025      ;
; -1.073 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 2.703      ; 4.478      ;
; -1.041 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.967      ;
; -1.036 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.962      ;
; -1.036 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.962      ;
; -1.036 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.962      ;
; -1.036 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 2.703      ; 4.441      ;
; -1.007 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.933      ;
; -1.007 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.933      ;
; -1.002 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 0.500        ; 2.703      ; 4.407      ;
; -1.001 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.927      ;
; -0.982 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.909      ;
; -0.982 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.909      ;
; -0.963 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.889      ;
; -0.958 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.884      ;
; -0.958 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.884      ;
; -0.958 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.884      ;
; -0.952 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.879      ;
; -0.952 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.879      ;
; -0.940 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.866      ;
; -0.938 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.864      ;
; -0.884 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.810      ;
; -0.873 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.799      ;
; -0.873 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.799      ;
; -0.873 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.799      ;
; -0.843 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.769      ;
; -0.843 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.769      ;
; -0.843 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.769      ;
; -0.843 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.769      ;
; -0.841 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.767      ;
; -0.836 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 1.000        ; 2.703      ; 4.741      ;
; -0.780 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.706      ;
; -0.726 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.652      ;
; -0.719 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.645      ;
; -0.715 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.641      ;
; -0.689 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 1.000        ; 2.704      ; 4.595      ;
; -0.624 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 2.704      ; 4.530      ;
; -0.599 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.525      ;
; -0.597 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.523      ;
; -0.556 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.482      ;
; -0.554 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.480      ;
; -0.524 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 2.703      ; 4.429      ;
; -0.511 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 1.000        ; 2.703      ; 4.416      ;
; -0.456 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 2.703      ; 4.361      ;
; -0.452 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.378      ;
; -0.433 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.359      ;
; -0.396 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.322      ;
; -0.396 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.322      ;
; -0.202 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.128      ;
; -0.159 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.085      ;
; -0.087 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.013      ;
; -0.074 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.073     ; 1.000      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.520 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 3.447      ;
; -2.508 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 3.435      ;
; -2.399 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 3.326      ;
; -2.271 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 3.198      ;
; -2.177 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 3.104      ;
; -2.149 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 3.076      ;
; -2.055 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.982      ;
; -1.913 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.500        ; 4.391      ; 7.026      ;
; -1.824 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.751      ;
; -1.809 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.736      ;
; -1.510 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; 4.391      ; 7.123      ;
; -0.751 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.678      ;
; -0.749 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.676      ;
; -0.739 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.666      ;
; -0.737 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.664      ;
; -0.630 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.557      ;
; -0.628 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.555      ;
; -0.502 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.429      ;
; -0.500 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.427      ;
; -0.426 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.353      ;
; -0.412 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.339      ;
; -0.412 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.339      ;
; -0.412 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.339      ;
; -0.408 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.335      ;
; -0.406 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.333      ;
; -0.400 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.327      ;
; -0.400 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.327      ;
; -0.400 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.327      ;
; -0.380 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.307      ;
; -0.378 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.305      ;
; -0.291 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.218      ;
; -0.291 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.218      ;
; -0.291 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.218      ;
; -0.286 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.213      ;
; -0.284 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.211      ;
; -0.219 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.146      ;
; -0.218 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.145      ;
; -0.163 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.090      ;
; -0.163 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.090      ;
; -0.163 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.090      ;
; -0.162 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.089      ;
; -0.162 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.089      ;
; -0.068 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.995      ;
; -0.067 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.994      ;
; -0.057 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.984      ;
; -0.056 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.983      ;
; 0.028  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.899      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|IRL_Clock'                                                                                                                                                                                      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                               ; Launch Clock                      ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; -2.371 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.868     ; 2.502      ;
; -2.346 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.870     ; 2.475      ;
; -2.342 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.867     ; 2.474      ;
; -2.224 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.857     ; 2.366      ;
; -2.224 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.857     ; 2.366      ;
; -2.224 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.857     ; 2.366      ;
; -2.207 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.823     ; 2.383      ;
; -2.173 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.859     ; 2.313      ;
; -2.173 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.859     ; 2.313      ;
; -2.173 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.859     ; 2.313      ;
; -2.058 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 2.197      ;
; -2.058 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 2.197      ;
; -2.058 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 2.197      ;
; -2.034 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.867     ; 2.166      ;
; -1.938 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.859     ; 2.078      ;
; -1.938 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.859     ; 2.078      ;
; -1.938 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.859     ; 2.078      ;
; -1.871 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 2.010      ;
; -1.871 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 2.010      ;
; -1.871 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 2.010      ;
; -1.871 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 2.010      ;
; -1.803 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.861     ; 1.941      ;
; -1.803 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.861     ; 1.941      ;
; -1.803 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.861     ; 1.941      ;
; -1.803 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.861     ; 1.941      ;
; -1.783 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 1.922      ;
; -1.783 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 1.922      ;
; -1.783 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 1.922      ;
; -1.783 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 1.922      ;
; -1.765 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 1.904      ;
; -1.765 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 1.904      ;
; -1.765 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 1.904      ;
; -1.765 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.860     ; 1.904      ;
; -1.742 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.868     ; 1.873      ;
; -1.742 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.868     ; 1.873      ;
; -1.732 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.735      ;
; -1.731 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.996     ; 1.734      ;
; -1.729 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.849     ; 1.879      ;
; -1.717 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.870     ; 1.846      ;
; -1.717 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.870     ; 1.846      ;
; -1.713 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.867     ; 1.845      ;
; -1.713 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.867     ; 1.845      ;
; -1.708 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.857     ; 1.850      ;
; -1.708 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.857     ; 1.850      ;
; -1.708 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.857     ; 1.850      ;
; -1.695 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.858     ; 1.836      ;
; -1.695 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.858     ; 1.836      ;
; -1.695 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.858     ; 1.836      ;
; -1.695 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.858     ; 1.836      ;
; -1.686 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.071     ; 2.614      ;
; -1.686 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.071     ; 2.614      ;
; -1.678 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.851     ; 1.826      ;
; -1.660 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.858     ; 1.801      ;
; -1.660 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.858     ; 1.801      ;
; -1.660 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.858     ; 1.801      ;
; -1.660 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.858     ; 1.801      ;
; -1.618 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.072     ; 2.545      ;
; -1.618 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.072     ; 2.545      ;
; -1.591 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.861     ; 1.729      ;
; -1.591 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.861     ; 1.729      ;
; -1.591 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.861     ; 1.729      ;
; -1.591 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.861     ; 1.729      ;
; -1.578 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.823     ; 1.754      ;
; -1.578 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.823     ; 1.754      ;
; -1.563 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.852     ; 1.710      ;
; -1.543 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.857     ; 1.685      ;
; -1.543 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.857     ; 1.685      ;
; -1.543 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.857     ; 1.685      ;
; -1.543 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.857     ; 1.685      ;
; -1.520 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.858     ; 1.661      ;
; -1.520 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.858     ; 1.661      ;
; -1.520 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.858     ; 1.661      ;
; -1.520 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.858     ; 1.661      ;
; -1.514 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.072     ; 2.441      ;
; -1.514 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.072     ; 2.441      ;
; -1.443 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.851     ; 1.591      ;
; -1.405 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.867     ; 1.537      ;
; -1.405 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.867     ; 1.537      ;
; -1.385 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.831     ; 1.553      ;
; -1.375 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.823     ; 1.551      ;
; -1.352 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.832     ; 1.519      ;
; -1.351 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.832     ; 1.518      ;
; -1.220 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.849     ; 1.370      ;
; -1.191 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.877     ; 1.313      ;
; -1.190 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.877     ; 1.312      ;
; -1.147 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.880     ; 1.266      ;
; -1.146 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.997     ; 1.148      ;
; -1.146 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.997     ; 1.148      ;
; -1.145 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.880     ; 1.264      ;
; -1.133 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.878     ; 1.254      ;
; -1.127 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.878     ; 1.248      ;
; -1.012 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.881     ; 1.130      ;
; -1.011 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.881     ; 1.129      ;
; -0.661 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.071     ; 1.589      ;
; -0.593 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.072     ; 1.520      ;
; -0.474 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.072     ; 1.401      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -2.259 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 3.185      ;
; -2.131 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 3.057      ;
; -2.023 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.949      ;
; -1.894 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.820      ;
; -1.784 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.710      ;
; -1.783 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.709      ;
; -1.677 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.603      ;
; -1.568 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.494      ;
; -1.435 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.361      ;
; -1.247 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.500        ; 2.871      ; 4.830      ;
; -0.906 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; 2.871      ; 4.989      ;
; -0.865 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.791      ;
; -0.864 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.790      ;
; -0.737 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.663      ;
; -0.736 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.662      ;
; -0.629 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.555      ;
; -0.628 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.554      ;
; -0.530 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.456      ;
; -0.529 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.455      ;
; -0.527 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.453      ;
; -0.500 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.426      ;
; -0.499 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.425      ;
; -0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.328      ;
; -0.401 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.327      ;
; -0.399 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.325      ;
; -0.390 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.316      ;
; -0.389 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.315      ;
; -0.389 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.315      ;
; -0.388 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.314      ;
; -0.294 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.220      ;
; -0.293 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.219      ;
; -0.291 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.217      ;
; -0.283 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.209      ;
; -0.282 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.208      ;
; -0.212 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.138      ;
; -0.209 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.135      ;
; -0.192 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.118      ;
; -0.177 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.103      ;
; -0.165 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.091      ;
; -0.164 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.090      ;
; -0.162 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.088      ;
; -0.068 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.994      ;
; -0.067 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.993      ;
; -0.057 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.983      ;
; 0.030  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.896      ;
; 0.061  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.865      ;
; 0.061  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.865      ;
; 0.243  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|inst5'                                                                                                                                     ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -2.175 ; TGCo:inst|IRL_Machine:inst3|inst9 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock          ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -1.589     ; 1.595      ;
; -0.915 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -0.042     ; 1.892      ;
; -0.648 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -0.039     ; 1.628      ;
; -0.351 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.500        ; 1.204      ; 2.277      ;
; -0.346 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.500        ; 1.204      ; 2.272      ;
; 0.041  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; 1.204      ; 2.385      ;
; 0.079  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; 1.204      ; 2.347      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -2.165 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 3.092      ;
; -2.014 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.941      ;
; -1.904 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.831      ;
; -1.778 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.705      ;
; -1.687 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.614      ;
; -1.660 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.587      ;
; -1.559 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.486      ;
; -1.320 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.247      ;
; -1.197 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.124      ;
; -1.179 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.500        ; 2.844      ; 4.745      ;
; -0.885 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.812      ;
; -0.884 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.811      ;
; -0.734 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.661      ;
; -0.733 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.660      ;
; -0.678 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; 2.844      ; 4.744      ;
; -0.624 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.551      ;
; -0.623 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.550      ;
; -0.553 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.480      ;
; -0.552 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.479      ;
; -0.551 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.478      ;
; -0.498 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.425      ;
; -0.497 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.424      ;
; -0.407 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.334      ;
; -0.406 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.333      ;
; -0.402 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.329      ;
; -0.401 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.328      ;
; -0.400 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.327      ;
; -0.380 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.307      ;
; -0.379 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.306      ;
; -0.292 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.219      ;
; -0.291 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.218      ;
; -0.290 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.217      ;
; -0.279 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.206      ;
; -0.278 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.205      ;
; -0.202 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.129      ;
; -0.199 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.126      ;
; -0.188 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.115      ;
; -0.166 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.093      ;
; -0.165 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.092      ;
; -0.164 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.091      ;
; -0.069 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.996      ;
; -0.068 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.995      ;
; -0.056 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.983      ;
; -0.051 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.978      ;
; 0.041  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.886      ;
; 0.047  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.880      ;
; 0.048  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.879      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.082 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 3.010      ;
; -2.072 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 3.000      ;
; -1.963 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.891      ;
; -1.836 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.764      ;
; -1.735 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.663      ;
; -1.700 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.628      ;
; -1.633 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.561      ;
; -1.377 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.305      ;
; -1.370 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.298      ;
; -1.137 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.500        ; 2.794      ; 4.653      ;
; -0.834 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.762      ;
; -0.834 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.762      ;
; -0.824 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.752      ;
; -0.824 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.752      ;
; -0.800 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; 2.794      ; 4.816      ;
; -0.751 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.679      ;
; -0.741 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.669      ;
; -0.715 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.643      ;
; -0.715 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.643      ;
; -0.632 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.560      ;
; -0.588 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.516      ;
; -0.588 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.516      ;
; -0.505 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.433      ;
; -0.423 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.351      ;
; -0.422 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.350      ;
; -0.413 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.341      ;
; -0.412 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.340      ;
; -0.406 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.334      ;
; -0.404 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.332      ;
; -0.369 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.297      ;
; -0.304 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.232      ;
; -0.303 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.231      ;
; -0.302 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.230      ;
; -0.278 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.206      ;
; -0.209 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.137      ;
; -0.207 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.135      ;
; -0.189 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.117      ;
; -0.187 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.115      ;
; -0.177 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.105      ;
; -0.176 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.104      ;
; -0.143 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.071      ;
; -0.100 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.028      ;
; -0.076 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.004      ;
; -0.075 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.003      ;
; 0.029  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.899      ;
; 0.045  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.883      ;
; 0.047  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.881      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.068 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.996      ;
; -2.058 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.986      ;
; -1.946 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.874      ;
; -1.821 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.749      ;
; -1.726 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.654      ;
; -1.689 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.617      ;
; -1.609 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.537      ;
; -1.377 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.305      ;
; -1.363 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.291      ;
; -1.053 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.500        ; 2.858      ; 4.633      ;
; -0.752 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.680      ;
; -0.751 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.679      ;
; -0.742 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.670      ;
; -0.741 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.669      ;
; -0.713 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; 2.858      ; 4.793      ;
; -0.630 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.558      ;
; -0.629 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.557      ;
; -0.505 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.433      ;
; -0.504 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.432      ;
; -0.455 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.383      ;
; -0.412 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.340      ;
; -0.410 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.338      ;
; -0.410 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.338      ;
; -0.409 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.337      ;
; -0.409 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.337      ;
; -0.402 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.330      ;
; -0.400 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.328      ;
; -0.399 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.327      ;
; -0.373 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.301      ;
; -0.372 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.300      ;
; -0.293 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.221      ;
; -0.292 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.220      ;
; -0.290 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.218      ;
; -0.288 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.216      ;
; -0.287 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.215      ;
; -0.254 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.182      ;
; -0.209 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.137      ;
; -0.188 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.116      ;
; -0.165 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.093      ;
; -0.163 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.091      ;
; -0.162 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.090      ;
; -0.067 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.995      ;
; -0.065 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.993      ;
; -0.054 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.982      ;
; -0.053 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.981      ;
; 0.052  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.876      ;
; 0.054  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.874      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -2.059 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.987      ;
; -2.057 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.985      ;
; -1.936 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.864      ;
; -1.809 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.737      ;
; -1.715 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.643      ;
; -1.686 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.614      ;
; -1.595 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.523      ;
; -1.354 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.282      ;
; -1.230 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.158      ;
; -1.161 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.500        ; 2.773      ; 4.656      ;
; -0.795 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; 2.773      ; 4.790      ;
; -0.751 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.679      ;
; -0.749 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.677      ;
; -0.652 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.580      ;
; -0.628 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.556      ;
; -0.501 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.429      ;
; -0.497 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.425      ;
; -0.423 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.351      ;
; -0.422 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.350      ;
; -0.421 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.349      ;
; -0.420 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.348      ;
; -0.420 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.348      ;
; -0.418 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.346      ;
; -0.418 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.346      ;
; -0.416 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.344      ;
; -0.407 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.335      ;
; -0.378 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.306      ;
; -0.300 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.228      ;
; -0.299 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.227      ;
; -0.297 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.225      ;
; -0.295 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.223      ;
; -0.287 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.215      ;
; -0.192 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.120      ;
; -0.187 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.115      ;
; -0.173 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.101      ;
; -0.172 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.100      ;
; -0.170 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.098      ;
; -0.168 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.096      ;
; -0.082 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.010      ;
; -0.080 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.008      ;
; -0.078 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.006      ;
; -0.067 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.995      ;
; -0.059 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.987      ;
; -0.051 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.979      ;
; 0.050  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.878      ;
; 0.178  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.750      ;
; 0.179  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.749      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -1.616 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 2.544      ;
; -1.579 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 2.507      ;
; -1.493 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 2.421      ;
; -1.323 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 2.251      ;
; -1.041 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.420      ; 4.183      ;
; -0.652 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.420      ; 4.294      ;
; -0.423 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 1.351      ;
; -0.135 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 1.063      ;
; -0.087 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 1.015      ;
; -0.085 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 1.013      ;
; 0.185  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 0.743      ;
; 0.186  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 0.742      ;
; 0.245  ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 0.683      ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock'                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.559 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.803      ;
; 0.564 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.808      ;
; 0.597 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.841      ;
; 0.600 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.844      ;
; 0.617 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.861      ;
; 0.743 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 0.987      ;
; 0.765 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.009      ;
; 0.908 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 2.804      ; 4.126      ;
; 0.932 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.176      ;
; 0.947 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.191      ;
; 0.961 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 0.000        ; 2.804      ; 4.179      ;
; 0.964 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.208      ;
; 0.969 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.213      ;
; 0.977 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 2.804      ; 4.195      ;
; 1.032 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.276      ;
; 1.051 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.295      ;
; 1.113 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.357      ;
; 1.116 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.360      ;
; 1.117 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 2.804      ; 4.335      ;
; 1.127 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.371      ;
; 1.148 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.392      ;
; 1.179 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 0.000        ; 2.804      ; 4.397      ;
; 1.255 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 0.000        ; 2.804      ; 4.473      ;
; 1.296 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.540      ;
; 1.298 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.542      ;
; 1.299 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.543      ;
; 1.326 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.570      ;
; 1.358 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.602      ;
; 1.406 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.650      ;
; 1.439 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.683      ;
; 1.441 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.685      ;
; 1.442 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.686      ;
; 1.451 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; -0.500       ; 2.804      ; 4.169      ;
; 1.476 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 2.804      ; 4.194      ;
; 1.511 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.755      ;
; 1.511 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.755      ;
; 1.511 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.755      ;
; 1.519 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.763      ;
; 1.519 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.763      ;
; 1.519 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.763      ;
; 1.519 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 2.804      ; 4.237      ;
; 1.533 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.777      ;
; 1.568 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.812      ;
; 1.582 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.826      ;
; 1.589 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.833      ;
; 1.608 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; -0.500       ; 2.804      ; 4.326      ;
; 1.667 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.911      ;
; 1.667 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.911      ;
; 1.669 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.913      ;
; 1.669 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.913      ;
; 1.669 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.913      ;
; 1.675 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.919      ;
; 1.675 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.919      ;
; 1.679 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 2.804      ; 4.397      ;
; 1.724 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.968      ;
; 1.732 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.976      ;
; 1.744 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; -0.500       ; 2.804      ; 4.462      ;
; 1.745 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.989      ;
; 1.745 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.989      ;
; 1.745 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.989      ;
; 1.767 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.011      ;
; 1.791 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.035      ;
; 1.791 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.035      ;
; 1.793 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.037      ;
; 1.793 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.037      ;
; 1.793 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.037      ;
; 1.816 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.060      ;
; 1.832 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.076      ;
; 1.832 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.076      ;
; 1.832 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.076      ;
; 1.838 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.082      ;
; 1.838 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.082      ;
; 1.838 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.082      ;
; 1.850 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.094      ;
; 1.850 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.094      ;
; 1.861 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.105      ;
; 1.942 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.186      ;
; 1.942 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.186      ;
; 1.947 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.191      ;
; 1.956 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.200      ;
; 1.976 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.220      ;
; 1.976 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.220      ;
; 1.976 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.220      ;
; 1.987 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.231      ;
; 1.987 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.231      ;
; 1.994 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.238      ;
; 1.994 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.238      ;
; 2.030 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.274      ;
; 2.119 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.363      ;
; 2.119 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.363      ;
; 2.119 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.363      ;
; 2.132 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.376      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.608      ;
; 0.558 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.802      ;
; 0.558 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.802      ;
; 0.576 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.820      ;
; 0.590 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.834      ;
; 0.597 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.842      ;
; 0.737 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.981      ;
; 0.739 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.983      ;
; 0.739 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.983      ;
; 0.751 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.995      ;
; 0.772 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.016      ;
; 0.774 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.018      ;
; 0.777 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.021      ;
; 0.823 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.067      ;
; 0.824 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.068      ;
; 0.829 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.073      ;
; 0.831 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.075      ;
; 0.831 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.075      ;
; 0.901 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.145      ;
; 0.902 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.146      ;
; 0.913 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.157      ;
; 0.914 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.158      ;
; 0.927 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.171      ;
; 0.929 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.173      ;
; 0.929 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.173      ;
; 1.071 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.315      ;
; 1.072 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.316      ;
; 1.081 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.325      ;
; 1.083 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.327      ;
; 1.083 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.327      ;
; 1.163 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.407      ;
; 1.164 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.408      ;
; 1.229 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 3.009      ; 4.642      ;
; 1.261 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.505      ;
; 1.262 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.506      ;
; 1.415 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.659      ;
; 1.416 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.660      ;
; 1.609 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; -0.500       ; 3.009      ; 4.522      ;
; 1.834 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.078      ;
; 2.002 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.246      ;
; 2.037 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.281      ;
; 2.115 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.359      ;
; 2.127 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.371      ;
; 2.285 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.529      ;
; 2.377 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.621      ;
; 2.475 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.719      ;
; 2.629 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.873      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.608      ;
; 0.578 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.821      ;
; 0.592 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.836      ;
; 0.597 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.840      ;
; 0.598 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.841      ;
; 0.739 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.982      ;
; 0.739 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.982      ;
; 0.740 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.983      ;
; 0.752 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.995      ;
; 0.752 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.995      ;
; 0.784 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.027      ;
; 0.784 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.027      ;
; 0.826 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.069      ;
; 0.828 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.071      ;
; 0.830 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.073      ;
; 0.830 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.073      ;
; 0.831 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.074      ;
; 0.908 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.151      ;
; 0.910 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.153      ;
; 0.915 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.158      ;
; 0.917 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.160      ;
; 0.926 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.169      ;
; 0.926 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.169      ;
; 0.927 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.170      ;
; 0.929 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.172      ;
; 0.929 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.172      ;
; 0.930 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.173      ;
; 0.993 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.236      ;
; 1.073 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.316      ;
; 1.075 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.318      ;
; 1.164 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.407      ;
; 1.166 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.409      ;
; 1.260 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.503      ;
; 1.262 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.505      ;
; 1.263 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.506      ;
; 1.265 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.508      ;
; 1.638 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 4.592      ; 6.624      ;
; 2.077 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; -0.500       ; 4.592      ; 6.563      ;
; 2.128 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.371      ;
; 2.139 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.382      ;
; 2.334 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.577      ;
; 2.416 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.659      ;
; 2.423 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.666      ;
; 2.581 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.824      ;
; 2.672 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.915      ;
; 2.768 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 3.011      ;
; 2.771 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 3.014      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.608      ;
; 0.565 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.808      ;
; 0.566 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.809      ;
; 0.567 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.810      ;
; 0.588 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.831      ;
; 0.592 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.835      ;
; 0.598 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.842      ;
; 0.740 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.983      ;
; 0.741 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.984      ;
; 0.742 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.985      ;
; 0.765 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.008      ;
; 0.767 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.010      ;
; 0.770 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.013      ;
; 0.821 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.064      ;
; 0.822 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.065      ;
; 0.830 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.073      ;
; 0.831 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.074      ;
; 0.832 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.075      ;
; 0.908 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.151      ;
; 0.909 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.152      ;
; 0.914 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.157      ;
; 0.915 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.158      ;
; 0.930 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.173      ;
; 0.931 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.174      ;
; 0.932 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.175      ;
; 0.992 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 2.981      ; 4.367      ;
; 1.070 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.313      ;
; 1.071 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.314      ;
; 1.091 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.334      ;
; 1.092 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.335      ;
; 1.093 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.336      ;
; 1.160 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.403      ;
; 1.161 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.404      ;
; 1.260 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.503      ;
; 1.261 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.504      ;
; 1.421 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.664      ;
; 1.422 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.665      ;
; 1.481 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; -0.500       ; 2.981      ; 4.356      ;
; 1.578 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.821      ;
; 1.701 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.944      ;
; 1.901 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.144      ;
; 1.988 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.231      ;
; 1.994 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.237      ;
; 2.150 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.393      ;
; 2.240 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.483      ;
; 2.340 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.583      ;
; 2.501 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.744      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'                                                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.608      ;
; 0.393 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.635      ;
; 0.394 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.636      ;
; 0.616 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.858      ;
; 0.618 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.860      ;
; 0.735 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.977      ;
; 0.991 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 2.539      ; 3.924      ;
; 0.992 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 1.234      ;
; 1.417 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; -0.500       ; 2.539      ; 3.850      ;
; 1.686 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 1.928      ;
; 1.816 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 2.058      ;
; 1.889 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 2.131      ;
; 1.907 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 2.149      ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.608      ;
; 0.564 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.806      ;
; 0.566 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.808      ;
; 0.591 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.833      ;
; 0.593 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.835      ;
; 0.597 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.839      ;
; 0.599 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.841      ;
; 0.740 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.982      ;
; 0.741 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.983      ;
; 0.743 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.985      ;
; 0.772 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.014      ;
; 0.778 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.020      ;
; 0.779 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.021      ;
; 0.829 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.071      ;
; 0.830 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.072      ;
; 0.832 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.074      ;
; 0.833 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.075      ;
; 0.833 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.075      ;
; 0.907 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.149      ;
; 0.907 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.149      ;
; 0.920 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.162      ;
; 0.920 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.162      ;
; 0.925 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.167      ;
; 0.926 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.168      ;
; 0.928 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.170      ;
; 0.930 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.172      ;
; 0.931 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.173      ;
; 0.933 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.175      ;
; 1.020 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.262      ;
; 1.079 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.321      ;
; 1.079 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.321      ;
; 1.093 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 2.995      ; 4.482      ;
; 1.168 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.410      ;
; 1.168 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.410      ;
; 1.264 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.506      ;
; 1.264 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.506      ;
; 1.269 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.511      ;
; 1.269 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.511      ;
; 1.471 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; -0.500       ; 2.995      ; 4.360      ;
; 1.795 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.037      ;
; 1.806 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.048      ;
; 2.000 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.242      ;
; 2.074 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.316      ;
; 2.087 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.329      ;
; 2.246 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.488      ;
; 2.335 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.577      ;
; 2.431 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.673      ;
; 2.436 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.678      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.608      ;
; 0.571 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.813      ;
; 0.572 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.814      ;
; 0.582 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.824      ;
; 0.604 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.847      ;
; 0.644 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.886      ;
; 0.694 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.936      ;
; 0.756 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.998      ;
; 0.756 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.998      ;
; 0.763 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.005      ;
; 0.771 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.013      ;
; 0.777 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.019      ;
; 0.779 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.021      ;
; 0.823 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.065      ;
; 0.843 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.085      ;
; 0.847 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.089      ;
; 0.847 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.089      ;
; 0.904 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.146      ;
; 0.915 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.157      ;
; 0.935 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.177      ;
; 0.941 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.183      ;
; 0.941 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.183      ;
; 0.946 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.188      ;
; 0.946 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.188      ;
; 1.083 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.325      ;
; 1.113 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 2.928      ; 4.435      ;
; 1.113 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.355      ;
; 1.163 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.405      ;
; 1.174 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.416      ;
; 1.204 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.446      ;
; 1.254 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.496      ;
; 1.268 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.510      ;
; 1.273 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.515      ;
; 1.298 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.540      ;
; 1.303 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.545      ;
; 1.348 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.590      ;
; 1.353 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.595      ;
; 1.488 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; -0.500       ; 2.928      ; 4.310      ;
; 1.734 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.976      ;
; 1.738 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.980      ;
; 1.954 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.196      ;
; 2.015 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.257      ;
; 2.026 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.268      ;
; 2.194 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.436      ;
; 2.285 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.527      ;
; 2.379 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.621      ;
; 2.384 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.626      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.608      ;
; 0.398 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.640      ;
; 0.574 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.816      ;
; 0.589 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.831      ;
; 0.602 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.844      ;
; 0.606 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.848      ;
; 0.608 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.850      ;
; 0.614 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.856      ;
; 0.627 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.869      ;
; 0.744 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.986      ;
; 0.746 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.988      ;
; 0.748 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.990      ;
; 0.749 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.991      ;
; 0.761 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.003      ;
; 0.774 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.016      ;
; 0.829 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.071      ;
; 0.835 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.077      ;
; 0.837 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.079      ;
; 0.839 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.081      ;
; 0.840 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.082      ;
; 0.910 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.152      ;
; 0.916 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.158      ;
; 0.926 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.168      ;
; 0.928 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.170      ;
; 0.930 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.172      ;
; 0.931 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.173      ;
; 0.943 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.185      ;
; 0.945 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.187      ;
; 0.947 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.189      ;
; 0.948 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.190      ;
; 1.039 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.281      ;
; 1.077 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.319      ;
; 1.095 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 2.907      ; 4.396      ;
; 1.140 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.382      ;
; 1.168 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.410      ;
; 1.259 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.501      ;
; 1.276 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.518      ;
; 1.455 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; -0.500       ; 2.907      ; 4.256      ;
; 1.597 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.839      ;
; 1.719 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.961      ;
; 1.919 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.161      ;
; 2.000 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.242      ;
; 2.006 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.248      ;
; 2.167 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.409      ;
; 2.258 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.500      ;
; 2.349 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.591      ;
; 2.366 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.608      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|TLCF_Clock'                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                   ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 0.597      ;
; 0.541 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.328      ; 1.040      ;
; 0.616 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.094      ; 0.881      ;
; 0.665 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 0.880      ;
; 0.748 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.119      ; 1.038      ;
; 0.803 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.018      ;
; 0.998 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.213      ;
; 1.004 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.085      ; 1.260      ;
; 1.047 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.257      ;
; 1.092 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.307      ;
; 1.109 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.045      ; 1.325      ;
; 1.143 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.358      ;
; 1.145 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.045      ; 1.361      ;
; 1.148 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.363      ;
; 1.170 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.380      ;
; 1.172 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.382      ;
; 1.282 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.018      ; 1.471      ;
; 1.294 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.012      ; 1.477      ;
; 1.302 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.045      ; 1.518      ;
; 1.334 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.549      ;
; 1.338 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.548      ;
; 1.352 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.562      ;
; 1.430 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.645      ;
; 1.431 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.646      ;
; 1.461 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.045      ; 1.677      ;
; 1.478 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.693      ;
; 1.489 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.119      ; 1.779      ;
; 1.504 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.475      ; 2.160      ;
; 1.518 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.328      ; 2.017      ;
; 1.525 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.094      ; 1.790      ;
; 1.534 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.744      ;
; 1.552 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.767      ;
; 1.623 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.838      ;
; 1.627 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.119      ; 1.917      ;
; 1.628 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.016      ; 1.815      ;
; 1.633 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.843      ;
; 1.667 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.012      ; 1.850      ;
; 1.668 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.328      ; 2.167      ;
; 1.703 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.018      ; 1.892      ;
; 1.709 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.527      ; 2.417      ;
; 1.739 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.094      ; 2.004      ;
; 1.742 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.957      ;
; 1.762 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.296      ; 2.239      ;
; 1.772 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.012      ; 1.955      ;
; 1.779 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.994      ;
; 1.784 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.045      ; 2.000      ;
; 1.787 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 2.002      ;
; 1.797 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.452      ; 2.430      ;
; 1.842 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.212     ; 1.801      ;
; 1.843 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.584      ; 2.608      ;
; 1.856 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.016      ; 2.043      ;
; 1.859 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.045      ; 2.075      ;
; 1.860 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.763      ; 2.804      ;
; 1.873 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 2.088      ;
; 1.875 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.527      ; 2.583      ;
; 1.879 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.212     ; 1.838      ;
; 1.882 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.018      ; 2.071      ;
; 1.886 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.085      ; 2.142      ;
; 1.900 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.016      ; 2.087      ;
; 1.902 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.273      ; 2.356      ;
; 1.948 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.348      ; 2.477      ;
; 1.952 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.584      ; 2.717      ;
; 1.956 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.550      ; 2.687      ;
; 1.960 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.591      ; 2.732      ;
; 1.969 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.527      ; 2.677      ;
; 1.969 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.763      ; 2.913      ;
; 1.973 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.729      ; 2.883      ;
; 1.992 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.212     ; 1.951      ;
; 2.045 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.412      ; 2.638      ;
; 2.118 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.348      ; 2.647      ;
; 2.138 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 2.353      ;
; 2.180 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.452      ; 2.813      ;
; 2.208 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.348      ; 2.737      ;
; 2.279 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.452      ; 2.912      ;
; 2.282 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.273      ; 2.736      ;
; 2.283 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.085      ; 2.539      ;
; 2.348 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.591      ; 3.120      ;
; 2.376 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.273      ; 2.830      ;
; 2.383 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.591      ; 3.155      ;
; 2.433 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.412      ; 3.026      ;
; 2.468 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.412      ; 3.061      ;
; 2.489 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.176      ; 2.846      ;
; 2.564 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 2.774      ;
; 2.594 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.003     ; 2.772      ;
; 2.652 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 2.867      ;
; 2.653 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.549      ; 3.383      ;
; 2.674 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.584      ; 3.439      ;
; 2.691 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.763      ; 3.635      ;
; 2.738 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.370      ; 3.289      ;
; 2.796 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.171     ; 1.806      ;
; 2.799 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.425     ; 1.555      ;
; 2.835 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.172     ; 1.844      ;
; 3.043 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.724     ; 1.500      ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.389 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.820      ; 1.422      ;
; 0.922 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -0.500       ; 0.820      ; 1.455      ;
; 1.909 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.065      ; 1.984      ;
; 2.039 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.114     ; 1.935      ;
; 2.874 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.343     ; 2.531      ;
; 2.883 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.394     ; 2.489      ;
; 3.198 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.394     ; 2.804      ;
; 3.222 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.394     ; 2.828      ;
; 3.252 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.455     ; 2.797      ;
; 3.336 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.057     ; 3.279      ;
; 3.364 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.455     ; 2.909      ;
; 3.459 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.321     ; 3.138      ;
; 3.572 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.415     ; 3.157      ;
; 3.619 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.587     ; 3.032      ;
; 3.623 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.455     ; 3.168      ;
; 3.666 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.321     ; 3.345      ;
; 3.731 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.620     ; 3.111      ;
; 3.862 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.321     ; 3.541      ;
; 3.927 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.620     ; 3.307      ;
; 3.936 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.620     ; 3.316      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|inst5'                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.527 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 1.272      ; 2.193      ;
; 0.631 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 1.272      ; 2.297      ;
; 0.993 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; -0.500       ; 1.272      ; 2.159      ;
; 1.024 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; -0.500       ; 1.272      ; 2.190      ;
; 1.342 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.039      ; 1.552      ;
; 1.483 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.042      ; 1.696      ;
; 2.741 ; TGCo:inst|IRL_Machine:inst3|inst9 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock          ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; -1.393     ; 1.529      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.597 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.072      ; 0.840      ;
; 0.692 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.072      ; 0.935      ;
; 0.717 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.804      ; 1.915      ;
; 0.795 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 3.541      ; 4.730      ;
; 0.821 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 3.541      ; 4.756      ;
; 0.988 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.991      ; 2.373      ;
; 1.075 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.130     ; 1.116      ;
; 1.109 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.057      ; 1.337      ;
; 1.144 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 0.804      ; 1.842      ;
; 1.234 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 3.541      ; 4.669      ;
; 1.265 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 3.541      ; 4.700      ;
; 1.314 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.049      ; 1.534      ;
; 1.376 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 0.991      ; 2.261      ;
; 1.493 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.236      ; 1.900      ;
; 1.936 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.072      ; 2.179      ;
; 1.957 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.072      ; 2.200      ;
; 1.969 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.072      ; 2.212      ;
; 2.446 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.172     ; 2.455      ;
; 2.455 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.223     ; 2.413      ;
; 2.460 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.114      ; 2.755      ;
; 2.504 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.073     ; 2.612      ;
; 2.546 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.359     ; 2.368      ;
; 2.546 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.410     ; 2.317      ;
; 2.600 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.150     ; 2.631      ;
; 2.621 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.284     ; 2.518      ;
; 2.644 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.337     ; 2.488      ;
; 2.733 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.284     ; 2.630      ;
; 2.770 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.223     ; 2.728      ;
; 2.771 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.471     ; 2.481      ;
; 2.794 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.223     ; 2.752      ;
; 2.807 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.603     ; 2.385      ;
; 2.825 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.150     ; 2.856      ;
; 2.869 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.337     ; 2.713      ;
; 2.870 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.410     ; 2.641      ;
; 2.883 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.471     ; 2.593      ;
; 2.894 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.410     ; 2.665      ;
; 2.905 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.636     ; 2.450      ;
; 2.919 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.416     ; 2.684      ;
; 2.941 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.244     ; 2.878      ;
; 2.992 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.284     ; 2.889      ;
; 3.016 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.150     ; 3.047      ;
; 3.031 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.449     ; 2.763      ;
; 3.060 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.337     ; 2.904      ;
; 3.073 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.636     ; 2.618      ;
; 3.081 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.636     ; 2.626      ;
; 3.091 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.431     ; 2.841      ;
; 3.142 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.471     ; 2.852      ;
; 3.221 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.449     ; 2.953      ;
; 3.229 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.449     ; 2.961      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|TGC_Machine:inst6|inst2'                                                                                                                                                                        ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                            ; Launch Clock                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.671 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.515      ; 4.399      ;
; 0.687 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.532      ; 4.432      ;
; 0.711 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.515      ; 4.439      ;
; 0.727 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.474      ; 4.414      ;
; 0.744 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.652      ; 4.609      ;
; 0.788 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.513      ; 4.514      ;
; 0.794 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.535      ; 4.542      ;
; 0.796 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.500      ; 4.509      ;
; 0.817 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.533      ; 4.563      ;
; 0.821 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.532      ; 4.566      ;
; 0.829 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.487      ; 4.529      ;
; 0.864 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.488      ; 4.565      ;
; 0.894 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.516      ; 4.623      ;
; 0.921 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.536      ; 4.670      ;
; 0.928 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.533      ; 4.674      ;
; 0.999 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.478      ; 4.690      ;
; 1.169 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.532      ; 4.434      ;
; 1.188 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.480      ; 4.881      ;
; 1.207 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.484      ; 4.904      ;
; 1.251 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.850      ; 2.121      ;
; 1.261 ; TGCo:inst|MSM:inst|IRL_Capacity[0]      ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.170      ; 1.431      ;
; 1.268 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.515      ; 4.516      ;
; 1.277 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.513      ; 5.003      ;
; 1.283 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.515      ; 4.531      ;
; 1.289 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.652      ; 4.674      ;
; 1.290 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.479      ; 4.982      ;
; 1.294 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.535      ; 4.562      ;
; 1.311 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.283      ; 3.604      ;
; 1.332 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.513      ; 4.578      ;
; 1.337 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.474      ; 4.544      ;
; 1.339 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.533      ; 4.605      ;
; 1.340 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.850      ; 2.210      ;
; 1.341 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.487      ; 4.561      ;
; 1.343 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.532      ; 4.608      ;
; 1.347 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.848      ; 2.215      ;
; 1.351 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.328      ; 3.689      ;
; 1.351 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.329      ; 3.690      ;
; 1.358 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.448      ; 3.816      ;
; 1.367 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.500      ; 4.600      ;
; 1.375 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.850      ; 2.245      ;
; 1.375 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.488      ; 4.596      ;
; 1.381 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.850      ; 2.251      ;
; 1.383 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.470      ; 5.066      ;
; 1.388 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.284      ; 3.682      ;
; 1.402 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.478      ; 4.613      ;
; 1.407 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.848      ; 2.275      ;
; 1.414 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.484      ; 4.631      ;
; 1.429 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.328      ; 3.767      ;
; 1.430 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.516      ; 4.679      ;
; 1.435 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.331      ; 3.776      ;
; 1.436 ; TGCo:inst|MSM:inst|IRL_Capacity[1]      ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.052      ; 1.488      ;
; 1.440 ; TGCo:inst|MSM:inst|IRL_Capacity[2]      ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.053      ; 1.493      ;
; 1.453 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.311      ; 3.774      ;
; 1.462 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.480      ; 4.675      ;
; 1.464 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.533      ; 4.730      ;
; 1.464 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.536      ; 4.733      ;
; 1.481 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.513      ; 4.727      ;
; 1.488 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Control    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.331      ; 3.829      ;
; 1.493 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.311      ; 3.814      ;
; 1.501 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.479      ; 4.713      ;
; 1.523 ; TGCo:inst|MSM:inst|IRL_Capacity[3]      ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.049      ; 1.572      ;
; 1.530 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.332      ; 3.872      ;
; 1.544 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.329      ; 3.883      ;
; 1.552 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.339      ; 3.901      ;
; 1.557 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.470      ; 4.760      ;
; 1.561 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.309      ; 3.880      ;
; 1.570 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.309      ; 3.889      ;
; 1.581 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.275      ; 3.866      ;
; 1.585 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.747      ; 4.342      ;
; 1.590 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.484      ; 5.287      ;
; 1.596 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.276      ; 3.882      ;
; 1.599 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.851      ; 2.470      ;
; 1.610 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.744      ; 4.364      ;
; 1.611 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.742      ; 4.363      ;
; 1.617 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.274      ; 3.901      ;
; 1.620 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.296      ; 3.926      ;
; 1.620 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.307      ; 3.937      ;
; 1.623 ; TGCo:inst|switch_debouncer:inst13|inst2 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.744      ; 4.377      ;
; 1.641 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.724      ; 4.375      ;
; 1.657 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.689      ; 4.356      ;
; 1.676 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.312      ; 3.998      ;
; 1.683 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.266      ; 3.959      ;
; 1.688 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.696      ; 4.394      ;
; 1.709 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.484      ; 4.926      ;
; 1.709 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.270      ; 3.989      ;
; 1.719 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.311      ; 4.040      ;
; 1.722 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.850      ; 2.592      ;
; 1.737 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.280      ; 4.027      ;
; 1.762 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.850      ; 2.632      ;
; 1.780 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.725      ; 4.515      ;
; 1.822 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.682      ; 4.514      ;
; 1.839 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.848      ; 2.707      ;
; 1.882 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.727      ; 4.619      ;
; 1.884 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.478      ; 5.585      ;
; 1.945 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.851      ; 2.816      ;
; 1.995 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.851      ; 2.866      ;
; 2.025 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.474      ; 5.722      ;
; 2.114 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.478      ; 5.315      ;
; 2.137 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.500      ; 5.860      ;
; 2.241 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.474      ; 5.438      ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|IRL_Clock'                                                                                                                                                                                      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                               ; Launch Clock                      ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; 1.093 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.071      ; 1.335      ;
; 1.118 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.071      ; 1.360      ;
; 1.174 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.071      ; 1.416      ;
; 1.362 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.072      ; 1.605      ;
; 1.394 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.608     ; 0.977      ;
; 1.395 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.608     ; 0.978      ;
; 1.398 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.072      ; 1.641      ;
; 1.495 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.072      ; 1.738      ;
; 1.522 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.720     ; 0.993      ;
; 1.522 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.720     ; 0.993      ;
; 1.526 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.606     ; 1.111      ;
; 1.532 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.606     ; 1.117      ;
; 1.551 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.072      ; 1.794      ;
; 1.567 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.608     ; 1.150      ;
; 1.570 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.608     ; 1.153      ;
; 1.613 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.606     ; 1.198      ;
; 1.614 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.606     ; 1.199      ;
; 1.722 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.561     ; 1.352      ;
; 1.723 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.561     ; 1.353      ;
; 1.770 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.561     ; 1.400      ;
; 1.777 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.552     ; 1.416      ;
; 1.793 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.072      ; 2.036      ;
; 1.807 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.577     ; 1.421      ;
; 1.969 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.594     ; 1.566      ;
; 1.969 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.594     ; 1.566      ;
; 1.970 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.579     ; 1.582      ;
; 2.037 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.642      ;
; 2.037 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.642      ;
; 2.037 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.642      ;
; 2.037 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.642      ;
; 2.053 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.658      ;
; 2.053 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.658      ;
; 2.053 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.658      ;
; 2.053 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.658      ;
; 2.066 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.720     ; 1.537      ;
; 2.067 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.720     ; 1.538      ;
; 2.079 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.552     ; 1.718      ;
; 2.079 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.552     ; 1.718      ;
; 2.089 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.580     ; 1.700      ;
; 2.157 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 1.759      ;
; 2.157 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 1.759      ;
; 2.157 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 1.759      ;
; 2.157 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 1.759      ;
; 2.191 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.796      ;
; 2.191 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.796      ;
; 2.191 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.796      ;
; 2.191 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.796      ;
; 2.229 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.834      ;
; 2.229 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.834      ;
; 2.229 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.834      ;
; 2.229 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.834      ;
; 2.234 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.579     ; 1.846      ;
; 2.242 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.847      ;
; 2.242 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.847      ;
; 2.242 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 1.847      ;
; 2.250 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.577     ; 1.864      ;
; 2.266 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.596     ; 1.861      ;
; 2.266 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.596     ; 1.861      ;
; 2.280 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.594     ; 1.877      ;
; 2.280 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.594     ; 1.877      ;
; 2.285 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 1.887      ;
; 2.285 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 1.887      ;
; 2.285 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 1.887      ;
; 2.285 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 1.887      ;
; 2.287 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.072      ; 2.530      ;
; 2.288 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.598     ; 1.881      ;
; 2.288 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.598     ; 1.881      ;
; 2.317 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 1.920      ;
; 2.317 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 1.920      ;
; 2.317 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 1.920      ;
; 2.317 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 1.920      ;
; 2.331 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 1.933      ;
; 2.331 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 1.933      ;
; 2.331 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 1.933      ;
; 2.331 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 1.933      ;
; 2.364 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 1.967      ;
; 2.364 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 1.967      ;
; 2.364 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 1.967      ;
; 2.364 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 1.967      ;
; 2.396 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.595     ; 1.992      ;
; 2.397 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 2.000      ;
; 2.397 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 2.000      ;
; 2.397 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 2.000      ;
; 2.506 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.553     ; 2.144      ;
; 2.516 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 2.118      ;
; 2.516 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 2.118      ;
; 2.516 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.589     ; 2.118      ;
; 2.661 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 2.264      ;
; 2.661 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 2.264      ;
; 2.661 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.588     ; 2.264      ;
; 2.677 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 2.282      ;
; 2.677 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 2.282      ;
; 2.677 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.586     ; 2.282      ;
; 2.693 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.597     ; 2.287      ;
; 2.707 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.595     ; 2.303      ;
; 2.715 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.599     ; 2.307      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -1.012 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 2.562      ; 4.583      ;
; -1.012 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 2.562      ; 4.583      ;
; -1.012 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 2.562      ; 4.583      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 1.177 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 2.756      ; 4.114      ;
; 1.177 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 2.756      ; 4.114      ;
; 1.177 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 2.756      ; 4.114      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                       ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -3.026 ; -45.939       ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -1.831 ; -1.831        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; -1.386 ; -3.339        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; -1.356 ; -17.560       ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -1.102 ; -1.102        ;
; Clock                                                                           ; -0.941 ; -4.127        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; -0.897 ; -12.900       ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; -0.851 ; -0.873        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -0.832 ; -0.882        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -0.746 ; -0.821        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -0.670 ; -0.696        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -0.659 ; -0.659        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -0.618 ; -0.618        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -0.419 ; -0.419        ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                       ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 0.133 ; 0.000         ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.169 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 0.180 ; 0.000         ;
; Clock                                                                           ; 0.181 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 0.181 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 0.182 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 0.182 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 0.182 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 0.182 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 0.182 ; 0.000         ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 0.201 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; 0.213 ; 0.000         ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 0.300 ; 0.000         ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 0.517 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                 ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; TGCo:inst|MSM:inst|ACL_Clock ; -0.184 ; -0.552        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; TGCo:inst|MSM:inst|ACL_Clock ; 0.582 ; 0.000         ;
+------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                         ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; -3.000 ; -18.917       ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; -1.000 ; -19.000       ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -1.000 ; -16.000       ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -1.000 ; -10.000       ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -1.000 ; -10.000       ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -1.000 ; -10.000       ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -1.000 ; -10.000       ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -1.000 ; -10.000       ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -1.000 ; -10.000       ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; -1.000 ; -5.000        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -1.000 ; -5.000        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; -1.000 ; -2.000        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; -1.000 ; -1.000        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; -1.000 ; -1.000        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; -1.000 ; -1.000        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; -1.000 ; -1.000        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; -1.000 ; -1.000        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 0.443  ; 0.000         ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.456  ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|TLCF_Clock'                                                                                                                                         ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                   ; Launch Clock                      ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+
; -3.026 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.470     ; 2.553      ;
; -3.026 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.470     ; 2.553      ;
; -3.026 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.470     ; 2.553      ;
; -2.954 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.507     ; 2.444      ;
; -2.954 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.507     ; 2.444      ;
; -2.954 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.507     ; 2.444      ;
; -2.952 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.483     ; 2.466      ;
; -2.952 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.483     ; 2.466      ;
; -2.952 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.483     ; 2.466      ;
; -2.946 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.473     ; 2.470      ;
; -2.946 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.473     ; 2.470      ;
; -2.946 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.473     ; 2.470      ;
; -2.909 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.379     ; 2.527      ;
; -2.909 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.379     ; 2.527      ;
; -2.909 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.379     ; 2.527      ;
; -2.909 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.472     ; 2.434      ;
; -2.909 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.472     ; 2.434      ;
; -2.909 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.472     ; 2.434      ;
; -2.908 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.440     ; 2.465      ;
; -2.908 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.440     ; 2.465      ;
; -2.908 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.440     ; 2.465      ;
; -2.904 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.552     ; 2.349      ;
; -2.904 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.552     ; 2.349      ;
; -2.904 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.552     ; 2.349      ;
; -2.884 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.485     ; 2.396      ;
; -2.884 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.485     ; 2.396      ;
; -2.884 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.485     ; 2.396      ;
; -2.874 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.510     ; 2.361      ;
; -2.874 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.510     ; 2.361      ;
; -2.874 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.510     ; 2.361      ;
; -2.872 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.398     ; 2.471      ;
; -2.872 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.398     ; 2.471      ;
; -2.872 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.398     ; 2.471      ;
; -2.837 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.509     ; 2.325      ;
; -2.837 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.509     ; 2.325      ;
; -2.837 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.509     ; 2.325      ;
; -2.835 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.522     ; 2.310      ;
; -2.835 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.522     ; 2.310      ;
; -2.835 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.522     ; 2.310      ;
; -2.824 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.555     ; 2.266      ;
; -2.824 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.555     ; 2.266      ;
; -2.824 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.555     ; 2.266      ;
; -2.814 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.452     ; 2.359      ;
; -2.814 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.452     ; 2.359      ;
; -2.814 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.452     ; 2.359      ;
; -2.814 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.533     ; 2.278      ;
; -2.814 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.533     ; 2.278      ;
; -2.814 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.533     ; 2.278      ;
; -2.800 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.488     ; 2.309      ;
; -2.800 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.488     ; 2.309      ;
; -2.800 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.488     ; 2.309      ;
; -2.792 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.401     ; 2.388      ;
; -2.792 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.401     ; 2.388      ;
; -2.792 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.401     ; 2.388      ;
; -2.791 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.534     ; 2.254      ;
; -2.791 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.534     ; 2.254      ;
; -2.791 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.534     ; 2.254      ;
; -2.787 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.554     ; 2.230      ;
; -2.787 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.554     ; 2.230      ;
; -2.787 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.554     ; 2.230      ;
; -2.786 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.452     ; 2.331      ;
; -2.786 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.452     ; 2.331      ;
; -2.786 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.452     ; 2.331      ;
; -2.779 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.413     ; 2.363      ;
; -2.779 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.413     ; 2.363      ;
; -2.779 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.413     ; 2.363      ;
; -2.769 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.567     ; 2.199      ;
; -2.769 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.567     ; 2.199      ;
; -2.769 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.567     ; 2.199      ;
; -2.764 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.374     ; 2.387      ;
; -2.764 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.374     ; 2.387      ;
; -2.764 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.374     ; 2.387      ;
; -2.757 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.528     ; 2.226      ;
; -2.757 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.528     ; 2.226      ;
; -2.757 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.528     ; 2.226      ;
; -2.754 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.489     ; 2.262      ;
; -2.754 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.489     ; 2.262      ;
; -2.754 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.489     ; 2.262      ;
; -2.753 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.451     ; 2.299      ;
; -2.753 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.451     ; 2.299      ;
; -2.753 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.451     ; 2.299      ;
; -2.750 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.400     ; 2.347      ;
; -2.750 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.400     ; 2.347      ;
; -2.750 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.400     ; 2.347      ;
; -2.724 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.503     ; 2.218      ;
; -2.723 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.522     ; 2.198      ;
; -2.723 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.522     ; 2.198      ;
; -2.723 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.522     ; 2.198      ;
; -2.714 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.527     ; 2.184      ;
; -2.685 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.446     ; 2.236      ;
; -2.685 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.446     ; 2.236      ;
; -2.685 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.446     ; 2.236      ;
; -2.659 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.488     ; 2.168      ;
; -2.639 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.674     ; 1.962      ;
; -2.634 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.530     ; 2.101      ;
; -2.597 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.529     ; 2.065      ;
; -2.579 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.491     ; 2.085      ;
; -2.572 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.508     ; 2.061      ;
; -2.568 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.644     ; 1.921      ;
; -2.559 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.677     ; 1.879      ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -1.831 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.357     ; 2.053      ;
; -1.823 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.357     ; 2.045      ;
; -1.779 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.197     ; 2.161      ;
; -1.729 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.357     ; 1.951      ;
; -1.670 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.342     ; 1.907      ;
; -1.655 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.197     ; 2.037      ;
; -1.650 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.281     ; 1.948      ;
; -1.636 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.264     ; 1.951      ;
; -1.549 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.197     ; 1.931      ;
; -1.494 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.069     ; 2.004      ;
; -1.492 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.281     ; 1.790      ;
; -1.489 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.244     ; 1.824      ;
; -1.473 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.244     ; 1.808      ;
; -1.447 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.281     ; 1.745      ;
; -1.330 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.244     ; 1.665      ;
; -1.315 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.222     ; 1.672      ;
; -0.738 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.089     ; 1.218      ;
; -0.614 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.011     ; 1.172      ;
; -0.241 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.500        ; 0.412      ; 0.837      ;
; 0.354  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.412      ; 0.742      ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -1.386 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.298     ; 2.085      ;
; -1.381 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.298     ; 2.080      ;
; -1.333 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.138     ; 2.192      ;
; -1.271 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.298     ; 1.970      ;
; -1.264 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.222     ; 2.039      ;
; -1.250 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.205     ; 2.042      ;
; -1.230 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.283     ; 1.944      ;
; -1.209 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.138     ; 2.068      ;
; -1.202 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.373     ; 1.826      ;
; -1.198 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.297     ; 1.898      ;
; -1.197 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.373     ; 1.821      ;
; -1.187 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.213     ; 1.971      ;
; -1.178 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.280     ; 1.895      ;
; -1.174 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.185     ; 1.986      ;
; -1.148 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.185     ; 1.960      ;
; -1.126 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.222     ; 1.901      ;
; -1.103 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.138     ; 1.962      ;
; -1.087 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.373     ; 1.711      ;
; -1.071 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.222     ; 1.846      ;
; -1.063 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.213     ; 1.847      ;
; -1.060 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.297     ; 1.760      ;
; -1.048 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.010     ; 2.035      ;
; -1.046 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.358     ; 1.685      ;
; -1.005 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.297     ; 1.705      ;
; -0.992 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.185     ; 1.804      ;
; -0.984 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.163     ; 1.818      ;
; -0.957 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.213     ; 1.741      ;
; -0.943 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.260     ; 1.680      ;
; -0.917 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.260     ; 1.654      ;
; -0.902 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.085     ; 1.814      ;
; -0.753 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.238     ; 1.512      ;
; -0.739 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.260     ; 1.476      ;
; -0.417 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.040     ; 1.364      ;
; -0.394 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.040     ; 1.341      ;
; -0.335 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 0.471      ; 1.408      ;
; -0.334 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.040     ; 1.281      ;
; -0.237 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 1.904      ; 2.743      ;
; -0.236 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 0.396      ; 1.234      ;
; -0.216 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 1.904      ; 2.722      ;
; -0.143 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.048      ; 1.178      ;
; -0.107 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.027     ; 1.067      ;
; 0.131  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.030     ; 0.826      ;
; 0.188  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.105     ; 0.694      ;
; 0.313  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.396      ; 1.185      ;
; 0.329  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.471      ; 1.244      ;
; 0.334  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.904      ; 2.672      ;
; 0.384  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.904      ; 2.622      ;
; 0.410  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.040     ; 0.537      ;
; 0.412  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.040     ; 0.535      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|TGC_Machine:inst6|inst2'                                                                                                                                                                        ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                            ; Launch Clock                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -1.356 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.041      ; 3.570      ;
; -1.334 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.013      ; 2.994      ;
; -1.322 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.019      ; 3.397      ;
; -1.271 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.018      ; 3.455      ;
; -1.214 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.569      ; 2.835      ;
; -1.058 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.352      ; 2.462      ;
; -0.953 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.363      ; 2.879      ;
; -0.906 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.024      ; 3.088      ;
; -0.848 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.019      ; 2.913      ;
; -0.821 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.044      ; 3.021      ;
; -0.811 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.383      ; 2.832      ;
; -0.764 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.044      ; 3.041      ;
; -0.749 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.024      ; 2.956      ;
; -0.701 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.019      ; 2.978      ;
; -0.701 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.042      ; 2.982      ;
; -0.696 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.415      ; 1.739      ;
; -0.679 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.600      ; 2.840      ;
; -0.652 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.383      ; 2.596      ;
; -0.645 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.042      ; 2.933      ;
; -0.644 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.024      ; 2.921      ;
; -0.642 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.415      ; 1.685      ;
; -0.632 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.053      ; 2.836      ;
; -0.628 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.044      ; 2.923      ;
; -0.619 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.057      ; 2.840      ;
; -0.608 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.107      ; 2.817      ;
; -0.596 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.578      ; 2.762      ;
; -0.595 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.358      ; 2.404      ;
; -0.589 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.612      ; 2.766      ;
; -0.569 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.608      ; 2.743      ;
; -0.567 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.027      ; 2.758      ;
; -0.564 ; TGCo:inst|switch_debouncer:inst13|inst2 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.609      ; 2.741      ;
; -0.560 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.415      ; 1.526      ;
; -0.556 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.608      ; 2.727      ;
; -0.553 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.405      ; 2.519      ;
; -0.544 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.357      ; 2.462      ;
; -0.534 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.413      ; 1.588      ;
; -0.525 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.598      ; 2.774      ;
; -0.502 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.580      ; 2.740      ;
; -0.501 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.363      ; 2.452      ;
; -0.501 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.402      ; 2.466      ;
; -0.498 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.027      ; 2.681      ;
; -0.496 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.013      ; 2.656      ;
; -0.489 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.415      ; 1.550      ;
; -0.475 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.363      ; 2.496      ;
; -0.475 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.598      ; 2.729      ;
; -0.469 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.052      ; 2.682      ;
; -0.465 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.054      ; 2.677      ;
; -0.462 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.415      ; 1.505      ;
; -0.442 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.041      ; 3.156      ;
; -0.434 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.019      ; 3.009      ;
; -0.416 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.056      ; 2.632      ;
; -0.413 ; TGCo:inst|MSM:inst|IRL_Capacity[3]      ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.030     ; 0.942      ;
; -0.398 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.380      ; 2.346      ;
; -0.394 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.358      ; 2.415      ;
; -0.394 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.381      ; 2.419      ;
; -0.383 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.018      ; 2.557      ;
; -0.380 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.383      ; 2.419      ;
; -0.378 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.041      ; 2.582      ;
; -0.375 ; TGCo:inst|MSM:inst|IRL_Capacity[2]      ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.030     ; 0.891      ;
; -0.372 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.018      ; 3.056      ;
; -0.369 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.381      ; 2.401      ;
; -0.367 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Control    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.395      ; 2.413      ;
; -0.359 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.422      ; 2.419      ;
; -0.358 ; TGCo:inst|MSM:inst|IRL_Capacity[1]      ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.030     ; 0.887      ;
; -0.353 ; TGCo:inst|MSM:inst|IRL_Capacity[0]      ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.023      ; 0.873      ;
; -0.341 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.052      ; 2.556      ;
; -0.301 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.415      ; 1.267      ;
; -0.292 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.413      ; 1.346      ;
; -0.289 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.392      ; 2.237      ;
; -0.286 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.415      ; 1.252      ;
; -0.262 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.396      ; 2.227      ;
; -0.253 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.446      ; 2.206      ;
; -0.243 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.395      ; 2.203      ;
; -0.224 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.391      ; 2.183      ;
; -0.206 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.415      ; 1.267      ;
; -0.182 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.415      ; 1.243      ;
; -0.176 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.391      ; 2.133      ;
; -0.176 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.393      ; 2.132      ;
; -0.175 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.413      ; 1.229      ;
; -0.171 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.019      ; 2.736      ;
; -0.167 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.366      ; 2.102      ;
; -0.165 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.366      ; 2.092      ;
; -0.072 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.024      ; 2.754      ;
; 0.004  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.044      ; 2.696      ;
; 0.039  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.041      ; 2.665      ;
; 0.068  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.044      ; 2.709      ;
; 0.076  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.027      ; 2.607      ;
; 0.087  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.053      ; 2.617      ;
; 0.088  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.052      ; 2.625      ;
; 0.089  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.024      ; 2.618      ;
; 0.093  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.054      ; 2.619      ;
; 0.096  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.018      ; 2.578      ;
; 0.099  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.056      ; 2.617      ;
; 0.106  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.057      ; 2.615      ;
; 0.109  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.107      ; 2.600      ;
; 0.115  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.027      ; 2.576      ;
; 0.130  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.042      ; 2.651      ;
; 0.136  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.019      ; 2.641      ;
; 0.178  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.024      ; 2.599      ;
; 0.180  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.042      ; 2.608      ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.102 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.500        ; 2.519      ; 4.223      ;
; -0.940 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 1.884      ;
; -0.934 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 1.878      ;
; -0.861 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 1.805      ;
; -0.800 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 1.744      ;
; -0.752 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 1.696      ;
; -0.740 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 1.684      ;
; -0.676 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 1.620      ;
; -0.558 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 1.502      ;
; -0.552 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 1.496      ;
; -0.199 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; 2.519      ; 3.820      ;
; 0.045  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.899      ;
; 0.046  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.898      ;
; 0.051  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.893      ;
; 0.052  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.892      ;
; 0.124  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.820      ;
; 0.125  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.819      ;
; 0.185  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.759      ;
; 0.186  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.758      ;
; 0.227  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.717      ;
; 0.231  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.713      ;
; 0.231  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.713      ;
; 0.233  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.711      ;
; 0.233  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.711      ;
; 0.234  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.710      ;
; 0.237  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.707      ;
; 0.237  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.707      ;
; 0.239  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.705      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.699      ;
; 0.246  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.698      ;
; 0.309  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.635      ;
; 0.310  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.634      ;
; 0.310  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.634      ;
; 0.310  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.634      ;
; 0.312  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.632      ;
; 0.322  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.622      ;
; 0.322  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.622      ;
; 0.365  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.579      ;
; 0.365  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.579      ;
; 0.371  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.573      ;
; 0.371  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.573      ;
; 0.373  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.571      ;
; 0.417  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.527      ;
; 0.418  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.526      ;
; 0.422  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.522      ;
; 0.425  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.519      ;
; 0.462  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.482      ;
; 0.585  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.043     ; 0.359      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.941 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.886      ;
; -0.873 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.818      ;
; -0.739 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.684      ;
; -0.702 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.647      ;
; -0.618 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.563      ;
; -0.613 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.558      ;
; -0.514 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 0.500        ; 1.590      ; 2.686      ;
; -0.501 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 0.500        ; 1.590      ; 2.673      ;
; -0.466 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.411      ;
; -0.464 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.409      ;
; -0.452 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 1.590      ; 2.624      ;
; -0.398 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.343      ;
; -0.398 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.343      ;
; -0.396 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.341      ;
; -0.372 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.317      ;
; -0.356 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.301      ;
; -0.330 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.275      ;
; -0.330 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.275      ;
; -0.330 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.275      ;
; -0.330 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.275      ;
; -0.330 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.275      ;
; -0.323 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.268      ;
; -0.284 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 1.590      ; 2.456      ;
; -0.266 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.211      ;
; -0.262 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.207      ;
; -0.262 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.207      ;
; -0.262 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.207      ;
; -0.262 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.207      ;
; -0.258 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 1.590      ; 2.430      ;
; -0.255 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.200      ;
; -0.246 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.191      ;
; -0.246 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.191      ;
; -0.234 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.179      ;
; -0.234 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.179      ;
; -0.230 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 0.500        ; 1.590      ; 2.402      ;
; -0.225 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.170      ;
; -0.198 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.143      ;
; -0.196 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.141      ;
; -0.196 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.141      ;
; -0.178 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.123      ;
; -0.178 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.123      ;
; -0.178 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.123      ;
; -0.166 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.111      ;
; -0.166 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.111      ;
; -0.166 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.111      ;
; -0.159 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.104      ;
; -0.159 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.104      ;
; -0.141 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.086      ;
; -0.136 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.081      ;
; -0.128 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.073      ;
; -0.128 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.073      ;
; -0.128 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.073      ;
; -0.121 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.066      ;
; -0.117 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.062      ;
; -0.117 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.062      ;
; -0.091 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.036      ;
; -0.091 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.036      ;
; -0.091 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.036      ;
; -0.090 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.035      ;
; -0.087 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.032      ;
; -0.084 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.029      ;
; -0.077 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.022      ;
; -0.077 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.022      ;
; -0.064 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.009      ;
; -0.061 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.006      ;
; -0.061 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.006      ;
; -0.049 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.994      ;
; -0.049 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.994      ;
; -0.049 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.994      ;
; -0.027 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.972      ;
; -0.022 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.967      ;
; -0.019 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.964      ;
; -0.009 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.954      ;
; -0.009 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.954      ;
; -0.009 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.954      ;
; 0.007  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.938      ;
; 0.007  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.938      ;
; 0.007  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.938      ;
; 0.011  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.934      ;
; 0.018  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 1.000        ; 1.590      ; 2.654      ;
; 0.030  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 1.590      ; 2.642      ;
; 0.057  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.888      ;
; 0.062  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.883      ;
; 0.112  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.833      ;
; 0.115  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.830      ;
; 0.122  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.823      ;
; 0.149  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.796      ;
; 0.152  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.793      ;
; 0.209  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.736      ;
; 0.212  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.733      ;
; 0.215  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 1.000        ; 1.590      ; 2.457      ;
; 0.234  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.711      ;
; 0.235  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.710      ;
; 0.265  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 1.000        ; 1.590      ; 2.407      ;
; 0.267  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 1.590      ; 2.405      ;
; 0.270  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 1.590      ; 2.402      ;
; 0.332  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.613      ;
; 0.371  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.574      ;
; 0.408  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.537      ;
; 0.413  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.532      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|IRL_Clock'                                                                                                                                                                                      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                               ; Launch Clock                      ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; -0.897 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.588     ; 1.296      ;
; -0.888 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.291      ;
; -0.886 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 1.288      ;
; -0.826 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.229      ;
; -0.826 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.229      ;
; -0.826 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.229      ;
; -0.819 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 1.224      ;
; -0.819 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 1.224      ;
; -0.819 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 1.224      ;
; -0.785 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.558     ; 1.214      ;
; -0.731 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 1.133      ;
; -0.731 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 1.133      ;
; -0.731 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 1.133      ;
; -0.719 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.122      ;
; -0.679 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.082      ;
; -0.679 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.082      ;
; -0.679 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.082      ;
; -0.679 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.082      ;
; -0.669 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.072      ;
; -0.669 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.072      ;
; -0.669 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.072      ;
; -0.637 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 1.039      ;
; -0.637 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 1.039      ;
; -0.637 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 1.039      ;
; -0.637 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 1.039      ;
; -0.635 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 1.037      ;
; -0.635 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 1.037      ;
; -0.635 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 1.037      ;
; -0.635 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 1.037      ;
; -0.627 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.030      ;
; -0.627 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.030      ;
; -0.627 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.030      ;
; -0.627 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 1.030      ;
; -0.586 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.991      ;
; -0.586 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.991      ;
; -0.586 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.991      ;
; -0.580 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.650     ; 0.917      ;
; -0.580 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.650     ; 0.917      ;
; -0.579 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.588     ; 0.978      ;
; -0.579 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.588     ; 0.978      ;
; -0.579 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.984      ;
; -0.579 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.984      ;
; -0.579 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.984      ;
; -0.579 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.984      ;
; -0.570 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 0.973      ;
; -0.570 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 0.973      ;
; -0.568 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 0.970      ;
; -0.568 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 0.970      ;
; -0.563 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.574     ; 0.976      ;
; -0.553 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.958      ;
; -0.553 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.958      ;
; -0.553 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.958      ;
; -0.553 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.958      ;
; -0.543 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.576     ; 0.954      ;
; -0.528 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 0.930      ;
; -0.528 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 0.930      ;
; -0.528 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 0.930      ;
; -0.528 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.585     ; 0.930      ;
; -0.479 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.884      ;
; -0.479 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.884      ;
; -0.479 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.884      ;
; -0.479 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.884      ;
; -0.474 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.879      ;
; -0.474 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.879      ;
; -0.474 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.879      ;
; -0.474 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.582     ; 0.879      ;
; -0.467 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.558     ; 0.896      ;
; -0.467 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.558     ; 0.896      ;
; -0.454 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.577     ; 0.864      ;
; -0.444 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 1.390      ;
; -0.444 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 1.390      ;
; -0.421 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.566     ; 0.842      ;
; -0.419 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.566     ; 0.840      ;
; -0.409 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.558     ; 0.838      ;
; -0.409 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.566     ; 0.830      ;
; -0.407 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 1.353      ;
; -0.407 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 1.353      ;
; -0.401 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 0.804      ;
; -0.401 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.584     ; 0.804      ;
; -0.395 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.576     ; 0.806      ;
; -0.352 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 1.298      ;
; -0.352 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 1.298      ;
; -0.308 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.594     ; 0.701      ;
; -0.308 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.594     ; 0.701      ;
; -0.303 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.574     ; 0.716      ;
; -0.295 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.594     ; 0.688      ;
; -0.289 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.594     ; 0.682      ;
; -0.287 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.650     ; 0.624      ;
; -0.287 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.650     ; 0.624      ;
; -0.286 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.597     ; 0.676      ;
; -0.284 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.597     ; 0.674      ;
; -0.227 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.597     ; 0.617      ;
; -0.226 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.597     ; 0.616      ;
; 0.119  ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 0.827      ;
; 0.156  ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 0.790      ;
; 0.211  ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 0.735      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|inst5'                                                                                                                                     ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.851 ; TGCo:inst|IRL_Machine:inst3|inst9 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock          ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -1.005     ; 0.843      ;
; -0.022 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.500        ; 0.624      ; 1.248      ;
; -0.011 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -0.024     ; 0.994      ;
; -0.006 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.500        ; 0.624      ; 1.232      ;
; 0.131  ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -0.022     ; 0.854      ;
; 0.577  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; 0.624      ; 1.149      ;
; 0.600  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; 0.624      ; 1.126      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.832 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.777      ;
; -0.753 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.698      ;
; -0.681 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.626      ;
; -0.635 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.500        ; 1.663      ; 2.890      ;
; -0.620 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.565      ;
; -0.565 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.510      ;
; -0.561 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.506      ;
; -0.494 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.439      ;
; -0.456 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.401      ;
; -0.370 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.315      ;
; -0.026 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.971      ;
; -0.024 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.969      ;
; 0.053  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.892      ;
; 0.055  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.890      ;
; 0.094  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; 1.663      ; 2.661      ;
; 0.125  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.820      ;
; 0.127  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.818      ;
; 0.157  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.788      ;
; 0.158  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.787      ;
; 0.161  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.784      ;
; 0.186  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.759      ;
; 0.188  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.757      ;
; 0.236  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.709      ;
; 0.237  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.708      ;
; 0.240  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.705      ;
; 0.241  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.704      ;
; 0.243  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.702      ;
; 0.245  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.700      ;
; 0.247  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.698      ;
; 0.308  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.637      ;
; 0.309  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.636      ;
; 0.312  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.633      ;
; 0.312  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.633      ;
; 0.314  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.631      ;
; 0.330  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.615      ;
; 0.333  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.612      ;
; 0.342  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.603      ;
; 0.350  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.595      ;
; 0.369  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.576      ;
; 0.370  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.575      ;
; 0.373  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.572      ;
; 0.418  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.527      ;
; 0.420  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.525      ;
; 0.424  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.521      ;
; 0.468  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.477      ;
; 0.484  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.461      ;
; 0.484  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.461      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.746 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.692      ;
; -0.653 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.599      ;
; -0.578 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.524      ;
; -0.576 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.500        ; 1.640      ; 2.818      ;
; -0.518 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.464      ;
; -0.473 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.419      ;
; -0.460 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.406      ;
; -0.390 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.336      ;
; -0.250 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.196      ;
; -0.215 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.161      ;
; -0.038 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.984      ;
; -0.037 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.983      ;
; 0.055  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.891      ;
; 0.056  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.890      ;
; 0.130  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.816      ;
; 0.131  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.815      ;
; 0.141  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.805      ;
; 0.143  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.803      ;
; 0.145  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.801      ;
; 0.190  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.756      ;
; 0.191  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.755      ;
; 0.210  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; 1.640      ; 2.532      ;
; 0.234  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.712      ;
; 0.235  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.711      ;
; 0.236  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.710      ;
; 0.236  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.710      ;
; 0.238  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.708      ;
; 0.248  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.698      ;
; 0.249  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.697      ;
; 0.309  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.637      ;
; 0.311  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.635      ;
; 0.313  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.633      ;
; 0.318  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.628      ;
; 0.319  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.627      ;
; 0.334  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.612      ;
; 0.336  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.610      ;
; 0.347  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.599      ;
; 0.369  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.577      ;
; 0.371  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.575      ;
; 0.373  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.573      ;
; 0.418  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.528      ;
; 0.419  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.527      ;
; 0.427  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.519      ;
; 0.428  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.518      ;
; 0.472  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.474      ;
; 0.479  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.467      ;
; 0.479  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.467      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -0.670 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.616      ;
; -0.668 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.614      ;
; -0.593 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.539      ;
; -0.533 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.479      ;
; -0.483 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.429      ;
; -0.482 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.500        ; 1.641      ; 2.725      ;
; -0.465 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.411      ;
; -0.415 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.361      ;
; -0.287 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.233      ;
; -0.280 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.226      ;
; -0.013 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.959      ;
; -0.013 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.959      ;
; -0.011 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.957      ;
; -0.011 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.957      ;
; 0.048  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.898      ;
; 0.050  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.896      ;
; 0.064  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.882      ;
; 0.064  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.882      ;
; 0.124  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.822      ;
; 0.124  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.822      ;
; 0.125  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.821      ;
; 0.185  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.761      ;
; 0.228  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.718      ;
; 0.229  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.717      ;
; 0.230  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.716      ;
; 0.231  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.715      ;
; 0.235  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.711      ;
; 0.236  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; 1.641      ; 2.507      ;
; 0.243  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.703      ;
; 0.253  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.693      ;
; 0.303  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.643      ;
; 0.305  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.641      ;
; 0.306  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.640      ;
; 0.332  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.614      ;
; 0.333  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.613      ;
; 0.334  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.612      ;
; 0.345  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.601      ;
; 0.347  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.599      ;
; 0.365  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.581      ;
; 0.366  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.580      ;
; 0.397  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.549      ;
; 0.401  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.545      ;
; 0.414  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.532      ;
; 0.415  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.531      ;
; 0.466  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.480      ;
; 0.475  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.471      ;
; 0.477  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.469      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.659 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.605      ;
; -0.656 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.602      ;
; -0.577 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.523      ;
; -0.532 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.500        ; 1.626      ; 2.760      ;
; -0.516 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.462      ;
; -0.466 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.412      ;
; -0.454 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.400      ;
; -0.391 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.337      ;
; -0.250 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.196      ;
; -0.215 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.161      ;
; 0.042  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.904      ;
; 0.045  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.901      ;
; 0.115  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.831      ;
; 0.124  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.822      ;
; 0.185  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.761      ;
; 0.217  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.729      ;
; 0.221  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.725      ;
; 0.222  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.724      ;
; 0.223  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; 1.626      ; 2.505      ;
; 0.224  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.722      ;
; 0.225  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.721      ;
; 0.226  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.720      ;
; 0.227  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.719      ;
; 0.229  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.717      ;
; 0.230  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.716      ;
; 0.235  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.711      ;
; 0.247  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.699      ;
; 0.303  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.643      ;
; 0.304  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.642      ;
; 0.308  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.638      ;
; 0.309  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.637      ;
; 0.310  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.636      ;
; 0.343  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.603      ;
; 0.347  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.599      ;
; 0.364  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.582      ;
; 0.365  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.581      ;
; 0.369  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.577      ;
; 0.370  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.576      ;
; 0.410  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.536      ;
; 0.413  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.533      ;
; 0.414  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.532      ;
; 0.417  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.529      ;
; 0.425  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.521      ;
; 0.429  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.517      ;
; 0.480  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.466      ;
; 0.557  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.389      ;
; 0.557  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.389      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -0.618 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.564      ;
; -0.616 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.562      ;
; -0.540 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.486      ;
; -0.481 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.427      ;
; -0.434 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.380      ;
; -0.420 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.500        ; 1.644      ; 2.666      ;
; -0.413 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.359      ;
; -0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.301      ;
; -0.244 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.190      ;
; -0.236 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.182      ;
; 0.046  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.900      ;
; 0.047  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.899      ;
; 0.048  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.898      ;
; 0.049  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.897      ;
; 0.124  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.822      ;
; 0.125  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.821      ;
; 0.183  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.763      ;
; 0.184  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.762      ;
; 0.211  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.735      ;
; 0.230  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.716      ;
; 0.231  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.715      ;
; 0.233  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.713      ;
; 0.235  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.711      ;
; 0.235  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.711      ;
; 0.236  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.710      ;
; 0.237  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.709      ;
; 0.238  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.708      ;
; 0.251  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.695      ;
; 0.252  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.694      ;
; 0.303  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.643      ;
; 0.309  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.637      ;
; 0.310  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.636      ;
; 0.311  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.635      ;
; 0.312  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; 1.644      ; 2.434      ;
; 0.313  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.633      ;
; 0.314  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.632      ;
; 0.332  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.614      ;
; 0.345  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.601      ;
; 0.370  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.576      ;
; 0.372  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.574      ;
; 0.373  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.573      ;
; 0.417  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.529      ;
; 0.419  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.527      ;
; 0.427  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.519      ;
; 0.427  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.519      ;
; 0.480  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.466      ;
; 0.483  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.463      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.419 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.500        ; 1.425      ; 2.446      ;
; -0.404 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 1.350      ;
; -0.385 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 1.331      ;
; -0.323 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 1.269      ;
; -0.237 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 1.183      ;
; 0.224  ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.722      ;
; 0.270  ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; 1.425      ; 2.257      ;
; 0.379  ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.567      ;
; 0.406  ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.540      ;
; 0.409  ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.537      ;
; 0.560  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.386      ;
; 0.562  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.384      ;
; 0.587  ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.359      ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|TGC_Machine:inst6|inst2'                                                                                                                                                                        ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                            ; Launch Clock                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.133 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.128      ; 2.366      ;
; 0.153 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.128      ; 2.386      ;
; 0.186 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.137      ; 2.428      ;
; 0.193 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.126      ; 2.424      ;
; 0.200 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.194      ; 2.499      ;
; 0.231 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.110      ; 2.446      ;
; 0.252 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.141      ; 2.498      ;
; 0.255 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.101      ; 2.461      ;
; 0.266 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.102      ; 2.473      ;
; 0.268 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.141      ; 2.514      ;
; 0.272 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.138      ; 2.515      ;
; 0.277 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.138      ; 2.520      ;
; 0.278 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.108      ; 2.491      ;
; 0.280 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.129      ; 2.514      ;
; 0.283 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.137      ; 2.525      ;
; 0.287 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.111      ; 2.503      ;
; 0.289 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.126      ; 2.520      ;
; 0.299 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.108      ; 2.512      ;
; 0.311 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.102      ; 2.518      ;
; 0.334 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.125      ; 2.564      ;
; 0.341 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.096      ; 2.542      ;
; 0.423 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.486      ; 1.919      ;
; 0.436 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.107      ; 2.648      ;
; 0.439 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.570      ; 2.019      ;
; 0.479 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.504      ; 1.993      ;
; 0.497 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.575      ; 1.092      ;
; 0.497 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.504      ; 2.011      ;
; 0.506 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.517      ; 2.033      ;
; 0.513 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.502      ; 2.025      ;
; 0.514 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.487      ; 2.011      ;
; 0.520 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.514      ; 2.044      ;
; 0.521 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.514      ; 2.045      ;
; 0.522 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.513      ; 2.045      ;
; 0.532 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Control    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.517      ; 2.059      ;
; 0.532 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.542      ; 2.084      ;
; 0.549 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.573      ; 1.142      ;
; 0.553 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.502      ; 2.065      ;
; 0.559 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.513      ; 2.082      ;
; 0.563 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.517      ; 2.090      ;
; 0.567 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.478      ; 2.055      ;
; 0.569 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.573      ; 1.162      ;
; 0.573 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.575      ; 1.168      ;
; 0.575 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.478      ; 2.063      ;
; 0.577 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.484      ; 2.071      ;
; 0.582 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.575      ; 1.177      ;
; 0.583 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.505      ; 2.098      ;
; 0.591 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.575      ; 1.186      ;
; 0.604 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.520      ; 2.134      ;
; 0.608 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.710      ; 2.328      ;
; 0.610 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.472      ; 2.092      ;
; 0.611 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.725      ; 2.346      ;
; 0.613 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.477      ; 2.100      ;
; 0.616 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.720      ; 2.346      ;
; 0.616 ; TGCo:inst|switch_debouncer:inst13|inst2 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.722      ; 2.348      ;
; 0.617 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.524      ; 2.151      ;
; 0.619 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.721      ; 2.350      ;
; 0.620 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.501      ; 2.131      ;
; 0.641 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.692      ; 2.343      ;
; 0.643 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.484      ; 2.137      ;
; 0.643 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.102      ; 2.860      ;
; 0.647 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.710      ; 2.367      ;
; 0.650 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.690      ; 2.350      ;
; 0.660 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.128      ; 2.413      ;
; 0.671 ; TGCo:inst|MSM:inst|IRL_Capacity[0]      ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.086      ; 0.757      ;
; 0.678 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.128      ; 2.431      ;
; 0.687 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.576      ; 1.283      ;
; 0.694 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.126      ; 2.445      ;
; 0.697 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.137      ; 2.459      ;
; 0.709 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.101      ; 2.925      ;
; 0.714 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.712      ; 2.436      ;
; 0.724 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.680      ; 2.414      ;
; 0.726 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.101      ; 2.452      ;
; 0.732 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.125      ; 2.482      ;
; 0.744 ; TGCo:inst|MSM:inst|IRL_Capacity[1]      ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.031      ; 0.775      ;
; 0.744 ; TGCo:inst|MSM:inst|IRL_Capacity[2]      ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.032      ; 0.776      ;
; 0.757 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.141      ; 2.523      ;
; 0.764 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.129      ; 2.518      ;
; 0.766 ; TGCo:inst|MSM:inst|IRL_Capacity[3]      ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.029      ; 0.795      ;
; 0.794 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.125      ; 3.034      ;
; 0.808 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.575      ; 1.403      ;
; 0.810 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.138      ; 2.573      ;
; 0.816 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.137      ; 2.578      ;
; 0.826 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.575      ; 1.421      ;
; 0.834 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.111      ; 2.570      ;
; 0.842 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.573      ; 1.435      ;
; 0.880 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.576      ; 1.476      ;
; 0.887 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.194      ; 2.706      ;
; 0.892 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.110      ; 2.627      ;
; 0.912 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.576      ; 1.508      ;
; 0.923 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.102      ; 2.650      ;
; 0.962 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.138      ; 2.725      ;
; 0.963 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.141      ; 2.729      ;
; 0.976 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.483      ; 2.469      ;
; 1.061 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.108      ; 2.794      ;
; 1.077 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.126      ; 2.828      ;
; 1.090 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.108      ; 2.823      ;
; 1.096 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.102      ; 2.823      ;
; 1.122 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.096      ; 2.843      ;
; 1.238 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.107      ; 2.970      ;
; 1.500 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.102      ; 3.217      ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.169 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.429      ; 0.703      ;
; 0.750 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -0.500       ; 0.429      ; 0.784      ;
; 0.954 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.033      ; 0.997      ;
; 0.997 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.042     ; 0.965      ;
; 1.451 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.190     ; 1.261      ;
; 1.496 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.170     ; 1.326      ;
; 1.646 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.190     ; 1.456      ;
; 1.651 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.023     ; 1.628      ;
; 1.661 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.190     ; 1.471      ;
; 1.673 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.227     ; 1.446      ;
; 1.706 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.145     ; 1.561      ;
; 1.716 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.227     ; 1.489      ;
; 1.813 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.145     ; 1.668      ;
; 1.853 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.209     ; 1.644      ;
; 1.856 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.285     ; 1.571      ;
; 1.869 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.227     ; 1.642      ;
; 1.911 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.299     ; 1.612      ;
; 1.917 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.145     ; 1.772      ;
; 2.002 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.299     ; 1.703      ;
; 2.010 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.299     ; 1.711      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.180 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.314      ;
; 0.280 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.407      ;
; 0.294 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.421      ;
; 0.296 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.423      ;
; 0.298 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.425      ;
; 0.362 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.489      ;
; 0.362 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.489      ;
; 0.362 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.489      ;
; 0.368 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.495      ;
; 0.368 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.495      ;
; 0.383 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.510      ;
; 0.384 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.511      ;
; 0.409 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.536      ;
; 0.410 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.537      ;
; 0.410 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.537      ;
; 0.410 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.537      ;
; 0.411 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.538      ;
; 0.452 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.579      ;
; 0.454 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.581      ;
; 0.459 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.586      ;
; 0.461 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.588      ;
; 0.464 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.591      ;
; 0.464 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.591      ;
; 0.464 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.591      ;
; 0.464 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.591      ;
; 0.464 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.591      ;
; 0.464 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.591      ;
; 0.475 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.602      ;
; 0.523 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.650      ;
; 0.525 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.652      ;
; 0.571 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.698      ;
; 0.573 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.700      ;
; 0.625 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.752      ;
; 0.625 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.752      ;
; 0.627 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.754      ;
; 0.627 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 0.754      ;
; 0.687 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 2.635      ; 3.521      ;
; 1.096 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 1.223      ;
; 1.102 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 1.229      ;
; 1.219 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 1.346      ;
; 1.262 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 1.389      ;
; 1.269 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 1.396      ;
; 1.333 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 1.460      ;
; 1.381 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 1.508      ;
; 1.435 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 1.562      ;
; 1.435 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.043      ; 1.562      ;
; 1.556 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; -0.500       ; 2.635      ; 3.890      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock'                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.266 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.392      ;
; 0.271 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.397      ;
; 0.299 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.425      ;
; 0.302 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.428      ;
; 0.310 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.436      ;
; 0.365 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.491      ;
; 0.372 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.498      ;
; 0.398 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 1.652      ; 2.269      ;
; 0.402 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 0.000        ; 1.652      ; 2.273      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 1.652      ; 2.274      ;
; 0.420 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 0.000        ; 1.652      ; 2.291      ;
; 0.460 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.587      ;
; 0.467 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.593      ;
; 0.467 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.593      ;
; 0.524 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.650      ;
; 0.526 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.652      ;
; 0.544 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.670      ;
; 0.546 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.672      ;
; 0.568 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.694      ;
; 0.578 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.704      ;
; 0.643 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.769      ;
; 0.645 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.771      ;
; 0.655 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.781      ;
; 0.656 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 1.652      ; 2.527      ;
; 0.670 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 0.000        ; 1.652      ; 2.541      ;
; 0.675 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.801      ;
; 0.678 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.804      ;
; 0.698 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.824      ;
; 0.703 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.829      ;
; 0.705 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.831      ;
; 0.762 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.888      ;
; 0.762 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.888      ;
; 0.762 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.888      ;
; 0.770 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.896      ;
; 0.770 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.896      ;
; 0.770 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.896      ;
; 0.771 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.897      ;
; 0.783 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.909      ;
; 0.791 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.917      ;
; 0.793 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.919      ;
; 0.797 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.923      ;
; 0.827 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.953      ;
; 0.827 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.953      ;
; 0.828 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.954      ;
; 0.835 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.961      ;
; 0.835 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.961      ;
; 0.857 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.983      ;
; 0.875 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.001      ;
; 0.875 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.001      ;
; 0.875 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.001      ;
; 0.890 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.016      ;
; 0.893 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.019      ;
; 0.893 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.019      ;
; 0.893 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.019      ;
; 0.895 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.021      ;
; 0.895 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.021      ;
; 0.895 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.021      ;
; 0.898 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; -0.500       ; 1.652      ; 2.269      ;
; 0.913 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.039      ;
; 0.914 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.040      ;
; 0.914 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.040      ;
; 0.914 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.040      ;
; 0.917 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 1.652      ; 2.288      ;
; 0.919 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.045      ;
; 0.919 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.045      ;
; 0.919 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.045      ;
; 0.940 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.066      ;
; 0.940 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.066      ;
; 0.949 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 1.652      ; 2.320      ;
; 0.950 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.076      ;
; 0.960 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.086      ;
; 0.960 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.086      ;
; 0.979 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.105      ;
; 0.979 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.105      ;
; 0.984 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.110      ;
; 0.984 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.110      ;
; 0.994 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.120      ;
; 0.994 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.120      ;
; 0.994 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.120      ;
; 0.995 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.121      ;
; 1.003 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.129      ;
; 1.012 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.138      ;
; 1.054 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.180      ;
; 1.054 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.180      ;
; 1.054 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.180      ;
; 1.059 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.185      ;
; 1.059 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.185      ;
; 1.072 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.198      ;
; 1.101 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.227      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.264 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.390      ;
; 0.276 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.402      ;
; 0.295 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.421      ;
; 0.299 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.426      ;
; 0.361 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.487      ;
; 0.362 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.488      ;
; 0.363 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.489      ;
; 0.364 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.490      ;
; 0.372 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.498      ;
; 0.375 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.501      ;
; 0.377 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.503      ;
; 0.408 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.534      ;
; 0.409 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.535      ;
; 0.410 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.536      ;
; 0.411 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.537      ;
; 0.412 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.538      ;
; 0.451 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.578      ;
; 0.458 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.585      ;
; 0.462 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 1.743      ; 2.414      ;
; 0.464 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.591      ;
; 0.466 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.592      ;
; 0.523 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.649      ;
; 0.524 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.650      ;
; 0.527 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.654      ;
; 0.529 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.655      ;
; 0.571 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.697      ;
; 0.572 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.698      ;
; 0.625 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.751      ;
; 0.626 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.752      ;
; 0.688 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.814      ;
; 0.689 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.815      ;
; 0.929 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.055      ;
; 1.002 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.128      ;
; 1.050 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.176      ;
; 1.093 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.219      ;
; 1.100 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.226      ;
; 1.163 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; -0.500       ; 1.743      ; 2.615      ;
; 1.165 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.291      ;
; 1.213 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.339      ;
; 1.267 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.393      ;
; 1.330 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.456      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'                                                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.314      ;
; 0.196 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.321      ;
; 0.198 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.323      ;
; 0.309 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.434      ;
; 0.312 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.437      ;
; 0.361 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.486      ;
; 0.368 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 1.495      ; 2.062      ;
; 0.477 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.602      ;
; 0.858 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.983      ;
; 0.930 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 1.055      ;
; 0.970 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 1.095      ;
; 0.983 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 1.108      ;
; 1.031 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; -0.500       ; 1.495      ; 2.225      ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.314      ;
; 0.267 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.392      ;
; 0.269 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.394      ;
; 0.294 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.420      ;
; 0.299 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.424      ;
; 0.302 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.427      ;
; 0.363 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.488      ;
; 0.364 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 1.723      ; 2.286      ;
; 0.365 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.490      ;
; 0.366 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.491      ;
; 0.372 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.497      ;
; 0.377 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.502      ;
; 0.378 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.503      ;
; 0.409 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.534      ;
; 0.411 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.536      ;
; 0.412 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.539      ;
; 0.414 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.539      ;
; 0.454 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.579      ;
; 0.454 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.579      ;
; 0.464 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.589      ;
; 0.465 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.590      ;
; 0.465 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.590      ;
; 0.466 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.591      ;
; 0.466 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.591      ;
; 0.467 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.592      ;
; 0.468 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.593      ;
; 0.469 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.594      ;
; 0.489 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.614      ;
; 0.528 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.653      ;
; 0.528 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.653      ;
; 0.574 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.699      ;
; 0.574 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.699      ;
; 0.629 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.754      ;
; 0.629 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.754      ;
; 0.631 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.756      ;
; 0.631 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.756      ;
; 0.890 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.015      ;
; 0.897 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.022      ;
; 1.009 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.134      ;
; 1.049 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.174      ;
; 1.060 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.185      ;
; 1.067 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; -0.500       ; 1.723      ; 2.489      ;
; 1.123 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.248      ;
; 1.169 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.294      ;
; 1.224 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.349      ;
; 1.226 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.351      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.314      ;
; 0.272 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.397      ;
; 0.273 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.398      ;
; 0.280 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.405      ;
; 0.304 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.430      ;
; 0.325 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.450      ;
; 0.363 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.488      ;
; 0.369 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.494      ;
; 0.370 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.495      ;
; 0.371 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 1.720      ; 2.290      ;
; 0.373 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.498      ;
; 0.374 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.499      ;
; 0.376 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.501      ;
; 0.377 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.502      ;
; 0.419 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.544      ;
; 0.420 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.545      ;
; 0.420 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.545      ;
; 0.428 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.553      ;
; 0.453 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.578      ;
; 0.463 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.588      ;
; 0.473 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.598      ;
; 0.474 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.599      ;
; 0.475 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.600      ;
; 0.476 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.601      ;
; 0.482 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.607      ;
; 0.532 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.657      ;
; 0.540 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.665      ;
; 0.570 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.695      ;
; 0.578 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.703      ;
; 0.586 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.711      ;
; 0.616 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.741      ;
; 0.632 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.757      ;
; 0.634 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.759      ;
; 0.640 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.765      ;
; 0.642 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.767      ;
; 0.670 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.795      ;
; 0.672 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.797      ;
; 0.869 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.994      ;
; 0.873 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.998      ;
; 1.000 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.125      ;
; 1.033 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.158      ;
; 1.043 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.168      ;
; 1.061 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; -0.500       ; 1.720      ; 2.480      ;
; 1.112 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.237      ;
; 1.158 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.283      ;
; 1.212 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.337      ;
; 1.214 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.339      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.314      ;
; 0.270 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.395      ;
; 0.270 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.395      ;
; 0.271 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.396      ;
; 0.294 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.420      ;
; 0.300 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.426      ;
; 0.365 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.490      ;
; 0.366 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.491      ;
; 0.367 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.492      ;
; 0.369 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 1.719      ; 2.287      ;
; 0.370 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.495      ;
; 0.370 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.495      ;
; 0.372 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.497      ;
; 0.406 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.531      ;
; 0.408 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.533      ;
; 0.411 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.536      ;
; 0.412 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.537      ;
; 0.413 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.538      ;
; 0.455 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.580      ;
; 0.457 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.582      ;
; 0.461 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.586      ;
; 0.463 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.588      ;
; 0.467 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.592      ;
; 0.468 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.593      ;
; 0.469 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.594      ;
; 0.522 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.647      ;
; 0.524 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.649      ;
; 0.538 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.663      ;
; 0.539 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.664      ;
; 0.540 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.665      ;
; 0.568 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.693      ;
; 0.570 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.695      ;
; 0.624 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.749      ;
; 0.626 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.751      ;
; 0.695 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.820      ;
; 0.697 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.822      ;
; 0.822 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.947      ;
; 0.865 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.990      ;
; 0.977 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.102      ;
; 1.026 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.151      ;
; 1.032 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.157      ;
; 1.093 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.218      ;
; 1.139 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.264      ;
; 1.148 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; -0.500       ; 1.719      ; 2.566      ;
; 1.195 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.320      ;
; 1.266 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.391      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.314      ;
; 0.200 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.325      ;
; 0.273 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.398      ;
; 0.294 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.419      ;
; 0.303 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.429      ;
; 0.307 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.433      ;
; 0.313 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.438      ;
; 0.363 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 1.705      ; 2.267      ;
; 0.364 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.489      ;
; 0.366 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.491      ;
; 0.368 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.493      ;
; 0.368 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.493      ;
; 0.369 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.494      ;
; 0.373 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.498      ;
; 0.412 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.537      ;
; 0.414 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.539      ;
; 0.414 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.539      ;
; 0.416 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.541      ;
; 0.417 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.542      ;
; 0.457 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.582      ;
; 0.463 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.588      ;
; 0.465 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.590      ;
; 0.467 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.592      ;
; 0.469 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.594      ;
; 0.470 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.595      ;
; 0.473 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.598      ;
; 0.475 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.600      ;
; 0.477 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.602      ;
; 0.478 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.603      ;
; 0.527 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.652      ;
; 0.546 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.671      ;
; 0.575 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.700      ;
; 0.598 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.723      ;
; 0.628 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.753      ;
; 0.636 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.761      ;
; 0.828 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.953      ;
; 0.872 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.997      ;
; 0.983 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.108      ;
; 1.026 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.151      ;
; 1.032 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.157      ;
; 1.096 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.221      ;
; 1.112 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; -0.500       ; 1.705      ; 2.516      ;
; 1.144 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.269      ;
; 1.197 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.322      ;
; 1.205 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.330      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|TLCF_Clock'                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                   ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.201 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.307      ;
; 0.275 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.156      ; 0.515      ;
; 0.319 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.046      ; 0.449      ;
; 0.341 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.450      ;
; 0.374 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.057      ; 0.515      ;
; 0.417 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.525      ;
; 0.493 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 0.600      ;
; 0.494 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 0.620      ;
; 0.513 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.619      ;
; 0.550 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 0.657      ;
; 0.557 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.666      ;
; 0.570 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.679      ;
; 0.570 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.679      ;
; 0.578 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 0.685      ;
; 0.584 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.690      ;
; 0.584 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.690      ;
; 0.637 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.746      ;
; 0.645 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 0.742      ;
; 0.648 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.011      ; 0.743      ;
; 0.654 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.763      ;
; 0.656 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.762      ;
; 0.667 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.773      ;
; 0.685 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 0.792      ;
; 0.711 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.819      ;
; 0.720 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.829      ;
; 0.728 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.837      ;
; 0.743 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.057      ; 0.884      ;
; 0.755 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.156      ; 0.995      ;
; 0.761 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.046      ; 0.891      ;
; 0.762 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.868      ;
; 0.770 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 0.877      ;
; 0.773 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.238      ; 1.105      ;
; 0.792 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 0.899      ;
; 0.793 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.057      ; 0.934      ;
; 0.804 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.015      ; 0.903      ;
; 0.806 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.912      ;
; 0.815 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.156      ; 1.055      ;
; 0.835 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.011      ; 0.930      ;
; 0.836 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.944      ;
; 0.839 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.046      ; 0.969      ;
; 0.851 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.260      ; 1.205      ;
; 0.855 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.964      ;
; 0.863 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 0.960      ;
; 0.875 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.163      ; 1.132      ;
; 0.875 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.984      ;
; 0.887 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.011      ; 0.982      ;
; 0.888 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.996      ;
; 0.893 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 1.002      ;
; 0.902 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 1.011      ;
; 0.912 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.298      ; 1.304      ;
; 0.912 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.260      ; 1.266      ;
; 0.913 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 1.039      ;
; 0.920 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.094     ; 0.910      ;
; 0.924 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.094     ; 0.914      ;
; 0.926 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.213      ; 1.233      ;
; 0.929 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.015      ; 1.028      ;
; 0.939 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.373      ; 1.406      ;
; 0.941 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 1.038      ;
; 0.947 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.015      ; 1.046      ;
; 0.949 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.138      ; 1.181      ;
; 0.950 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.185      ; 1.229      ;
; 0.973 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.298      ; 1.365      ;
; 0.975 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.260      ; 1.329      ;
; 0.984 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.094     ; 0.974      ;
; 1.000 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.373      ; 1.467      ;
; 1.011 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.185      ; 1.290      ;
; 1.022 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.283      ; 1.399      ;
; 1.035 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.222      ; 1.351      ;
; 1.049 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.358      ; 1.501      ;
; 1.056 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.297      ; 1.447      ;
; 1.070 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 1.178      ;
; 1.074 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.185      ; 1.353      ;
; 1.090 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.213      ; 1.397      ;
; 1.113 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.138      ; 1.345      ;
; 1.147 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 1.273      ;
; 1.148 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.213      ; 1.455      ;
; 1.171 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.138      ; 1.403      ;
; 1.203 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.222      ; 1.519      ;
; 1.224 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.297      ; 1.615      ;
; 1.229 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.222      ; 1.545      ;
; 1.250 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.297      ; 1.641      ;
; 1.258 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.085      ; 1.437      ;
; 1.281 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.010      ; 1.385      ;
; 1.290 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 1.396      ;
; 1.319 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 1.427      ;
; 1.364 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.298      ; 1.756      ;
; 1.385 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.205      ; 1.684      ;
; 1.391 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.373      ; 1.858      ;
; 1.406 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.280      ; 1.780      ;
; 1.600 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.790     ; 0.904      ;
; 1.601 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.910     ; 0.785      ;
; 1.665 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.790     ; 0.969      ;
; 1.713 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.063     ; 0.744      ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|inst5'                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.213 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.661      ; 1.073      ;
; 0.226 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.661      ; 1.086      ;
; 0.642 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.022      ; 0.748      ;
; 0.763 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.024      ; 0.871      ;
; 0.775 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; -0.500       ; 0.661      ; 1.135      ;
; 0.842 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; -0.500       ; 0.661      ; 1.202      ;
; 1.535 ; TGCo:inst|IRL_Machine:inst3|inst9 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock          ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; -0.892     ; 0.737      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.300 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.040      ; 0.424      ;
; 0.306 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 1.993      ; 2.498      ;
; 0.330 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.040      ; 0.454      ;
; 0.341 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.423      ; 0.963      ;
; 0.348 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 1.993      ; 2.540      ;
; 0.478 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.501      ; 1.178      ;
; 0.517 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.048     ; 0.553      ;
; 0.557 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.030      ; 0.671      ;
; 0.651 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.027      ; 0.762      ;
; 0.776 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.105      ; 0.965      ;
; 0.906 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 1.993      ; 2.598      ;
; 0.929 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 1.993      ; 2.621      ;
; 0.936 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 0.423      ; 1.058      ;
; 1.018 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.040      ; 1.142      ;
; 1.031 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.040      ; 1.155      ;
; 1.057 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.040      ; 1.181      ;
; 1.114 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 0.501      ; 1.314      ;
; 1.242 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.049      ; 1.385      ;
; 1.253 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.118     ; 1.229      ;
; 1.290 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.029     ; 1.355      ;
; 1.297 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.073     ; 1.318      ;
; 1.297 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.196     ; 1.195      ;
; 1.301 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.098     ; 1.297      ;
; 1.310 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.176     ; 1.228      ;
; 1.345 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.151     ; 1.288      ;
; 1.377 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.155     ; 1.316      ;
; 1.404 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.073     ; 1.425      ;
; 1.420 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.155     ; 1.359      ;
; 1.433 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.291     ; 1.236      ;
; 1.438 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.233     ; 1.299      ;
; 1.452 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.151     ; 1.395      ;
; 1.456 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.118     ; 1.432      ;
; 1.460 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.196     ; 1.358      ;
; 1.471 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.118     ; 1.447      ;
; 1.475 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.196     ; 1.373      ;
; 1.481 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.233     ; 1.342      ;
; 1.488 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.213     ; 1.369      ;
; 1.488 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.305     ; 1.277      ;
; 1.508 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.073     ; 1.529      ;
; 1.543 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.227     ; 1.410      ;
; 1.556 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.151     ; 1.499      ;
; 1.557 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.137     ; 1.514      ;
; 1.573 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.155     ; 1.512      ;
; 1.579 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.305     ; 1.368      ;
; 1.587 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.305     ; 1.376      ;
; 1.618 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.215     ; 1.497      ;
; 1.634 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.233     ; 1.495      ;
; 1.634 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.227     ; 1.501      ;
; 1.642 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.227     ; 1.509      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|IRL_Clock'                                                                                                                                                                                      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                               ; Launch Clock                      ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; 0.517 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 0.642      ;
; 0.555 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 0.680      ;
; 0.563 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 0.688      ;
; 0.666 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 0.791      ;
; 0.719 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 0.844      ;
; 0.779 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 0.904      ;
; 0.781 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 0.906      ;
; 0.854 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.438     ; 0.520      ;
; 0.855 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.438     ; 0.521      ;
; 0.899 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 1.024      ;
; 0.912 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.434     ; 0.582      ;
; 0.912 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.488     ; 0.528      ;
; 0.912 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.488     ; 0.528      ;
; 0.918 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.434     ; 0.588      ;
; 0.923 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.437     ; 0.590      ;
; 0.925 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.437     ; 0.592      ;
; 0.939 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.433     ; 0.610      ;
; 0.940 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.433     ; 0.611      ;
; 1.008 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.408     ; 0.704      ;
; 1.009 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.408     ; 0.705      ;
; 1.021 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.399     ; 0.726      ;
; 1.022 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.407     ; 0.719      ;
; 1.030 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.414     ; 0.720      ;
; 1.105 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.786      ;
; 1.105 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.786      ;
; 1.134 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 1.259      ;
; 1.136 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.416     ; 0.824      ;
; 1.173 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.398     ; 0.879      ;
; 1.173 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.398     ; 0.879      ;
; 1.176 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.857      ;
; 1.176 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.857      ;
; 1.176 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.857      ;
; 1.176 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.857      ;
; 1.182 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.422     ; 0.864      ;
; 1.182 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.487     ; 0.799      ;
; 1.182 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.422     ; 0.864      ;
; 1.182 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.422     ; 0.864      ;
; 1.182 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.422     ; 0.864      ;
; 1.183 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.487     ; 0.800      ;
; 1.194 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.416     ; 0.882      ;
; 1.231 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.910      ;
; 1.231 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.910      ;
; 1.231 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.910      ;
; 1.231 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.910      ;
; 1.245 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.926      ;
; 1.245 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.926      ;
; 1.245 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.926      ;
; 1.245 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.926      ;
; 1.249 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.416     ; 0.937      ;
; 1.259 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.940      ;
; 1.259 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.940      ;
; 1.259 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.940      ;
; 1.259 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.940      ;
; 1.259 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.938      ;
; 1.259 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.938      ;
; 1.261 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.942      ;
; 1.261 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.942      ;
; 1.265 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.427     ; 0.942      ;
; 1.265 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.427     ; 0.942      ;
; 1.268 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.422     ; 0.950      ;
; 1.268 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.422     ; 0.950      ;
; 1.268 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.422     ; 0.950      ;
; 1.279 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.414     ; 0.969      ;
; 1.297 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.424     ; 0.977      ;
; 1.297 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.424     ; 0.977      ;
; 1.297 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.424     ; 0.977      ;
; 1.297 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.424     ; 0.977      ;
; 1.307 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.986      ;
; 1.307 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.986      ;
; 1.307 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.986      ;
; 1.307 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.986      ;
; 1.316 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 0.997      ;
; 1.320 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.999      ;
; 1.320 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.999      ;
; 1.320 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.999      ;
; 1.320 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 0.999      ;
; 1.336 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 1.015      ;
; 1.336 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 1.015      ;
; 1.336 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 1.015      ;
; 1.336 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 1.015      ;
; 1.383 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.424     ; 1.063      ;
; 1.383 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.424     ; 1.063      ;
; 1.383 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.424     ; 1.063      ;
; 1.384 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.398     ; 1.090      ;
; 1.439 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.424     ; 1.119      ;
; 1.439 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.424     ; 1.119      ;
; 1.439 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.424     ; 1.119      ;
; 1.470 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.425     ; 1.149      ;
; 1.472 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.423     ; 1.153      ;
; 1.476 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.427     ; 1.153      ;
; 1.487 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.424     ; 1.167      ;
; 1.487 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.424     ; 1.167      ;
; 1.487 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.424     ; 1.167      ;
; 1.544 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.422     ; 1.226      ;
; 1.544 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.422     ; 1.226      ;
; 1.544 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.422     ; 1.226      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.184 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.475      ; 2.656      ;
; -0.184 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.475      ; 2.656      ;
; -0.184 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.475      ; 2.656      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.582 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 1.581      ; 2.257      ;
; 0.582 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 1.581      ; 2.257      ;
; 0.582 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 1.581      ; 2.257      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                            ;
+----------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                 ; -6.778   ; 0.133 ; -1.100   ; 0.582   ; -3.000              ;
;  Clock                                                                           ; -2.891   ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -4.924   ; 0.169 ; N/A      ; N/A     ; 0.415               ;
;  TGCo:inst|MSM:inst|ACL_Clock                                                    ; -3.920   ; 0.300 ; -1.100   ; 0.582   ; -1.285              ;
;  TGCo:inst|MSM:inst|IRL_Clock                                                    ; -2.695   ; 0.517 ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -6.778   ; 0.201 ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|TGC_Machine:inst6|inst2                                               ; -3.444   ; 0.133 ; N/A      ; N/A     ; 0.308               ;
;  TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -1.848   ; 0.182 ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -2.584   ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|clock_generator:inst9|inst5                                           ; -2.564   ; 0.213 ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; N/A      ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -2.340   ; 0.182 ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; N/A      ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -2.372   ; 0.182 ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; N/A      ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -2.836   ; 0.180 ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; N/A      ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -2.468   ; 0.182 ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; N/A      ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -2.347   ; 0.182 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                                  ; -285.882 ; 0.0   ; -3.3     ; 0.0     ; -166.195            ;
;  Clock                                                                           ; -21.118  ; 0.000 ; N/A      ; N/A     ; -22.275             ;
;  TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -4.924   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  TGCo:inst|MSM:inst|ACL_Clock                                                    ; -11.246  ; 0.000 ; -3.300   ; 0.000   ; -6.425              ;
;  TGCo:inst|MSM:inst|IRL_Clock                                                    ; -41.884  ; 0.000 ; N/A      ; N/A     ; -24.415             ;
;  TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -103.581 ; 0.000 ; N/A      ; N/A     ; -20.560             ;
;  TGCo:inst|TGC_Machine:inst6|inst2                                               ; -53.263  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -2.848   ; 0.000 ; N/A      ; N/A     ; -6.425              ;
;  TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -7.626   ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  TGCo:inst|clock_generator:inst9|inst5                                           ; -3.372   ; 0.000 ; N/A      ; N/A     ; -2.570              ;
;  TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; N/A      ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -7.249   ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; N/A      ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -7.346   ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; N/A      ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -7.403   ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; N/A      ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -7.582   ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; N/A      ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -6.440   ; 0.000 ; N/A      ; N/A     ; -12.850             ;
+----------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Load_Done     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Clock_Pulse   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACL_Select[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACL_Select[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACL_Select[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACL_Select[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; State[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; State[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Mode_Select             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switches[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Load_Done     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Clock_Pulse   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ACL_Select[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ACL_Select[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ACL_Select[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ACL_Select[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Out0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Out0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Out0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; Out0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; Out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; Out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; State[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; State[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Load_Done     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Clock_Pulse   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ACL_Select[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ACL_Select[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ACL_Select[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ACL_Select[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Out0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Out0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Out0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; Out0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; Out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; Out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; State[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; State[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Load_Done     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Clock_Pulse   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACL_Select[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACL_Select[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ACL_Select[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACL_Select[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Out0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Out0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Out0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Out0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; State[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; State[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; Clock                                                                           ; Clock                                                                           ; 99       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 40       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 14       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|clock_generator:inst9|inst5                                           ; 2        ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|clock_generator:inst9|inst5                                           ; 1        ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|clock_generator:inst9|inst5                                           ; 2        ; 2        ; 0        ; 0        ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 5        ; 5        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 13       ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 296      ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 14       ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 87       ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 207      ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 256      ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 446      ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 1124     ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 30       ; 3        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 12       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 1        ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 30       ; 26       ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; Clock                                                                           ; Clock                                                                           ; 99       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 40       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 14       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|clock_generator:inst9|inst5                                           ; 2        ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|clock_generator:inst9|inst5                                           ; 1        ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|clock_generator:inst9|inst5                                           ; 2        ; 2        ; 0        ; 0        ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 5        ; 5        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 13       ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 296      ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 14       ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 87       ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 207      ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 256      ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 446      ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 1124     ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 30       ; 3        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 12       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 1        ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 30       ; 26       ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                         ;
+---------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                          ;
+---------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 267   ; 267  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                   ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------------+
; Target                                                                          ; Clock                                                                           ; Type ; Status      ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------------+
; Clock                                                                           ; Clock                                                                           ; Base ; Constrained ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; Base ; Constrained ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; Base ; Constrained ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|MSM:inst|IRL_Clock                                                    ; Base ; Constrained ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; Base ; Constrained ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; Base ; Constrained ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; Base ; Constrained ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; Base ; Constrained ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|clock_generator:inst9|inst5                                           ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; Base ; Constrained ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Mode_Select ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; ACL_Select[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACL_Select[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACL_Select[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACL_Select[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Clock_Pulse   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Load_Done     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; State[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; State[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Mode_Select ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; switches[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; ACL_Select[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACL_Select[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACL_Select[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACL_Select[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Clock_Pulse   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Load_Done     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; State[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; State[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Dec 05 23:53:29 2018
Info: Command: quartus_sta TGCo_Test -c TGCo_Test
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TGCo_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name TGCo:inst|MSM:inst|IRL_Clock TGCo:inst|MSM:inst|IRL_Clock
    Info (332105): create_clock -period 1.000 -name TGCo:inst|TGC_Machine:inst6|inst2 TGCo:inst|TGC_Machine:inst6|inst2
    Info (332105): create_clock -period 1.000 -name TGCo:inst|clock_generator:inst9|inst5 TGCo:inst|clock_generator:inst9|inst5
    Info (332105): create_clock -period 1.000 -name TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|MSM:inst|ACL_Clock TGCo:inst|MSM:inst|ACL_Clock
    Info (332105): create_clock -period 1.000 -name TGCo:inst|MSM:inst|TLCF_Clock TGCo:inst|MSM:inst|TLCF_Clock
Warning (332125): Found combinational loop of 4 nodes File: U:/Classes/CPRE281/finalProj/Test_Files/TGCo_Test/input_logic_irl.v Line: 5
    Warning (332126): Node "inst|inst3|inst|X[2]~3|combout"
    Warning (332126): Node "inst|inst3|inst|X[2]~2|datab"
    Warning (332126): Node "inst|inst3|inst|X[2]~2|combout"
    Warning (332126): Node "inst|inst3|inst|X[2]~3|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.778
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.778            -103.581 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):    -4.924              -4.924 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
    Info (332119):    -3.920             -11.246 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):    -3.444             -53.263 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):    -2.891             -21.118 Clock 
    Info (332119):    -2.836              -7.403 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):    -2.695             -41.884 TGCo:inst|MSM:inst|IRL_Clock 
    Info (332119):    -2.584              -7.626 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -2.564              -3.372 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):    -2.468              -7.582 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):    -2.372              -7.346 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):    -2.347              -6.440 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):    -2.340              -7.249 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):    -1.848              -2.848 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 Clock 
    Info (332119):     0.402               0.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):     0.403               0.000 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):     0.403               0.000 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):     0.404               0.000 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
    Info (332119):     0.404               0.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
    Info (332119):     0.404               0.000 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):     0.404               0.000 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):     0.404               0.000 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):     0.440               0.000 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):     0.591               0.000 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):     0.623               0.000 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):     0.655               0.000 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):     1.180               0.000 TGCo:inst|MSM:inst|IRL_Clock 
Info (332146): Worst-case recovery slack is -1.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.100              -3.300 TGCo:inst|MSM:inst|ACL_Clock 
Info (332146): Worst-case removal slack is 1.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.358               0.000 TGCo:inst|MSM:inst|ACL_Clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.275 Clock 
    Info (332119):    -1.285             -24.415 TGCo:inst|MSM:inst|IRL_Clock 
    Info (332119):    -1.285             -20.560 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):    -1.285             -12.850 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -6.425 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):    -1.285              -6.425 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.285              -2.570 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 
    Info (332119):     0.363               0.000 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):     0.415               0.000 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.982
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.982             -91.401 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):    -4.462              -4.462 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
    Info (332119):    -3.466              -9.884 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):    -3.281             -50.484 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):    -2.552             -17.756 Clock 
    Info (332119):    -2.520              -5.900 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):    -2.371             -36.084 TGCo:inst|MSM:inst|IRL_Clock 
    Info (332119):    -2.259              -5.995 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -2.175              -2.823 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):    -2.165              -5.991 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):    -2.082              -5.762 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):    -2.068              -5.720 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):    -2.059              -4.995 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):    -1.616              -2.259 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 Clock 
    Info (332119):     0.353               0.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):     0.354               0.000 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):     0.354               0.000 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):     0.355               0.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
    Info (332119):     0.355               0.000 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):     0.355               0.000 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):     0.355               0.000 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):     0.387               0.000 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):     0.389               0.000 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
    Info (332119):     0.527               0.000 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):     0.597               0.000 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):     0.671               0.000 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):     1.093               0.000 TGCo:inst|MSM:inst|IRL_Clock 
Info (332146): Worst-case recovery slack is -1.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.012              -3.036 TGCo:inst|MSM:inst|ACL_Clock 
Info (332146): Worst-case removal slack is 1.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.177               0.000 TGCo:inst|MSM:inst|ACL_Clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.275 Clock 
    Info (332119):    -1.285             -24.415 TGCo:inst|MSM:inst|IRL_Clock 
    Info (332119):    -1.285             -20.560 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):    -1.285             -12.850 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -6.425 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):    -1.285              -6.425 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.285              -2.570 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 
    Info (332119):     0.308               0.000 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):     0.416               0.000 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.026
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.026             -45.939 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):    -1.831              -1.831 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
    Info (332119):    -1.386              -3.339 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):    -1.356             -17.560 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):    -1.102              -1.102 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):    -0.941              -4.127 Clock 
    Info (332119):    -0.897             -12.900 TGCo:inst|MSM:inst|IRL_Clock 
    Info (332119):    -0.851              -0.873 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):    -0.832              -0.882 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -0.746              -0.821 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):    -0.670              -0.696 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):    -0.659              -0.659 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):    -0.618              -0.618 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):    -0.419              -0.419 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
Info (332146): Worst-case hold slack is 0.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.133               0.000 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):     0.169               0.000 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
    Info (332119):     0.180               0.000 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):     0.181               0.000 Clock 
    Info (332119):     0.181               0.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):     0.182               0.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
    Info (332119):     0.182               0.000 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):     0.182               0.000 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):     0.182               0.000 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):     0.182               0.000 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):     0.201               0.000 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):     0.213               0.000 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):     0.300               0.000 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):     0.517               0.000 TGCo:inst|MSM:inst|IRL_Clock 
Info (332146): Worst-case recovery slack is -0.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.184              -0.552 TGCo:inst|MSM:inst|ACL_Clock 
Info (332146): Worst-case removal slack is 0.582
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.582               0.000 TGCo:inst|MSM:inst|ACL_Clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.917 Clock 
    Info (332119):    -1.000             -19.000 TGCo:inst|MSM:inst|IRL_Clock 
    Info (332119):    -1.000             -16.000 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):    -1.000             -10.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000             -10.000 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000             -10.000 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000             -10.000 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000             -10.000 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000             -10.000 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -5.000 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):    -1.000              -5.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.000              -2.000 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):    -1.000              -1.000 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.000              -1.000 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.000              -1.000 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.000              -1.000 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.000              -1.000 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 
    Info (332119):     0.443               0.000 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):     0.456               0.000 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 740 megabytes
    Info: Processing ended: Wed Dec 05 23:53:46 2018
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:04


