// Seed: 4027421978
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 == (id_2);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output wor id_2,
    output wire id_3,
    input wire id_4
    , id_19,
    output wire id_5,
    output supply1 id_6,
    input wand id_7,
    output wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output wire id_13,
    input tri id_14,
    input tri1 id_15,
    input supply1 id_16,
    input tri0 id_17
);
  tri1 id_20 = 1'b0;
  tri  id_21 = 1;
  assign id_6 = 1;
  module_0(
      id_21, id_19
  );
  genvar id_22;
  nor (id_13, id_1, id_9, id_19, id_11, id_16, id_17, id_14, id_4, id_20, id_12, id_21, id_7);
  wire id_23;
endmodule
