
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift.v
# synth_design -part xc7z020clg484-3 -top shift -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top shift -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 258247 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.992 ; gain = 70.895 ; free physical = 244829 ; free virtual = 312607
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift.v:187]
INFO: [Synth 8-6155] done synthesizing module 'shift' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift.v:187]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.758 ; gain = 115.660 ; free physical = 244765 ; free virtual = 312542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.758 ; gain = 115.660 ; free physical = 244765 ; free virtual = 312543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.758 ; gain = 123.660 ; free physical = 244765 ; free virtual = 312542
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.762 ; gain = 139.664 ; free physical = 244755 ; free virtual = 312533
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1742.395 ; gain = 312.297 ; free physical = 244538 ; free virtual = 312318
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1742.398 ; gain = 312.301 ; free physical = 244536 ; free virtual = 312315
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1742.398 ; gain = 312.301 ; free physical = 244529 ; free virtual = 312309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1742.398 ; gain = 312.301 ; free physical = 244532 ; free virtual = 312311
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1742.398 ; gain = 312.301 ; free physical = 244532 ; free virtual = 312311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1742.398 ; gain = 312.301 ; free physical = 244531 ; free virtual = 312311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1742.398 ; gain = 312.301 ; free physical = 244531 ; free virtual = 312311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1742.398 ; gain = 312.301 ; free physical = 244530 ; free virtual = 312310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1742.398 ; gain = 312.301 ; free physical = 244530 ; free virtual = 312310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    25|
|2     |LUT3 |    23|
|3     |LUT4 |    26|
|4     |LUT5 |    48|
|5     |LUT6 |   123|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   245|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1742.398 ; gain = 312.301 ; free physical = 244530 ; free virtual = 312310
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1742.398 ; gain = 312.301 ; free physical = 244529 ; free virtual = 312309
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1742.402 ; gain = 312.301 ; free physical = 244538 ; free virtual = 312318
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.566 ; gain = 0.000 ; free physical = 244441 ; free virtual = 312221
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1850.566 ; gain = 420.566 ; free physical = 244498 ; free virtual = 312278
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.223 ; gain = 561.656 ; free physical = 245175 ; free virtual = 312951
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.223 ; gain = 0.000 ; free physical = 245173 ; free virtual = 312949
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.234 ; gain = 0.000 ; free physical = 245176 ; free virtual = 312952
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245082 ; free virtual = 312859

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 742ee116

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245082 ; free virtual = 312858

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 742ee116

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245031 ; free virtual = 312807
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 742ee116

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245028 ; free virtual = 312804
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 742ee116

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245035 ; free virtual = 312811
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 742ee116

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245042 ; free virtual = 312818
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 742ee116

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245041 ; free virtual = 312817
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 742ee116

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245041 ; free virtual = 312817
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245041 ; free virtual = 312817
Ending Logic Optimization Task | Checksum: 742ee116

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245040 ; free virtual = 312816

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 742ee116

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245043 ; free virtual = 312819

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 742ee116

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245043 ; free virtual = 312819

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245043 ; free virtual = 312819
Ending Netlist Obfuscation Task | Checksum: 742ee116

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245043 ; free virtual = 312819
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2499.270 ; gain = 0.000 ; free physical = 245043 ; free virtual = 312819
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 742ee116
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module shift ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2515.250 ; gain = 0.000 ; free physical = 245020 ; free virtual = 312796
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.250 ; gain = 0.000 ; free physical = 245020 ; free virtual = 312796
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.250 ; gain = 0.000 ; free physical = 245018 ; free virtual = 312794
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2515.250 ; gain = 0.000 ; free physical = 245017 ; free virtual = 312793
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2515.250 ; gain = 0.000 ; free physical = 244997 ; free virtual = 312772
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245074 ; free virtual = 312849


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design shift ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 742ee116

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245077 ; free virtual = 312852
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 742ee116
Power optimization: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2635.309 ; gain = 136.039 ; free physical = 245092 ; free virtual = 312867
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27683792 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 742ee116

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245147 ; free virtual = 312921
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 742ee116

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245148 ; free virtual = 312922
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 742ee116

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245170 ; free virtual = 312944
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 742ee116

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245172 ; free virtual = 312946
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 742ee116

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245175 ; free virtual = 312949

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245175 ; free virtual = 312949
Ending Netlist Obfuscation Task | Checksum: 742ee116

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245175 ; free virtual = 312950
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 246034 ; free virtual = 313808
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4ed26199

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 246034 ; free virtual = 313808
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 246034 ; free virtual = 313808

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4ed26199

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 246028 ; free virtual = 313803

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 659c43f1

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 246030 ; free virtual = 313805

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 659c43f1

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 246030 ; free virtual = 313805
Phase 1 Placer Initialization | Checksum: 659c43f1

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 246030 ; free virtual = 313805

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 659c43f1

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 246029 ; free virtual = 313804
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: a3ac59b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245978 ; free virtual = 313752

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a3ac59b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245978 ; free virtual = 313752

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14e803771

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245977 ; free virtual = 313752

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c15f796c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245977 ; free virtual = 313752

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c15f796c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245977 ; free virtual = 313752

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 114030547

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245967 ; free virtual = 313741

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 114030547

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245965 ; free virtual = 313740

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 114030547

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245965 ; free virtual = 313740
Phase 3 Detail Placement | Checksum: 114030547

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245965 ; free virtual = 313740

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 114030547

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245965 ; free virtual = 313739

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 114030547

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245966 ; free virtual = 313740

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 114030547

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245966 ; free virtual = 313740

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245966 ; free virtual = 313740
Phase 4.4 Final Placement Cleanup | Checksum: 114030547

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245966 ; free virtual = 313740
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 114030547

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245965 ; free virtual = 313740
Ending Placer Task | Checksum: af569a0a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245980 ; free virtual = 313754
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245944 ; free virtual = 313718
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245939 ; free virtual = 313713
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 245950 ; free virtual = 313726
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 60843871 ConstDB: 0 ShapeSum: 4ed26199 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "normalized[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "selectedexp[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "selectedexp[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "selectedexp[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "selectedexp[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "selectedexp[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "selectedexp[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "selectedexp[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "selectedexp[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "selectedexp[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "selectedexp[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "selectedexp[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "selectedexp[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "selectedexp[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "selectedexp[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "selectedexp[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "selectedexp[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "selectedexp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "selectedexp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "selectedexp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "selectedexp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "normalized[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "normalized[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 7e4c1633

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244640 ; free virtual = 312418
Post Restoration Checksum: NetGraph: 33671ccc NumContArr: 4ae4f967 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7e4c1633

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244640 ; free virtual = 312418

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7e4c1633

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244607 ; free virtual = 312385

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7e4c1633

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244607 ; free virtual = 312385
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: adf746ac

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244606 ; free virtual = 312383
Phase 2 Router Initialization | Checksum: adf746ac

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244605 ; free virtual = 312382

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: de69bce5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244595 ; free virtual = 312372

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: de69bce5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244589 ; free virtual = 312367
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: de69bce5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244592 ; free virtual = 312369

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: e680b95f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244561 ; free virtual = 312338
Phase 4 Rip-up And Reroute | Checksum: e680b95f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244560 ; free virtual = 312337

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: e680b95f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244556 ; free virtual = 312334

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e680b95f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244555 ; free virtual = 312333
Phase 5 Delay and Skew Optimization | Checksum: e680b95f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244554 ; free virtual = 312332

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e680b95f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244546 ; free virtual = 312323
Phase 6.1 Hold Fix Iter | Checksum: e680b95f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244545 ; free virtual = 312322
Phase 6 Post Hold Fix | Checksum: e680b95f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244544 ; free virtual = 312321

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0197266 %
  Global Horizontal Routing Utilization  = 0.0262001 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e680b95f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244528 ; free virtual = 312305

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e680b95f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244527 ; free virtual = 312305

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17f6d7a88

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244557 ; free virtual = 312334

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 17f6d7a88

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244557 ; free virtual = 312334
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244588 ; free virtual = 312365

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244588 ; free virtual = 312365
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244587 ; free virtual = 312364
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244571 ; free virtual = 312350
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.309 ; gain = 0.000 ; free physical = 244568 ; free virtual = 312347
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/shift/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2734.457 ; gain = 0.000 ; free physical = 244161 ; free virtual = 311974
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:43:22 2022...
