#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 4;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2041b90 .scope module, "fsm_sequence_test" "fsm_sequence_test" 2 10;
 .timescale -4 -4;
P_0x2057d48 .param/l "BIT_MASK" 2 23, C4<1000>;
v0x2070ff0_0 .net "clock", 0 0, v0x2070f70_0; 1 drivers
v0x2071100_0 .var "reset", 0 0;
v0x2071180_0 .var "w", 0 0;
v0x2071200_0 .net "z", 0 0, L_0x2072410; 1 drivers
S_0x2070c20 .scope module, "u_clk" "clock_gen" 2 26, 3 8, S_0x2041b90;
 .timescale -4 -4;
P_0x2070d18 .param/l "PERIOD" 3 15, +C4<010>;
v0x2070f70_0 .var "clk", 0 0;
S_0x2070e80 .scope begin, "INITIALIZE" "INITIALIZE" 3 17, 3 17, S_0x2070c20;
 .timescale -4 -4;
S_0x2070d90 .scope begin, "CLOCK_GENERATION" "CLOCK_GENERATION" 3 21, 3 21, S_0x2070c20;
 .timescale -4 -4;
S_0x2042990 .scope module, "u_fsm" "fsm_sequence" 2 27, 4 8, S_0x2041b90;
 .timescale 0 0;
v0x2070830_0 .alias "clock", 0 0, v0x2070ff0_0;
RS_0x7fc4256a9108 .resolv tri, L_0x2071ed0, L_0x2072010, C4<zz>, C4<zz>;
v0x20708b0_0 .net8 "current_state", 1 0, RS_0x7fc4256a9108; 2 drivers
RS_0x7fc4256a9498 .resolv tri, L_0x2071280, L_0x2071890, C4<zz>, C4<zz>;
v0x2070980_0 .net8 "next_state", 1 0, RS_0x7fc4256a9498; 2 drivers
v0x2070a00_0 .net "reset", 0 0, v0x2071100_0; 1 drivers
v0x2070ad0_0 .net "w", 0 0, v0x2071180_0; 1 drivers
v0x2070ba0_0 .alias "z", 0 0, v0x2071200_0;
L_0x2071da0 .part RS_0x7fc4256a9498, 0, 1;
L_0x2071ed0 .part/pv v0x206fb60_0, 0, 1, 2;
L_0x2071f70 .part RS_0x7fc4256a9498, 1, 1;
L_0x2072010 .part/pv v0x206f7d0_0, 1, 1, 2;
S_0x206fce0 .scope module, "u_next_state" "fsm_next_state" 4 28, 4 42, S_0x2042990;
 .timescale 0 0;
L_0x2070470 .functor NOT 1, v0x2071180_0, C4<0>, C4<0>, C4<0>;
L_0x2071600 .functor NOT 1, L_0x20714a0, C4<0>, C4<0>, C4<0>;
L_0x2071690 .functor AND 1, L_0x2071400, L_0x2071600, C4<1>, C4<1>;
L_0x2071740 .functor OR 1, L_0x2070470, L_0x2071690, C4<0>, C4<0>;
L_0x20719d0 .functor NOT 1, L_0x2071930, C4<0>, C4<0>, C4<0>;
L_0x2071b60 .functor XOR 1, v0x2071180_0, L_0x2071a80, C4<0>, C4<0>;
L_0x2071c50 .functor OR 1, L_0x20719d0, L_0x2071b60, C4<0>, C4<0>;
v0x206fdd0_0 .net *"_s10", 0 0, L_0x2071690; 1 drivers
v0x206fe50_0 .net *"_s12", 0 0, L_0x2071740; 1 drivers
v0x206fef0_0 .net *"_s17", 0 0, L_0x2071930; 1 drivers
v0x206ff90_0 .net *"_s18", 0 0, L_0x20719d0; 1 drivers
v0x2070040_0 .net *"_s2", 0 0, L_0x2070470; 1 drivers
v0x20700e0_0 .net *"_s21", 0 0, L_0x2071a80; 1 drivers
v0x20701c0_0 .net *"_s22", 0 0, L_0x2071b60; 1 drivers
v0x2070260_0 .net *"_s24", 0 0, L_0x2071c50; 1 drivers
v0x2070350_0 .net *"_s5", 0 0, L_0x2071400; 1 drivers
v0x20703f0_0 .net *"_s7", 0 0, L_0x20714a0; 1 drivers
v0x20704f0_0 .net *"_s8", 0 0, L_0x2071600; 1 drivers
v0x2070590_0 .alias "current_state", 1 0, v0x20708b0_0;
v0x2070680_0 .alias "in", 0 0, v0x2070ad0_0;
v0x2070730_0 .alias "next_state", 1 0, v0x2070980_0;
L_0x2071280 .part/pv L_0x2071740, 1, 1, 2;
L_0x2071400 .part RS_0x7fc4256a9108, 1, 1;
L_0x20714a0 .part RS_0x7fc4256a9108, 0, 1;
L_0x2071890 .part/pv L_0x2071c50, 0, 1, 2;
L_0x2071930 .part RS_0x7fc4256a9108, 0, 1;
L_0x2071a80 .part RS_0x7fc4256a9108, 1, 1;
S_0x206f920 .scope module, "u_ffd_0" "flip_flop_d" 4 29, 5 7, S_0x2042990;
 .timescale -4 -4;
v0x206fa10_0 .alias "clk", 0 0, v0x2070ff0_0;
v0x206fae0_0 .net "d", 0 0, L_0x2071da0; 1 drivers
v0x206fb60_0 .var "q", 0 0;
v0x206fc00_0 .alias "reset", 0 0, v0x2070a00_0;
S_0x206f540 .scope module, "u_ffd_1" "flip_flop_d" 4 30, 5 7, S_0x2042990;
 .timescale -4 -4;
v0x206f670_0 .alias "clk", 0 0, v0x2070ff0_0;
v0x206f730_0 .net "d", 0 0, L_0x2071f70; 1 drivers
v0x206f7d0_0 .var "q", 0 0;
v0x206f870_0 .alias "reset", 0 0, v0x2070a00_0;
E_0x206f2f0/0 .event edge, v0x206f870_0;
E_0x206f2f0/1 .event posedge, v0x206f670_0;
E_0x206f2f0 .event/or E_0x206f2f0/0, E_0x206f2f0/1;
S_0x2042a80 .scope module, "u_output" "fsm_output" 4 31, 4 67, S_0x2042990;
 .timescale 0 0;
L_0x20715a0 .functor AND 1, v0x2071180_0, L_0x20721c0, C4<1>, C4<1>;
L_0x2072330 .functor NOT 1, L_0x2072290, C4<0>, C4<0>, C4<0>;
L_0x2072410 .functor AND 1, L_0x20715a0, L_0x2072330, C4<1>, C4<1>;
v0x2046a20_0 .net *"_s1", 0 0, L_0x20721c0; 1 drivers
v0x206f130_0 .net *"_s2", 0 0, L_0x20715a0; 1 drivers
v0x206f1d0_0 .net *"_s5", 0 0, L_0x2072290; 1 drivers
v0x206f270_0 .net *"_s6", 0 0, L_0x2072330; 1 drivers
v0x206f320_0 .alias "in", 0 0, v0x2070ad0_0;
v0x206f3c0_0 .alias "state", 1 0, v0x20708b0_0;
v0x206f4a0_0 .alias "z", 0 0, v0x2071200_0;
L_0x20721c0 .part RS_0x7fc4256a9108, 1, 1;
L_0x2072290 .part RS_0x7fc4256a9108, 0, 1;
S_0x2046930 .scope begin, "TESTING" "TESTING" 2 30, 2 30, S_0x2041b90;
 .timescale -4 -4;
S_0x2043a10 .scope begin, "GTKWAVE_FILE" "GTKWAVE_FILE" 2 58, 2 58, S_0x2041b90;
 .timescale -4 -4;
    .scope S_0x2070c20;
T_0 ;
    %fork t_1, S_0x2070e80;
    %jmp t_0;
    .scope S_0x2070e80;
t_1 ;
    %set/v v0x2070f70_0, 0, 1;
    %end;
    .scope S_0x2070c20;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x2070c20;
T_1 ;
    %fork t_3, S_0x2070d90;
    %jmp t_2;
    .scope S_0x2070d90;
t_3 ;
    %delay 1, 0;
    %load/v 8, v0x2070f70_0, 1;
    %inv 8, 1;
    %set/v v0x2070f70_0, 8, 1;
    %end;
    .scope S_0x2070c20;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x206f920;
T_2 ;
    %set/v v0x206fb60_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x206f920;
T_3 ;
    %wait E_0x206f2f0;
    %load/v 8, v0x206fc00_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0x206fb60_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x206fae0_0, 1;
    %set/v v0x206fb60_0, 8, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x206f540;
T_4 ;
    %set/v v0x206f7d0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x206f540;
T_5 ;
    %wait E_0x206f2f0;
    %load/v 8, v0x206f870_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v0x206f7d0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x206f730_0, 1;
    %set/v v0x206f7d0_0, 8, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2041b90;
T_6 ;
    %fork t_5, S_0x2046930;
    %jmp t_4;
    .scope S_0x2046930;
t_5 ;
    %set/v v0x2071180_0, 0, 1;
    %delay 2, 0;
    %set/v v0x2071100_0, 1, 1;
    %delay 2, 0;
    %set/v v0x2071100_0, 0, 1;
    %delay 2, 0;
    %set/v v0x2071180_0, 0, 1;
    %delay 2, 0;
    %set/v v0x2071180_0, 1, 1;
    %delay 2, 0;
    %set/v v0x2071180_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 38 "$display", "Testing 0-1-0. Output: %b", v0x2071200_0;
    %delay 2, 0;
    %set/v v0x2071180_0, 1, 1;
    %delay 2, 0;
    %set/v v0x2071180_0, 1, 1;
    %delay 2, 0;
    %set/v v0x2071180_0, 1, 1;
    %delay 2, 0;
    %set/v v0x2071180_0, 0, 1;
    %delay 2, 0;
    %set/v v0x2071180_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 45 "$display", "Testing 1-1-1-0-0. Output: %b", v0x2071200_0;
    %delay 2, 0;
    %set/v v0x2071180_0, 1, 1;
    %delay 2, 0;
    %set/v v0x2071180_0, 1, 1;
    %delay 2, 0;
    %set/v v0x2071180_0, 0, 1;
    %delay 2, 0;
    %set/v v0x2071180_0, 1, 1;
    %delay 1, 0;
    %vpi_call 2 51 "$display", "Testing 1-1-0-1. Output: %b", v0x2071200_0;
    %delay 5, 0;
    %vpi_call 2 54 "$finish";
    %end;
    .scope S_0x2041b90;
t_4 %join;
    %end;
    .thread T_6;
    .scope S_0x2041b90;
T_7 ;
    %fork t_7, S_0x2043a10;
    %jmp t_6;
    .scope S_0x2043a10;
t_7 ;
    %vpi_call 2 59 "$dumpfile", "fsm_sequence_test_gtk.vcd";
    %vpi_call 2 60 "$dumpvars", 1'sb0, S_0x2041b90;
    %end;
    .scope S_0x2041b90;
t_6 %join;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tests/fsm_sequence_test.v";
    "standard_modules/misc/clock_gen.v";
    "modules/fsm_sequence_gates.v";
    "standard_modules/flip_flop/flip_flop_d.v";
