<!--
Topology:
            Core
             L1
             Bus
        Mem1     Mem2
-->

<?xml version="1.0"?>
<sdl version="2.0"/>
<timebase> 1ns </timebase>

<variables>
	<lat> 1ns </lat>
	<buslat> 50 ps </buslat>
</variables>

<param_include>
    <cpuParams>
        <commFreq> 100 </commFreq>
        <memSize> 0x1000000 </memSize>
        <do_write> 1 </do_write>
        <num_loadstore> 10000 </num_loadstore>
    </cpuParams>

    <l1Params>
        <cache_frequency> 2 Ghz  </cache_frequency>
        <cache_size> 4 KB </cache_size>
        <coherence_protocol> MSI </coherence_protocol>
        <replacement_policy> lru </replacement_policy> 
        <associativity> 4 </associativity>
        <access_latency_cycles> 4  </access_latency_cycles>
        <low_network_links> 1 </low_network_links>
        <cache_line_size> 64 </cache_line_size>
        <L1> 1 </L1>
        <debug> ${MEM_DEBUG} </debug>
        <debug_level> 7 </debug_level>
        <statistics> 1 </statistics>
    </l1Params>

    <memParams>
        <coherence_protocol> MSI </coherence_protocol>
        <access_time> 100 ns </access_time>
        <mem_size> 8 </mem_size>
        <rangeStart> 0x0000000 </rangeStart> <!-- Start at 0MB -->
        <clock> 1GHz </clock>
        <debug> ${MEM_DEBUG} </debug>
	</memParams>

    <busParams>
        <fanout> 1 </fanout>
        <bus_frequency> 2 Ghz </bus_frequency>
    </busParams>

    <mem2Params>
        <coherence_protocol> MSI </coherence_protocol>
        <access_time> 100 ns </access_time>
        <mem_size> 8 </mem_size>
        <rangeStart> 0x800000 </rangeStart> <!-- Start at 8MB -->
        <clock> 1GHz </clock>
        <debug> ${MEM_DEBUG} </debug>
	</mem2Params>
</param_include>

<sst>
	<component name="cpu" type="memHierarchy.trivialCPU">
        <params include=cpuParams />
		<link name=cpu_cache_link port=mem_link latency=$lat />
	</component>

	<component name="l1cache" type="memHierarchy.Cache">
        <params include=l1Params />
		<link name=cpu_cache_link port=high_network_0 latency=$lat />
		<link name=cache_bus_link port=low_network_0 latency=$buslat />
	</component>

    <component name="bus" type="memHierarchy.Bus">
        <params include=busParams />
		<link name=cache_bus_link port=high_network_0 latency=$buslat />
		<link name=bus_memory1 port=low_network_0 latency=$buslat />
		<link name=bus_memory2 port=low_network_1 latency=$buslat />
    </component>

	<component name="memory1" type="memHierarchy.MemController">
        <params include=memParams />
		<link name=bus_memory1 port=direct_link latency=$buslat />
	</component>
   
	<component name="memory2" type="memHierarchy.MemController">
        <params include=mem2Params />
		<link name=bus_memory2 port=direct_link latency=$buslat />
	</component>

</sst>
