[Project]
ProjectVersion=2.0
Version=Lattice Semiconductor Corporation iCEcube - Release: 2020.12.27943 - Build Date: Dec 9 2020 18:31:09
ProjectName=fpga_test_project
Vendor=SiliconBlue
Synthesis=synplify
ProjectVFiles=../../generated/control_line_decoder.vhdl=work,../../generated/microcode_store.vhdl=work,../../generated/settings.vhdl=work,../banked_shift_register.vhdl=work,../filter_unit.vhdl,../fpga_test_top_level.vhdl,../pulse_gen.vhdl=work,../shift_register.vhdl=work,../subtractor.vhdl=work,../uart.vhdl=work,fpga_test_project_pll.vhd=work,fpga_test_project_top.vhdl=work
ProjectCFiles=
CurImplementation=fpga_test_project_Implmnt
Implementations=fpga_test_project_Implmnt
StartFromSynthesis=yes
IPGeneration=false

[fpga_test_project_Implmnt]
DeviceFamily=iCE40
Device=HX8K
DevicePackage=CB132
DevicePower=
NetlistFile=fpga_test_project_Implmnt/fpga_test_project.edf
AdditionalEDIFFile=
IPEDIFFile=
DesignLib=fpga_test_project_Implmnt/sbt/netlist/oadb-fpga_test_project_top
DesignView=_rt
DesignCell=fpga_test_project_top
SynthesisSDCFile=fpga_test_project_Implmnt/fpga_test_project.scf
UserPinConstraintFile=
UserSDCFile=
PhysicalConstraintFile=ice40.pcf
BackendImplPathName=
Devicevoltage=1.14
DevicevoltagePerformance=+/-5%(datasheet default)
DeviceTemperature=85
TimingAnalysisBasedOn=Worst
OperationRange=Commercial
TypicalCustomTemperature=25
WorstCustomTemperature=85
BestCustomTemperature=0
IOBankVoltages=topBank,2.5 bottomBank,2.5 leftBank,2.5 rightBank,2.5
derValue=0.701346
TimingPathNumberStick=0

[lse options]
CarryChain=True
CarryChainLength=0
CommandLineOptions=
EBRUtilization=100.00
FSMEncodingStyle=Auto
FixGatedClocks=True
I/OInsertion=True
IntermediateFileDump=False
LoopLimit=1950
MaximalFanout=10000
MemoryInitialValueFileSearchPath=
NumberOfCriticalPaths=3
OptimizationGoal=Area
PropagateConstants=True
RAMStyle=Auto
ROMStyle=Auto
RWCheckOnRam=False
RemoveDuplicateRegisters=True
ResolvedMixedDrivers=False
ResourceSharing=True
TargetFrequency=
TopLevelUnit=
UseIORegister=Auto
VHDL2008=False
VerilogIncludeSearchPath=

[tool options]
PlacerEffortLevel=std
PlacerAutoLutCascade=yes
PlacerAutoRamCascade=yes
PlacerPowerDriven=no
PlacerAreaDriven=no
RouteWithTimingDriven=yes
RouteWithPinPermutation=yes
BitmapSPIFlashMode=yes
BitmapRAM4KInit=yes
BitmapInitRamBank=1111
BitmapOscillatorFR=low
BitmapEnableWarmBoot=yes
BitmapDisableHeader=no
BitmapSetSecurity=no
BitmapSetNoUsedIONoPullup=no
FloorPlannerShowFanInNets=yes
FloorPlannerShowFanOutNets=yes
HookTo3rdPartyTextEditor=no

