{
  "design": {
    "design_info": {
      "boundary_crc": "0x608EFBB838C3ED8A",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../edit_ip_project.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2.2",
      "validated": "true"
    },
    "design_tree": {
      "ds_0": ""
    },
    "ports": {
      "clock_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clock_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "crc_0": {
        "direction": "I",
        "left": "0",
        "right": "7"
      },
      "last_0": {
        "direction": "I"
      },
      "crc_output_0": {
        "direction": "O",
        "left": "0",
        "right": "7"
      }
    },
    "components": {
      "ds_0": {
        "vlnv": "user.org:user:ds:1.0",
        "xci_name": "design_1_ds_0_0",
        "xci_path": "ip/design_1_ds_0_0/design_1_ds_0_0.xci",
        "inst_hier_path": "ds_0"
      }
    },
    "nets": {
      "clock_0_1": {
        "ports": [
          "clock_0",
          "ds_0/clock"
        ]
      },
      "crc_0_1": {
        "ports": [
          "crc_0",
          "ds_0/crc"
        ]
      },
      "ds_0_crc_output": {
        "ports": [
          "ds_0/crc_output",
          "crc_output_0"
        ]
      },
      "last_0_1": {
        "ports": [
          "last_0",
          "ds_0/last"
        ]
      },
      "reset_0_1": {
        "ports": [
          "reset_0",
          "ds_0/reset"
        ]
      }
    }
  }
}