# RV32I 5 Stages Pipelined
### Working on Behavior Simulation test for each module

Tracking tasks:

||Design|Behavior<br>Simulation Test|Documentation|
|:-|:-:|:-:|:-:|
|regs|-[x]|-[x]|-[x]|
|main_memory|[x]|[x]|[x]|
|memory_wrapper|[ ]|[ ]|[ ]|
|forward|[x]|[x]|[ ]|
|<br>|
|fetch|[x]|[x]|[ ]|
|decode|[x]|[x]|[ ]|
|execute|[x]|[x]|[ ]|
|memory|[x]|[ ]|[ ]|
|writeback|[ ]|[ ]|[ ]|
|<br>|
|core|[ ]|[ ]|[ ]|
|soc (top module)|[ ]|[ ]|[ ]|

## Modules
### Main Memory

|[Details](./docs/modules/main_memory/main_memory.md)|[Code](./hw/rtl/main_memory.sv)|
|-|-|

### Base Registers

|[Details](./docs/modules/regs/regs.md)|[Code](./hw/rtl/regs.sv)|
|-|-|