

================================================================
== Vivado HLS Report for 'memcachedPipeline_response_r'
================================================================
* Date:           Wed Oct 21 12:18:40 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      6.31|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 6.31ns
ST_1: br_outWordCounter_load [1/1] 0.00ns
codeRepl:4  %br_outWordCounter_load = load i5* @br_outWordCounter, align 1

ST_1: tmp_140 [1/1] 0.00ns
codeRepl:5  %tmp_140 = trunc i5 %br_outWordCounter_load to i4

ST_1: tmp [1/1] 1.11ns
codeRepl:6  %tmp = icmp eq i4 %tmp_140, 0

ST_1: outOpCode_load [1/1] 0.00ns
codeRepl:7  %outOpCode_load = load i8* @outOpCode, align 1

ST_1: errorCode_load [1/1] 0.00ns
codeRepl:8  %errorCode_load = load i8* @errorCode, align 1

ST_1: stg_8 [1/1] 0.00ns
codeRepl:9  br i1 %tmp, label %0, label %2

ST_1: tmp_s [1/1] 1.11ns
:0  %tmp_s = icmp eq i4 %tmp_140, 1

ST_1: valueLength_load [1/1] 0.00ns
:1  %valueLength_load = load i16* @valueLength, align 2

ST_1: stg_11 [1/1] 0.00ns
:3  br i1 %tmp_s, label %3, label %5

ST_1: tmp_94 [1/1] 1.11ns
:0  %tmp_94 = icmp eq i4 %tmp_140, 2

ST_1: stg_13 [1/1] 0.00ns
:1  br i1 %tmp_94, label %6, label %9

ST_1: tmp_99 [1/1] 1.11ns
:0  %tmp_99 = icmp eq i4 %tmp_140, 3

ST_1: stg_15 [1/1] 0.00ns
:1  br i1 %tmp_99, label %10, label %16

ST_1: tmp_104 [1/1] 1.11ns
:0  %tmp_104 = icmp eq i4 %tmp_140, 4

ST_1: stg_17 [1/1] 0.00ns
:1  br i1 %tmp_104, label %17, label %22

ST_1: tmp_105 [1/1] 1.11ns
:0  %tmp_105 = icmp eq i4 %tmp_140, 5

ST_1: stg_19 [1/1] 0.00ns
:1  br i1 %tmp_105, label %23, label %30

ST_1: tmp_109 [1/1] 1.11ns
:0  %tmp_109 = icmp eq i4 %tmp_140, 6

ST_1: stg_21 [1/1] 0.00ns
:1  br i1 %tmp_109, label %31, label %32

ST_1: tmp_113 [1/1] 1.11ns
:0  %tmp_113 = icmp eq i4 %tmp_140, 7

ST_1: stg_23 [1/1] 0.00ns
:1  br i1 %tmp_113, label %33, label %._crit_edge950

ST_1: stg_24 [1/1] 1.07ns
:0  store i5 0, i5* @br_outWordCounter, align 1

ST_1: tmp_151 [1/1] 0.00ns
:2  %tmp_151 = trunc i16 %valueLength_load to i8

ST_1: sel_tmp_i1 [1/1] 1.34ns
:3  %sel_tmp_i1 = icmp eq i8 %tmp_151, 7

ST_1: sel_tmp2_i1 [1/1] 1.34ns
:4  %sel_tmp2_i1 = icmp eq i8 %tmp_151, 6

ST_1: sel_tmp4_i1 [1/1] 1.34ns
:5  %sel_tmp4_i1 = icmp eq i8 %tmp_151, 5

ST_1: sel_tmp6_i1 [1/1] 1.34ns
:6  %sel_tmp6_i1 = icmp eq i8 %tmp_151, 4

ST_1: sel_tmp8_i [1/1] 1.34ns
:7  %sel_tmp8_i = icmp eq i8 %tmp_151, 3

ST_1: sel_tmp10_i [1/1] 1.34ns
:8  %sel_tmp10_i = icmp eq i8 %tmp_151, 2

ST_1: sel_tmp12_i [1/1] 1.34ns
:9  %sel_tmp12_i = icmp eq i8 %tmp_151, 1

ST_1: stg_33 [1/1] 0.89ns
:22  store i16 0, i16* @valueLength, align 2

ST_1: stg_34 [1/1] 1.07ns
:23  store i5 0, i5* @br_outWordCounter, align 1

ST_1: stg_35 [1/1] 0.89ns
:0  br label %._crit_edge937

ST_1: tmp_108 [1/1] 1.26ns
:0  %tmp_108 = icmp ugt i16 %valueLength_load, 4

ST_1: stg_37 [1/1] 0.00ns
:1  br i1 %tmp_108, label %24, label %._crit_edge945

ST_1: tmp_44 [1/1] 0.00ns
:0  %tmp_44 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @valueBuffer_rf_V_V, i32 1)

ST_1: stg_39 [1/1] 0.00ns
:1  br i1 %tmp_44, label %._crit_edge947, label %._crit_edge945

ST_1: tmp_112 [1/1] 1.26ns
._crit_edge945:0  %tmp_112 = icmp ult i16 %valueLength_load, 5

ST_1: stg_41 [1/1] 0.00ns
._crit_edge945:1  br i1 %tmp_112, label %29, label %._crit_edge949

ST_1: tmp_154 [1/1] 0.00ns
:0  %tmp_154 = trunc i16 %valueLength_load to i3

ST_1: tmp_118 [1/1] 0.00ns
:1  %tmp_118 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_154, i3 0)

ST_1: Hi_assign_1 [1/1] 1.24ns
:3  %Hi_assign_1 = add i6 31, %tmp_118

ST_1: tmp_155 [1/1] 0.00ns
:4  %tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %Hi_assign_1, i32 5)

ST_1: tmp_174 [1/1] 0.00ns
:26  %tmp_174 = trunc i16 %valueLength_load to i4

ST_1: stg_47 [1/1] 0.89ns
:40  store i16 0, i16* @valueLength, align 2

ST_1: stg_48 [1/1] 1.07ns
:41  store i5 0, i5* @br_outWordCounter, align 1

ST_1: stg_49 [1/1] 0.89ns
._crit_edge949:0  br label %._crit_edge937

ST_1: tmp_V_37 [1/1] 2.91ns
._crit_edge947:1  %tmp_V_37 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @valueBuffer_rf_V_V)

ST_1: tmp_152 [1/1] 0.00ns
._crit_edge947:2  %tmp_152 = trunc i64 %tmp_V_37 to i32

ST_1: tmp_153 [1/1] 0.00ns
._crit_edge947:4  %tmp_153 = trunc i16 %valueLength_load to i8

ST_1: sel_tmp_i4 [1/1] 1.34ns
._crit_edge947:5  %sel_tmp_i4 = icmp eq i8 %tmp_153, 7

ST_1: sel_tmp2_i6 [1/1] 1.34ns
._crit_edge947:6  %sel_tmp2_i6 = icmp eq i8 %tmp_153, 6

ST_1: sel_tmp4_i8 [1/1] 1.34ns
._crit_edge947:7  %sel_tmp4_i8 = icmp eq i8 %tmp_153, 5

ST_1: sel_tmp6_i2 [1/1] 1.34ns
._crit_edge947:8  %sel_tmp6_i2 = icmp eq i8 %tmp_153, 4

ST_1: sel_tmp8_i1 [1/1] 1.34ns
._crit_edge947:9  %sel_tmp8_i1 = icmp eq i8 %tmp_153, 3

ST_1: sel_tmp10_i1 [1/1] 1.34ns
._crit_edge947:10  %sel_tmp10_i1 = icmp eq i8 %tmp_153, 2

ST_1: sel_tmp12_i1 [1/1] 1.34ns
._crit_edge947:11  %sel_tmp12_i1 = icmp eq i8 %tmp_153, 1

ST_1: newSel59_cast_cast [1/1] 0.71ns
._crit_edge947:12  %newSel59_cast_cast = select i1 %sel_tmp12_i1, i4 1, i4 3

ST_1: or_cond5 [1/1] 0.71ns
._crit_edge947:13  %or_cond5 = or i1 %sel_tmp12_i1, %sel_tmp10_i1

ST_1: newSel8 [1/1] 0.71ns
._crit_edge947:14  %newSel8 = select i1 %sel_tmp8_i1, i4 7, i4 -1

ST_1: or_cond6 [1/1] 0.71ns
._crit_edge947:15  %or_cond6 = or i1 %sel_tmp8_i1, %sel_tmp6_i2

ST_1: newSel63_cast_cast [1/1] 0.71ns
._crit_edge947:16  %newSel63_cast_cast = select i1 %sel_tmp4_i8, i8 31, i8 63

ST_1: or_cond7 [1/1] 0.71ns
._crit_edge947:17  %or_cond7 = or i1 %sel_tmp4_i8, %sel_tmp2_i6

ST_1: newSel9 [1/1] 0.71ns
._crit_edge947:18  %newSel9 = select i1 %sel_tmp_i4, i8 127, i8 -1

ST_1: newSel2 [1/1] 0.71ns
._crit_edge947:19  %newSel2 = select i1 %or_cond5, i4 %newSel59_cast_cast, i4 %newSel8

ST_1: newSel67_cast [1/1] 0.00ns
._crit_edge947:20  %newSel67_cast = zext i4 %newSel2 to i8

ST_1: or_cond8 [1/1] 0.71ns
._crit_edge947:21  %or_cond8 = or i1 %or_cond5, %or_cond6

ST_1: newSel7 [1/1] 0.71ns
._crit_edge947:22  %newSel7 = select i1 %or_cond7, i8 %newSel63_cast_cast, i8 %newSel9

ST_1: tempKeep_V [1/1] 0.71ns
._crit_edge947:23  %tempKeep_V = select i1 %or_cond8, i8 %newSel67_cast, i8 %newSel7

ST_1: tmp_114 [1/1] 1.26ns
._crit_edge947:24  %tmp_114 = icmp ugt i16 %valueLength_load, 8

ST_1: tmp_115 [1/1] 1.36ns
._crit_edge947:25  %tmp_115 = add i16 -8, %valueLength_load

ST_1: tmp_116 [1/1] 0.71ns
._crit_edge947:26  %tmp_116 = select i1 %tmp_114, i16 %tmp_115, i16 0

ST_1: stg_75 [1/1] 0.89ns
._crit_edge947:27  store i16 %tmp_116, i16* @valueLength, align 2

ST_1: tmp_117 [1/1] 1.26ns
._crit_edge947:28  %tmp_117 = icmp eq i16 %tmp_116, 0

ST_1: stg_77 [1/1] 0.00ns
._crit_edge947:29  br i1 %tmp_117, label %25, label %26

ST_1: tmp_119 [1/1] 1.26ns
:0  %tmp_119 = icmp ult i16 %tmp_116, 5

ST_1: stg_79 [1/1] 0.00ns
:1  br i1 %tmp_119, label %27, label %._crit_edge948

ST_1: stg_80 [1/1] 1.07ns
:0  store i5 6, i5* @br_outWordCounter, align 1

ST_1: stg_81 [1/1] 0.89ns
._crit_edge948:0  br label %28

ST_1: stg_82 [1/1] 1.07ns
:0  store i5 0, i5* @br_outWordCounter, align 1

ST_1: stg_83 [1/1] 0.89ns
:1  br label %28

ST_1: stg_84 [1/1] 0.89ns
:3  br label %._crit_edge937

ST_1: tmp_43 [1/1] 0.00ns
:0  %tmp_43 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @valueBuffer_rf_V_V, i32 1)

ST_1: stg_86 [1/1] 0.89ns
:1  br i1 %tmp_43, label %18, label %._crit_edge937

ST_1: tmp_V_36 [1/1] 2.91ns
:1  %tmp_V_36 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @valueBuffer_rf_V_V)

ST_1: tmp_149 [1/1] 0.00ns
:2  %tmp_149 = trunc i64 %tmp_V_36 to i32

ST_1: tmp_107 [1/1] 1.26ns
:4  %tmp_107 = icmp ult i16 %valueLength_load, 5

ST_1: stg_90 [1/1] 0.00ns
:5  br i1 %tmp_107, label %19, label %20

ST_1: stg_91 [1/1] 1.07ns
:0  store i5 5, i5* @br_outWordCounter, align 1

ST_1: tmp_111 [1/1] 1.36ns
:1  %tmp_111 = add i16 %valueLength_load, -4

ST_1: stg_93 [1/1] 0.89ns
:2  store i16 %tmp_111, i16* @valueLength, align 2

ST_1: stg_94 [1/1] 0.89ns
:3  br label %21

ST_1: stg_95 [1/1] 1.07ns
:0  store i5 0, i5* @br_outWordCounter, align 1

ST_1: tmp_150 [1/1] 0.00ns
:1  %tmp_150 = trunc i16 %valueLength_load to i4

ST_1: tmp_110 [1/1] 0.43ns
:2  %tmp_110 = add i4 4, %tmp_150

ST_1: sel_tmp_i [1/1] 1.11ns
:3  %sel_tmp_i = icmp eq i4 %tmp_110, 7

ST_1: sel_tmp2_i [1/1] 1.11ns
:4  %sel_tmp2_i = icmp eq i4 %tmp_110, 6

ST_1: sel_tmp4_i [1/1] 1.11ns
:5  %sel_tmp4_i = icmp eq i4 %tmp_110, 5

ST_1: sel_tmp6_i [1/1] 1.11ns
:6  %sel_tmp6_i = icmp eq i4 %tmp_150, 0

ST_1: newSel49_cast_cast [1/1] 0.71ns
:7  %newSel49_cast_cast = select i1 %sel_tmp4_i, i8 31, i8 63

ST_1: or_cond [1/1] 0.71ns
:8  %or_cond = or i1 %sel_tmp4_i, %sel_tmp2_i

ST_1: newSel [1/1] 0.71ns
:9  %newSel = select i1 %sel_tmp_i, i8 127, i8 -1

ST_1: newSel1 [1/1] 0.71ns
:10  %newSel1 = select i1 %or_cond, i8 %newSel49_cast_cast, i8 %newSel

ST_1: tempOutput_keep_V [1/1] 0.71ns
:11  %tempOutput_keep_V = select i1 %sel_tmp6_i, i8 15, i8 %newSel1

ST_1: stg_107 [1/1] 0.89ns
:12  br label %21

ST_1: stg_108 [1/1] 0.89ns
:3  br label %._crit_edge937

ST_1: tmp_103 [1/1] 1.34ns
:0  %tmp_103 = icmp eq i8 %errorCode_load, 1

ST_1: stg_110 [1/1] 0.00ns
:1  br i1 %tmp_103, label %11, label %12

ST_1: tmp_143 [1/1] 1.34ns
:0  %tmp_143 = icmp eq i8 %outOpCode_load, 8

ST_1: tmp_144 [1/1] 1.34ns
:1  %tmp_144 = icmp eq i8 %outOpCode_load, 4

ST_1: tmp_145 [1/1] 0.71ns
:2  %tmp_145 = or i1 %tmp_144, %tmp_143

ST_1: tmp_146 [1/1] 1.34ns
:3  %tmp_146 = icmp eq i8 %outOpCode_load, 1

ST_1: tmp_147 [1/1] 0.71ns
:4  %tmp_147 = or i1 %tmp_146, %tmp_145

ST_1: stg_116 [1/1] 0.00ns
:5  br i1 %tmp_147, label %._crit_edge942, label %13

ST_1: tmp_106 [1/1] 1.34ns
:0  %tmp_106 = icmp eq i8 %outOpCode_load, 0

ST_1: stg_118 [1/1] 0.00ns
:1  br i1 %tmp_106, label %14, label %._crit_edge943

ST_1: stg_119 [1/1] 1.07ns
:0  store i5 4, i5* @br_outWordCounter, align 1

ST_1: stg_120 [1/1] 0.89ns
._crit_edge943:0  br label %15

ST_1: stg_121 [1/1] 1.07ns
._crit_edge942:0  store i5 0, i5* @br_outWordCounter, align 1

ST_1: stg_122 [1/1] 0.89ns
._crit_edge942:1  br label %15

ST_1: stg_123 [1/1] 1.07ns
:0  store i5 7, i5* @br_outWordCounter, align 1

ST_1: stg_124 [1/1] 0.89ns
:1  br label %15

ST_1: stg_125 [1/1] 0.89ns
:2  br label %._crit_edge937

ST_1: tmp_97 [1/1] 0.71ns
:0  %tmp_97 = or i8 %errorCode_load, %outOpCode_load

ST_1: tmp_98 [1/1] 1.34ns
:1  %tmp_98 = icmp eq i8 %tmp_97, 0

ST_1: stg_128 [1/1] 0.00ns
:2  br i1 %tmp_98, label %7, label %8

ST_1: tmp_100 [1/1] 1.34ns
:0  %tmp_100 = icmp eq i8 %outOpCode_load, 0

ST_1: tmp_101 [1/1] 1.34ns
:1  %tmp_101 = icmp eq i8 %outOpCode_load, 4

ST_1: or_cond5_90 [1/1] 0.71ns
:2  %or_cond5_90 = or i1 %tmp_100, %tmp_101

ST_1: tmp_102 [1/1] 1.34ns
:3  %tmp_102 = icmp eq i8 %errorCode_load, 1

ST_1: or_cond6_91 [1/1] 0.71ns
:4  %or_cond6_91 = and i1 %or_cond5_90, %tmp_102

ST_1: p_1_cast_cast_cast [1/1] 0.71ns
:5  %p_1_cast_cast_cast = select i1 %or_cond6_91, i32 134217728, i32 0

ST_1: stg_135 [1/1] 0.89ns
:6  br label %._crit_edge939

ST_1: resp_ValueConvertTemp_V_load [1/1] 0.00ns
:0  %resp_ValueConvertTemp_V_load = load i32* @resp_ValueConvertTemp_V, align 4

ST_1: p_Val2_11 [1/1] 1.60ns
:1  %p_Val2_11 = add i32 4, %resp_ValueConvertTemp_V_load

ST_1: stg_138 [1/1] 0.89ns
:2  store i32 %p_Val2_11, i32* @resp_ValueConvertTemp_V, align 4

ST_1: p_Result_i [1/1] 0.00ns
:3  %p_Result_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_11, i32 24, i32 31)

ST_1: p_Result_2_i [1/1] 0.00ns
:4  %p_Result_2_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_11, i32 16, i32 23)

ST_1: p_Result_4_i [1/1] 0.00ns
:5  %p_Result_4_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_11, i32 8, i32 15)

ST_1: tmp_142 [1/1] 0.00ns
:6  %tmp_142 = trunc i32 %p_Val2_11 to i8

ST_1: tmp_i [1/1] 0.00ns
:7  %tmp_i = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_142, i8 %p_Result_4_i, i8 %p_Result_2_i, i8 %p_Result_i)

ST_1: stg_144 [1/1] 0.89ns
:8  br label %._crit_edge939

ST_1: stg_145 [1/1] 1.07ns
._crit_edge939:2  store i5 3, i5* @br_outWordCounter, align 1

ST_1: stg_146 [1/1] 0.89ns
._crit_edge939:4  br label %._crit_edge937

ST_1: tmp_42 [1/1] 0.00ns
:0  %tmp_42 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @valueBuffer_rf_V_V, i32 1)

ST_1: tmp_92 [1/1] 1.34ns
:1  %tmp_92 = icmp eq i8 %outOpCode_load, 0

ST_1: p_not [1/1] 1.34ns
:2  %p_not = icmp ne i8 %errorCode_load, 1

ST_1: tmp46 [1/1] 0.71ns
:3  %tmp46 = and i1 %tmp_92, %p_not

ST_1: or_cond913_not [1/1] 0.71ns
:4  %or_cond913_not = and i1 %tmp46, %tmp_42

ST_1: tmp_93 [1/1] 1.34ns
:5  %tmp_93 = icmp eq i8 %errorCode_load, 1

ST_1: or_cond3_87 [1/1] 0.71ns
:6  %or_cond3_87 = or i1 %or_cond913_not, %tmp_93

ST_1: or_cond915_not [1/1] 0.71ns
:7  %or_cond915_not = xor i1 %or_cond3_87, true

ST_1: or_cond4_88 [1/1] 0.71ns
:8  %or_cond4_88 = and i1 %tmp_92, %or_cond915_not

ST_1: stg_156 [1/1] 0.89ns
:9  br i1 %or_cond4_88, label %._crit_edge937, label %_ifconv

ST_1: p_Val2_8 [1/1] 0.00ns
_ifconv:0  %p_Val2_8 = load i248* @outMetadataTempBuffer_V, align 16

ST_1: p_Result_4 [1/1] 0.00ns
_ifconv:1  %p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i248.i32.i32(i248 %p_Val2_8, i32 8, i32 39)

ST_1: tmp_95 [1/1] 1.60ns
_ifconv:2  %tmp_95 = add i32 -8, %p_Result_4

ST_1: stg_160 [1/1] 0.89ns
_ifconv:3  store i32 %tmp_95, i32* @resp_ValueConvertTemp_V, align 4

ST_1: tmp_141 [1/1] 0.00ns
_ifconv:4  %tmp_141 = trunc i32 %tmp_95 to i16

ST_1: stg_162 [1/1] 0.89ns
_ifconv:5  store i16 %tmp_141, i16* @valueLength, align 2

ST_1: p_Result_5 [1/1] 0.00ns
_ifconv:6  %p_Result_5 = call i96 @_ssdm_op_PartSelect.i96.i248.i32.i32(i248 %p_Val2_8, i32 124, i32 219)

ST_1: p_Result_6 [1/1] 0.00ns
_ifconv:7  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i248.i32.i32(i248 %p_Val2_8, i32 104, i32 111)

ST_1: tmp_50 [1/1] 0.71ns
_ifconv:10  %tmp_50 = or i8 %errorCode_load, %outOpCode_load

ST_1: tmp_51 [1/1] 1.34ns
_ifconv:11  %tmp_51 = icmp eq i8 %tmp_50, 0

ST_1: p_Result_3 [1/1] 0.00ns
_ifconv:13  %p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i248.i32.i32(i248 %p_Val2_8, i32 112, i32 119)

ST_1: tmp_96 [1/1] 1.34ns
_ifconv:15  %tmp_96 = icmp ne i8 %outOpCode_load, 0

ST_1: or_cond7_89 [1/1] 0.71ns
_ifconv:16  %or_cond7_89 = or i1 %tmp_96, %tmp_93

ST_1: stg_170 [1/1] 0.00ns
_ifconv:17  br i1 %or_cond7_89, label %.critedge, label %._crit_edge938

ST_1: tmp_V [1/1] 2.91ns
._crit_edge938:0  %tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @valueBuffer_rf_V_V)

ST_1: tempVar_V [1/1] 0.00ns
._crit_edge938:1  %tempVar_V = call i16 @_ssdm_op_PartSelect.i16.i248.i32.i32(i248 %p_Val2_8, i32 8, i32 23)

ST_1: br_valueLengthTemp_V [1/1] 1.36ns
._crit_edge938:2  %br_valueLengthTemp_V = add i16 %tempVar_V, 20

ST_1: stg_174 [1/1] 0.89ns
._crit_edge938:3  br label %4

ST_1: p_cast_cast_cast [1/1] 0.71ns
.critedge:0  %p_cast_cast_cast = select i1 %tmp_93, i16 32, i16 24

ST_1: stg_176 [1/1] 0.89ns
.critedge:1  br label %4

ST_1: stg_177 [1/1] 1.07ns
:3  store i5 2, i5* @br_outWordCounter, align 1

ST_1: tmp_41 [1/1] 0.00ns
:0  %tmp_41 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i248P(i248* @metadataBuffer_rf_V_V, i32 1)

ST_1: stg_179 [1/1] 0.00ns
:1  br i1 %tmp_41, label %1, label %._crit_edge936

ST_1: tmp_V_35 [1/1] 2.91ns
:0  %tmp_V_35 = call i248 @_ssdm_op_Read.ap_fifo.volatile.i248P(i248* @metadataBuffer_rf_V_V)

ST_1: stg_181 [1/1] 0.00ns
:1  store i248 %tmp_V_35, i248* @outMetadataTempBuffer_V, align 16

ST_1: p_Result_s [1/1] 0.00ns
:2  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i248.i32.i32(i248 %tmp_V_35, i32 104, i32 111)

ST_1: stg_183 [1/1] 0.00ns
:3  store i8 %p_Result_s, i8* @outOpCode, align 1

ST_1: p_Result_s_86 [1/1] 0.00ns
:4  %p_Result_s_86 = call i8 @_ssdm_op_PartSelect.i8.i248.i32.i32(i248 %tmp_V_35, i32 112, i32 119)

ST_1: stg_185 [1/1] 0.00ns
:5  store i8 %p_Result_s_86, i8* @errorCode, align 1

ST_1: stg_186 [1/1] 1.07ns
:6  store i5 1, i5* @br_outWordCounter, align 1


 <State 2>: 5.43ns
ST_2: stg_187 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i1* %respOutput_V_last_V, i8* %respOutput_V_keep_V, i112* %respOutput_V_user_V, i64* %respOutput_V_data_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_188 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i64* @valueBuffer_rf_V_V, [8 x i8]* @str1538, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1539, [1 x i8]* @str1539, [8 x i8]* @str1538)

ST_2: stg_189 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i248* @metadataBuffer_rf_V_V, [8 x i8]* @str1534, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1535, [1 x i8]* @str1535, [8 x i8]* @str1534)

ST_2: stg_190 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str164) nounwind

ST_2: p_Val2_12 [1/1] 0.00ns
:2  %p_Val2_12 = load i64* @xtrasBuffer_V, align 8

ST_2: stg_192 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 3544368444630782533, i112 0, i8 -1, i1 true)

ST_2: stg_193 [1/1] 0.00ns
:2  br label %._crit_edge950

ST_2: stg_194 [1/1] 0.00ns
._crit_edge950:0  br label %34

ST_2: tmp_52 [1/1] 0.00ns
:0  %tmp_52 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_12, i32 32, i32 63)

ST_2: p_Result_23 [1/1] 0.00ns
:1  %p_Result_23 = zext i32 %tmp_52 to i64

ST_2: newSel87_cast_cast [1/1] 0.71ns
:10  %newSel87_cast_cast = select i1 %sel_tmp12_i, i4 1, i4 3

ST_2: or_cond1 [1/1] 0.71ns
:11  %or_cond1 = or i1 %sel_tmp12_i, %sel_tmp10_i

ST_2: newSel3 [1/1] 0.71ns
:12  %newSel3 = select i1 %sel_tmp8_i, i4 7, i4 -1

ST_2: or_cond2 [1/1] 0.71ns
:13  %or_cond2 = or i1 %sel_tmp8_i, %sel_tmp6_i1

ST_2: newSel91_cast_cast [1/1] 0.71ns
:14  %newSel91_cast_cast = select i1 %sel_tmp4_i1, i8 31, i8 63

ST_2: or_cond3 [1/1] 0.71ns
:15  %or_cond3 = or i1 %sel_tmp4_i1, %sel_tmp2_i1

ST_2: newSel4 [1/1] 0.71ns
:16  %newSel4 = select i1 %sel_tmp_i1, i8 127, i8 -1

ST_2: newSel5 [1/1] 0.71ns
:17  %newSel5 = select i1 %or_cond1, i4 %newSel87_cast_cast, i4 %newSel3

ST_2: newSel95_cast [1/1] 0.00ns
:18  %newSel95_cast = zext i4 %newSel5 to i8

ST_2: or_cond4 [1/1] 0.71ns
:19  %or_cond4 = or i1 %or_cond1, %or_cond2

ST_2: newSel6 [1/1] 0.71ns
:20  %newSel6 = select i1 %or_cond3, i8 %newSel91_cast_cast, i8 %newSel4

ST_2: tempOutput_keep_V_5 [1/1] 0.71ns
:21  %tempOutput_keep_V_5 = select i1 %or_cond4, i8 %newSel95_cast, i8 %newSel6

ST_2: stg_209 [1/1] 0.00ns
:24  call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_23, i112 0, i8 %tempOutput_keep_V_5, i1 true)

ST_2: stg_210 [1/1] 0.00ns
:25  br label %34

ST_2: Hi_assign [1/1] 1.24ns
:2  %Hi_assign = add i6 -1, %tmp_118

ST_2: rev [1/1] 0.71ns
:5  %rev = xor i1 %tmp_155, true

ST_2: tmp_156 [1/1] 0.00ns
:6  %tmp_156 = zext i6 %Hi_assign_1 to i7

ST_2: tmp_157 [1/1] 0.00ns
:7  %tmp_157 = call i64 @llvm.part.select.i64(i64 %p_Val2_12, i32 63, i32 0)

ST_2: tmp_158 [1/1] 1.24ns
:8  %tmp_158 = sub i7 32, %tmp_156

ST_2: tmp_159 [1/1] 1.24ns
:9  %tmp_159 = add i7 -32, %tmp_156

ST_2: tmp_160 [1/1] 0.71ns
:10  %tmp_160 = select i1 %rev, i7 %tmp_158, i7 %tmp_159

ST_2: tmp_161 [1/1] 0.71ns
:11  %tmp_161 = select i1 %rev, i64 %tmp_157, i64 %p_Val2_12

ST_2: tmp_162 [1/1] 1.24ns
:12  %tmp_162 = sub i7 63, %tmp_160

ST_2: tmp_163 [1/1] 0.00ns
:13  %tmp_163 = zext i7 %tmp_162 to i64

ST_2: st [1/1] 0.00ns
:14  %st = call i33 @_ssdm_op_PartSelect.i33.i64.i32.i32(i64 %tmp_161, i32 31, i32 63)

ST_2: tmp_164 [1/1] 0.00ns
:15  %tmp_164 = zext i33 %st to i64

ST_2: sf [1/1] 0.00ns
:16  %sf = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_161, i32 32, i32 63)

ST_2: tmp_165 [1/1] 0.00ns
:17  %tmp_165 = zext i32 %sf to i64

ST_2: tmp_166 [1/1] 0.71ns
:18  %tmp_166 = select i1 %rev, i64 %tmp_164, i64 %tmp_165

ST_2: tmp_167 [1/1] 0.82ns
:19  %tmp_167 = lshr i64 -1, %tmp_163

ST_2: p_Result_21 [1/1] 0.71ns
:20  %p_Result_21 = and i64 %tmp_166, %tmp_167

ST_2: tmp_169 [1/1] 0.00ns
:21  %tmp_169 = sext i6 %Hi_assign to i7

ST_2: tmp_170 [1/1] 1.24ns
:22  %tmp_170 = sub i7 63, %tmp_169

ST_2: tmp_171 [1/1] 0.00ns
:23  %tmp_171 = zext i7 %tmp_170 to i64

ST_2: tmp_172 [1/1] 0.82ns
:24  %tmp_172 = lshr i64 -1, %tmp_171

ST_2: p_Result_22 [1/1] 0.71ns
:25  %p_Result_22 = and i64 %p_Result_21, %tmp_172

ST_2: sel_tmp6_i3 [1/1] 1.11ns
:27  %sel_tmp6_i3 = icmp eq i4 %tmp_174, 4

ST_2: sel_tmp8_i2 [1/1] 1.11ns
:28  %sel_tmp8_i2 = icmp eq i4 %tmp_174, 3

ST_2: sel_tmp10_i2 [1/1] 1.11ns
:29  %sel_tmp10_i2 = icmp eq i4 %tmp_174, 2

ST_2: sel_tmp12_i2 [1/1] 1.11ns
:30  %sel_tmp12_i2 = icmp eq i4 %tmp_174, 1

ST_2: newSel73_cast_cast [1/1] 0.71ns
:31  %newSel73_cast_cast = select i1 %sel_tmp12_i2, i4 1, i4 3

ST_2: or_cond9 [1/1] 0.71ns
:32  %or_cond9 = or i1 %sel_tmp12_i2, %sel_tmp10_i2

ST_2: newSel10 [1/1] 0.71ns
:33  %newSel10 = select i1 %sel_tmp8_i2, i4 7, i4 -1

ST_2: or_cond10 [1/1] 0.71ns
:34  %or_cond10 = or i1 %sel_tmp8_i2, %sel_tmp6_i3

ST_2: newSel11 [1/1] 0.71ns
:35  %newSel11 = select i1 %or_cond9, i4 %newSel73_cast_cast, i4 %newSel10

ST_2: newSel81_cast [1/1] 0.00ns
:36  %newSel81_cast = zext i4 %newSel11 to i5

ST_2: or_cond11 [1/1] 0.71ns
:37  %or_cond11 = or i1 %or_cond9, %or_cond10

ST_2: tempOutput_keep_V_4 [1/1] 0.71ns
:38  %tempOutput_keep_V_4 = select i1 %or_cond11, i5 %newSel81_cast, i5 -1

ST_2: tmp_keep_V_3 [1/1] 0.00ns
:39  %tmp_keep_V_3 = sext i5 %tempOutput_keep_V_4 to i8

ST_2: stg_246 [1/1] 0.00ns
:42  call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_22, i112 0, i8 %tmp_keep_V_3, i1 true)

ST_2: stg_247 [1/1] 0.00ns
:43  br label %._crit_edge949

ST_2: p_Result_7 [1/1] 0.00ns
._crit_edge947:0  %p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_12, i32 32, i32 63)

ST_2: p_Result_20 [1/1] 0.00ns
._crit_edge947:3  %p_Result_20 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_152, i32 %p_Result_7)

ST_2: stg_250 [1/1] 0.00ns
:1  br label %._crit_edge948

ST_2: tmp_last_V_2 [1/1] 0.00ns
:0  %tmp_last_V_2 = phi i1 [ true, %25 ], [ false, %._crit_edge948 ]

ST_2: tmp_keep_V_4 [1/1] 0.00ns
:1  %tmp_keep_V_4 = phi i8 [ %tempKeep_V, %25 ], [ -1, %._crit_edge948 ]

ST_2: stg_253 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_20, i112 0, i8 %tmp_keep_V_4, i1 %tmp_last_V_2)

ST_2: tmp_148 [1/1] 0.00ns
:0  %tmp_148 = trunc i64 %p_Val2_12 to i32

ST_2: p_Result_19 [1/1] 0.00ns
:3  %p_Result_19 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %tmp_149, i32 %tmp_148)

ST_2: tmp_last_V_1 [1/1] 0.00ns
:0  %tmp_last_V_1 = phi i1 [ true, %19 ], [ false, %20 ]

ST_2: tmp_keep_V_1 [1/1] 0.00ns
:1  %tmp_keep_V_1 = phi i8 [ %tempOutput_keep_V, %19 ], [ -1, %20 ]

ST_2: stg_258 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_19, i112 0, i8 %tmp_keep_V_1, i1 %tmp_last_V_1)

ST_2: stg_259 [1/1] 0.00ns
:1  br label %._crit_edge943

ST_2: tmp_last_V [1/1] 0.00ns
:0  %tmp_last_V = phi i1 [ false, %11 ], [ true, %._crit_edge942 ], [ false, %._crit_edge943 ]

ST_2: stg_261 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 0, i112 0, i8 -1, i1 %tmp_last_V)

ST_2: tmp_data_V_3 [1/1] 0.00ns
._crit_edge939:0  %tmp_data_V_3 = phi i32 [ %tmp_i, %7 ], [ %p_1_cast_cast_cast, %8 ]

ST_2: tmp_data_V_4 [1/1] 0.00ns
._crit_edge939:1  %tmp_data_V_4 = zext i32 %tmp_data_V_3 to i64

ST_2: stg_264 [1/1] 0.00ns
._crit_edge939:3  call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %tmp_data_V_4, i112 0, i8 -1, i1 false)

ST_2: p_Result_15 [1/1] 0.00ns
_ifconv:8  %p_Result_15 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i8.i8(i48 0, i8 %p_Result_6, i8 -127)

ST_2: p_Result_16 [1/1] 0.00ns
_ifconv:9  %p_Result_16 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i8.i8(i48 262144, i8 %p_Result_6, i8 -127)

ST_2: tempOutput_data_V [1/1] 0.71ns
_ifconv:12  %tempOutput_data_V = select i1 %tmp_51, i64 %p_Result_16, i64 %p_Result_15

ST_2: p_Result_17 [1/1] 0.00ns
_ifconv:14  %p_Result_17 = call i64 @llvm.part.set.i64.i8(i64 %tempOutput_data_V, i8 %p_Result_3, i32 56, i32 63)

ST_2: xtrasBuffer_V_new [1/1] 0.00ns
:0  %xtrasBuffer_V_new = phi i64 [ 0, %.critedge ], [ %tmp_V, %._crit_edge938 ]

ST_2: p_0492_1 [1/1] 0.00ns
:1  %p_0492_1 = phi i16 [ %p_cast_cast_cast, %.critedge ], [ %br_valueLengthTemp_V, %._crit_edge938 ]

ST_2: p_Result_18 [1/1] 0.00ns
:2  %p_Result_18 = call i112 @_ssdm_op_BitConcatenate.i112.i16.i96(i16 %p_0492_1, i96 %p_Result_5)

ST_2: stg_272 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.axis.volatile.i64P.i112P.i8P.i1P(i64* %respOutput_V_data_V, i112* %respOutput_V_user_V, i8* %respOutput_V_keep_V, i1* %respOutput_V_last_V, i64 %p_Result_17, i112 %p_Result_18, i8 -1, i1 false)

ST_2: stg_273 [1/1] 0.89ns
:5  br label %._crit_edge937

ST_2: xtrasBuffer_V_flag_8 [1/1] 0.00ns
._crit_edge937:0  %xtrasBuffer_V_flag_8 = phi i1 [ false, %3 ], [ true, %4 ], [ false, %._crit_edge939 ], [ false, %15 ], [ true, %21 ], [ false, %17 ], [ false, %34 ], [ true, %28 ], [ false, %._crit_edge949 ]

ST_2: xtrasBuffer_V_new_8 [1/1] 0.00ns
._crit_edge937:1  %xtrasBuffer_V_new_8 = phi i64 [ undef, %3 ], [ %xtrasBuffer_V_new, %4 ], [ undef, %._crit_edge939 ], [ undef, %15 ], [ %tmp_V_36, %21 ], [ undef, %17 ], [ undef, %34 ], [ %tmp_V_37, %28 ], [ undef, %._crit_edge949 ]

ST_2: stg_276 [1/1] 0.00ns
._crit_edge937:2  br i1 %xtrasBuffer_V_flag_8, label %mergeST, label %.new

ST_2: stg_277 [1/1] 0.00ns
mergeST:0  store i64 %xtrasBuffer_V_new_8, i64* @xtrasBuffer_V, align 8

ST_2: stg_278 [1/1] 0.00ns
mergeST:1  br label %.new

ST_2: stg_279 [1/1] 0.00ns
.new:0  br label %35

ST_2: stg_280 [1/1] 0.00ns
:7  br label %._crit_edge936

ST_2: stg_281 [1/1] 0.00ns
._crit_edge936:0  br label %35

ST_2: stg_282 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
