
IS1300Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008eb0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b0  08009040  08009040  0000a040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097f0  080097f0  0000b060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080097f0  080097f0  0000a7f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080097f8  080097f8  0000b060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097f8  080097f8  0000a7f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080097fc  080097fc  0000a7fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08009800  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002cfc  20000060  08009860  0000b060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002d5c  08009860  0000bd5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ffa9  00000000  00000000  0000b090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004985  00000000  00000000  0002b039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ad0  00000000  00000000  0002f9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014b1  00000000  00000000  00031490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af2b  00000000  00000000  00032941  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020373  00000000  00000000  0005d86c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001004f3  00000000  00000000  0007dbdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017e0d2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000072ec  00000000  00000000  0017e118  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00185404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009028 	.word	0x08009028

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08009028 	.word	0x08009028

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  eventGroup = xEventGroupCreate();
 8000502:	f005 fa2d 	bl	8005960 <xEventGroupCreate>
 8000506:	4603      	mov	r3, r0
 8000508:	4a40      	ldr	r2, [pc, #256]	@ (800060c <MX_FREERTOS_Init+0x110>)
 800050a:	6013      	str	r3, [r2, #0]
  oledEventGroup = xEventGroupCreate();
 800050c:	f005 fa28 	bl	8005960 <xEventGroupCreate>
 8000510:	4603      	mov	r3, r0
 8000512:	4a3f      	ldr	r2, [pc, #252]	@ (8000610 <MX_FREERTOS_Init+0x114>)
 8000514:	6013      	str	r3, [r2, #0]
  doBlink1 = false;
 8000516:	4b3f      	ldr	r3, [pc, #252]	@ (8000614 <MX_FREERTOS_Init+0x118>)
 8000518:	2200      	movs	r2, #0
 800051a:	701a      	strb	r2, [r3, #0]
  doBlink2 = false;
 800051c:	4b3e      	ldr	r3, [pc, #248]	@ (8000618 <MX_FREERTOS_Init+0x11c>)
 800051e:	2200      	movs	r2, #0
 8000520:	701a      	strb	r2, [r3, #0]
  blinkState = false;
 8000522:	4b3e      	ldr	r3, [pc, #248]	@ (800061c <MX_FREERTOS_Init+0x120>)
 8000524:	2200      	movs	r2, #0
 8000526:	701a      	strb	r2, [r3, #0]
  

  HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_SET);
 8000528:	2201      	movs	r2, #1
 800052a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800052e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000532:	f002 f9d5 	bl	80028e0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SR_Enable_GPIO_Port, SR_Enable_Pin, GPIO_PIN_RESET);
 8000536:	2200      	movs	r2, #0
 8000538:	2180      	movs	r1, #128	@ 0x80
 800053a:	4839      	ldr	r0, [pc, #228]	@ (8000620 <MX_FREERTOS_Init+0x124>)
 800053c:	f002 f9d0 	bl	80028e0 <HAL_GPIO_WritePin>

  //init bars
  for(int i = 0; i < NUM_BARS; i++) {
 8000540:	2300      	movs	r3, #0
 8000542:	607b      	str	r3, [r7, #4]
 8000544:	e01f      	b.n	8000586 <MX_FREERTOS_Init+0x8a>
      oledBars[i].startTick = 0;
 8000546:	4937      	ldr	r1, [pc, #220]	@ (8000624 <MX_FREERTOS_Init+0x128>)
 8000548:	687a      	ldr	r2, [r7, #4]
 800054a:	4613      	mov	r3, r2
 800054c:	005b      	lsls	r3, r3, #1
 800054e:	4413      	add	r3, r2
 8000550:	009b      	lsls	r3, r3, #2
 8000552:	440b      	add	r3, r1
 8000554:	2200      	movs	r2, #0
 8000556:	601a      	str	r2, [r3, #0]
      oledBars[i].durationTick = 0;
 8000558:	4932      	ldr	r1, [pc, #200]	@ (8000624 <MX_FREERTOS_Init+0x128>)
 800055a:	687a      	ldr	r2, [r7, #4]
 800055c:	4613      	mov	r3, r2
 800055e:	005b      	lsls	r3, r3, #1
 8000560:	4413      	add	r3, r2
 8000562:	009b      	lsls	r3, r3, #2
 8000564:	440b      	add	r3, r1
 8000566:	3304      	adds	r3, #4
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
      oledBars[i].active = 0;
 800056c:	492d      	ldr	r1, [pc, #180]	@ (8000624 <MX_FREERTOS_Init+0x128>)
 800056e:	687a      	ldr	r2, [r7, #4]
 8000570:	4613      	mov	r3, r2
 8000572:	005b      	lsls	r3, r3, #1
 8000574:	4413      	add	r3, r2
 8000576:	009b      	lsls	r3, r3, #2
 8000578:	440b      	add	r3, r1
 800057a:	3308      	adds	r3, #8
 800057c:	2200      	movs	r2, #0
 800057e:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < NUM_BARS; i++) {
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	3301      	adds	r3, #1
 8000584:	607b      	str	r3, [r7, #4]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	2b07      	cmp	r3, #7
 800058a:	dddc      	ble.n	8000546 <MX_FREERTOS_Init+0x4a>
  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */

  lightMutex = xSemaphoreCreateMutex();
 800058c:	2001      	movs	r0, #1
 800058e:	f005 fdce 	bl	800612e <xQueueCreateMutex>
 8000592:	4603      	mov	r3, r0
 8000594:	4a24      	ldr	r2, [pc, #144]	@ (8000628 <MX_FREERTOS_Init+0x12c>)
 8000596:	6013      	str	r3, [r2, #0]
  oledMutex = xSemaphoreCreateMutex();
 8000598:	2001      	movs	r0, #1
 800059a:	f005 fdc8 	bl	800612e <xQueueCreateMutex>
 800059e:	4603      	mov	r3, r0
 80005a0:	4a22      	ldr	r2, [pc, #136]	@ (800062c <MX_FREERTOS_Init+0x130>)
 80005a2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005a4:	4a22      	ldr	r2, [pc, #136]	@ (8000630 <MX_FREERTOS_Init+0x134>)
 80005a6:	2100      	movs	r1, #0
 80005a8:	4822      	ldr	r0, [pc, #136]	@ (8000634 <MX_FREERTOS_Init+0x138>)
 80005aa:	f005 f8f7 	bl	800579c <osThreadNew>
 80005ae:	4603      	mov	r3, r0
 80005b0:	4a21      	ldr	r2, [pc, #132]	@ (8000638 <MX_FREERTOS_Init+0x13c>)
 80005b2:	6013      	str	r3, [r2, #0]

  /* creation of TLHandlerTask */
  TLHandlerTaskHandle = osThreadNew(TLHandler, NULL, &TLHandlerTask_attributes);
 80005b4:	4a21      	ldr	r2, [pc, #132]	@ (800063c <MX_FREERTOS_Init+0x140>)
 80005b6:	2100      	movs	r1, #0
 80005b8:	4821      	ldr	r0, [pc, #132]	@ (8000640 <MX_FREERTOS_Init+0x144>)
 80005ba:	f005 f8ef 	bl	800579c <osThreadNew>
 80005be:	4603      	mov	r3, r0
 80005c0:	4a20      	ldr	r2, [pc, #128]	@ (8000644 <MX_FREERTOS_Init+0x148>)
 80005c2:	6013      	str	r3, [r2, #0]

  /* creation of PLHandlerTask */
  PLHandlerTaskHandle = osThreadNew(PLHandler, NULL, &PLHandlerTask_attributes);
 80005c4:	4a20      	ldr	r2, [pc, #128]	@ (8000648 <MX_FREERTOS_Init+0x14c>)
 80005c6:	2100      	movs	r1, #0
 80005c8:	4820      	ldr	r0, [pc, #128]	@ (800064c <MX_FREERTOS_Init+0x150>)
 80005ca:	f005 f8e7 	bl	800579c <osThreadNew>
 80005ce:	4603      	mov	r3, r0
 80005d0:	4a1f      	ldr	r2, [pc, #124]	@ (8000650 <MX_FREERTOS_Init+0x154>)
 80005d2:	6013      	str	r3, [r2, #0]

  /* creation of InHandlerTask */
  InHandlerTaskHandle = osThreadNew(InHandler, NULL, &InHandlerTask_attributes);
 80005d4:	4a1f      	ldr	r2, [pc, #124]	@ (8000654 <MX_FREERTOS_Init+0x158>)
 80005d6:	2100      	movs	r1, #0
 80005d8:	481f      	ldr	r0, [pc, #124]	@ (8000658 <MX_FREERTOS_Init+0x15c>)
 80005da:	f005 f8df 	bl	800579c <osThreadNew>
 80005de:	4603      	mov	r3, r0
 80005e0:	4a1e      	ldr	r2, [pc, #120]	@ (800065c <MX_FREERTOS_Init+0x160>)
 80005e2:	6013      	str	r3, [r2, #0]

  /* creation of blinkTaskHandle */
  blinkTaskHandleHandle = osThreadNew(blinkTask, NULL, &blinkTaskHandle_attributes);
 80005e4:	4a1e      	ldr	r2, [pc, #120]	@ (8000660 <MX_FREERTOS_Init+0x164>)
 80005e6:	2100      	movs	r1, #0
 80005e8:	481e      	ldr	r0, [pc, #120]	@ (8000664 <MX_FREERTOS_Init+0x168>)
 80005ea:	f005 f8d7 	bl	800579c <osThreadNew>
 80005ee:	4603      	mov	r3, r0
 80005f0:	4a1d      	ldr	r2, [pc, #116]	@ (8000668 <MX_FREERTOS_Init+0x16c>)
 80005f2:	6013      	str	r3, [r2, #0]

  /* creation of OLHandlerTask */
  OLHandlerTaskHandle = osThreadNew(OLHandler, NULL, &OLHandlerTask_attributes);
 80005f4:	4a1d      	ldr	r2, [pc, #116]	@ (800066c <MX_FREERTOS_Init+0x170>)
 80005f6:	2100      	movs	r1, #0
 80005f8:	481d      	ldr	r0, [pc, #116]	@ (8000670 <MX_FREERTOS_Init+0x174>)
 80005fa:	f005 f8cf 	bl	800579c <osThreadNew>
 80005fe:	4603      	mov	r3, r0
 8000600:	4a1c      	ldr	r2, [pc, #112]	@ (8000674 <MX_FREERTOS_Init+0x178>)
 8000602:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000604:	bf00      	nop
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	2000007c 	.word	0x2000007c
 8000610:	20000080 	.word	0x20000080
 8000614:	20000088 	.word	0x20000088
 8000618:	20000089 	.word	0x20000089
 800061c:	2000008a 	.word	0x2000008a
 8000620:	48000800 	.word	0x48000800
 8000624:	20000094 	.word	0x20000094
 8000628:	2000008c 	.word	0x2000008c
 800062c:	20000090 	.word	0x20000090
 8000630:	080090d4 	.word	0x080090d4
 8000634:	08000679 	.word	0x08000679
 8000638:	200000f4 	.word	0x200000f4
 800063c:	080090f8 	.word	0x080090f8
 8000640:	08000689 	.word	0x08000689
 8000644:	200000f8 	.word	0x200000f8
 8000648:	0800911c 	.word	0x0800911c
 800064c:	08000c95 	.word	0x08000c95
 8000650:	200000fc 	.word	0x200000fc
 8000654:	08009140 	.word	0x08009140
 8000658:	08000d3d 	.word	0x08000d3d
 800065c:	20000100 	.word	0x20000100
 8000660:	08009164 	.word	0x08009164
 8000664:	08000eb5 	.word	0x08000eb5
 8000668:	20000104 	.word	0x20000104
 800066c:	08009188 	.word	0x08009188
 8000670:	08000f59 	.word	0x08000f59
 8000674:	20000108 	.word	0x20000108

08000678 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000680:	2001      	movs	r0, #1
 8000682:	f005 f91d 	bl	80058c0 <osDelay>
 8000686:	e7fb      	b.n	8000680 <StartDefaultTask+0x8>

08000688 <TLHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TLHandler */
void TLHandler(void *argument)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b08c      	sub	sp, #48	@ 0x30
 800068c:	af02      	add	r7, sp, #8
 800068e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TLHandler */
  /* Infinite loop */
	static states State, NextState;
  for(;;)
  {
    State = NSG_EWR;
 8000690:	4bb4      	ldr	r3, [pc, #720]	@ (8000964 <TLHandler+0x2dc>)
 8000692:	2200      	movs	r2, #0
 8000694:	701a      	strb	r2, [r3, #0]
    NextState = NSG_EWR;
 8000696:	4bb4      	ldr	r3, [pc, #720]	@ (8000968 <TLHandler+0x2e0>)
 8000698:	2200      	movs	r2, #0
 800069a:	701a      	strb	r2, [r3, #0]
    uint32_t instruction, elapsedTime, elapsedTime2;
    bool toGreen = false, firstRound  = true; // decide whether to go from yellow to red or yellow to green 
 800069c:	2300      	movs	r3, #0
 800069e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80006a2:	2301      	movs	r3, #1
 80006a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    EventBits_t receivedBits;
    TickType_t xStartTimer, xEndTimer, timeToDelay;
    instruction = PL1_Green | PL2_Red;
 80006a8:	f44f 2301 	mov.w	r3, #528384	@ 0x81000
 80006ac:	61fb      	str	r3, [r7, #28]
    current_instruction = update_instruction(current_instruction, instruction, PL);
 80006ae:	4baf      	ldr	r3, [pc, #700]	@ (800096c <TLHandler+0x2e4>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	2201      	movs	r2, #1
 80006b4:	69f9      	ldr	r1, [r7, #28]
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 fd22 	bl	8002100 <update_instruction>
 80006bc:	4603      	mov	r3, r0
 80006be:	4aab      	ldr	r2, [pc, #684]	@ (800096c <TLHandler+0x2e4>)
 80006c0:	6013      	str	r3, [r2, #0]
    while (1) {
        State = NextState;
 80006c2:	4ba9      	ldr	r3, [pc, #676]	@ (8000968 <TLHandler+0x2e0>)
 80006c4:	781a      	ldrb	r2, [r3, #0]
 80006c6:	4ba7      	ldr	r3, [pc, #668]	@ (8000964 <TLHandler+0x2dc>)
 80006c8:	701a      	strb	r2, [r3, #0]
        switch(State) {
 80006ca:	4ba6      	ldr	r3, [pc, #664]	@ (8000964 <TLHandler+0x2dc>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b03      	cmp	r3, #3
 80006d0:	d8f7      	bhi.n	80006c2 <TLHandler+0x3a>
 80006d2:	a201      	add	r2, pc, #4	@ (adr r2, 80006d8 <TLHandler+0x50>)
 80006d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006d8:	080006e9 	.word	0x080006e9
 80006dc:	080008df 	.word	0x080008df
 80006e0:	080009bf 	.word	0x080009bf
 80006e4:	08000a7d 	.word	0x08000a7d
        case NSG_EWR:
            instruction = TL_NS_Green | TL_EW_Red;
 80006e8:	4ba1      	ldr	r3, [pc, #644]	@ (8000970 <TLHandler+0x2e8>)
 80006ea:	61fb      	str	r3, [r7, #28]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 80006ec:	4b9f      	ldr	r3, [pc, #636]	@ (800096c <TLHandler+0x2e4>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	2200      	movs	r2, #0
 80006f2:	69f9      	ldr	r1, [r7, #28]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f001 fd03 	bl	8002100 <update_instruction>
 80006fa:	4603      	mov	r3, r0
 80006fc:	4a9b      	ldr	r2, [pc, #620]	@ (800096c <TLHandler+0x2e4>)
 80006fe:	6013      	str	r3, [r2, #0]
            startBar(G1, greenDelay);
 8000700:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8000704:	2004      	movs	r0, #4
 8000706:	f000 fe2f 	bl	8001368 <startBar>
            if (firstRound) {
 800070a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800070e:	2b00      	cmp	r3, #0
 8000710:	d004      	beq.n	800071c <TLHandler+0x94>
              startBar(W1, walkingDelay);
 8000712:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000716:	2001      	movs	r0, #1
 8000718:	f000 fe26 	bl	8001368 <startBar>
            }
            stopBar(R1);
 800071c:	2005      	movs	r0, #5
 800071e:	f000 fe5f 	bl	80013e0 <stopBar>
            // check if the PL2 is pressed, or there is a car by TL1 or TL3
            xStartTimer = xTaskGetTickCount();
 8000722:	f006 fd45 	bl	80071b0 <xTaskGetTickCount>
 8000726:	61b8      	str	r0, [r7, #24]
            receivedBits = xEventGroupWaitBits(eventGroup, Event_PL2 | Event_TL1_Switch | Event_TL3_Switch | Event_TL2_Switch | Event_TL4_Switch | Event_PL2_Pressed_Yellow, pdTRUE, pdFALSE, greenDelay);
 8000728:	4b92      	ldr	r3, [pc, #584]	@ (8000974 <TLHandler+0x2ec>)
 800072a:	6818      	ldr	r0, [r3, #0]
 800072c:	f643 2398 	movw	r3, #15000	@ 0x3a98
 8000730:	9300      	str	r3, [sp, #0]
 8000732:	2300      	movs	r3, #0
 8000734:	2201      	movs	r2, #1
 8000736:	f240 213e 	movw	r1, #574	@ 0x23e
 800073a:	f005 f92b 	bl	8005994 <xEventGroupWaitBits>
 800073e:	6178      	str	r0, [r7, #20]
            xEndTimer = xTaskGetTickCount();
 8000740:	f006 fd36 	bl	80071b0 <xTaskGetTickCount>
 8000744:	6138      	str	r0, [r7, #16]
            elapsedTime = xEndTimer - xStartTimer;
 8000746:	693a      	ldr	r2, [r7, #16]
 8000748:	69bb      	ldr	r3, [r7, #24]
 800074a:	1ad3      	subs	r3, r2, r3
 800074c:	60fb      	str	r3, [r7, #12]
            if(receivedBits & Event_PL2 || receivedBits & Event_PL2_Pressed_Yellow) {
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	f003 0302 	and.w	r3, r3, #2
 8000754:	2b00      	cmp	r3, #0
 8000756:	d104      	bne.n	8000762 <TLHandler+0xda>
 8000758:	697b      	ldr	r3, [r7, #20]
 800075a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800075e:	2b00      	cmp	r3, #0
 8000760:	d020      	beq.n	80007a4 <TLHandler+0x11c>
              //doBlink2 = true;
              //startBar(P2, pedestrianDelay);
              timeToDelay = greenDelay - elapsedTime < pedestrianDelay ? (greenDelay - elapsedTime) : pedestrianDelay - yellowDelay;
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	f5c3 536a 	rsb	r3, r3, #14976	@ 0x3a80
 8000768:	3318      	adds	r3, #24
 800076a:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 800076e:	d204      	bcs.n	800077a <TLHandler+0xf2>
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	f5c3 536a 	rsb	r3, r3, #14976	@ 0x3a80
 8000776:	3318      	adds	r3, #24
 8000778:	e001      	b.n	800077e <TLHandler+0xf6>
 800077a:	f241 7370 	movw	r3, #6000	@ 0x1770
 800077e:	623b      	str	r3, [r7, #32]
              if (elapsedTime < walkingDelay && firstRound) timeToDelay = walkingDelay - elapsedTime;
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000786:	4293      	cmp	r3, r2
 8000788:	d808      	bhi.n	800079c <TLHandler+0x114>
 800078a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800078e:	2b00      	cmp	r3, #0
 8000790:	d004      	beq.n	800079c <TLHandler+0x114>
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	f5c3 539c 	rsb	r3, r3, #4992	@ 0x1380
 8000798:	3308      	adds	r3, #8
 800079a:	623b      	str	r3, [r7, #32]
              vTaskDelay(timeToDelay);
 800079c:	6a38      	ldr	r0, [r7, #32]
 800079e:	f006 fbb5 	bl	8006f0c <vTaskDelay>
 80007a2:	e092      	b.n	80008ca <TLHandler+0x242>
            } else if((receivedBits & Event_TL2_Switch || receivedBits & Event_TL4_Switch) && !(receivedBits & Event_TL1_Switch || receivedBits & Event_TL3_Switch)) {
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	f003 0308 	and.w	r3, r3, #8
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d104      	bne.n	80007b8 <TLHandler+0x130>
 80007ae:	697b      	ldr	r3, [r7, #20]
 80007b0:	f003 0320 	and.w	r3, r3, #32
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d018      	beq.n	80007ea <TLHandler+0x162>
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	f003 0304 	and.w	r3, r3, #4
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d113      	bne.n	80007ea <TLHandler+0x162>
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	f003 0310 	and.w	r3, r3, #16
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d10e      	bne.n	80007ea <TLHandler+0x162>
              NextState = NSG_EWR;
 80007cc:	4b66      	ldr	r3, [pc, #408]	@ (8000968 <TLHandler+0x2e0>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	701a      	strb	r2, [r3, #0]
              if (elapsedTime > walkingDelay) stopBar(W1);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80007d8:	4293      	cmp	r3, r2
 80007da:	d902      	bls.n	80007e2 <TLHandler+0x15a>
 80007dc:	2001      	movs	r0, #1
 80007de:	f000 fdff 	bl	80013e0 <stopBar>
              firstRound = false;
 80007e2:	2300      	movs	r3, #0
 80007e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
              break;
 80007e8:	e251      	b.n	8000c8e <TLHandler+0x606>
            } else if(receivedBits & Event_TL1_Switch || receivedBits & Event_TL3_Switch) {
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	f003 0304 	and.w	r3, r3, #4
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d104      	bne.n	80007fe <TLHandler+0x176>
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	f003 0310 	and.w	r3, r3, #16
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d065      	beq.n	80008ca <TLHandler+0x242>
              if(!(receivedBits & Event_TL2_Switch || receivedBits & Event_TL4_Switch)) {
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	f003 0308 	and.w	r3, r3, #8
 8000804:	2b00      	cmp	r3, #0
 8000806:	d13d      	bne.n	8000884 <TLHandler+0x1fc>
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	f003 0320 	and.w	r3, r3, #32
 800080e:	2b00      	cmp	r3, #0
 8000810:	d138      	bne.n	8000884 <TLHandler+0x1fc>
                if(!firstRound) {
 8000812:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000816:	f083 0301 	eor.w	r3, r3, #1
 800081a:	b2db      	uxtb	r3, r3
 800081c:	2b00      	cmp	r3, #0
 800081e:	d031      	beq.n	8000884 <TLHandler+0x1fc>
                  toGreen = false;
 8000820:	2300      	movs	r3, #0
 8000822:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                  NextState = NSY_EWR;
 8000826:	4b50      	ldr	r3, [pc, #320]	@ (8000968 <TLHandler+0x2e0>)
 8000828:	2201      	movs	r2, #1
 800082a:	701a      	strb	r2, [r3, #0]
                  startBar(R2, redDelayMax);
 800082c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000830:	2007      	movs	r0, #7
 8000832:	f000 fd99 	bl	8001368 <startBar>
                  xStartTimer = xTaskGetTickCount();
 8000836:	f006 fcbb 	bl	80071b0 <xTaskGetTickCount>
 800083a:	61b8      	str	r0, [r7, #24]
                  receivedBits = xEventGroupWaitBits(eventGroup, Event_PL2, pdFALSE, pdFALSE, redDelayMax);
 800083c:	4b4d      	ldr	r3, [pc, #308]	@ (8000974 <TLHandler+0x2ec>)
 800083e:	6818      	ldr	r0, [r3, #0]
 8000840:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000844:	9300      	str	r3, [sp, #0]
 8000846:	2300      	movs	r3, #0
 8000848:	2200      	movs	r2, #0
 800084a:	2102      	movs	r1, #2
 800084c:	f005 f8a2 	bl	8005994 <xEventGroupWaitBits>
 8000850:	6178      	str	r0, [r7, #20]
                  if (receivedBits & Event_PL2) {
 8000852:	697b      	ldr	r3, [r7, #20]
 8000854:	f003 0302 	and.w	r3, r3, #2
 8000858:	2b00      	cmp	r3, #0
 800085a:	f000 8214 	beq.w	8000c86 <TLHandler+0x5fe>
                    xEndTimer = xTaskGetTickCount();
 800085e:	f006 fca7 	bl	80071b0 <xTaskGetTickCount>
 8000862:	6138      	str	r0, [r7, #16]
                    elapsedTime = xEndTimer - xStartTimer;
 8000864:	693a      	ldr	r2, [r7, #16]
 8000866:	69bb      	ldr	r3, [r7, #24]
 8000868:	1ad3      	subs	r3, r2, r3
 800086a:	60fb      	str	r3, [r7, #12]
                    //doBlink2 = true;
                    startBar(P2, pedestrianDelay);
 800086c:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8000870:	2002      	movs	r0, #2
 8000872:	f000 fd79 	bl	8001368 <startBar>
                    vTaskDelay(redDelayMax - elapsedTime);
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 800087c:	4618      	mov	r0, r3
 800087e:	f006 fb45 	bl	8006f0c <vTaskDelay>
                  }
                  break;
 8000882:	e200      	b.n	8000c86 <TLHandler+0x5fe>
                } 
              }
              startBar(R2, redDelayMax);
 8000884:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000888:	2007      	movs	r0, #7
 800088a:	f000 fd6d 	bl	8001368 <startBar>
              stopBar(G1);
 800088e:	2004      	movs	r0, #4
 8000890:	f000 fda6 	bl	80013e0 <stopBar>
              timeToDelay = greenDelay - elapsedTime < redDelayMax ? (greenDelay - elapsedTime) : redDelayMax;
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	f5c3 536a 	rsb	r3, r3, #14976	@ 0x3a80
 800089a:	3318      	adds	r3, #24
 800089c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80008a0:	bf28      	it	cs
 80008a2:	f44f 63fa 	movcs.w	r3, #2000	@ 0x7d0
 80008a6:	623b      	str	r3, [r7, #32]
              if (elapsedTime < walkingDelay && firstRound) timeToDelay = walkingDelay - elapsedTime;
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	f241 3287 	movw	r2, #4999	@ 0x1387
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d808      	bhi.n	80008c4 <TLHandler+0x23c>
 80008b2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d004      	beq.n	80008c4 <TLHandler+0x23c>
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	f5c3 539c 	rsb	r3, r3, #4992	@ 0x1380
 80008c0:	3308      	adds	r3, #8
 80008c2:	623b      	str	r3, [r7, #32]
              vTaskDelay(timeToDelay);
 80008c4:	6a38      	ldr	r0, [r7, #32]
 80008c6:	f006 fb21 	bl	8006f0c <vTaskDelay>
            }
            firstRound = false;
 80008ca:	2300      	movs	r3, #0
 80008cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            NextState = NSY_EWR;
 80008d0:	4b25      	ldr	r3, [pc, #148]	@ (8000968 <TLHandler+0x2e0>)
 80008d2:	2201      	movs	r2, #1
 80008d4:	701a      	strb	r2, [r3, #0]
            toGreen = false;
 80008d6:	2300      	movs	r3, #0
 80008d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 80008dc:	e1d7      	b.n	8000c8e <TLHandler+0x606>
        case NSY_EWR:
            instruction = TL_NS_Yellow | TL_EW_Red;
 80008de:	4b26      	ldr	r3, [pc, #152]	@ (8000978 <TLHandler+0x2f0>)
 80008e0:	61fb      	str	r3, [r7, #28]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 80008e2:	4b22      	ldr	r3, [pc, #136]	@ (800096c <TLHandler+0x2e4>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	2200      	movs	r2, #0
 80008e8:	69f9      	ldr	r1, [r7, #28]
 80008ea:	4618      	mov	r0, r3
 80008ec:	f001 fc08 	bl	8002100 <update_instruction>
 80008f0:	4603      	mov	r3, r0
 80008f2:	4a1e      	ldr	r2, [pc, #120]	@ (800096c <TLHandler+0x2e4>)
 80008f4:	6013      	str	r3, [r2, #0]
            if (toGreen) {
 80008f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d03e      	beq.n	800097c <TLHandler+0x2f4>
              startBar(R2, redDelayMax);
 80008fe:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000902:	2007      	movs	r0, #7
 8000904:	f000 fd30 	bl	8001368 <startBar>
              stopBar(G2);
 8000908:	2006      	movs	r0, #6
 800090a:	f000 fd69 	bl	80013e0 <stopBar>
              xStartTimer = xTaskGetTickCount();
 800090e:	f006 fc4f 	bl	80071b0 <xTaskGetTickCount>
 8000912:	61b8      	str	r0, [r7, #24]
              receivedBits = xEventGroupWaitBits(eventGroup, Event_PL2, pdTRUE, pdFALSE, yellowDelay);
 8000914:	4b17      	ldr	r3, [pc, #92]	@ (8000974 <TLHandler+0x2ec>)
 8000916:	6818      	ldr	r0, [r3, #0]
 8000918:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800091c:	9300      	str	r3, [sp, #0]
 800091e:	2300      	movs	r3, #0
 8000920:	2201      	movs	r2, #1
 8000922:	2102      	movs	r1, #2
 8000924:	f005 f836 	bl	8005994 <xEventGroupWaitBits>
 8000928:	6178      	str	r0, [r7, #20]
              xEndTimer = xTaskGetTickCount();
 800092a:	f006 fc41 	bl	80071b0 <xTaskGetTickCount>
 800092e:	6138      	str	r0, [r7, #16]
              elapsedTime = xEndTimer - xStartTimer;
 8000930:	693a      	ldr	r2, [r7, #16]
 8000932:	69bb      	ldr	r3, [r7, #24]
 8000934:	1ad3      	subs	r3, r2, r3
 8000936:	60fb      	str	r3, [r7, #12]
              if(receivedBits & Event_PL2) {
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	f003 0302 	and.w	r3, r3, #2
 800093e:	2b00      	cmp	r3, #0
 8000940:	d00c      	beq.n	800095c <TLHandler+0x2d4>
                //doBlink2 = true;
                xEventGroupSetBits(eventGroup, Event_PL2_Pressed_Yellow);
 8000942:	4b0c      	ldr	r3, [pc, #48]	@ (8000974 <TLHandler+0x2ec>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800094a:	4618      	mov	r0, r3
 800094c:	f005 f92d 	bl	8005baa <xEventGroupSetBits>
                vTaskDelay(yellowDelay - elapsedTime);
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 8000956:	4618      	mov	r0, r3
 8000958:	f006 fad8 	bl	8006f0c <vTaskDelay>
              }
              NextState = NSG_EWR;
 800095c:	4b02      	ldr	r3, [pc, #8]	@ (8000968 <TLHandler+0x2e0>)
 800095e:	2200      	movs	r2, #0
 8000960:	701a      	strb	r2, [r3, #0]
 8000962:	e025      	b.n	80009b0 <TLHandler+0x328>
 8000964:	2000010c 	.word	0x2000010c
 8000968:	2000010d 	.word	0x2000010d
 800096c:	20000084 	.word	0x20000084
 8000970:	00802084 	.word	0x00802084
 8000974:	2000007c 	.word	0x2000007c
 8000978:	00804088 	.word	0x00804088
            } else {
              vTaskDelay(yellowDelay);
 800097c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000980:	f006 fac4 	bl	8006f0c <vTaskDelay>
              NextState = NSR_EWY;
 8000984:	4ba2      	ldr	r3, [pc, #648]	@ (8000c10 <TLHandler+0x588>)
 8000986:	2202      	movs	r2, #2
 8000988:	701a      	strb	r2, [r3, #0]
              xEventGroupSetBits(eventGroup, Event_EW_Safe_Walk);
 800098a:	4ba2      	ldr	r3, [pc, #648]	@ (8000c14 <TLHandler+0x58c>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	2180      	movs	r1, #128	@ 0x80
 8000990:	4618      	mov	r0, r3
 8000992:	f005 f90a 	bl	8005baa <xEventGroupSetBits>
              doBlink2 = false;
 8000996:	4ba0      	ldr	r3, [pc, #640]	@ (8000c18 <TLHandler+0x590>)
 8000998:	2200      	movs	r2, #0
 800099a:	701a      	strb	r2, [r3, #0]
              current_instruction = update_instruction(current_instruction, 0, PLB);
 800099c:	4b9f      	ldr	r3, [pc, #636]	@ (8000c1c <TLHandler+0x594>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2202      	movs	r2, #2
 80009a2:	2100      	movs	r1, #0
 80009a4:	4618      	mov	r0, r3
 80009a6:	f001 fbab 	bl	8002100 <update_instruction>
 80009aa:	4603      	mov	r3, r0
 80009ac:	4a9b      	ldr	r2, [pc, #620]	@ (8000c1c <TLHandler+0x594>)
 80009ae:	6013      	str	r3, [r2, #0]
            }
            toGreen = true;
 80009b0:	2301      	movs	r3, #1
 80009b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            firstRound = true;
 80009b6:	2301      	movs	r3, #1
 80009b8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            break;
 80009bc:	e167      	b.n	8000c8e <TLHandler+0x606>
        case NSR_EWY:
            instruction = TL_NS_Red | TL_EW_Yellow;
 80009be:	4b98      	ldr	r3, [pc, #608]	@ (8000c20 <TLHandler+0x598>)
 80009c0:	61fb      	str	r3, [r7, #28]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 80009c2:	4b96      	ldr	r3, [pc, #600]	@ (8000c1c <TLHandler+0x594>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	2200      	movs	r2, #0
 80009c8:	69f9      	ldr	r1, [r7, #28]
 80009ca:	4618      	mov	r0, r3
 80009cc:	f001 fb98 	bl	8002100 <update_instruction>
 80009d0:	4603      	mov	r3, r0
 80009d2:	4a92      	ldr	r2, [pc, #584]	@ (8000c1c <TLHandler+0x594>)
 80009d4:	6013      	str	r3, [r2, #0]
            if (toGreen) {
 80009d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d02d      	beq.n	8000a3a <TLHandler+0x3b2>
              stopBar(G1);
 80009de:	2004      	movs	r0, #4
 80009e0:	f000 fcfe 	bl	80013e0 <stopBar>
              xStartTimer = xTaskGetTickCount();
 80009e4:	f006 fbe4 	bl	80071b0 <xTaskGetTickCount>
 80009e8:	61b8      	str	r0, [r7, #24]
              receivedBits = xEventGroupWaitBits(eventGroup, Event_PL1, pdTRUE, pdFALSE, yellowDelay);
 80009ea:	4b8a      	ldr	r3, [pc, #552]	@ (8000c14 <TLHandler+0x58c>)
 80009ec:	6818      	ldr	r0, [r3, #0]
 80009ee:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80009f2:	9300      	str	r3, [sp, #0]
 80009f4:	2300      	movs	r3, #0
 80009f6:	2201      	movs	r2, #1
 80009f8:	2101      	movs	r1, #1
 80009fa:	f004 ffcb 	bl	8005994 <xEventGroupWaitBits>
 80009fe:	6178      	str	r0, [r7, #20]
              xEndTimer = xTaskGetTickCount();
 8000a00:	f006 fbd6 	bl	80071b0 <xTaskGetTickCount>
 8000a04:	6138      	str	r0, [r7, #16]
              elapsedTime = xEndTimer - xStartTimer;
 8000a06:	693a      	ldr	r2, [r7, #16]
 8000a08:	69bb      	ldr	r3, [r7, #24]
 8000a0a:	1ad3      	subs	r3, r2, r3
 8000a0c:	60fb      	str	r3, [r7, #12]
              if(receivedBits & Event_PL1) {
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	f003 0301 	and.w	r3, r3, #1
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d00c      	beq.n	8000a32 <TLHandler+0x3aa>
                //doBlink1 = true;
                xEventGroupSetBits(eventGroup, Event_PL1_Pressed_Yellow);
 8000a18:	4b7e      	ldr	r3, [pc, #504]	@ (8000c14 <TLHandler+0x58c>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a20:	4618      	mov	r0, r3
 8000a22:	f005 f8c2 	bl	8005baa <xEventGroupSetBits>
                vTaskDelay(yellowDelay - elapsedTime);
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f006 fa6d 	bl	8006f0c <vTaskDelay>
              }
              NextState = NSR_EWG;
 8000a32:	4b77      	ldr	r3, [pc, #476]	@ (8000c10 <TLHandler+0x588>)
 8000a34:	2203      	movs	r2, #3
 8000a36:	701a      	strb	r2, [r3, #0]
 8000a38:	e019      	b.n	8000a6e <TLHandler+0x3e6>
            } else {
              vTaskDelay(yellowDelay);
 8000a3a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000a3e:	f006 fa65 	bl	8006f0c <vTaskDelay>
              NextState = NSY_EWR;
 8000a42:	4b73      	ldr	r3, [pc, #460]	@ (8000c10 <TLHandler+0x588>)
 8000a44:	2201      	movs	r2, #1
 8000a46:	701a      	strb	r2, [r3, #0]
              xEventGroupSetBits(eventGroup, Event_NS_Safe_Walk); // tell the pedestrian light that the N/S traffic is green
 8000a48:	4b72      	ldr	r3, [pc, #456]	@ (8000c14 <TLHandler+0x58c>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	2140      	movs	r1, #64	@ 0x40
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f005 f8ab 	bl	8005baa <xEventGroupSetBits>
              doBlink1 = false;
 8000a54:	4b73      	ldr	r3, [pc, #460]	@ (8000c24 <TLHandler+0x59c>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	701a      	strb	r2, [r3, #0]
              current_instruction = update_instruction(current_instruction, 0, PLB);
 8000a5a:	4b70      	ldr	r3, [pc, #448]	@ (8000c1c <TLHandler+0x594>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	2202      	movs	r2, #2
 8000a60:	2100      	movs	r1, #0
 8000a62:	4618      	mov	r0, r3
 8000a64:	f001 fb4c 	bl	8002100 <update_instruction>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	4a6c      	ldr	r2, [pc, #432]	@ (8000c1c <TLHandler+0x594>)
 8000a6c:	6013      	str	r3, [r2, #0]
            }
            toGreen = true;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            firstRound = true;
 8000a74:	2301      	movs	r3, #1
 8000a76:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            break;
 8000a7a:	e108      	b.n	8000c8e <TLHandler+0x606>
        case NSR_EWG:
            instruction = TL_NS_Red | TL_EW_Green;
 8000a7c:	4b6a      	ldr	r3, [pc, #424]	@ (8000c28 <TLHandler+0x5a0>)
 8000a7e:	61fb      	str	r3, [r7, #28]
            current_instruction = update_instruction(current_instruction, instruction, TL);
 8000a80:	4b66      	ldr	r3, [pc, #408]	@ (8000c1c <TLHandler+0x594>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2200      	movs	r2, #0
 8000a86:	69f9      	ldr	r1, [r7, #28]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f001 fb39 	bl	8002100 <update_instruction>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	4a62      	ldr	r2, [pc, #392]	@ (8000c1c <TLHandler+0x594>)
 8000a92:	6013      	str	r3, [r2, #0]
            startBar(G2, greenDelay);
 8000a94:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8000a98:	2006      	movs	r0, #6
 8000a9a:	f000 fc65 	bl	8001368 <startBar>
            if (firstRound) {
 8000a9e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d004      	beq.n	8000ab0 <TLHandler+0x428>
              startBar(W2, walkingDelay);
 8000aa6:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000aaa:	2003      	movs	r0, #3
 8000aac:	f000 fc5c 	bl	8001368 <startBar>
            }
            stopBar(R2);
 8000ab0:	2007      	movs	r0, #7
 8000ab2:	f000 fc95 	bl	80013e0 <stopBar>
            xStartTimer = xTaskGetTickCount();
 8000ab6:	f006 fb7b 	bl	80071b0 <xTaskGetTickCount>
 8000aba:	61b8      	str	r0, [r7, #24]
            receivedBits = xEventGroupWaitBits(eventGroup, Event_PL1 | Event_TL1_Switch | Event_TL3_Switch | Event_TL2_Switch | Event_TL4_Switch | Event_PL1_Pressed_Yellow, pdTRUE, pdFALSE, greenDelay);
 8000abc:	4b55      	ldr	r3, [pc, #340]	@ (8000c14 <TLHandler+0x58c>)
 8000abe:	6818      	ldr	r0, [r3, #0]
 8000ac0:	f643 2398 	movw	r3, #15000	@ 0x3a98
 8000ac4:	9300      	str	r3, [sp, #0]
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	2201      	movs	r2, #1
 8000aca:	f240 113d 	movw	r1, #317	@ 0x13d
 8000ace:	f004 ff61 	bl	8005994 <xEventGroupWaitBits>
 8000ad2:	6178      	str	r0, [r7, #20]
            xEndTimer = xTaskGetTickCount();
 8000ad4:	f006 fb6c 	bl	80071b0 <xTaskGetTickCount>
 8000ad8:	6138      	str	r0, [r7, #16]
            elapsedTime = xEndTimer - xStartTimer;
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	69bb      	ldr	r3, [r7, #24]
 8000ade:	1ad3      	subs	r3, r2, r3
 8000ae0:	60fb      	str	r3, [r7, #12]

            if(receivedBits & Event_PL1 || receivedBits & Event_PL1_Pressed_Yellow) {
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	f003 0301 	and.w	r3, r3, #1
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d104      	bne.n	8000af6 <TLHandler+0x46e>
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d025      	beq.n	8000b42 <TLHandler+0x4ba>
              //doBlink1 = true;
              startBar(P1, pedestrianDelay);
 8000af6:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8000afa:	2000      	movs	r0, #0
 8000afc:	f000 fc34 	bl	8001368 <startBar>
              timeToDelay = greenDelay - elapsedTime < pedestrianDelay ? (greenDelay - elapsedTime) : pedestrianDelay - yellowDelay;
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	f5c3 536a 	rsb	r3, r3, #14976	@ 0x3a80
 8000b06:	3318      	adds	r3, #24
 8000b08:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000b0c:	d204      	bcs.n	8000b18 <TLHandler+0x490>
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	f5c3 536a 	rsb	r3, r3, #14976	@ 0x3a80
 8000b14:	3318      	adds	r3, #24
 8000b16:	e001      	b.n	8000b1c <TLHandler+0x494>
 8000b18:	f241 7370 	movw	r3, #6000	@ 0x1770
 8000b1c:	623b      	str	r3, [r7, #32]
              if (elapsedTime < walkingDelay && firstRound) timeToDelay = walkingDelay - elapsedTime;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d808      	bhi.n	8000b3a <TLHandler+0x4b2>
 8000b28:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d004      	beq.n	8000b3a <TLHandler+0x4b2>
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	f5c3 539c 	rsb	r3, r3, #4992	@ 0x1380
 8000b36:	3308      	adds	r3, #8
 8000b38:	623b      	str	r3, [r7, #32]
              vTaskDelay(timeToDelay);
 8000b3a:	6a38      	ldr	r0, [r7, #32]
 8000b3c:	f006 f9e6 	bl	8006f0c <vTaskDelay>
 8000b40:	e097      	b.n	8000c72 <TLHandler+0x5ea>
            } else if((receivedBits & Event_TL1_Switch || receivedBits & Event_TL3_Switch) && !(receivedBits & Event_TL2_Switch || receivedBits & Event_TL4_Switch)) {
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	f003 0304 	and.w	r3, r3, #4
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d104      	bne.n	8000b56 <TLHandler+0x4ce>
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	f003 0310 	and.w	r3, r3, #16
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d010      	beq.n	8000b78 <TLHandler+0x4f0>
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	f003 0308 	and.w	r3, r3, #8
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d10b      	bne.n	8000b78 <TLHandler+0x4f0>
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	f003 0320 	and.w	r3, r3, #32
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d106      	bne.n	8000b78 <TLHandler+0x4f0>
              NextState = NSR_EWG;
 8000b6a:	4b29      	ldr	r3, [pc, #164]	@ (8000c10 <TLHandler+0x588>)
 8000b6c:	2203      	movs	r2, #3
 8000b6e:	701a      	strb	r2, [r3, #0]
              firstRound = false;
 8000b70:	2300      	movs	r3, #0
 8000b72:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
              break;
 8000b76:	e08a      	b.n	8000c8e <TLHandler+0x606>
            } else if(receivedBits & Event_TL2_Switch || receivedBits & Event_TL4_Switch ) {
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	f003 0308 	and.w	r3, r3, #8
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d104      	bne.n	8000b8c <TLHandler+0x504>
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	f003 0320 	and.w	r3, r3, #32
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d072      	beq.n	8000c72 <TLHandler+0x5ea>
              if(!(receivedBits & Event_TL1_Switch || receivedBits & Event_TL3_Switch)) {
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	f003 0304 	and.w	r3, r3, #4
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d14a      	bne.n	8000c2c <TLHandler+0x5a4>
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	f003 0310 	and.w	r3, r3, #16
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d145      	bne.n	8000c2c <TLHandler+0x5a4>
                if(!firstRound) {
 8000ba0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000ba4:	f083 0301 	eor.w	r3, r3, #1
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d03e      	beq.n	8000c2c <TLHandler+0x5a4>
                  toGreen = false;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                  NextState = NSR_EWY;
 8000bb4:	4b16      	ldr	r3, [pc, #88]	@ (8000c10 <TLHandler+0x588>)
 8000bb6:	2202      	movs	r2, #2
 8000bb8:	701a      	strb	r2, [r3, #0]
                  startBar(R1, redDelayMax);
 8000bba:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000bbe:	2005      	movs	r0, #5
 8000bc0:	f000 fbd2 	bl	8001368 <startBar>
                  xStartTimer = xTaskGetTickCount();
 8000bc4:	f006 faf4 	bl	80071b0 <xTaskGetTickCount>
 8000bc8:	61b8      	str	r0, [r7, #24]
                  receivedBits = xEventGroupWaitBits(eventGroup, Event_PL1, pdFALSE, pdFALSE, redDelayMax);
 8000bca:	4b12      	ldr	r3, [pc, #72]	@ (8000c14 <TLHandler+0x58c>)
 8000bcc:	6818      	ldr	r0, [r3, #0]
 8000bce:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000bd2:	9300      	str	r3, [sp, #0]
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2101      	movs	r1, #1
 8000bda:	f004 fedb 	bl	8005994 <xEventGroupWaitBits>
 8000bde:	6178      	str	r0, [r7, #20]
                  if (receivedBits & Event_PL1) {
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d04f      	beq.n	8000c8a <TLHandler+0x602>
                    xEndTimer = xTaskGetTickCount();
 8000bea:	f006 fae1 	bl	80071b0 <xTaskGetTickCount>
 8000bee:	6138      	str	r0, [r7, #16]
                    elapsedTime = xEndTimer - xStartTimer;
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	69bb      	ldr	r3, [r7, #24]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	60fb      	str	r3, [r7, #12]
                    //doBlink1 = true;
                    startBar(P1, pedestrianDelay);
 8000bf8:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	f000 fbb3 	bl	8001368 <startBar>
                    vTaskDelay(redDelayMax - elapsedTime);
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	f5c3 63fa 	rsb	r3, r3, #2000	@ 0x7d0
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f006 f97f 	bl	8006f0c <vTaskDelay>
                  }
                  break;
 8000c0e:	e03c      	b.n	8000c8a <TLHandler+0x602>
 8000c10:	2000010d 	.word	0x2000010d
 8000c14:	2000007c 	.word	0x2000007c
 8000c18:	20000089 	.word	0x20000089
 8000c1c:	20000084 	.word	0x20000084
 8000c20:	00408050 	.word	0x00408050
 8000c24:	20000088 	.word	0x20000088
 8000c28:	00208030 	.word	0x00208030
                }
              }
              startBar(R1, redDelayMax);
 8000c2c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000c30:	2005      	movs	r0, #5
 8000c32:	f000 fb99 	bl	8001368 <startBar>
              stopBar(G2);
 8000c36:	2006      	movs	r0, #6
 8000c38:	f000 fbd2 	bl	80013e0 <stopBar>
              timeToDelay = greenDelay - elapsedTime < redDelayMax ? (greenDelay - elapsedTime) : redDelayMax;
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	f5c3 536a 	rsb	r3, r3, #14976	@ 0x3a80
 8000c42:	3318      	adds	r3, #24
 8000c44:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000c48:	bf28      	it	cs
 8000c4a:	f44f 63fa 	movcs.w	r3, #2000	@ 0x7d0
 8000c4e:	623b      	str	r3, [r7, #32]
              if (elapsedTime < walkingDelay && firstRound) timeToDelay = walkingDelay - elapsedTime;
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d808      	bhi.n	8000c6c <TLHandler+0x5e4>
 8000c5a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d004      	beq.n	8000c6c <TLHandler+0x5e4>
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	f5c3 539c 	rsb	r3, r3, #4992	@ 0x1380
 8000c68:	3308      	adds	r3, #8
 8000c6a:	623b      	str	r3, [r7, #32]
              vTaskDelay(timeToDelay);
 8000c6c:	6a38      	ldr	r0, [r7, #32]
 8000c6e:	f006 f94d 	bl	8006f0c <vTaskDelay>
            }
            toGreen = false;
 8000c72:	2300      	movs	r3, #0
 8000c74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            firstRound = false;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            NextState = NSR_EWY;
 8000c7e:	4b04      	ldr	r3, [pc, #16]	@ (8000c90 <TLHandler+0x608>)
 8000c80:	2202      	movs	r2, #2
 8000c82:	701a      	strb	r2, [r3, #0]
            break;
 8000c84:	e003      	b.n	8000c8e <TLHandler+0x606>
                  break;
 8000c86:	bf00      	nop
 8000c88:	e51b      	b.n	80006c2 <TLHandler+0x3a>
                  break;
 8000c8a:	bf00      	nop
 8000c8c:	e519      	b.n	80006c2 <TLHandler+0x3a>
        State = NextState;
 8000c8e:	e518      	b.n	80006c2 <TLHandler+0x3a>
 8000c90:	2000010d 	.word	0x2000010d

08000c94 <PLHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PLHandler */
void PLHandler(void *argument)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b086      	sub	sp, #24
 8000c98:	af02      	add	r7, sp, #8
 8000c9a:	6078      	str	r0, [r7, #4]
  EventBits_t receivedBits;
  uint32_t instruction;
  for(;;)
  {

	  receivedBits = xEventGroupWaitBits(eventGroup, Event_NS_Safe_Walk  | Event_EW_Safe_Walk, pdFALSE, pdFALSE, portMAX_DELAY);
 8000c9c:	4b24      	ldr	r3, [pc, #144]	@ (8000d30 <PLHandler+0x9c>)
 8000c9e:	6818      	ldr	r0, [r3, #0]
 8000ca0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ca4:	9300      	str	r3, [sp, #0]
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	2200      	movs	r2, #0
 8000caa:	21c0      	movs	r1, #192	@ 0xc0
 8000cac:	f004 fe72 	bl	8005994 <xEventGroupWaitBits>
 8000cb0:	60f8      	str	r0, [r7, #12]
      if(receivedBits & Event_NS_Safe_Walk) {
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d019      	beq.n	8000cf0 <PLHandler+0x5c>
    	  instruction = PL1_Green | PL2_Red;
 8000cbc:	f44f 2301 	mov.w	r3, #528384	@ 0x81000
 8000cc0:	60bb      	str	r3, [r7, #8]
    	  current_instruction = update_instruction(current_instruction, instruction, PL);
 8000cc2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d34 <PLHandler+0xa0>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	68b9      	ldr	r1, [r7, #8]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f001 fa18 	bl	8002100 <update_instruction>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	4a18      	ldr	r2, [pc, #96]	@ (8000d34 <PLHandler+0xa0>)
 8000cd4:	6013      	str	r3, [r2, #0]
        stopBar(P1);
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	f000 fb82 	bl	80013e0 <stopBar>
        vTaskDelay(walkingDelay);
 8000cdc:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000ce0:	f006 f914 	bl	8006f0c <vTaskDelay>
        xEventGroupClearBits(eventGroup, Event_NS_Safe_Walk);
 8000ce4:	4b12      	ldr	r3, [pc, #72]	@ (8000d30 <PLHandler+0x9c>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2140      	movs	r1, #64	@ 0x40
 8000cea:	4618      	mov	r0, r3
 8000cec:	f004 ff24 	bl	8005b38 <xEventGroupClearBits>
      }
      if(receivedBits & Event_EW_Safe_Walk) {
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d0d0      	beq.n	8000c9c <PLHandler+0x8>
        instruction = PL1_Red | PL2_Green;
 8000cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000d38 <PLHandler+0xa4>)
 8000cfc:	60bb      	str	r3, [r7, #8]
    	  current_instruction = update_instruction(current_instruction, instruction, PL);
 8000cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8000d34 <PLHandler+0xa0>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	2201      	movs	r2, #1
 8000d04:	68b9      	ldr	r1, [r7, #8]
 8000d06:	4618      	mov	r0, r3
 8000d08:	f001 f9fa 	bl	8002100 <update_instruction>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	4a09      	ldr	r2, [pc, #36]	@ (8000d34 <PLHandler+0xa0>)
 8000d10:	6013      	str	r3, [r2, #0]
        stopBar(P2);
 8000d12:	2002      	movs	r0, #2
 8000d14:	f000 fb64 	bl	80013e0 <stopBar>
        vTaskDelay(walkingDelay);
 8000d18:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000d1c:	f006 f8f6 	bl	8006f0c <vTaskDelay>
        xEventGroupClearBits(eventGroup, Event_EW_Safe_Walk);
 8000d20:	4b03      	ldr	r3, [pc, #12]	@ (8000d30 <PLHandler+0x9c>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	2180      	movs	r1, #128	@ 0x80
 8000d26:	4618      	mov	r0, r3
 8000d28:	f004 ff06 	bl	8005b38 <xEventGroupClearBits>
	  receivedBits = xEventGroupWaitBits(eventGroup, Event_NS_Safe_Walk  | Event_EW_Safe_Walk, pdFALSE, pdFALSE, portMAX_DELAY);
 8000d2c:	e7b6      	b.n	8000c9c <PLHandler+0x8>
 8000d2e:	bf00      	nop
 8000d30:	2000007c 	.word	0x2000007c
 8000d34:	20000084 	.word	0x20000084
 8000d38:	00100800 	.word	0x00100800

08000d3c <InHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_InHandler */
void InHandler(void *argument)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN InHandler */
  /* Infinite loop */
  for(;;)
  {
    if (HAL_GPIO_ReadPin(PL2_Switch_GPIO_Port, PL2_Switch_Pin) == GPIO_PIN_RESET) {
 8000d44:	2180      	movs	r1, #128	@ 0x80
 8000d46:	4855      	ldr	r0, [pc, #340]	@ (8000e9c <InHandler+0x160>)
 8000d48:	f001 fdb2 	bl	80028b0 <HAL_GPIO_ReadPin>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d11b      	bne.n	8000d8a <InHandler+0x4e>
      xEventGroupSetBits(eventGroup, Event_PL2);
 8000d52:	4b53      	ldr	r3, [pc, #332]	@ (8000ea0 <InHandler+0x164>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	2102      	movs	r1, #2
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f004 ff26 	bl	8005baa <xEventGroupSetBits>
    //add a mutex 
      if(current_instruction & PL2_Red) {
 8000d5e:	4b51      	ldr	r3, [pc, #324]	@ (8000ea4 <InHandler+0x168>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d015      	beq.n	8000d96 <InHandler+0x5a>
        if(!doBlink2) startBar(P2, pedestrianDelay);
 8000d6a:	4b4f      	ldr	r3, [pc, #316]	@ (8000ea8 <InHandler+0x16c>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	f083 0301 	eor.w	r3, r3, #1
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d004      	beq.n	8000d82 <InHandler+0x46>
 8000d78:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8000d7c:	2002      	movs	r0, #2
 8000d7e:	f000 faf3 	bl	8001368 <startBar>
        doBlink2 = true;
 8000d82:	4b49      	ldr	r3, [pc, #292]	@ (8000ea8 <InHandler+0x16c>)
 8000d84:	2201      	movs	r2, #1
 8000d86:	701a      	strb	r2, [r3, #0]
 8000d88:	e005      	b.n	8000d96 <InHandler+0x5a>
      }
	  } else {
      xEventGroupClearBits(eventGroup, Event_PL2);
 8000d8a:	4b45      	ldr	r3, [pc, #276]	@ (8000ea0 <InHandler+0x164>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	2102      	movs	r1, #2
 8000d90:	4618      	mov	r0, r3
 8000d92:	f004 fed1 	bl	8005b38 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(PL1_Switch_GPIO_Port, PL1_Switch_Pin) == GPIO_PIN_RESET) {
 8000d96:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d9e:	f001 fd87 	bl	80028b0 <HAL_GPIO_ReadPin>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d11b      	bne.n	8000de0 <InHandler+0xa4>
      xEventGroupSetBits(eventGroup, Event_PL1);
 8000da8:	4b3d      	ldr	r3, [pc, #244]	@ (8000ea0 <InHandler+0x164>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2101      	movs	r1, #1
 8000dae:	4618      	mov	r0, r3
 8000db0:	f004 fefb 	bl	8005baa <xEventGroupSetBits>
      if(current_instruction & PL1_Red) {
 8000db4:	4b3b      	ldr	r3, [pc, #236]	@ (8000ea4 <InHandler+0x168>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d015      	beq.n	8000dec <InHandler+0xb0>
        if (!doBlink1) startBar(P1, pedestrianDelay);
 8000dc0:	4b3a      	ldr	r3, [pc, #232]	@ (8000eac <InHandler+0x170>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	f083 0301 	eor.w	r3, r3, #1
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d004      	beq.n	8000dd8 <InHandler+0x9c>
 8000dce:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8000dd2:	2000      	movs	r0, #0
 8000dd4:	f000 fac8 	bl	8001368 <startBar>
        doBlink1 = true;
 8000dd8:	4b34      	ldr	r3, [pc, #208]	@ (8000eac <InHandler+0x170>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	701a      	strb	r2, [r3, #0]
 8000dde:	e005      	b.n	8000dec <InHandler+0xb0>
      }
    } else {
      xEventGroupClearBits(eventGroup, Event_PL1);
 8000de0:	4b2f      	ldr	r3, [pc, #188]	@ (8000ea0 <InHandler+0x164>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2101      	movs	r1, #1
 8000de6:	4618      	mov	r0, r3
 8000de8:	f004 fea6 	bl	8005b38 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL1_Car_GPIO_Port,TL1_Car_Pin) == GPIO_PIN_RESET) {
 8000dec:	2110      	movs	r1, #16
 8000dee:	4830      	ldr	r0, [pc, #192]	@ (8000eb0 <InHandler+0x174>)
 8000df0:	f001 fd5e 	bl	80028b0 <HAL_GPIO_ReadPin>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d106      	bne.n	8000e08 <InHandler+0xcc>
      xEventGroupSetBits(eventGroup, Event_TL1_Switch);
 8000dfa:	4b29      	ldr	r3, [pc, #164]	@ (8000ea0 <InHandler+0x164>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	2104      	movs	r1, #4
 8000e00:	4618      	mov	r0, r3
 8000e02:	f004 fed2 	bl	8005baa <xEventGroupSetBits>
 8000e06:	e005      	b.n	8000e14 <InHandler+0xd8>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL1_Switch);
 8000e08:	4b25      	ldr	r3, [pc, #148]	@ (8000ea0 <InHandler+0x164>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	2104      	movs	r1, #4
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f004 fe92 	bl	8005b38 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL2_Car_GPIO_Port,TL2_Car_Pin) == GPIO_PIN_RESET) {
 8000e14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e18:	4820      	ldr	r0, [pc, #128]	@ (8000e9c <InHandler+0x160>)
 8000e1a:	f001 fd49 	bl	80028b0 <HAL_GPIO_ReadPin>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d106      	bne.n	8000e32 <InHandler+0xf6>
      xEventGroupSetBits(eventGroup, Event_TL2_Switch);
 8000e24:	4b1e      	ldr	r3, [pc, #120]	@ (8000ea0 <InHandler+0x164>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2108      	movs	r1, #8
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f004 febd 	bl	8005baa <xEventGroupSetBits>
 8000e30:	e005      	b.n	8000e3e <InHandler+0x102>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL2_Switch);
 8000e32:	4b1b      	ldr	r3, [pc, #108]	@ (8000ea0 <InHandler+0x164>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2108      	movs	r1, #8
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f004 fe7d 	bl	8005b38 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL3_Car_GPIO_Port,TL3_Car_Pin) == GPIO_PIN_RESET) {
 8000e3e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e42:	4816      	ldr	r0, [pc, #88]	@ (8000e9c <InHandler+0x160>)
 8000e44:	f001 fd34 	bl	80028b0 <HAL_GPIO_ReadPin>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d106      	bne.n	8000e5c <InHandler+0x120>
      xEventGroupSetBits(eventGroup, Event_TL3_Switch);
 8000e4e:	4b14      	ldr	r3, [pc, #80]	@ (8000ea0 <InHandler+0x164>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	2110      	movs	r1, #16
 8000e54:	4618      	mov	r0, r3
 8000e56:	f004 fea8 	bl	8005baa <xEventGroupSetBits>
 8000e5a:	e005      	b.n	8000e68 <InHandler+0x12c>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL3_Switch);
 8000e5c:	4b10      	ldr	r3, [pc, #64]	@ (8000ea0 <InHandler+0x164>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2110      	movs	r1, #16
 8000e62:	4618      	mov	r0, r3
 8000e64:	f004 fe68 	bl	8005b38 <xEventGroupClearBits>
    }
    if(HAL_GPIO_ReadPin(TL4_Car_GPIO_Port,TL4_Car_Pin)  == GPIO_PIN_RESET) {
 8000e68:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e70:	f001 fd1e 	bl	80028b0 <HAL_GPIO_ReadPin>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d106      	bne.n	8000e88 <InHandler+0x14c>
      xEventGroupSetBits(eventGroup, Event_TL4_Switch);
 8000e7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <InHandler+0x164>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2120      	movs	r1, #32
 8000e80:	4618      	mov	r0, r3
 8000e82:	f004 fe92 	bl	8005baa <xEventGroupSetBits>
 8000e86:	e005      	b.n	8000e94 <InHandler+0x158>
    } else {
      xEventGroupClearBits(eventGroup, Event_TL4_Switch);
 8000e88:	4b05      	ldr	r3, [pc, #20]	@ (8000ea0 <InHandler+0x164>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	2120      	movs	r1, #32
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f004 fe52 	bl	8005b38 <xEventGroupClearBits>
    }
	  vTaskDelay(10);
 8000e94:	200a      	movs	r0, #10
 8000e96:	f006 f839 	bl	8006f0c <vTaskDelay>
    if (HAL_GPIO_ReadPin(PL2_Switch_GPIO_Port, PL2_Switch_Pin) == GPIO_PIN_RESET) {
 8000e9a:	e753      	b.n	8000d44 <InHandler+0x8>
 8000e9c:	48000400 	.word	0x48000400
 8000ea0:	2000007c 	.word	0x2000007c
 8000ea4:	20000084 	.word	0x20000084
 8000ea8:	20000089 	.word	0x20000089
 8000eac:	20000088 	.word	0x20000088
 8000eb0:	48000800 	.word	0x48000800

08000eb4 <blinkTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_blinkTask */
void blinkTask(void *argument)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN blinkTask */
  /* Infinite loop */
  for(;;)
  {
    if (doBlink1 || doBlink2) {
 8000ebc:	4b22      	ldr	r3, [pc, #136]	@ (8000f48 <blinkTask+0x94>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d103      	bne.n	8000ecc <blinkTask+0x18>
 8000ec4:	4b21      	ldr	r3, [pc, #132]	@ (8000f4c <blinkTask+0x98>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d029      	beq.n	8000f20 <blinkTask+0x6c>
      uint32_t instruction = 0x0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	60fb      	str	r3, [r7, #12]
      if (doBlink1) instruction |= blinkState ? PL1_Blue : 0;
 8000ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f48 <blinkTask+0x94>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d00a      	beq.n	8000eee <blinkTask+0x3a>
 8000ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f50 <blinkTask+0x9c>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d002      	beq.n	8000ee6 <blinkTask+0x32>
 8000ee0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000ee4:	e000      	b.n	8000ee8 <blinkTask+0x34>
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	68fa      	ldr	r2, [r7, #12]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	60fb      	str	r3, [r7, #12]
      if (doBlink2) instruction |= blinkState ? PL2_Blue : 0;
 8000eee:	4b17      	ldr	r3, [pc, #92]	@ (8000f4c <blinkTask+0x98>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d00a      	beq.n	8000f0c <blinkTask+0x58>
 8000ef6:	4b16      	ldr	r3, [pc, #88]	@ (8000f50 <blinkTask+0x9c>)
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d002      	beq.n	8000f04 <blinkTask+0x50>
 8000efe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f02:	e000      	b.n	8000f06 <blinkTask+0x52>
 8000f04:	2300      	movs	r3, #0
 8000f06:	68fa      	ldr	r2, [r7, #12]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	60fb      	str	r3, [r7, #12]
      current_instruction = update_instruction(current_instruction, instruction, PLB);
 8000f0c:	4b11      	ldr	r3, [pc, #68]	@ (8000f54 <blinkTask+0xa0>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2202      	movs	r2, #2
 8000f12:	68f9      	ldr	r1, [r7, #12]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f001 f8f3 	bl	8002100 <update_instruction>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f54 <blinkTask+0xa0>)
 8000f1e:	6013      	str	r3, [r2, #0]
    }
    blinkState = !blinkState;
 8000f20:	4b0b      	ldr	r3, [pc, #44]	@ (8000f50 <blinkTask+0x9c>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	bf14      	ite	ne
 8000f28:	2301      	movne	r3, #1
 8000f2a:	2300      	moveq	r3, #0
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	f083 0301 	eor.w	r3, r3, #1
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	f003 0301 	and.w	r3, r3, #1
 8000f38:	b2da      	uxtb	r2, r3
 8000f3a:	4b05      	ldr	r3, [pc, #20]	@ (8000f50 <blinkTask+0x9c>)
 8000f3c:	701a      	strb	r2, [r3, #0]
    vTaskDelay(toggleFreq);
 8000f3e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f42:	f005 ffe3 	bl	8006f0c <vTaskDelay>
    if (doBlink1 || doBlink2) {
 8000f46:	e7b9      	b.n	8000ebc <blinkTask+0x8>
 8000f48:	20000088 	.word	0x20000088
 8000f4c:	20000089 	.word	0x20000089
 8000f50:	2000008a 	.word	0x2000008a
 8000f54:	20000084 	.word	0x20000084

08000f58 <OLHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_OLHandler */
void OLHandler(void *argument)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08c      	sub	sp, #48	@ 0x30
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OLHandler */
  /* Infinite loop */
  uint8_t screenArray[NUM_BARS];
  drawTitles();
 8000f60:	f000 fa76 	bl	8001450 <drawTitles>
  drawBarOutlines();
 8000f64:	f000 fae4 	bl	8001530 <drawBarOutlines>
  
  for(;;)
  {
    TickType_t current = xTaskGetTickCount();
 8000f68:	f006 f922 	bl	80071b0 <xTaskGetTickCount>
 8000f6c:	6238      	str	r0, [r7, #32]
    xSemaphoreTake(oledMutex, portMAX_DELAY);
 8000f6e:	4b56      	ldr	r3, [pc, #344]	@ (80010c8 <OLHandler+0x170>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f76:	4618      	mov	r0, r3
 8000f78:	f005 fb74 	bl	8006664 <xQueueSemaphoreTake>
    for(int i = 0; i < NUM_BARS; i++) {
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f80:	e08d      	b.n	800109e <OLHandler+0x146>
      if(oledBars[i].active == 0) {
 8000f82:	4952      	ldr	r1, [pc, #328]	@ (80010cc <OLHandler+0x174>)
 8000f84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f86:	4613      	mov	r3, r2
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	4413      	add	r3, r2
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	440b      	add	r3, r1
 8000f90:	3308      	adds	r3, #8
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d106      	bne.n	8000fa6 <OLHandler+0x4e>
        screenArray[i] = BAR_Y1; // bar empty
 8000f98:	f107 020c 	add.w	r2, r7, #12
 8000f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f9e:	4413      	add	r3, r2
 8000fa0:	2234      	movs	r2, #52	@ 0x34
 8000fa2:	701a      	strb	r2, [r3, #0]
        continue;
 8000fa4:	e078      	b.n	8001098 <OLHandler+0x140>
      }

      TickType_t start  = oledBars[i].startTick;
 8000fa6:	4949      	ldr	r1, [pc, #292]	@ (80010cc <OLHandler+0x174>)
 8000fa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000faa:	4613      	mov	r3, r2
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	4413      	add	r3, r2
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	440b      	add	r3, r1
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	61fb      	str	r3, [r7, #28]
      TickType_t total  = oledBars[i].durationTick;
 8000fb8:	4944      	ldr	r1, [pc, #272]	@ (80010cc <OLHandler+0x174>)
 8000fba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	4413      	add	r3, r2
 8000fc2:	009b      	lsls	r3, r3, #2
 8000fc4:	440b      	add	r3, r1
 8000fc6:	3304      	adds	r3, #4
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	61bb      	str	r3, [r7, #24]
      TickType_t elapsed = current - start;
 8000fcc:	6a3a      	ldr	r2, [r7, #32]
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	617b      	str	r3, [r7, #20]

      if(elapsed >= total) {
 8000fd4:	697a      	ldr	r2, [r7, #20]
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d310      	bcc.n	8000ffe <OLHandler+0xa6>
        oledBars[i].active = 0;
 8000fdc:	493b      	ldr	r1, [pc, #236]	@ (80010cc <OLHandler+0x174>)
 8000fde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	4413      	add	r3, r2
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	440b      	add	r3, r1
 8000fea:	3308      	adds	r3, #8
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]
        screenArray[i] = BAR_Y1;
 8000ff0:	f107 020c 	add.w	r2, r7, #12
 8000ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ff6:	4413      	add	r3, r2
 8000ff8:	2234      	movs	r2, #52	@ 0x34
 8000ffa:	701a      	strb	r2, [r3, #0]
        continue;
 8000ffc:	e04c      	b.n	8001098 <OLHandler+0x140>
      }

      float barRatio = 1.0f - ((float)elapsed / (float)total);
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	ee07 3a90 	vmov	s15, r3
 8001004:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	ee07 3a90 	vmov	s15, r3
 800100e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001012:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001016:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800101a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800101e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
      if(barRatio < 0.0f) barRatio = 0.0f;
 8001022:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001026:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800102a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800102e:	d502      	bpl.n	8001036 <OLHandler+0xde>
 8001030:	f04f 0300 	mov.w	r3, #0
 8001034:	62bb      	str	r3, [r7, #40]	@ 0x28
      if(barRatio > 1.0f) barRatio = 1.0f;
 8001036:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800103a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800103e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001046:	dd02      	ble.n	800104e <OLHandler+0xf6>
 8001048:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800104c:	62bb      	str	r3, [r7, #40]	@ 0x28

      uint8_t top = BAR_Y1 - (uint8_t)((barRatio * MAX_BAR_HEIGHT));
 800104e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001052:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80010d0 <OLHandler+0x178>
 8001056:	ee67 7a87 	vmul.f32	s15, s15, s14
 800105a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800105e:	edc7 7a00 	vstr	s15, [r7]
 8001062:	783b      	ldrb	r3, [r7, #0]
 8001064:	b2db      	uxtb	r3, r3
 8001066:	f1c3 0334 	rsb	r3, r3, #52	@ 0x34
 800106a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

      if(top < BAR_Y2) top = BAR_Y2;
 800106e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001072:	2b01      	cmp	r3, #1
 8001074:	d802      	bhi.n	800107c <OLHandler+0x124>
 8001076:	2302      	movs	r3, #2
 8001078:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      if(top > BAR_Y1) top = BAR_Y1;
 800107c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001080:	2b34      	cmp	r3, #52	@ 0x34
 8001082:	d902      	bls.n	800108a <OLHandler+0x132>
 8001084:	2334      	movs	r3, #52	@ 0x34
 8001086:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

      screenArray[i] = top;
 800108a:	f107 020c 	add.w	r2, r7, #12
 800108e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001090:	4413      	add	r3, r2
 8001092:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001096:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < NUM_BARS; i++) {
 8001098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800109a:	3301      	adds	r3, #1
 800109c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800109e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a0:	2b07      	cmp	r3, #7
 80010a2:	f77f af6e 	ble.w	8000f82 <OLHandler+0x2a>
    }
    xSemaphoreGive(oledMutex);
 80010a6:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <OLHandler+0x170>)
 80010a8:	6818      	ldr	r0, [r3, #0]
 80010aa:	2300      	movs	r3, #0
 80010ac:	2200      	movs	r2, #0
 80010ae:	2100      	movs	r1, #0
 80010b0:	f005 f856 	bl	8006160 <xQueueGenericSend>
    drawBars(screenArray);
 80010b4:	f107 030c 	add.w	r3, r7, #12
 80010b8:	4618      	mov	r0, r3
 80010ba:	f000 fa60 	bl	800157e <drawBars>
    osDelay(20);
 80010be:	2014      	movs	r0, #20
 80010c0:	f004 fbfe 	bl	80058c0 <osDelay>
  {
 80010c4:	e750      	b.n	8000f68 <OLHandler+0x10>
 80010c6:	bf00      	nop
 80010c8:	20000090 	.word	0x20000090
 80010cc:	20000094 	.word	0x20000094
 80010d0:	42480000 	.word	0x42480000

080010d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08a      	sub	sp, #40	@ 0x28
 80010d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]
 80010e6:	60da      	str	r2, [r3, #12]
 80010e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ea:	4b5b      	ldr	r3, [pc, #364]	@ (8001258 <MX_GPIO_Init+0x184>)
 80010ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ee:	4a5a      	ldr	r2, [pc, #360]	@ (8001258 <MX_GPIO_Init+0x184>)
 80010f0:	f043 0304 	orr.w	r3, r3, #4
 80010f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f6:	4b58      	ldr	r3, [pc, #352]	@ (8001258 <MX_GPIO_Init+0x184>)
 80010f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fa:	f003 0304 	and.w	r3, r3, #4
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001102:	4b55      	ldr	r3, [pc, #340]	@ (8001258 <MX_GPIO_Init+0x184>)
 8001104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001106:	4a54      	ldr	r2, [pc, #336]	@ (8001258 <MX_GPIO_Init+0x184>)
 8001108:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800110c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800110e:	4b52      	ldr	r3, [pc, #328]	@ (8001258 <MX_GPIO_Init+0x184>)
 8001110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800111a:	4b4f      	ldr	r3, [pc, #316]	@ (8001258 <MX_GPIO_Init+0x184>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111e:	4a4e      	ldr	r2, [pc, #312]	@ (8001258 <MX_GPIO_Init+0x184>)
 8001120:	f043 0301 	orr.w	r3, r3, #1
 8001124:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001126:	4b4c      	ldr	r3, [pc, #304]	@ (8001258 <MX_GPIO_Init+0x184>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	f003 0301 	and.w	r3, r3, #1
 800112e:	60bb      	str	r3, [r7, #8]
 8001130:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001132:	4b49      	ldr	r3, [pc, #292]	@ (8001258 <MX_GPIO_Init+0x184>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	4a48      	ldr	r2, [pc, #288]	@ (8001258 <MX_GPIO_Init+0x184>)
 8001138:	f043 0302 	orr.w	r3, r3, #2
 800113c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113e:	4b46      	ldr	r3, [pc, #280]	@ (8001258 <MX_GPIO_Init+0x184>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin|Disp_Reset_Pin, GPIO_PIN_RESET);
 800114a:	2200      	movs	r2, #0
 800114c:	f249 0144 	movw	r1, #36932	@ 0x9044
 8001150:	4842      	ldr	r0, [pc, #264]	@ (800125c <MX_GPIO_Init+0x188>)
 8001152:	f001 fbc5 	bl	80028e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SR_Enable_Pin|Disp_Data_Pin|Disp_CS_Pin, GPIO_PIN_RESET);
 8001156:	2200      	movs	r2, #0
 8001158:	f44f 6128 	mov.w	r1, #2688	@ 0xa80
 800115c:	4840      	ldr	r0, [pc, #256]	@ (8001260 <MX_GPIO_Init+0x18c>)
 800115e:	f001 fbbf 	bl	80028e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_RESET);
 8001162:	2200      	movs	r2, #0
 8001164:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001168:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800116c:	f001 fbb8 	bl	80028e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001170:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001174:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001176:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800117a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	4619      	mov	r1, r3
 8001186:	4836      	ldr	r0, [pc, #216]	@ (8001260 <MX_GPIO_Init+0x18c>)
 8001188:	f001 f9e8 	bl	800255c <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 800118c:	2310      	movs	r3, #16
 800118e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001190:	2300      	movs	r3, #0
 8001192:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001194:	2301      	movs	r3, #1
 8001196:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 8001198:	f107 0314 	add.w	r3, r7, #20
 800119c:	4619      	mov	r1, r3
 800119e:	4830      	ldr	r0, [pc, #192]	@ (8001260 <MX_GPIO_Init+0x18c>)
 80011a0:	f001 f9dc 	bl	800255c <HAL_GPIO_Init>

  /*Configure GPIO pin : Poti_Pin */
  GPIO_InitStruct.Pin = Poti_Pin;
 80011a4:	2302      	movs	r3, #2
 80011a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a8:	2303      	movs	r3, #3
 80011aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Poti_GPIO_Port, &GPIO_InitStruct);
 80011b0:	f107 0314 	add.w	r3, r7, #20
 80011b4:	4619      	mov	r1, r3
 80011b6:	4829      	ldr	r0, [pc, #164]	@ (800125c <MX_GPIO_Init+0x188>)
 80011b8:	f001 f9d0 	bl	800255c <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_LED1_Pin SR_STCP_Pin USR_LED2_Pin Disp_Reset_Pin */
  GPIO_InitStruct.Pin = USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin|Disp_Reset_Pin;
 80011bc:	f249 0344 	movw	r3, #36932	@ 0x9044
 80011c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c2:	2301      	movs	r3, #1
 80011c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ca:	2300      	movs	r3, #0
 80011cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4619      	mov	r1, r3
 80011d4:	4821      	ldr	r0, [pc, #132]	@ (800125c <MX_GPIO_Init+0x188>)
 80011d6:	f001 f9c1 	bl	800255c <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin PL2_Switch_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin|PL2_Switch_Pin;
 80011da:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 80011de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011e4:	2301      	movs	r3, #1
 80011e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e8:	f107 0314 	add.w	r3, r7, #20
 80011ec:	4619      	mov	r1, r3
 80011ee:	481b      	ldr	r0, [pc, #108]	@ (800125c <MX_GPIO_Init+0x188>)
 80011f0:	f001 f9b4 	bl	800255c <HAL_GPIO_Init>

  /*Configure GPIO pins : SR_Enable_Pin Disp_Data_Pin Disp_CS_Pin */
  GPIO_InitStruct.Pin = SR_Enable_Pin|Disp_Data_Pin|Disp_CS_Pin;
 80011f4:	f44f 6328 	mov.w	r3, #2688	@ 0xa80
 80011f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fa:	2301      	movs	r3, #1
 80011fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	2300      	movs	r3, #0
 8001204:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001206:	f107 0314 	add.w	r3, r7, #20
 800120a:	4619      	mov	r1, r3
 800120c:	4814      	ldr	r0, [pc, #80]	@ (8001260 <MX_GPIO_Init+0x18c>)
 800120e:	f001 f9a5 	bl	800255c <HAL_GPIO_Init>

  /*Configure GPIO pin : SR_Reset_Pin */
  GPIO_InitStruct.Pin = SR_Reset_Pin;
 8001212:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001216:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001218:	2301      	movs	r3, #1
 800121a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001220:	2300      	movs	r3, #0
 8001222:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SR_Reset_GPIO_Port, &GPIO_InitStruct);
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	4619      	mov	r1, r3
 800122a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800122e:	f001 f995 	bl	800255c <HAL_GPIO_Init>

  /*Configure GPIO pins : TL4_Car_Pin PL1_Switch_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin|PL1_Switch_Pin;
 8001232:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 8001236:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001238:	2300      	movs	r3, #0
 800123a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800123c:	2301      	movs	r3, #1
 800123e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001240:	f107 0314 	add.w	r3, r7, #20
 8001244:	4619      	mov	r1, r3
 8001246:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800124a:	f001 f987 	bl	800255c <HAL_GPIO_Init>

}
 800124e:	bf00      	nop
 8001250:	3728      	adds	r7, #40	@ 0x28
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40021000 	.word	0x40021000
 800125c:	48000400 	.word	0x48000400
 8001260:	48000800 	.word	0x48000800

08001264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001268:	f001 f832 	bl	80022d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800126c:	f000 f812 	bl	8001294 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001270:	f7ff ff30 	bl	80010d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001274:	f000 ff76 	bl	8002164 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8001278:	f000 f9b4 	bl	80015e4 <MX_SPI2_Init>
  MX_SPI3_Init();
 800127c:	f000 f9f0 	bl	8001660 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8001280:	f000 fb48 	bl	8001914 <ssd1306_Init>
#endif

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001284:	f004 fa40 	bl	8005708 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001288:	f7ff f938 	bl	80004fc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800128c:	f004 fa60 	bl	8005750 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <main+0x2c>

08001294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b096      	sub	sp, #88	@ 0x58
 8001298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129a:	f107 0314 	add.w	r3, r7, #20
 800129e:	2244      	movs	r2, #68	@ 0x44
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f007 fdbe 	bl	8008e24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a8:	463b      	mov	r3, r7
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
 80012b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80012ba:	f001 fb37 	bl	800292c <HAL_PWREx_ControlVoltageScaling>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80012c4:	f000 f84a 	bl	800135c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012c8:	2302      	movs	r3, #2
 80012ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012d0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012d2:	2310      	movs	r3, #16
 80012d4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d6:	2302      	movs	r3, #2
 80012d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012da:	2302      	movs	r3, #2
 80012dc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012de:	2301      	movs	r3, #1
 80012e0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80012e2:	230a      	movs	r3, #10
 80012e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80012e6:	2307      	movs	r3, #7
 80012e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012ea:	2302      	movs	r3, #2
 80012ec:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012ee:	2302      	movs	r3, #2
 80012f0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4618      	mov	r0, r3
 80012f8:	f001 fb6e 	bl	80029d8 <HAL_RCC_OscConfig>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001302:	f000 f82b 	bl	800135c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001306:	230f      	movs	r3, #15
 8001308:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800130a:	2303      	movs	r3, #3
 800130c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001316:	2300      	movs	r3, #0
 8001318:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800131a:	463b      	mov	r3, r7
 800131c:	2104      	movs	r1, #4
 800131e:	4618      	mov	r0, r3
 8001320:	f001 ff36 	bl	8003190 <HAL_RCC_ClockConfig>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800132a:	f000 f817 	bl	800135c <Error_Handler>
  }
}
 800132e:	bf00      	nop
 8001330:	3758      	adds	r7, #88	@ 0x58
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
	...

08001338 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a04      	ldr	r2, [pc, #16]	@ (8001358 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d101      	bne.n	800134e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800134a:	f000 ffe1 	bl	8002310 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800134e:	bf00      	nop
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40012c00 	.word	0x40012c00

0800135c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001360:	b672      	cpsid	i
}
 8001362:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001364:	bf00      	nop
 8001366:	e7fd      	b.n	8001364 <Error_Handler+0x8>

08001368 <startBar>:
#include "oled_functions.h"
#include "ssd1306.h"
#include "ssd1306_fonts.h"

void startBar(uint8_t barIndex, TickType_t duration)
{
 8001368:	b590      	push	{r4, r7, lr}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	6039      	str	r1, [r7, #0]
 8001372:	71fb      	strb	r3, [r7, #7]
    xSemaphoreTake(oledMutex, portMAX_DELAY);
 8001374:	4b18      	ldr	r3, [pc, #96]	@ (80013d8 <startBar+0x70>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800137c:	4618      	mov	r0, r3
 800137e:	f005 f971 	bl	8006664 <xQueueSemaphoreTake>
    oledBars[barIndex].startTick = xTaskGetTickCount();
 8001382:	79fc      	ldrb	r4, [r7, #7]
 8001384:	f005 ff14 	bl	80071b0 <xTaskGetTickCount>
 8001388:	4602      	mov	r2, r0
 800138a:	4914      	ldr	r1, [pc, #80]	@ (80013dc <startBar+0x74>)
 800138c:	4623      	mov	r3, r4
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	4423      	add	r3, r4
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	440b      	add	r3, r1
 8001396:	601a      	str	r2, [r3, #0]
    oledBars[barIndex].durationTick = duration;
 8001398:	79fa      	ldrb	r2, [r7, #7]
 800139a:	4910      	ldr	r1, [pc, #64]	@ (80013dc <startBar+0x74>)
 800139c:	4613      	mov	r3, r2
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	4413      	add	r3, r2
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	440b      	add	r3, r1
 80013a6:	3304      	adds	r3, #4
 80013a8:	683a      	ldr	r2, [r7, #0]
 80013aa:	601a      	str	r2, [r3, #0]
    oledBars[barIndex].active = 1;
 80013ac:	79fa      	ldrb	r2, [r7, #7]
 80013ae:	490b      	ldr	r1, [pc, #44]	@ (80013dc <startBar+0x74>)
 80013b0:	4613      	mov	r3, r2
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	4413      	add	r3, r2
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	440b      	add	r3, r1
 80013ba:	3308      	adds	r3, #8
 80013bc:	2201      	movs	r2, #1
 80013be:	701a      	strb	r2, [r3, #0]
    xSemaphoreGive(oledMutex);
 80013c0:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <startBar+0x70>)
 80013c2:	6818      	ldr	r0, [r3, #0]
 80013c4:	2300      	movs	r3, #0
 80013c6:	2200      	movs	r2, #0
 80013c8:	2100      	movs	r1, #0
 80013ca:	f004 fec9 	bl	8006160 <xQueueGenericSend>
}
 80013ce:	bf00      	nop
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd90      	pop	{r4, r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20000090 	.word	0x20000090
 80013dc:	20000094 	.word	0x20000094

080013e0 <stopBar>:

void stopBar(uint8_t barIndex)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	71fb      	strb	r3, [r7, #7]
    xSemaphoreTake(oledMutex, portMAX_DELAY);
 80013ea:	4b17      	ldr	r3, [pc, #92]	@ (8001448 <stopBar+0x68>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80013f2:	4618      	mov	r0, r3
 80013f4:	f005 f936 	bl	8006664 <xQueueSemaphoreTake>
    oledBars[barIndex].active = 0;
 80013f8:	79fa      	ldrb	r2, [r7, #7]
 80013fa:	4914      	ldr	r1, [pc, #80]	@ (800144c <stopBar+0x6c>)
 80013fc:	4613      	mov	r3, r2
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	4413      	add	r3, r2
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	440b      	add	r3, r1
 8001406:	3308      	adds	r3, #8
 8001408:	2200      	movs	r2, #0
 800140a:	701a      	strb	r2, [r3, #0]
    oledBars[barIndex].durationTick = 0;
 800140c:	79fa      	ldrb	r2, [r7, #7]
 800140e:	490f      	ldr	r1, [pc, #60]	@ (800144c <stopBar+0x6c>)
 8001410:	4613      	mov	r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	4413      	add	r3, r2
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	440b      	add	r3, r1
 800141a:	3304      	adds	r3, #4
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
    oledBars[barIndex].startTick = 0;
 8001420:	79fa      	ldrb	r2, [r7, #7]
 8001422:	490a      	ldr	r1, [pc, #40]	@ (800144c <stopBar+0x6c>)
 8001424:	4613      	mov	r3, r2
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	4413      	add	r3, r2
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	440b      	add	r3, r1
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
    xSemaphoreGive(oledMutex);
 8001432:	4b05      	ldr	r3, [pc, #20]	@ (8001448 <stopBar+0x68>)
 8001434:	6818      	ldr	r0, [r3, #0]
 8001436:	2300      	movs	r3, #0
 8001438:	2200      	movs	r2, #0
 800143a:	2100      	movs	r1, #0
 800143c:	f004 fe90 	bl	8006160 <xQueueGenericSend>
}
 8001440:	bf00      	nop
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	20000090 	.word	0x20000090
 800144c:	20000094 	.word	0x20000094

08001450 <drawTitles>:

void drawTitles() {
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af02      	add	r7, sp, #8
    ssd1306_SetCursor(2, TEXT_Y);
 8001456:	2137      	movs	r1, #55	@ 0x37
 8001458:	2002      	movs	r0, #2
 800145a:	f000 fc11 	bl	8001c80 <ssd1306_SetCursor>
    ssd1306_WriteString("P1", Font_6x8, White);
 800145e:	4b2b      	ldr	r3, [pc, #172]	@ (800150c <drawTitles+0xbc>)
 8001460:	2201      	movs	r2, #1
 8001462:	9200      	str	r2, [sp, #0]
 8001464:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001466:	482a      	ldr	r0, [pc, #168]	@ (8001510 <drawTitles+0xc0>)
 8001468:	f000 fbe4 	bl	8001c34 <ssd1306_WriteString>
    ssd1306_SetCursor(18, TEXT_Y);
 800146c:	2137      	movs	r1, #55	@ 0x37
 800146e:	2012      	movs	r0, #18
 8001470:	f000 fc06 	bl	8001c80 <ssd1306_SetCursor>
    ssd1306_WriteString("W1", Font_6x8, White);
 8001474:	4b25      	ldr	r3, [pc, #148]	@ (800150c <drawTitles+0xbc>)
 8001476:	2201      	movs	r2, #1
 8001478:	9200      	str	r2, [sp, #0]
 800147a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800147c:	4825      	ldr	r0, [pc, #148]	@ (8001514 <drawTitles+0xc4>)
 800147e:	f000 fbd9 	bl	8001c34 <ssd1306_WriteString>
    ssd1306_SetCursor(34, TEXT_Y);
 8001482:	2137      	movs	r1, #55	@ 0x37
 8001484:	2022      	movs	r0, #34	@ 0x22
 8001486:	f000 fbfb 	bl	8001c80 <ssd1306_SetCursor>
    ssd1306_WriteString("P2", Font_6x8, White);
 800148a:	4b20      	ldr	r3, [pc, #128]	@ (800150c <drawTitles+0xbc>)
 800148c:	2201      	movs	r2, #1
 800148e:	9200      	str	r2, [sp, #0]
 8001490:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001492:	4821      	ldr	r0, [pc, #132]	@ (8001518 <drawTitles+0xc8>)
 8001494:	f000 fbce 	bl	8001c34 <ssd1306_WriteString>
    ssd1306_SetCursor(50, TEXT_Y);
 8001498:	2137      	movs	r1, #55	@ 0x37
 800149a:	2032      	movs	r0, #50	@ 0x32
 800149c:	f000 fbf0 	bl	8001c80 <ssd1306_SetCursor>
    ssd1306_WriteString("W2", Font_6x8, White);
 80014a0:	4b1a      	ldr	r3, [pc, #104]	@ (800150c <drawTitles+0xbc>)
 80014a2:	2201      	movs	r2, #1
 80014a4:	9200      	str	r2, [sp, #0]
 80014a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014a8:	481c      	ldr	r0, [pc, #112]	@ (800151c <drawTitles+0xcc>)
 80014aa:	f000 fbc3 	bl	8001c34 <ssd1306_WriteString>
    ssd1306_SetCursor(66, TEXT_Y);
 80014ae:	2137      	movs	r1, #55	@ 0x37
 80014b0:	2042      	movs	r0, #66	@ 0x42
 80014b2:	f000 fbe5 	bl	8001c80 <ssd1306_SetCursor>
    ssd1306_WriteString("G1", Font_6x8, White);
 80014b6:	4b15      	ldr	r3, [pc, #84]	@ (800150c <drawTitles+0xbc>)
 80014b8:	2201      	movs	r2, #1
 80014ba:	9200      	str	r2, [sp, #0]
 80014bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014be:	4818      	ldr	r0, [pc, #96]	@ (8001520 <drawTitles+0xd0>)
 80014c0:	f000 fbb8 	bl	8001c34 <ssd1306_WriteString>
    ssd1306_SetCursor(82, TEXT_Y);
 80014c4:	2137      	movs	r1, #55	@ 0x37
 80014c6:	2052      	movs	r0, #82	@ 0x52
 80014c8:	f000 fbda 	bl	8001c80 <ssd1306_SetCursor>
    ssd1306_WriteString("R1", Font_6x8, White);
 80014cc:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <drawTitles+0xbc>)
 80014ce:	2201      	movs	r2, #1
 80014d0:	9200      	str	r2, [sp, #0]
 80014d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014d4:	4813      	ldr	r0, [pc, #76]	@ (8001524 <drawTitles+0xd4>)
 80014d6:	f000 fbad 	bl	8001c34 <ssd1306_WriteString>
    ssd1306_SetCursor(98, TEXT_Y);
 80014da:	2137      	movs	r1, #55	@ 0x37
 80014dc:	2062      	movs	r0, #98	@ 0x62
 80014de:	f000 fbcf 	bl	8001c80 <ssd1306_SetCursor>
    ssd1306_WriteString("G2", Font_6x8, White);
 80014e2:	4b0a      	ldr	r3, [pc, #40]	@ (800150c <drawTitles+0xbc>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	9200      	str	r2, [sp, #0]
 80014e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014ea:	480f      	ldr	r0, [pc, #60]	@ (8001528 <drawTitles+0xd8>)
 80014ec:	f000 fba2 	bl	8001c34 <ssd1306_WriteString>
    ssd1306_SetCursor(114, TEXT_Y);
 80014f0:	2137      	movs	r1, #55	@ 0x37
 80014f2:	2072      	movs	r0, #114	@ 0x72
 80014f4:	f000 fbc4 	bl	8001c80 <ssd1306_SetCursor>
    ssd1306_WriteString("R2", Font_6x8, White);
 80014f8:	4b04      	ldr	r3, [pc, #16]	@ (800150c <drawTitles+0xbc>)
 80014fa:	2201      	movs	r2, #1
 80014fc:	9200      	str	r2, [sp, #0]
 80014fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001500:	480a      	ldr	r0, [pc, #40]	@ (800152c <drawTitles+0xdc>)
 8001502:	f000 fb97 	bl	8001c34 <ssd1306_WriteString>
}
 8001506:	bf00      	nop
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	0800979c 	.word	0x0800979c
 8001510:	0800909c 	.word	0x0800909c
 8001514:	080090a0 	.word	0x080090a0
 8001518:	080090a4 	.word	0x080090a4
 800151c:	080090a8 	.word	0x080090a8
 8001520:	080090ac 	.word	0x080090ac
 8001524:	080090b0 	.word	0x080090b0
 8001528:	080090b4 	.word	0x080090b4
 800152c:	080090b8 	.word	0x080090b8

08001530 <drawBarOutlines>:

void drawBarOutlines() {
 8001530:	b590      	push	{r4, r7, lr}
 8001532:	b087      	sub	sp, #28
 8001534:	af02      	add	r7, sp, #8
    uint8_t next_x1 = BAR_X1;
 8001536:	2303      	movs	r3, #3
 8001538:	73fb      	strb	r3, [r7, #15]
    uint8_t next_x2 = BAR_X2;
 800153a:	230d      	movs	r3, #13
 800153c:	73bb      	strb	r3, [r7, #14]
    uint8_t next_y1 = BAR_Y1;
 800153e:	2334      	movs	r3, #52	@ 0x34
 8001540:	71fb      	strb	r3, [r7, #7]
    uint8_t next_y2 = BAR_Y2;
 8001542:	2302      	movs	r3, #2
 8001544:	71bb      	strb	r3, [r7, #6]
    for(int i = 0; i < NUM_BARS; i++) {
 8001546:	2300      	movs	r3, #0
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	e010      	b.n	800156e <drawBarOutlines+0x3e>
        ssd1306_DrawRectangle(next_x1, next_y2, next_x2, next_y1, White);
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	7bba      	ldrb	r2, [r7, #14]
 8001550:	79b9      	ldrb	r1, [r7, #6]
 8001552:	7bf8      	ldrb	r0, [r7, #15]
 8001554:	2401      	movs	r4, #1
 8001556:	9400      	str	r4, [sp, #0]
 8001558:	f000 fc16 	bl	8001d88 <ssd1306_DrawRectangle>
        next_x1 += BAR_X2 - BAR_X1 + BAR_PADDING;
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	3310      	adds	r3, #16
 8001560:	73fb      	strb	r3, [r7, #15]
        next_x2 += BAR_X2 - BAR_X1 + BAR_PADDING;
 8001562:	7bbb      	ldrb	r3, [r7, #14]
 8001564:	3310      	adds	r3, #16
 8001566:	73bb      	strb	r3, [r7, #14]
    for(int i = 0; i < NUM_BARS; i++) {
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	3301      	adds	r3, #1
 800156c:	60bb      	str	r3, [r7, #8]
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	2b07      	cmp	r3, #7
 8001572:	ddeb      	ble.n	800154c <drawBarOutlines+0x1c>
    }
}
 8001574:	bf00      	nop
 8001576:	bf00      	nop
 8001578:	3714      	adds	r7, #20
 800157a:	46bd      	mov	sp, r7
 800157c:	bd90      	pop	{r4, r7, pc}

0800157e <drawBars>:

void drawBars(uint8_t *screenArray) {
 800157e:	b590      	push	{r4, r7, lr}
 8001580:	b089      	sub	sp, #36	@ 0x24
 8001582:	af02      	add	r7, sp, #8
 8001584:	6078      	str	r0, [r7, #4]
    ssd1306_Fill(Black);
 8001586:	2000      	movs	r0, #0
 8001588:	f000 fa2e 	bl	80019e8 <ssd1306_Fill>
    drawTitles();
 800158c:	f7ff ff60 	bl	8001450 <drawTitles>
    drawBarOutlines();
 8001590:	f7ff ffce 	bl	8001530 <drawBarOutlines>
    uint8_t next_x1 = BAR_X1;
 8001594:	2303      	movs	r3, #3
 8001596:	75fb      	strb	r3, [r7, #23]
    uint8_t next_x2 = BAR_X2;
 8001598:	230d      	movs	r3, #13
 800159a:	75bb      	strb	r3, [r7, #22]
    for(int i = 0; i < NUM_BARS; i++) {
 800159c:	2300      	movs	r3, #0
 800159e:	613b      	str	r3, [r7, #16]
 80015a0:	e017      	b.n	80015d2 <drawBars+0x54>
        uint8_t top = screenArray[i];
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	4413      	add	r3, r2
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	73fb      	strb	r3, [r7, #15]
        uint8_t bottom = BAR_Y1;
 80015ac:	2334      	movs	r3, #52	@ 0x34
 80015ae:	73bb      	strb	r3, [r7, #14]
        ssd1306_FillRectangle(next_x1, top, next_x2, bottom, White);
 80015b0:	7bbb      	ldrb	r3, [r7, #14]
 80015b2:	7dba      	ldrb	r2, [r7, #22]
 80015b4:	7bf9      	ldrb	r1, [r7, #15]
 80015b6:	7df8      	ldrb	r0, [r7, #23]
 80015b8:	2401      	movs	r4, #1
 80015ba:	9400      	str	r4, [sp, #0]
 80015bc:	f000 fc1b 	bl	8001df6 <ssd1306_FillRectangle>
        next_x1 += BAR_X2 - BAR_X1 + BAR_PADDING;
 80015c0:	7dfb      	ldrb	r3, [r7, #23]
 80015c2:	3310      	adds	r3, #16
 80015c4:	75fb      	strb	r3, [r7, #23]
        next_x2 += BAR_X2 - BAR_X1 + BAR_PADDING;
 80015c6:	7dbb      	ldrb	r3, [r7, #22]
 80015c8:	3310      	adds	r3, #16
 80015ca:	75bb      	strb	r3, [r7, #22]
    for(int i = 0; i < NUM_BARS; i++) {
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	3301      	adds	r3, #1
 80015d0:	613b      	str	r3, [r7, #16]
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	2b07      	cmp	r3, #7
 80015d6:	dde4      	ble.n	80015a2 <drawBars+0x24>
    }
    ssd1306_UpdateScreen();
 80015d8:	f000 fa1e 	bl	8001a18 <ssd1306_UpdateScreen>
 80015dc:	bf00      	nop
 80015de:	371c      	adds	r7, #28
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd90      	pop	{r4, r7, pc}

080015e4 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80015e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001658 <MX_SPI2_Init+0x74>)
 80015ea:	4a1c      	ldr	r2, [pc, #112]	@ (800165c <MX_SPI2_Init+0x78>)
 80015ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80015ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001658 <MX_SPI2_Init+0x74>)
 80015f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80015f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015f6:	4b18      	ldr	r3, [pc, #96]	@ (8001658 <MX_SPI2_Init+0x74>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015fc:	4b16      	ldr	r3, [pc, #88]	@ (8001658 <MX_SPI2_Init+0x74>)
 80015fe:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001602:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001604:	4b14      	ldr	r3, [pc, #80]	@ (8001658 <MX_SPI2_Init+0x74>)
 8001606:	2200      	movs	r2, #0
 8001608:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800160a:	4b13      	ldr	r3, [pc, #76]	@ (8001658 <MX_SPI2_Init+0x74>)
 800160c:	2200      	movs	r2, #0
 800160e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001610:	4b11      	ldr	r3, [pc, #68]	@ (8001658 <MX_SPI2_Init+0x74>)
 8001612:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001616:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001618:	4b0f      	ldr	r3, [pc, #60]	@ (8001658 <MX_SPI2_Init+0x74>)
 800161a:	2200      	movs	r2, #0
 800161c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800161e:	4b0e      	ldr	r3, [pc, #56]	@ (8001658 <MX_SPI2_Init+0x74>)
 8001620:	2200      	movs	r2, #0
 8001622:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001624:	4b0c      	ldr	r3, [pc, #48]	@ (8001658 <MX_SPI2_Init+0x74>)
 8001626:	2200      	movs	r2, #0
 8001628:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800162a:	4b0b      	ldr	r3, [pc, #44]	@ (8001658 <MX_SPI2_Init+0x74>)
 800162c:	2200      	movs	r2, #0
 800162e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001630:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <MX_SPI2_Init+0x74>)
 8001632:	2207      	movs	r2, #7
 8001634:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001636:	4b08      	ldr	r3, [pc, #32]	@ (8001658 <MX_SPI2_Init+0x74>)
 8001638:	2200      	movs	r2, #0
 800163a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800163c:	4b06      	ldr	r3, [pc, #24]	@ (8001658 <MX_SPI2_Init+0x74>)
 800163e:	2208      	movs	r2, #8
 8001640:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001642:	4805      	ldr	r0, [pc, #20]	@ (8001658 <MX_SPI2_Init+0x74>)
 8001644:	f002 fcb6 	bl	8003fb4 <HAL_SPI_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800164e:	f7ff fe85 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20000110 	.word	0x20000110
 800165c:	40003800 	.word	0x40003800

08001660 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001664:	4b1b      	ldr	r3, [pc, #108]	@ (80016d4 <MX_SPI3_Init+0x74>)
 8001666:	4a1c      	ldr	r2, [pc, #112]	@ (80016d8 <MX_SPI3_Init+0x78>)
 8001668:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800166a:	4b1a      	ldr	r3, [pc, #104]	@ (80016d4 <MX_SPI3_Init+0x74>)
 800166c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001670:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001672:	4b18      	ldr	r3, [pc, #96]	@ (80016d4 <MX_SPI3_Init+0x74>)
 8001674:	2200      	movs	r2, #0
 8001676:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001678:	4b16      	ldr	r3, [pc, #88]	@ (80016d4 <MX_SPI3_Init+0x74>)
 800167a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800167e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001680:	4b14      	ldr	r3, [pc, #80]	@ (80016d4 <MX_SPI3_Init+0x74>)
 8001682:	2200      	movs	r2, #0
 8001684:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001686:	4b13      	ldr	r3, [pc, #76]	@ (80016d4 <MX_SPI3_Init+0x74>)
 8001688:	2200      	movs	r2, #0
 800168a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800168c:	4b11      	ldr	r3, [pc, #68]	@ (80016d4 <MX_SPI3_Init+0x74>)
 800168e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001692:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001694:	4b0f      	ldr	r3, [pc, #60]	@ (80016d4 <MX_SPI3_Init+0x74>)
 8001696:	2228      	movs	r2, #40	@ 0x28
 8001698:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_LSB;
 800169a:	4b0e      	ldr	r3, [pc, #56]	@ (80016d4 <MX_SPI3_Init+0x74>)
 800169c:	2280      	movs	r2, #128	@ 0x80
 800169e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80016a0:	4b0c      	ldr	r3, [pc, #48]	@ (80016d4 <MX_SPI3_Init+0x74>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016a6:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <MX_SPI3_Init+0x74>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80016ac:	4b09      	ldr	r3, [pc, #36]	@ (80016d4 <MX_SPI3_Init+0x74>)
 80016ae:	2207      	movs	r2, #7
 80016b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80016b2:	4b08      	ldr	r3, [pc, #32]	@ (80016d4 <MX_SPI3_Init+0x74>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80016b8:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <MX_SPI3_Init+0x74>)
 80016ba:	2208      	movs	r2, #8
 80016bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80016be:	4805      	ldr	r0, [pc, #20]	@ (80016d4 <MX_SPI3_Init+0x74>)
 80016c0:	f002 fc78 	bl	8003fb4 <HAL_SPI_Init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80016ca:	f7ff fe47 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20000174 	.word	0x20000174
 80016d8:	40003c00 	.word	0x40003c00

080016dc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b08e      	sub	sp, #56	@ 0x38
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
 80016f2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a4b      	ldr	r2, [pc, #300]	@ (8001828 <HAL_SPI_MspInit+0x14c>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d145      	bne.n	800178a <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016fe:	4b4b      	ldr	r3, [pc, #300]	@ (800182c <HAL_SPI_MspInit+0x150>)
 8001700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001702:	4a4a      	ldr	r2, [pc, #296]	@ (800182c <HAL_SPI_MspInit+0x150>)
 8001704:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001708:	6593      	str	r3, [r2, #88]	@ 0x58
 800170a:	4b48      	ldr	r3, [pc, #288]	@ (800182c <HAL_SPI_MspInit+0x150>)
 800170c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800170e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001712:	623b      	str	r3, [r7, #32]
 8001714:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001716:	4b45      	ldr	r3, [pc, #276]	@ (800182c <HAL_SPI_MspInit+0x150>)
 8001718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800171a:	4a44      	ldr	r2, [pc, #272]	@ (800182c <HAL_SPI_MspInit+0x150>)
 800171c:	f043 0304 	orr.w	r3, r3, #4
 8001720:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001722:	4b42      	ldr	r3, [pc, #264]	@ (800182c <HAL_SPI_MspInit+0x150>)
 8001724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001726:	f003 0304 	and.w	r3, r3, #4
 800172a:	61fb      	str	r3, [r7, #28]
 800172c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800172e:	4b3f      	ldr	r3, [pc, #252]	@ (800182c <HAL_SPI_MspInit+0x150>)
 8001730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001732:	4a3e      	ldr	r2, [pc, #248]	@ (800182c <HAL_SPI_MspInit+0x150>)
 8001734:	f043 0302 	orr.w	r3, r3, #2
 8001738:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800173a:	4b3c      	ldr	r3, [pc, #240]	@ (800182c <HAL_SPI_MspInit+0x150>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	61bb      	str	r3, [r7, #24]
 8001744:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = SPI_MOSI_Pin;
 8001746:	2308      	movs	r3, #8
 8001748:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174a:	2302      	movs	r3, #2
 800174c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001752:	2303      	movs	r3, #3
 8001754:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001756:	2305      	movs	r3, #5
 8001758:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SPI_MOSI_GPIO_Port, &GPIO_InitStruct);
 800175a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800175e:	4619      	mov	r1, r3
 8001760:	4833      	ldr	r0, [pc, #204]	@ (8001830 <HAL_SPI_MspInit+0x154>)
 8001762:	f000 fefb 	bl	800255c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_SCLK_Pin;
 8001766:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800176a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176c:	2302      	movs	r3, #2
 800176e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001774:	2303      	movs	r3, #3
 8001776:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001778:	2305      	movs	r3, #5
 800177a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SPI_SCLK_GPIO_Port, &GPIO_InitStruct);
 800177c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001780:	4619      	mov	r1, r3
 8001782:	482c      	ldr	r0, [pc, #176]	@ (8001834 <HAL_SPI_MspInit+0x158>)
 8001784:	f000 feea 	bl	800255c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001788:	e049      	b.n	800181e <HAL_SPI_MspInit+0x142>
  else if(spiHandle->Instance==SPI3)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a2a      	ldr	r2, [pc, #168]	@ (8001838 <HAL_SPI_MspInit+0x15c>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d144      	bne.n	800181e <HAL_SPI_MspInit+0x142>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001794:	4b25      	ldr	r3, [pc, #148]	@ (800182c <HAL_SPI_MspInit+0x150>)
 8001796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001798:	4a24      	ldr	r2, [pc, #144]	@ (800182c <HAL_SPI_MspInit+0x150>)
 800179a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800179e:	6593      	str	r3, [r2, #88]	@ 0x58
 80017a0:	4b22      	ldr	r3, [pc, #136]	@ (800182c <HAL_SPI_MspInit+0x150>)
 80017a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ac:	4b1f      	ldr	r3, [pc, #124]	@ (800182c <HAL_SPI_MspInit+0x150>)
 80017ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b0:	4a1e      	ldr	r2, [pc, #120]	@ (800182c <HAL_SPI_MspInit+0x150>)
 80017b2:	f043 0304 	orr.w	r3, r3, #4
 80017b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b8:	4b1c      	ldr	r3, [pc, #112]	@ (800182c <HAL_SPI_MspInit+0x150>)
 80017ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017bc:	f003 0304 	and.w	r3, r3, #4
 80017c0:	613b      	str	r3, [r7, #16]
 80017c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c4:	4b19      	ldr	r3, [pc, #100]	@ (800182c <HAL_SPI_MspInit+0x150>)
 80017c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c8:	4a18      	ldr	r2, [pc, #96]	@ (800182c <HAL_SPI_MspInit+0x150>)
 80017ca:	f043 0302 	orr.w	r3, r3, #2
 80017ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017d0:	4b16      	ldr	r3, [pc, #88]	@ (800182c <HAL_SPI_MspInit+0x150>)
 80017d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d4:	f003 0302 	and.w	r3, r3, #2
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SR_SHCP_Pin;
 80017dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e2:	2302      	movs	r3, #2
 80017e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ea:	2303      	movs	r3, #3
 80017ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017ee:	2306      	movs	r3, #6
 80017f0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_SHCP_GPIO_Port, &GPIO_InitStruct);
 80017f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017f6:	4619      	mov	r1, r3
 80017f8:	480d      	ldr	r0, [pc, #52]	@ (8001830 <HAL_SPI_MspInit+0x154>)
 80017fa:	f000 feaf 	bl	800255c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SR_DS_Pin;
 80017fe:	2320      	movs	r3, #32
 8001800:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001802:	2302      	movs	r3, #2
 8001804:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800180a:	2303      	movs	r3, #3
 800180c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800180e:	2306      	movs	r3, #6
 8001810:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_DS_GPIO_Port, &GPIO_InitStruct);
 8001812:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001816:	4619      	mov	r1, r3
 8001818:	4806      	ldr	r0, [pc, #24]	@ (8001834 <HAL_SPI_MspInit+0x158>)
 800181a:	f000 fe9f 	bl	800255c <HAL_GPIO_Init>
}
 800181e:	bf00      	nop
 8001820:	3738      	adds	r7, #56	@ 0x38
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	40003800 	.word	0x40003800
 800182c:	40021000 	.word	0x40021000
 8001830:	48000800 	.word	0x48000800
 8001834:	48000400 	.word	0x48000400
 8001838:	40003c00 	.word	0x40003c00

0800183c <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8001840:	2201      	movs	r2, #1
 8001842:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001846:	480a      	ldr	r0, [pc, #40]	@ (8001870 <ssd1306_Reset+0x34>)
 8001848:	f001 f84a 	bl	80028e0 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 800184c:	2200      	movs	r2, #0
 800184e:	2140      	movs	r1, #64	@ 0x40
 8001850:	4808      	ldr	r0, [pc, #32]	@ (8001874 <ssd1306_Reset+0x38>)
 8001852:	f001 f845 	bl	80028e0 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001856:	200a      	movs	r0, #10
 8001858:	f000 fd7a 	bl	8002350 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 800185c:	2201      	movs	r2, #1
 800185e:	2140      	movs	r1, #64	@ 0x40
 8001860:	4804      	ldr	r0, [pc, #16]	@ (8001874 <ssd1306_Reset+0x38>)
 8001862:	f001 f83d 	bl	80028e0 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001866:	200a      	movs	r0, #10
 8001868:	f000 fd72 	bl	8002350 <HAL_Delay>
}
 800186c:	bf00      	nop
 800186e:	bd80      	pop	{r7, pc}
 8001870:	48000800 	.word	0x48000800
 8001874:	48000400 	.word	0x48000400

08001878 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001882:	2200      	movs	r2, #0
 8001884:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001888:	480c      	ldr	r0, [pc, #48]	@ (80018bc <ssd1306_WriteCommand+0x44>)
 800188a:	f001 f829 	bl	80028e0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 800188e:	2200      	movs	r2, #0
 8001890:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001894:	4809      	ldr	r0, [pc, #36]	@ (80018bc <ssd1306_WriteCommand+0x44>)
 8001896:	f001 f823 	bl	80028e0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 800189a:	1df9      	adds	r1, r7, #7
 800189c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018a0:	2201      	movs	r2, #1
 80018a2:	4807      	ldr	r0, [pc, #28]	@ (80018c0 <ssd1306_WriteCommand+0x48>)
 80018a4:	f002 fc29 	bl	80040fa <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 80018a8:	2201      	movs	r2, #1
 80018aa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018ae:	4803      	ldr	r0, [pc, #12]	@ (80018bc <ssd1306_WriteCommand+0x44>)
 80018b0:	f001 f816 	bl	80028e0 <HAL_GPIO_WritePin>
}
 80018b4:	bf00      	nop
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	48000800 	.word	0x48000800
 80018c0:	20000110 	.word	0x20000110

080018c4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80018ce:	2200      	movs	r2, #0
 80018d0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018d4:	480d      	ldr	r0, [pc, #52]	@ (800190c <ssd1306_WriteData+0x48>)
 80018d6:	f001 f803 	bl	80028e0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 80018da:	2201      	movs	r2, #1
 80018dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018e0:	480a      	ldr	r0, [pc, #40]	@ (800190c <ssd1306_WriteData+0x48>)
 80018e2:	f000 fffd 	bl	80028e0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018ee:	6879      	ldr	r1, [r7, #4]
 80018f0:	4807      	ldr	r0, [pc, #28]	@ (8001910 <ssd1306_WriteData+0x4c>)
 80018f2:	f002 fc02 	bl	80040fa <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 80018f6:	2201      	movs	r2, #1
 80018f8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018fc:	4803      	ldr	r0, [pc, #12]	@ (800190c <ssd1306_WriteData+0x48>)
 80018fe:	f000 ffef 	bl	80028e0 <HAL_GPIO_WritePin>
}
 8001902:	bf00      	nop
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	48000800 	.word	0x48000800
 8001910:	20000110 	.word	0x20000110

08001914 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001918:	f7ff ff90 	bl	800183c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800191c:	2064      	movs	r0, #100	@ 0x64
 800191e:	f000 fd17 	bl	8002350 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001922:	2000      	movs	r0, #0
 8001924:	f000 fac8 	bl	8001eb8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001928:	2020      	movs	r0, #32
 800192a:	f7ff ffa5 	bl	8001878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800192e:	2000      	movs	r0, #0
 8001930:	f7ff ffa2 	bl	8001878 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001934:	20b0      	movs	r0, #176	@ 0xb0
 8001936:	f7ff ff9f 	bl	8001878 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800193a:	20c8      	movs	r0, #200	@ 0xc8
 800193c:	f7ff ff9c 	bl	8001878 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001940:	2000      	movs	r0, #0
 8001942:	f7ff ff99 	bl	8001878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001946:	2010      	movs	r0, #16
 8001948:	f7ff ff96 	bl	8001878 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800194c:	2040      	movs	r0, #64	@ 0x40
 800194e:	f7ff ff93 	bl	8001878 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001952:	20ff      	movs	r0, #255	@ 0xff
 8001954:	f000 fa9d 	bl	8001e92 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001958:	20a1      	movs	r0, #161	@ 0xa1
 800195a:	f7ff ff8d 	bl	8001878 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800195e:	20a6      	movs	r0, #166	@ 0xa6
 8001960:	f7ff ff8a 	bl	8001878 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001964:	20a8      	movs	r0, #168	@ 0xa8
 8001966:	f7ff ff87 	bl	8001878 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800196a:	203f      	movs	r0, #63	@ 0x3f
 800196c:	f7ff ff84 	bl	8001878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001970:	20a4      	movs	r0, #164	@ 0xa4
 8001972:	f7ff ff81 	bl	8001878 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001976:	20d3      	movs	r0, #211	@ 0xd3
 8001978:	f7ff ff7e 	bl	8001878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800197c:	2000      	movs	r0, #0
 800197e:	f7ff ff7b 	bl	8001878 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001982:	20d5      	movs	r0, #213	@ 0xd5
 8001984:	f7ff ff78 	bl	8001878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001988:	20f0      	movs	r0, #240	@ 0xf0
 800198a:	f7ff ff75 	bl	8001878 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800198e:	20d9      	movs	r0, #217	@ 0xd9
 8001990:	f7ff ff72 	bl	8001878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001994:	2022      	movs	r0, #34	@ 0x22
 8001996:	f7ff ff6f 	bl	8001878 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800199a:	20da      	movs	r0, #218	@ 0xda
 800199c:	f7ff ff6c 	bl	8001878 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80019a0:	2012      	movs	r0, #18
 80019a2:	f7ff ff69 	bl	8001878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80019a6:	20db      	movs	r0, #219	@ 0xdb
 80019a8:	f7ff ff66 	bl	8001878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80019ac:	2020      	movs	r0, #32
 80019ae:	f7ff ff63 	bl	8001878 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80019b2:	208d      	movs	r0, #141	@ 0x8d
 80019b4:	f7ff ff60 	bl	8001878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80019b8:	2014      	movs	r0, #20
 80019ba:	f7ff ff5d 	bl	8001878 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80019be:	2001      	movs	r0, #1
 80019c0:	f000 fa7a 	bl	8001eb8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80019c4:	2000      	movs	r0, #0
 80019c6:	f000 f80f 	bl	80019e8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80019ca:	f000 f825 	bl	8001a18 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80019ce:	4b05      	ldr	r3, [pc, #20]	@ (80019e4 <ssd1306_Init+0xd0>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80019d4:	4b03      	ldr	r3, [pc, #12]	@ (80019e4 <ssd1306_Init+0xd0>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80019da:	4b02      	ldr	r3, [pc, #8]	@ (80019e4 <ssd1306_Init+0xd0>)
 80019dc:	2201      	movs	r2, #1
 80019de:	711a      	strb	r2, [r3, #4]
}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	200005d8 	.word	0x200005d8

080019e8 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d101      	bne.n	80019fc <ssd1306_Fill+0x14>
 80019f8:	2300      	movs	r3, #0
 80019fa:	e000      	b.n	80019fe <ssd1306_Fill+0x16>
 80019fc:	23ff      	movs	r3, #255	@ 0xff
 80019fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a02:	4619      	mov	r1, r3
 8001a04:	4803      	ldr	r0, [pc, #12]	@ (8001a14 <ssd1306_Fill+0x2c>)
 8001a06:	f007 fa0d 	bl	8008e24 <memset>
}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	200001d8 	.word	0x200001d8

08001a18 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001a1e:	2300      	movs	r3, #0
 8001a20:	71fb      	strb	r3, [r7, #7]
 8001a22:	e016      	b.n	8001a52 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	3b50      	subs	r3, #80	@ 0x50
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff ff24 	bl	8001878 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001a30:	2000      	movs	r0, #0
 8001a32:	f7ff ff21 	bl	8001878 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001a36:	2010      	movs	r0, #16
 8001a38:	f7ff ff1e 	bl	8001878 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001a3c:	79fb      	ldrb	r3, [r7, #7]
 8001a3e:	01db      	lsls	r3, r3, #7
 8001a40:	4a08      	ldr	r2, [pc, #32]	@ (8001a64 <ssd1306_UpdateScreen+0x4c>)
 8001a42:	4413      	add	r3, r2
 8001a44:	2180      	movs	r1, #128	@ 0x80
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff ff3c 	bl	80018c4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	71fb      	strb	r3, [r7, #7]
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	2b07      	cmp	r3, #7
 8001a56:	d9e5      	bls.n	8001a24 <ssd1306_UpdateScreen+0xc>
    }
}
 8001a58:	bf00      	nop
 8001a5a:	bf00      	nop
 8001a5c:	3708      	adds	r7, #8
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	200001d8 	.word	0x200001d8

08001a68 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
 8001a72:	460b      	mov	r3, r1
 8001a74:	71bb      	strb	r3, [r7, #6]
 8001a76:	4613      	mov	r3, r2
 8001a78:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	db3d      	blt.n	8001afe <ssd1306_DrawPixel+0x96>
 8001a82:	79bb      	ldrb	r3, [r7, #6]
 8001a84:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a86:	d83a      	bhi.n	8001afe <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001a88:	797b      	ldrb	r3, [r7, #5]
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d11a      	bne.n	8001ac4 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001a8e:	79fa      	ldrb	r2, [r7, #7]
 8001a90:	79bb      	ldrb	r3, [r7, #6]
 8001a92:	08db      	lsrs	r3, r3, #3
 8001a94:	b2d8      	uxtb	r0, r3
 8001a96:	4603      	mov	r3, r0
 8001a98:	01db      	lsls	r3, r3, #7
 8001a9a:	4413      	add	r3, r2
 8001a9c:	4a1b      	ldr	r2, [pc, #108]	@ (8001b0c <ssd1306_DrawPixel+0xa4>)
 8001a9e:	5cd3      	ldrb	r3, [r2, r3]
 8001aa0:	b25a      	sxtb	r2, r3
 8001aa2:	79bb      	ldrb	r3, [r7, #6]
 8001aa4:	f003 0307 	and.w	r3, r3, #7
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8001aae:	b25b      	sxtb	r3, r3
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	b259      	sxtb	r1, r3
 8001ab4:	79fa      	ldrb	r2, [r7, #7]
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	01db      	lsls	r3, r3, #7
 8001aba:	4413      	add	r3, r2
 8001abc:	b2c9      	uxtb	r1, r1
 8001abe:	4a13      	ldr	r2, [pc, #76]	@ (8001b0c <ssd1306_DrawPixel+0xa4>)
 8001ac0:	54d1      	strb	r1, [r2, r3]
 8001ac2:	e01d      	b.n	8001b00 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001ac4:	79fa      	ldrb	r2, [r7, #7]
 8001ac6:	79bb      	ldrb	r3, [r7, #6]
 8001ac8:	08db      	lsrs	r3, r3, #3
 8001aca:	b2d8      	uxtb	r0, r3
 8001acc:	4603      	mov	r3, r0
 8001ace:	01db      	lsls	r3, r3, #7
 8001ad0:	4413      	add	r3, r2
 8001ad2:	4a0e      	ldr	r2, [pc, #56]	@ (8001b0c <ssd1306_DrawPixel+0xa4>)
 8001ad4:	5cd3      	ldrb	r3, [r2, r3]
 8001ad6:	b25a      	sxtb	r2, r3
 8001ad8:	79bb      	ldrb	r3, [r7, #6]
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	2101      	movs	r1, #1
 8001ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae4:	b25b      	sxtb	r3, r3
 8001ae6:	43db      	mvns	r3, r3
 8001ae8:	b25b      	sxtb	r3, r3
 8001aea:	4013      	ands	r3, r2
 8001aec:	b259      	sxtb	r1, r3
 8001aee:	79fa      	ldrb	r2, [r7, #7]
 8001af0:	4603      	mov	r3, r0
 8001af2:	01db      	lsls	r3, r3, #7
 8001af4:	4413      	add	r3, r2
 8001af6:	b2c9      	uxtb	r1, r1
 8001af8:	4a04      	ldr	r2, [pc, #16]	@ (8001b0c <ssd1306_DrawPixel+0xa4>)
 8001afa:	54d1      	strb	r1, [r2, r3]
 8001afc:	e000      	b.n	8001b00 <ssd1306_DrawPixel+0x98>
        return;
 8001afe:	bf00      	nop
    }
}
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	200001d8 	.word	0x200001d8

08001b10 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001b10:	b590      	push	{r4, r7, lr}
 8001b12:	b089      	sub	sp, #36	@ 0x24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4604      	mov	r4, r0
 8001b18:	4638      	mov	r0, r7
 8001b1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001b1e:	4623      	mov	r3, r4
 8001b20:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001b22:	7bfb      	ldrb	r3, [r7, #15]
 8001b24:	2b1f      	cmp	r3, #31
 8001b26:	d902      	bls.n	8001b2e <ssd1306_WriteChar+0x1e>
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	2b7e      	cmp	r3, #126	@ 0x7e
 8001b2c:	d901      	bls.n	8001b32 <ssd1306_WriteChar+0x22>
        return 0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	e079      	b.n	8001c26 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d005      	beq.n	8001b44 <ssd1306_WriteChar+0x34>
 8001b38:	68ba      	ldr	r2, [r7, #8]
 8001b3a:	7bfb      	ldrb	r3, [r7, #15]
 8001b3c:	3b20      	subs	r3, #32
 8001b3e:	4413      	add	r3, r2
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	e000      	b.n	8001b46 <ssd1306_WriteChar+0x36>
 8001b44:	783b      	ldrb	r3, [r7, #0]
 8001b46:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001b48:	4b39      	ldr	r3, [pc, #228]	@ (8001c30 <ssd1306_WriteChar+0x120>)
 8001b4a:	881b      	ldrh	r3, [r3, #0]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	7dfb      	ldrb	r3, [r7, #23]
 8001b50:	4413      	add	r3, r2
 8001b52:	2b80      	cmp	r3, #128	@ 0x80
 8001b54:	dc06      	bgt.n	8001b64 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001b56:	4b36      	ldr	r3, [pc, #216]	@ (8001c30 <ssd1306_WriteChar+0x120>)
 8001b58:	885b      	ldrh	r3, [r3, #2]
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	787b      	ldrb	r3, [r7, #1]
 8001b5e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001b60:	2b40      	cmp	r3, #64	@ 0x40
 8001b62:	dd01      	ble.n	8001b68 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001b64:	2300      	movs	r3, #0
 8001b66:	e05e      	b.n	8001c26 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001b68:	2300      	movs	r3, #0
 8001b6a:	61fb      	str	r3, [r7, #28]
 8001b6c:	e04d      	b.n	8001c0a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001b6e:	687a      	ldr	r2, [r7, #4]
 8001b70:	7bfb      	ldrb	r3, [r7, #15]
 8001b72:	3b20      	subs	r3, #32
 8001b74:	7879      	ldrb	r1, [r7, #1]
 8001b76:	fb01 f303 	mul.w	r3, r1, r3
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	440b      	add	r3, r1
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	4413      	add	r3, r2
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001b88:	2300      	movs	r3, #0
 8001b8a:	61bb      	str	r3, [r7, #24]
 8001b8c:	e036      	b.n	8001bfc <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	fa02 f303 	lsl.w	r3, r2, r3
 8001b96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d013      	beq.n	8001bc6 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001b9e:	4b24      	ldr	r3, [pc, #144]	@ (8001c30 <ssd1306_WriteChar+0x120>)
 8001ba0:	881b      	ldrh	r3, [r3, #0]
 8001ba2:	b2da      	uxtb	r2, r3
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	4413      	add	r3, r2
 8001baa:	b2d8      	uxtb	r0, r3
 8001bac:	4b20      	ldr	r3, [pc, #128]	@ (8001c30 <ssd1306_WriteChar+0x120>)
 8001bae:	885b      	ldrh	r3, [r3, #2]
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	4413      	add	r3, r2
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	f7ff ff52 	bl	8001a68 <ssd1306_DrawPixel>
 8001bc4:	e017      	b.n	8001bf6 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001bc6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c30 <ssd1306_WriteChar+0x120>)
 8001bc8:	881b      	ldrh	r3, [r3, #0]
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	4413      	add	r3, r2
 8001bd2:	b2d8      	uxtb	r0, r3
 8001bd4:	4b16      	ldr	r3, [pc, #88]	@ (8001c30 <ssd1306_WriteChar+0x120>)
 8001bd6:	885b      	ldrh	r3, [r3, #2]
 8001bd8:	b2da      	uxtb	r2, r3
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	4413      	add	r3, r2
 8001be0:	b2d9      	uxtb	r1, r3
 8001be2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	bf0c      	ite	eq
 8001bea:	2301      	moveq	r3, #1
 8001bec:	2300      	movne	r3, #0
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	f7ff ff39 	bl	8001a68 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	61bb      	str	r3, [r7, #24]
 8001bfc:	7dfb      	ldrb	r3, [r7, #23]
 8001bfe:	69ba      	ldr	r2, [r7, #24]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d3c4      	bcc.n	8001b8e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	3301      	adds	r3, #1
 8001c08:	61fb      	str	r3, [r7, #28]
 8001c0a:	787b      	ldrb	r3, [r7, #1]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d3ac      	bcc.n	8001b6e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001c14:	4b06      	ldr	r3, [pc, #24]	@ (8001c30 <ssd1306_WriteChar+0x120>)
 8001c16:	881a      	ldrh	r2, [r3, #0]
 8001c18:	7dfb      	ldrb	r3, [r7, #23]
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	4413      	add	r3, r2
 8001c1e:	b29a      	uxth	r2, r3
 8001c20:	4b03      	ldr	r3, [pc, #12]	@ (8001c30 <ssd1306_WriteChar+0x120>)
 8001c22:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3724      	adds	r7, #36	@ 0x24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd90      	pop	{r4, r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	200005d8 	.word	0x200005d8

08001c34 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af02      	add	r7, sp, #8
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	4638      	mov	r0, r7
 8001c3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001c42:	e013      	b.n	8001c6c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	7818      	ldrb	r0, [r3, #0]
 8001c48:	7e3b      	ldrb	r3, [r7, #24]
 8001c4a:	9300      	str	r3, [sp, #0]
 8001c4c:	463b      	mov	r3, r7
 8001c4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c50:	f7ff ff5e 	bl	8001b10 <ssd1306_WriteChar>
 8001c54:	4603      	mov	r3, r0
 8001c56:	461a      	mov	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d002      	beq.n	8001c66 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	e008      	b.n	8001c78 <ssd1306_WriteString+0x44>
        }
        str++;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d1e7      	bne.n	8001c44 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	781b      	ldrb	r3, [r3, #0]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	460a      	mov	r2, r1
 8001c8a:	71fb      	strb	r3, [r7, #7]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001c90:	79fb      	ldrb	r3, [r7, #7]
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	4b05      	ldr	r3, [pc, #20]	@ (8001cac <ssd1306_SetCursor+0x2c>)
 8001c96:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001c98:	79bb      	ldrb	r3, [r7, #6]
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	4b03      	ldr	r3, [pc, #12]	@ (8001cac <ssd1306_SetCursor+0x2c>)
 8001c9e:	805a      	strh	r2, [r3, #2]
}
 8001ca0:	bf00      	nop
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr
 8001cac:	200005d8 	.word	0x200005d8

08001cb0 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001cb0:	b590      	push	{r4, r7, lr}
 8001cb2:	b089      	sub	sp, #36	@ 0x24
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4604      	mov	r4, r0
 8001cb8:	4608      	mov	r0, r1
 8001cba:	4611      	mov	r1, r2
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	4623      	mov	r3, r4
 8001cc0:	71fb      	strb	r3, [r7, #7]
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	71bb      	strb	r3, [r7, #6]
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	717b      	strb	r3, [r7, #5]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8001cce:	797a      	ldrb	r2, [r7, #5]
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	bfb8      	it	lt
 8001cd8:	425b      	neglt	r3, r3
 8001cda:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8001cdc:	793a      	ldrb	r2, [r7, #4]
 8001cde:	79bb      	ldrb	r3, [r7, #6]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	bfb8      	it	lt
 8001ce6:	425b      	neglt	r3, r3
 8001ce8:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8001cea:	79fa      	ldrb	r2, [r7, #7]
 8001cec:	797b      	ldrb	r3, [r7, #5]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d201      	bcs.n	8001cf6 <ssd1306_Line+0x46>
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e001      	b.n	8001cfa <ssd1306_Line+0x4a>
 8001cf6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cfa:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8001cfc:	79ba      	ldrb	r2, [r7, #6]
 8001cfe:	793b      	ldrb	r3, [r7, #4]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d201      	bcs.n	8001d08 <ssd1306_Line+0x58>
 8001d04:	2301      	movs	r3, #1
 8001d06:	e001      	b.n	8001d0c <ssd1306_Line+0x5c>
 8001d08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d0c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8001d0e:	69ba      	ldr	r2, [r7, #24]
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8001d16:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001d1a:	7939      	ldrb	r1, [r7, #4]
 8001d1c:	797b      	ldrb	r3, [r7, #5]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff fea2 	bl	8001a68 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001d24:	e024      	b.n	8001d70 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8001d26:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001d2a:	79b9      	ldrb	r1, [r7, #6]
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff fe9a 	bl	8001a68 <ssd1306_DrawPixel>
        error2 = error * 2;
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	425b      	negs	r3, r3
 8001d3e:	68ba      	ldr	r2, [r7, #8]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	dd08      	ble.n	8001d56 <ssd1306_Line+0xa6>
            error -= deltaY;
 8001d44:	69fa      	ldr	r2, [r7, #28]
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	4413      	add	r3, r2
 8001d54:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8001d56:	68ba      	ldr	r2, [r7, #8]
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	da08      	bge.n	8001d70 <ssd1306_Line+0xc0>
            error += deltaX;
 8001d5e:	69fa      	ldr	r2, [r7, #28]
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	4413      	add	r3, r2
 8001d64:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	79bb      	ldrb	r3, [r7, #6]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8001d70:	79fa      	ldrb	r2, [r7, #7]
 8001d72:	797b      	ldrb	r3, [r7, #5]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d1d6      	bne.n	8001d26 <ssd1306_Line+0x76>
 8001d78:	79ba      	ldrb	r2, [r7, #6]
 8001d7a:	793b      	ldrb	r3, [r7, #4]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d1d2      	bne.n	8001d26 <ssd1306_Line+0x76>
        }
    }
    return;
 8001d80:	bf00      	nop
}
 8001d82:	3724      	adds	r7, #36	@ 0x24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd90      	pop	{r4, r7, pc}

08001d88 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001d88:	b590      	push	{r4, r7, lr}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af02      	add	r7, sp, #8
 8001d8e:	4604      	mov	r4, r0
 8001d90:	4608      	mov	r0, r1
 8001d92:	4611      	mov	r1, r2
 8001d94:	461a      	mov	r2, r3
 8001d96:	4623      	mov	r3, r4
 8001d98:	71fb      	strb	r3, [r7, #7]
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	71bb      	strb	r3, [r7, #6]
 8001d9e:	460b      	mov	r3, r1
 8001da0:	717b      	strb	r3, [r7, #5]
 8001da2:	4613      	mov	r3, r2
 8001da4:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8001da6:	79bc      	ldrb	r4, [r7, #6]
 8001da8:	797a      	ldrb	r2, [r7, #5]
 8001daa:	79b9      	ldrb	r1, [r7, #6]
 8001dac:	79f8      	ldrb	r0, [r7, #7]
 8001dae:	7e3b      	ldrb	r3, [r7, #24]
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	4623      	mov	r3, r4
 8001db4:	f7ff ff7c 	bl	8001cb0 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8001db8:	793c      	ldrb	r4, [r7, #4]
 8001dba:	797a      	ldrb	r2, [r7, #5]
 8001dbc:	79b9      	ldrb	r1, [r7, #6]
 8001dbe:	7978      	ldrb	r0, [r7, #5]
 8001dc0:	7e3b      	ldrb	r3, [r7, #24]
 8001dc2:	9300      	str	r3, [sp, #0]
 8001dc4:	4623      	mov	r3, r4
 8001dc6:	f7ff ff73 	bl	8001cb0 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8001dca:	793c      	ldrb	r4, [r7, #4]
 8001dcc:	79fa      	ldrb	r2, [r7, #7]
 8001dce:	7939      	ldrb	r1, [r7, #4]
 8001dd0:	7978      	ldrb	r0, [r7, #5]
 8001dd2:	7e3b      	ldrb	r3, [r7, #24]
 8001dd4:	9300      	str	r3, [sp, #0]
 8001dd6:	4623      	mov	r3, r4
 8001dd8:	f7ff ff6a 	bl	8001cb0 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8001ddc:	79bc      	ldrb	r4, [r7, #6]
 8001dde:	79fa      	ldrb	r2, [r7, #7]
 8001de0:	7939      	ldrb	r1, [r7, #4]
 8001de2:	79f8      	ldrb	r0, [r7, #7]
 8001de4:	7e3b      	ldrb	r3, [r7, #24]
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	4623      	mov	r3, r4
 8001dea:	f7ff ff61 	bl	8001cb0 <ssd1306_Line>

    return;
 8001dee:	bf00      	nop
}
 8001df0:	370c      	adds	r7, #12
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd90      	pop	{r4, r7, pc}

08001df6 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001df6:	b590      	push	{r4, r7, lr}
 8001df8:	b085      	sub	sp, #20
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	4604      	mov	r4, r0
 8001dfe:	4608      	mov	r0, r1
 8001e00:	4611      	mov	r1, r2
 8001e02:	461a      	mov	r2, r3
 8001e04:	4623      	mov	r3, r4
 8001e06:	71fb      	strb	r3, [r7, #7]
 8001e08:	4603      	mov	r3, r0
 8001e0a:	71bb      	strb	r3, [r7, #6]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	717b      	strb	r3, [r7, #5]
 8001e10:	4613      	mov	r3, r2
 8001e12:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001e14:	79fa      	ldrb	r2, [r7, #7]
 8001e16:	797b      	ldrb	r3, [r7, #5]
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	bf28      	it	cs
 8001e1c:	4613      	movcs	r3, r2
 8001e1e:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001e20:	797a      	ldrb	r2, [r7, #5]
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	4293      	cmp	r3, r2
 8001e26:	bf38      	it	cc
 8001e28:	4613      	movcc	r3, r2
 8001e2a:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8001e2c:	79ba      	ldrb	r2, [r7, #6]
 8001e2e:	793b      	ldrb	r3, [r7, #4]
 8001e30:	4293      	cmp	r3, r2
 8001e32:	bf28      	it	cs
 8001e34:	4613      	movcs	r3, r2
 8001e36:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8001e38:	793a      	ldrb	r2, [r7, #4]
 8001e3a:	79bb      	ldrb	r3, [r7, #6]
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	bf38      	it	cc
 8001e40:	4613      	movcc	r3, r2
 8001e42:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001e44:	7afb      	ldrb	r3, [r7, #11]
 8001e46:	73fb      	strb	r3, [r7, #15]
 8001e48:	e017      	b.n	8001e7a <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001e4a:	7b7b      	ldrb	r3, [r7, #13]
 8001e4c:	73bb      	strb	r3, [r7, #14]
 8001e4e:	e009      	b.n	8001e64 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8001e50:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001e54:	7bf9      	ldrb	r1, [r7, #15]
 8001e56:	7bbb      	ldrb	r3, [r7, #14]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff fe05 	bl	8001a68 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001e5e:	7bbb      	ldrb	r3, [r7, #14]
 8001e60:	3301      	adds	r3, #1
 8001e62:	73bb      	strb	r3, [r7, #14]
 8001e64:	7bba      	ldrb	r2, [r7, #14]
 8001e66:	7b3b      	ldrb	r3, [r7, #12]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d803      	bhi.n	8001e74 <ssd1306_FillRectangle+0x7e>
 8001e6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	daed      	bge.n	8001e50 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001e74:	7bfb      	ldrb	r3, [r7, #15]
 8001e76:	3301      	adds	r3, #1
 8001e78:	73fb      	strb	r3, [r7, #15]
 8001e7a:	7bfa      	ldrb	r2, [r7, #15]
 8001e7c:	7abb      	ldrb	r3, [r7, #10]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d803      	bhi.n	8001e8a <ssd1306_FillRectangle+0x94>
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
 8001e84:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e86:	d9e0      	bls.n	8001e4a <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8001e88:	bf00      	nop
 8001e8a:	bf00      	nop
}
 8001e8c:	3714      	adds	r7, #20
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd90      	pop	{r4, r7, pc}

08001e92 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b084      	sub	sp, #16
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	4603      	mov	r3, r0
 8001e9a:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001e9c:	2381      	movs	r3, #129	@ 0x81
 8001e9e:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001ea0:	7bfb      	ldrb	r3, [r7, #15]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff fce8 	bl	8001878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001ea8:	79fb      	ldrb	r3, [r7, #7]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7ff fce4 	bl	8001878 <ssd1306_WriteCommand>
}
 8001eb0:	bf00      	nop
 8001eb2:	3710      	adds	r7, #16
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d005      	beq.n	8001ed4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001ec8:	23af      	movs	r3, #175	@ 0xaf
 8001eca:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001ecc:	4b08      	ldr	r3, [pc, #32]	@ (8001ef0 <ssd1306_SetDisplayOn+0x38>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	715a      	strb	r2, [r3, #5]
 8001ed2:	e004      	b.n	8001ede <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001ed4:	23ae      	movs	r3, #174	@ 0xae
 8001ed6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001ed8:	4b05      	ldr	r3, [pc, #20]	@ (8001ef0 <ssd1306_SetDisplayOn+0x38>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001ede:	7bfb      	ldrb	r3, [r7, #15]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff fcc9 	bl	8001878 <ssd1306_WriteCommand>
}
 8001ee6:	bf00      	nop
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	200005d8 	.word	0x200005d8

08001ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001efa:	4b11      	ldr	r3, [pc, #68]	@ (8001f40 <HAL_MspInit+0x4c>)
 8001efc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001efe:	4a10      	ldr	r2, [pc, #64]	@ (8001f40 <HAL_MspInit+0x4c>)
 8001f00:	f043 0301 	orr.w	r3, r3, #1
 8001f04:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f06:	4b0e      	ldr	r3, [pc, #56]	@ (8001f40 <HAL_MspInit+0x4c>)
 8001f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f12:	4b0b      	ldr	r3, [pc, #44]	@ (8001f40 <HAL_MspInit+0x4c>)
 8001f14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f16:	4a0a      	ldr	r2, [pc, #40]	@ (8001f40 <HAL_MspInit+0x4c>)
 8001f18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f1e:	4b08      	ldr	r3, [pc, #32]	@ (8001f40 <HAL_MspInit+0x4c>)
 8001f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f26:	603b      	str	r3, [r7, #0]
 8001f28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	210f      	movs	r1, #15
 8001f2e:	f06f 0001 	mvn.w	r0, #1
 8001f32:	f000 fae9 	bl	8002508 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f36:	bf00      	nop
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	40021000 	.word	0x40021000

08001f44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b08c      	sub	sp, #48	@ 0x30
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001f52:	4b2e      	ldr	r3, [pc, #184]	@ (800200c <HAL_InitTick+0xc8>)
 8001f54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f56:	4a2d      	ldr	r2, [pc, #180]	@ (800200c <HAL_InitTick+0xc8>)
 8001f58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f5e:	4b2b      	ldr	r3, [pc, #172]	@ (800200c <HAL_InitTick+0xc8>)
 8001f60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f66:	60bb      	str	r3, [r7, #8]
 8001f68:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f6a:	f107 020c 	add.w	r2, r7, #12
 8001f6e:	f107 0310 	add.w	r3, r7, #16
 8001f72:	4611      	mov	r1, r2
 8001f74:	4618      	mov	r0, r3
 8001f76:	f001 facf 	bl	8003518 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001f7a:	f001 fab7 	bl	80034ec <HAL_RCC_GetPCLK2Freq>
 8001f7e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f82:	4a23      	ldr	r2, [pc, #140]	@ (8002010 <HAL_InitTick+0xcc>)
 8001f84:	fba2 2303 	umull	r2, r3, r2, r3
 8001f88:	0c9b      	lsrs	r3, r3, #18
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001f8e:	4b21      	ldr	r3, [pc, #132]	@ (8002014 <HAL_InitTick+0xd0>)
 8001f90:	4a21      	ldr	r2, [pc, #132]	@ (8002018 <HAL_InitTick+0xd4>)
 8001f92:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001f94:	4b1f      	ldr	r3, [pc, #124]	@ (8002014 <HAL_InitTick+0xd0>)
 8001f96:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f9a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001f9c:	4a1d      	ldr	r2, [pc, #116]	@ (8002014 <HAL_InitTick+0xd0>)
 8001f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa0:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001fa2:	4b1c      	ldr	r3, [pc, #112]	@ (8002014 <HAL_InitTick+0xd0>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fa8:	4b1a      	ldr	r3, [pc, #104]	@ (8002014 <HAL_InitTick+0xd0>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fae:	4b19      	ldr	r3, [pc, #100]	@ (8002014 <HAL_InitTick+0xd0>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001fb4:	4817      	ldr	r0, [pc, #92]	@ (8002014 <HAL_InitTick+0xd0>)
 8001fb6:	f002 fb7b 	bl	80046b0 <HAL_TIM_Base_Init>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001fc0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d11b      	bne.n	8002000 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001fc8:	4812      	ldr	r0, [pc, #72]	@ (8002014 <HAL_InitTick+0xd0>)
 8001fca:	f002 fbd3 	bl	8004774 <HAL_TIM_Base_Start_IT>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001fd4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d111      	bne.n	8002000 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001fdc:	2019      	movs	r0, #25
 8001fde:	f000 faaf 	bl	8002540 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2b0f      	cmp	r3, #15
 8001fe6:	d808      	bhi.n	8001ffa <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	6879      	ldr	r1, [r7, #4]
 8001fec:	2019      	movs	r0, #25
 8001fee:	f000 fa8b 	bl	8002508 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800201c <HAL_InitTick+0xd8>)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6013      	str	r3, [r2, #0]
 8001ff8:	e002      	b.n	8002000 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002000:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002004:	4618      	mov	r0, r3
 8002006:	3730      	adds	r7, #48	@ 0x30
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40021000 	.word	0x40021000
 8002010:	431bde83 	.word	0x431bde83
 8002014:	200005e0 	.word	0x200005e0
 8002018:	40012c00 	.word	0x40012c00
 800201c:	20000004 	.word	0x20000004

08002020 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002024:	bf00      	nop
 8002026:	e7fd      	b.n	8002024 <NMI_Handler+0x4>

08002028 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800202c:	bf00      	nop
 800202e:	e7fd      	b.n	800202c <HardFault_Handler+0x4>

08002030 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <MemManage_Handler+0x4>

08002038 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800203c:	bf00      	nop
 800203e:	e7fd      	b.n	800203c <BusFault_Handler+0x4>

08002040 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002044:	bf00      	nop
 8002046:	e7fd      	b.n	8002044 <UsageFault_Handler+0x4>

08002048 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800204c:	bf00      	nop
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
	...

08002058 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800205c:	4802      	ldr	r0, [pc, #8]	@ (8002068 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800205e:	f002 fbf9 	bl	8004854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	200005e0 	.word	0x200005e0

0800206c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002070:	4b06      	ldr	r3, [pc, #24]	@ (800208c <SystemInit+0x20>)
 8002072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002076:	4a05      	ldr	r2, [pc, #20]	@ (800208c <SystemInit+0x20>)
 8002078:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800207c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002080:	bf00      	nop
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	e000ed00 	.word	0xe000ed00

08002090 <Send_Instruction>:
#include "traffic_functions.h"
#include "traffic.h"
#include <spi.h>
#include <stdlib.h>

void Send_Instruction(uint32_t instruction) {
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
    /* Make sure Reset and Enable are set to HIGH and LOW respectively */
    uint8_t *data = malloc(sizeof(uint8_t)*(3));
 8002098:	2003      	movs	r0, #3
 800209a:	f006 fe05 	bl	8008ca8 <malloc>
 800209e:	4603      	mov	r3, r0
 80020a0:	60fb      	str	r3, [r7, #12]
    
    data[0] = instruction;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	b2da      	uxtb	r2, r3
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	701a      	strb	r2, [r3, #0]
    data[1] = instruction >> 8;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	0a1a      	lsrs	r2, r3, #8
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	3301      	adds	r3, #1
 80020b2:	b2d2      	uxtb	r2, r2
 80020b4:	701a      	strb	r2, [r3, #0]
    data[2] = instruction >> 16;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	0c1a      	lsrs	r2, r3, #16
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	3302      	adds	r3, #2
 80020be:	b2d2      	uxtb	r2, r2
 80020c0:	701a      	strb	r2, [r3, #0]

    HAL_SPI_Transmit(&hspi3, data, 3, HAL_MAX_DELAY);
 80020c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020c6:	2203      	movs	r2, #3
 80020c8:	68f9      	ldr	r1, [r7, #12]
 80020ca:	480b      	ldr	r0, [pc, #44]	@ (80020f8 <Send_Instruction+0x68>)
 80020cc:	f002 f815 	bl	80040fa <HAL_SPI_Transmit>
    
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_SET);
 80020d0:	2201      	movs	r2, #1
 80020d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80020d6:	4809      	ldr	r0, [pc, #36]	@ (80020fc <Send_Instruction+0x6c>)
 80020d8:	f000 fc02 	bl	80028e0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_RESET);
 80020dc:	2200      	movs	r2, #0
 80020de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80020e2:	4806      	ldr	r0, [pc, #24]	@ (80020fc <Send_Instruction+0x6c>)
 80020e4:	f000 fbfc 	bl	80028e0 <HAL_GPIO_WritePin>
    free(data);
 80020e8:	68f8      	ldr	r0, [r7, #12]
 80020ea:	f006 fde5 	bl	8008cb8 <free>
}
 80020ee:	bf00      	nop
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	20000174 	.word	0x20000174
 80020fc:	48000400 	.word	0x48000400

08002100 <update_instruction>:

uint32_t update_instruction(uint32_t current_instruction, uint32_t instruction, ledType led) {
 8002100:	b580      	push	{r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	4613      	mov	r3, r2
 800210c:	71fb      	strb	r3, [r7, #7]
    uint32_t zeroing;
    switch (led) {
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	2b02      	cmp	r3, #2
 8002112:	d00c      	beq.n	800212e <update_instruction+0x2e>
 8002114:	2b02      	cmp	r3, #2
 8002116:	dc0d      	bgt.n	8002134 <update_instruction+0x34>
 8002118:	2b00      	cmp	r3, #0
 800211a:	d002      	beq.n	8002122 <update_instruction+0x22>
 800211c:	2b01      	cmp	r3, #1
 800211e:	d003      	beq.n	8002128 <update_instruction+0x28>
        break;
    case PLB:
        zeroing = ~(PL1_Blue | PL2_Blue);
        break;
    default:
        break;
 8002120:	e008      	b.n	8002134 <update_instruction+0x34>
        zeroing = ~(TL_EW_Red | TL_EW_Yellow | TL_EW_Green | TL_NS_Red | TL_NS_Yellow | TL_NS_Green);
 8002122:	4b0d      	ldr	r3, [pc, #52]	@ (8002158 <update_instruction+0x58>)
 8002124:	617b      	str	r3, [r7, #20]
        break;
 8002126:	e006      	b.n	8002136 <update_instruction+0x36>
        zeroing = ~(PL1_Green | PL1_Red | PL2_Green | PL2_Red);
 8002128:	4b0c      	ldr	r3, [pc, #48]	@ (800215c <update_instruction+0x5c>)
 800212a:	617b      	str	r3, [r7, #20]
        break;
 800212c:	e003      	b.n	8002136 <update_instruction+0x36>
        zeroing = ~(PL1_Blue | PL2_Blue);
 800212e:	4b0c      	ldr	r3, [pc, #48]	@ (8002160 <update_instruction+0x60>)
 8002130:	617b      	str	r3, [r7, #20]
        break;
 8002132:	e000      	b.n	8002136 <update_instruction+0x36>
        break;
 8002134:	bf00      	nop
    }
    current_instruction &= zeroing; // save the other light states
 8002136:	68fa      	ldr	r2, [r7, #12]
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	4013      	ands	r3, r2
 800213c:	60fb      	str	r3, [r7, #12]
    current_instruction |= instruction;
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	4313      	orrs	r3, r2
 8002144:	60fb      	str	r3, [r7, #12]
    Send_Instruction(current_instruction);
 8002146:	68f8      	ldr	r0, [r7, #12]
 8002148:	f7ff ffa2 	bl	8002090 <Send_Instruction>
    return current_instruction;
 800214c:	68fb      	ldr	r3, [r7, #12]
}
 800214e:	4618      	mov	r0, r3
 8002150:	3718      	adds	r7, #24
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	ff1f1f03 	.word	0xff1f1f03
 800215c:	ffe7e7ff 	.word	0xffe7e7ff
 8002160:	fffbfbff 	.word	0xfffbfbff

08002164 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002168:	4b14      	ldr	r3, [pc, #80]	@ (80021bc <MX_USART2_UART_Init+0x58>)
 800216a:	4a15      	ldr	r2, [pc, #84]	@ (80021c0 <MX_USART2_UART_Init+0x5c>)
 800216c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800216e:	4b13      	ldr	r3, [pc, #76]	@ (80021bc <MX_USART2_UART_Init+0x58>)
 8002170:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002174:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002176:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <MX_USART2_UART_Init+0x58>)
 8002178:	2200      	movs	r2, #0
 800217a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800217c:	4b0f      	ldr	r3, [pc, #60]	@ (80021bc <MX_USART2_UART_Init+0x58>)
 800217e:	2200      	movs	r2, #0
 8002180:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002182:	4b0e      	ldr	r3, [pc, #56]	@ (80021bc <MX_USART2_UART_Init+0x58>)
 8002184:	2200      	movs	r2, #0
 8002186:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002188:	4b0c      	ldr	r3, [pc, #48]	@ (80021bc <MX_USART2_UART_Init+0x58>)
 800218a:	220c      	movs	r2, #12
 800218c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800218e:	4b0b      	ldr	r3, [pc, #44]	@ (80021bc <MX_USART2_UART_Init+0x58>)
 8002190:	2200      	movs	r2, #0
 8002192:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002194:	4b09      	ldr	r3, [pc, #36]	@ (80021bc <MX_USART2_UART_Init+0x58>)
 8002196:	2200      	movs	r2, #0
 8002198:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800219a:	4b08      	ldr	r3, [pc, #32]	@ (80021bc <MX_USART2_UART_Init+0x58>)
 800219c:	2200      	movs	r2, #0
 800219e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021a0:	4b06      	ldr	r3, [pc, #24]	@ (80021bc <MX_USART2_UART_Init+0x58>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021a6:	4805      	ldr	r0, [pc, #20]	@ (80021bc <MX_USART2_UART_Init+0x58>)
 80021a8:	f002 fd48 	bl	8004c3c <HAL_UART_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80021b2:	f7ff f8d3 	bl	800135c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	2000062c 	.word	0x2000062c
 80021c0:	40004400 	.word	0x40004400

080021c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b0ac      	sub	sp, #176	@ 0xb0
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021cc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	60da      	str	r2, [r3, #12]
 80021da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	2288      	movs	r2, #136	@ 0x88
 80021e2:	2100      	movs	r1, #0
 80021e4:	4618      	mov	r0, r3
 80021e6:	f006 fe1d 	bl	8008e24 <memset>
  if(uartHandle->Instance==USART2)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a21      	ldr	r2, [pc, #132]	@ (8002274 <HAL_UART_MspInit+0xb0>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d13b      	bne.n	800226c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80021f4:	2302      	movs	r3, #2
 80021f6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80021f8:	2300      	movs	r3, #0
 80021fa:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	4618      	mov	r0, r3
 8002202:	f001 fa1b 	bl	800363c <HAL_RCCEx_PeriphCLKConfig>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800220c:	f7ff f8a6 	bl	800135c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002210:	4b19      	ldr	r3, [pc, #100]	@ (8002278 <HAL_UART_MspInit+0xb4>)
 8002212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002214:	4a18      	ldr	r2, [pc, #96]	@ (8002278 <HAL_UART_MspInit+0xb4>)
 8002216:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800221a:	6593      	str	r3, [r2, #88]	@ 0x58
 800221c:	4b16      	ldr	r3, [pc, #88]	@ (8002278 <HAL_UART_MspInit+0xb4>)
 800221e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002220:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002224:	613b      	str	r3, [r7, #16]
 8002226:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002228:	4b13      	ldr	r3, [pc, #76]	@ (8002278 <HAL_UART_MspInit+0xb4>)
 800222a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800222c:	4a12      	ldr	r2, [pc, #72]	@ (8002278 <HAL_UART_MspInit+0xb4>)
 800222e:	f043 0301 	orr.w	r3, r3, #1
 8002232:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002234:	4b10      	ldr	r3, [pc, #64]	@ (8002278 <HAL_UART_MspInit+0xb4>)
 8002236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002240:	230c      	movs	r3, #12
 8002242:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002246:	2302      	movs	r3, #2
 8002248:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224c:	2300      	movs	r3, #0
 800224e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002252:	2303      	movs	r3, #3
 8002254:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002258:	2307      	movs	r3, #7
 800225a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002262:	4619      	mov	r1, r3
 8002264:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002268:	f000 f978 	bl	800255c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800226c:	bf00      	nop
 800226e:	37b0      	adds	r7, #176	@ 0xb0
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40004400 	.word	0x40004400
 8002278:	40021000 	.word	0x40021000

0800227c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800227c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002280:	f7ff fef4 	bl	800206c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002284:	480c      	ldr	r0, [pc, #48]	@ (80022b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002286:	490d      	ldr	r1, [pc, #52]	@ (80022bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002288:	4a0d      	ldr	r2, [pc, #52]	@ (80022c0 <LoopForever+0xe>)
  movs r3, #0
 800228a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800228c:	e002      	b.n	8002294 <LoopCopyDataInit>

0800228e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800228e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002290:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002292:	3304      	adds	r3, #4

08002294 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002294:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002296:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002298:	d3f9      	bcc.n	800228e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800229a:	4a0a      	ldr	r2, [pc, #40]	@ (80022c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800229c:	4c0a      	ldr	r4, [pc, #40]	@ (80022c8 <LoopForever+0x16>)
  movs r3, #0
 800229e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022a0:	e001      	b.n	80022a6 <LoopFillZerobss>

080022a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022a4:	3204      	adds	r2, #4

080022a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022a8:	d3fb      	bcc.n	80022a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022aa:	f006 fdd3 	bl	8008e54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022ae:	f7fe ffd9 	bl	8001264 <main>

080022b2 <LoopForever>:

LoopForever:
    b LoopForever
 80022b2:	e7fe      	b.n	80022b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80022b4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80022b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022bc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80022c0:	08009800 	.word	0x08009800
  ldr r2, =_sbss
 80022c4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80022c8:	20002d5c 	.word	0x20002d5c

080022cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022cc:	e7fe      	b.n	80022cc <ADC1_2_IRQHandler>
	...

080022d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022d6:	2300      	movs	r3, #0
 80022d8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022da:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <HAL_Init+0x3c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a0b      	ldr	r2, [pc, #44]	@ (800230c <HAL_Init+0x3c>)
 80022e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022e4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022e6:	2003      	movs	r0, #3
 80022e8:	f000 f903 	bl	80024f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022ec:	200f      	movs	r0, #15
 80022ee:	f7ff fe29 	bl	8001f44 <HAL_InitTick>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d002      	beq.n	80022fe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	71fb      	strb	r3, [r7, #7]
 80022fc:	e001      	b.n	8002302 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022fe:	f7ff fdf9 	bl	8001ef4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002302:	79fb      	ldrb	r3, [r7, #7]
}
 8002304:	4618      	mov	r0, r3
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40022000 	.word	0x40022000

08002310 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002314:	4b06      	ldr	r3, [pc, #24]	@ (8002330 <HAL_IncTick+0x20>)
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	461a      	mov	r2, r3
 800231a:	4b06      	ldr	r3, [pc, #24]	@ (8002334 <HAL_IncTick+0x24>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4413      	add	r3, r2
 8002320:	4a04      	ldr	r2, [pc, #16]	@ (8002334 <HAL_IncTick+0x24>)
 8002322:	6013      	str	r3, [r2, #0]
}
 8002324:	bf00      	nop
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	20000008 	.word	0x20000008
 8002334:	200006b4 	.word	0x200006b4

08002338 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  return uwTick;
 800233c:	4b03      	ldr	r3, [pc, #12]	@ (800234c <HAL_GetTick+0x14>)
 800233e:	681b      	ldr	r3, [r3, #0]
}
 8002340:	4618      	mov	r0, r3
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	200006b4 	.word	0x200006b4

08002350 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002358:	f7ff ffee 	bl	8002338 <HAL_GetTick>
 800235c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002368:	d005      	beq.n	8002376 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800236a:	4b0a      	ldr	r3, [pc, #40]	@ (8002394 <HAL_Delay+0x44>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	461a      	mov	r2, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4413      	add	r3, r2
 8002374:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002376:	bf00      	nop
 8002378:	f7ff ffde 	bl	8002338 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	429a      	cmp	r2, r3
 8002386:	d8f7      	bhi.n	8002378 <HAL_Delay+0x28>
  {
  }
}
 8002388:	bf00      	nop
 800238a:	bf00      	nop
 800238c:	3710      	adds	r7, #16
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20000008 	.word	0x20000008

08002398 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f003 0307 	and.w	r3, r3, #7
 80023a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023a8:	4b0c      	ldr	r3, [pc, #48]	@ (80023dc <__NVIC_SetPriorityGrouping+0x44>)
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ae:	68ba      	ldr	r2, [r7, #8]
 80023b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023b4:	4013      	ands	r3, r2
 80023b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023ca:	4a04      	ldr	r2, [pc, #16]	@ (80023dc <__NVIC_SetPriorityGrouping+0x44>)
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	60d3      	str	r3, [r2, #12]
}
 80023d0:	bf00      	nop
 80023d2:	3714      	adds	r7, #20
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr
 80023dc:	e000ed00 	.word	0xe000ed00

080023e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023e4:	4b04      	ldr	r3, [pc, #16]	@ (80023f8 <__NVIC_GetPriorityGrouping+0x18>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	0a1b      	lsrs	r3, r3, #8
 80023ea:	f003 0307 	and.w	r3, r3, #7
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr
 80023f8:	e000ed00 	.word	0xe000ed00

080023fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240a:	2b00      	cmp	r3, #0
 800240c:	db0b      	blt.n	8002426 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	f003 021f 	and.w	r2, r3, #31
 8002414:	4907      	ldr	r1, [pc, #28]	@ (8002434 <__NVIC_EnableIRQ+0x38>)
 8002416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241a:	095b      	lsrs	r3, r3, #5
 800241c:	2001      	movs	r0, #1
 800241e:	fa00 f202 	lsl.w	r2, r0, r2
 8002422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	e000e100 	.word	0xe000e100

08002438 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	6039      	str	r1, [r7, #0]
 8002442:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002444:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002448:	2b00      	cmp	r3, #0
 800244a:	db0a      	blt.n	8002462 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	b2da      	uxtb	r2, r3
 8002450:	490c      	ldr	r1, [pc, #48]	@ (8002484 <__NVIC_SetPriority+0x4c>)
 8002452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002456:	0112      	lsls	r2, r2, #4
 8002458:	b2d2      	uxtb	r2, r2
 800245a:	440b      	add	r3, r1
 800245c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002460:	e00a      	b.n	8002478 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	b2da      	uxtb	r2, r3
 8002466:	4908      	ldr	r1, [pc, #32]	@ (8002488 <__NVIC_SetPriority+0x50>)
 8002468:	79fb      	ldrb	r3, [r7, #7]
 800246a:	f003 030f 	and.w	r3, r3, #15
 800246e:	3b04      	subs	r3, #4
 8002470:	0112      	lsls	r2, r2, #4
 8002472:	b2d2      	uxtb	r2, r2
 8002474:	440b      	add	r3, r1
 8002476:	761a      	strb	r2, [r3, #24]
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr
 8002484:	e000e100 	.word	0xe000e100
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800248c:	b480      	push	{r7}
 800248e:	b089      	sub	sp, #36	@ 0x24
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f003 0307 	and.w	r3, r3, #7
 800249e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	f1c3 0307 	rsb	r3, r3, #7
 80024a6:	2b04      	cmp	r3, #4
 80024a8:	bf28      	it	cs
 80024aa:	2304      	movcs	r3, #4
 80024ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	3304      	adds	r3, #4
 80024b2:	2b06      	cmp	r3, #6
 80024b4:	d902      	bls.n	80024bc <NVIC_EncodePriority+0x30>
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	3b03      	subs	r3, #3
 80024ba:	e000      	b.n	80024be <NVIC_EncodePriority+0x32>
 80024bc:	2300      	movs	r3, #0
 80024be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	43da      	mvns	r2, r3
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	401a      	ands	r2, r3
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024d4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	fa01 f303 	lsl.w	r3, r1, r3
 80024de:	43d9      	mvns	r1, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e4:	4313      	orrs	r3, r2
         );
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3724      	adds	r7, #36	@ 0x24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr

080024f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b082      	sub	sp, #8
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7ff ff4c 	bl	8002398 <__NVIC_SetPriorityGrouping>
}
 8002500:	bf00      	nop
 8002502:	3708      	adds	r7, #8
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b086      	sub	sp, #24
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
 8002514:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002516:	2300      	movs	r3, #0
 8002518:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800251a:	f7ff ff61 	bl	80023e0 <__NVIC_GetPriorityGrouping>
 800251e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	68b9      	ldr	r1, [r7, #8]
 8002524:	6978      	ldr	r0, [r7, #20]
 8002526:	f7ff ffb1 	bl	800248c <NVIC_EncodePriority>
 800252a:	4602      	mov	r2, r0
 800252c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002530:	4611      	mov	r1, r2
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff ff80 	bl	8002438 <__NVIC_SetPriority>
}
 8002538:	bf00      	nop
 800253a:	3718      	adds	r7, #24
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800254a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff ff54 	bl	80023fc <__NVIC_EnableIRQ>
}
 8002554:	bf00      	nop
 8002556:	3708      	adds	r7, #8
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800255c:	b480      	push	{r7}
 800255e:	b087      	sub	sp, #28
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800256a:	e17f      	b.n	800286c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	2101      	movs	r1, #1
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	fa01 f303 	lsl.w	r3, r1, r3
 8002578:	4013      	ands	r3, r2
 800257a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2b00      	cmp	r3, #0
 8002580:	f000 8171 	beq.w	8002866 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f003 0303 	and.w	r3, r3, #3
 800258c:	2b01      	cmp	r3, #1
 800258e:	d005      	beq.n	800259c <HAL_GPIO_Init+0x40>
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f003 0303 	and.w	r3, r3, #3
 8002598:	2b02      	cmp	r3, #2
 800259a:	d130      	bne.n	80025fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	2203      	movs	r2, #3
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	43db      	mvns	r3, r3
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	4013      	ands	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	68da      	ldr	r2, [r3, #12]
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	fa02 f303 	lsl.w	r3, r2, r3
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80025d2:	2201      	movs	r2, #1
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	fa02 f303 	lsl.w	r3, r2, r3
 80025da:	43db      	mvns	r3, r3
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	4013      	ands	r3, r2
 80025e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	091b      	lsrs	r3, r3, #4
 80025e8:	f003 0201 	and.w	r2, r3, #1
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	fa02 f303 	lsl.w	r3, r2, r3
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f003 0303 	and.w	r3, r3, #3
 8002606:	2b03      	cmp	r3, #3
 8002608:	d118      	bne.n	800263c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800260e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002610:	2201      	movs	r2, #1
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	43db      	mvns	r3, r3
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4013      	ands	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	08db      	lsrs	r3, r3, #3
 8002626:	f003 0201 	and.w	r2, r3, #1
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	4313      	orrs	r3, r2
 8002634:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f003 0303 	and.w	r3, r3, #3
 8002644:	2b03      	cmp	r3, #3
 8002646:	d017      	beq.n	8002678 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	2203      	movs	r2, #3
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	4013      	ands	r3, r2
 800265e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	689a      	ldr	r2, [r3, #8]
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	4313      	orrs	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f003 0303 	and.w	r3, r3, #3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d123      	bne.n	80026cc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	08da      	lsrs	r2, r3, #3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	3208      	adds	r2, #8
 800268c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002690:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	220f      	movs	r2, #15
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	43db      	mvns	r3, r3
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	4013      	ands	r3, r2
 80026a6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	691a      	ldr	r2, [r3, #16]
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	f003 0307 	and.w	r3, r3, #7
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	693a      	ldr	r2, [r7, #16]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	08da      	lsrs	r2, r3, #3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	3208      	adds	r2, #8
 80026c6:	6939      	ldr	r1, [r7, #16]
 80026c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	2203      	movs	r2, #3
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	43db      	mvns	r3, r3
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	4013      	ands	r3, r2
 80026e2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f003 0203 	and.w	r2, r3, #3
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	693a      	ldr	r2, [r7, #16]
 80026fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 80ac 	beq.w	8002866 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800270e:	4b5f      	ldr	r3, [pc, #380]	@ (800288c <HAL_GPIO_Init+0x330>)
 8002710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002712:	4a5e      	ldr	r2, [pc, #376]	@ (800288c <HAL_GPIO_Init+0x330>)
 8002714:	f043 0301 	orr.w	r3, r3, #1
 8002718:	6613      	str	r3, [r2, #96]	@ 0x60
 800271a:	4b5c      	ldr	r3, [pc, #368]	@ (800288c <HAL_GPIO_Init+0x330>)
 800271c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	60bb      	str	r3, [r7, #8]
 8002724:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002726:	4a5a      	ldr	r2, [pc, #360]	@ (8002890 <HAL_GPIO_Init+0x334>)
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	089b      	lsrs	r3, r3, #2
 800272c:	3302      	adds	r3, #2
 800272e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002732:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	f003 0303 	and.w	r3, r3, #3
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	220f      	movs	r2, #15
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	43db      	mvns	r3, r3
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	4013      	ands	r3, r2
 8002748:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002750:	d025      	beq.n	800279e <HAL_GPIO_Init+0x242>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a4f      	ldr	r2, [pc, #316]	@ (8002894 <HAL_GPIO_Init+0x338>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d01f      	beq.n	800279a <HAL_GPIO_Init+0x23e>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a4e      	ldr	r2, [pc, #312]	@ (8002898 <HAL_GPIO_Init+0x33c>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d019      	beq.n	8002796 <HAL_GPIO_Init+0x23a>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a4d      	ldr	r2, [pc, #308]	@ (800289c <HAL_GPIO_Init+0x340>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d013      	beq.n	8002792 <HAL_GPIO_Init+0x236>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a4c      	ldr	r2, [pc, #304]	@ (80028a0 <HAL_GPIO_Init+0x344>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d00d      	beq.n	800278e <HAL_GPIO_Init+0x232>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a4b      	ldr	r2, [pc, #300]	@ (80028a4 <HAL_GPIO_Init+0x348>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d007      	beq.n	800278a <HAL_GPIO_Init+0x22e>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a4a      	ldr	r2, [pc, #296]	@ (80028a8 <HAL_GPIO_Init+0x34c>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d101      	bne.n	8002786 <HAL_GPIO_Init+0x22a>
 8002782:	2306      	movs	r3, #6
 8002784:	e00c      	b.n	80027a0 <HAL_GPIO_Init+0x244>
 8002786:	2307      	movs	r3, #7
 8002788:	e00a      	b.n	80027a0 <HAL_GPIO_Init+0x244>
 800278a:	2305      	movs	r3, #5
 800278c:	e008      	b.n	80027a0 <HAL_GPIO_Init+0x244>
 800278e:	2304      	movs	r3, #4
 8002790:	e006      	b.n	80027a0 <HAL_GPIO_Init+0x244>
 8002792:	2303      	movs	r3, #3
 8002794:	e004      	b.n	80027a0 <HAL_GPIO_Init+0x244>
 8002796:	2302      	movs	r3, #2
 8002798:	e002      	b.n	80027a0 <HAL_GPIO_Init+0x244>
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <HAL_GPIO_Init+0x244>
 800279e:	2300      	movs	r3, #0
 80027a0:	697a      	ldr	r2, [r7, #20]
 80027a2:	f002 0203 	and.w	r2, r2, #3
 80027a6:	0092      	lsls	r2, r2, #2
 80027a8:	4093      	lsls	r3, r2
 80027aa:	693a      	ldr	r2, [r7, #16]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80027b0:	4937      	ldr	r1, [pc, #220]	@ (8002890 <HAL_GPIO_Init+0x334>)
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	089b      	lsrs	r3, r3, #2
 80027b6:	3302      	adds	r3, #2
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80027be:	4b3b      	ldr	r3, [pc, #236]	@ (80028ac <HAL_GPIO_Init+0x350>)
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	43db      	mvns	r3, r3
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	4013      	ands	r3, r2
 80027cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d003      	beq.n	80027e2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	4313      	orrs	r3, r2
 80027e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80027e2:	4a32      	ldr	r2, [pc, #200]	@ (80028ac <HAL_GPIO_Init+0x350>)
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80027e8:	4b30      	ldr	r3, [pc, #192]	@ (80028ac <HAL_GPIO_Init+0x350>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	43db      	mvns	r3, r3
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	4013      	ands	r3, r2
 80027f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002800:	2b00      	cmp	r3, #0
 8002802:	d003      	beq.n	800280c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002804:	693a      	ldr	r2, [r7, #16]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	4313      	orrs	r3, r2
 800280a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800280c:	4a27      	ldr	r2, [pc, #156]	@ (80028ac <HAL_GPIO_Init+0x350>)
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002812:	4b26      	ldr	r3, [pc, #152]	@ (80028ac <HAL_GPIO_Init+0x350>)
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	43db      	mvns	r3, r3
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	4013      	ands	r3, r2
 8002820:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d003      	beq.n	8002836 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800282e:	693a      	ldr	r2, [r7, #16]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	4313      	orrs	r3, r2
 8002834:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002836:	4a1d      	ldr	r2, [pc, #116]	@ (80028ac <HAL_GPIO_Init+0x350>)
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800283c:	4b1b      	ldr	r3, [pc, #108]	@ (80028ac <HAL_GPIO_Init+0x350>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	43db      	mvns	r3, r3
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	4013      	ands	r3, r2
 800284a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d003      	beq.n	8002860 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	4313      	orrs	r3, r2
 800285e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002860:	4a12      	ldr	r2, [pc, #72]	@ (80028ac <HAL_GPIO_Init+0x350>)
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	3301      	adds	r3, #1
 800286a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	fa22 f303 	lsr.w	r3, r2, r3
 8002876:	2b00      	cmp	r3, #0
 8002878:	f47f ae78 	bne.w	800256c <HAL_GPIO_Init+0x10>
  }
}
 800287c:	bf00      	nop
 800287e:	bf00      	nop
 8002880:	371c      	adds	r7, #28
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	40021000 	.word	0x40021000
 8002890:	40010000 	.word	0x40010000
 8002894:	48000400 	.word	0x48000400
 8002898:	48000800 	.word	0x48000800
 800289c:	48000c00 	.word	0x48000c00
 80028a0:	48001000 	.word	0x48001000
 80028a4:	48001400 	.word	0x48001400
 80028a8:	48001800 	.word	0x48001800
 80028ac:	40010400 	.word	0x40010400

080028b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	460b      	mov	r3, r1
 80028ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	691a      	ldr	r2, [r3, #16]
 80028c0:	887b      	ldrh	r3, [r7, #2]
 80028c2:	4013      	ands	r3, r2
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d002      	beq.n	80028ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80028c8:	2301      	movs	r3, #1
 80028ca:	73fb      	strb	r3, [r7, #15]
 80028cc:	e001      	b.n	80028d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028ce:	2300      	movs	r3, #0
 80028d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3714      	adds	r7, #20
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	460b      	mov	r3, r1
 80028ea:	807b      	strh	r3, [r7, #2]
 80028ec:	4613      	mov	r3, r2
 80028ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028f0:	787b      	ldrb	r3, [r7, #1]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d003      	beq.n	80028fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028f6:	887a      	ldrh	r2, [r7, #2]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80028fc:	e002      	b.n	8002904 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80028fe:	887a      	ldrh	r2, [r7, #2]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002904:	bf00      	nop
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002914:	4b04      	ldr	r3, [pc, #16]	@ (8002928 <HAL_PWREx_GetVoltageRange+0x18>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800291c:	4618      	mov	r0, r3
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	40007000 	.word	0x40007000

0800292c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800292c:	b480      	push	{r7}
 800292e:	b085      	sub	sp, #20
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800293a:	d130      	bne.n	800299e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800293c:	4b23      	ldr	r3, [pc, #140]	@ (80029cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002944:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002948:	d038      	beq.n	80029bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800294a:	4b20      	ldr	r3, [pc, #128]	@ (80029cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002952:	4a1e      	ldr	r2, [pc, #120]	@ (80029cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002954:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002958:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800295a:	4b1d      	ldr	r3, [pc, #116]	@ (80029d0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2232      	movs	r2, #50	@ 0x32
 8002960:	fb02 f303 	mul.w	r3, r2, r3
 8002964:	4a1b      	ldr	r2, [pc, #108]	@ (80029d4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002966:	fba2 2303 	umull	r2, r3, r2, r3
 800296a:	0c9b      	lsrs	r3, r3, #18
 800296c:	3301      	adds	r3, #1
 800296e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002970:	e002      	b.n	8002978 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	3b01      	subs	r3, #1
 8002976:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002978:	4b14      	ldr	r3, [pc, #80]	@ (80029cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800297a:	695b      	ldr	r3, [r3, #20]
 800297c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002980:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002984:	d102      	bne.n	800298c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d1f2      	bne.n	8002972 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800298c:	4b0f      	ldr	r3, [pc, #60]	@ (80029cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800298e:	695b      	ldr	r3, [r3, #20]
 8002990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002994:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002998:	d110      	bne.n	80029bc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e00f      	b.n	80029be <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800299e:	4b0b      	ldr	r3, [pc, #44]	@ (80029cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80029a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029aa:	d007      	beq.n	80029bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80029ac:	4b07      	ldr	r3, [pc, #28]	@ (80029cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80029b4:	4a05      	ldr	r2, [pc, #20]	@ (80029cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029ba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3714      	adds	r7, #20
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
 80029ca:	bf00      	nop
 80029cc:	40007000 	.word	0x40007000
 80029d0:	20000000 	.word	0x20000000
 80029d4:	431bde83 	.word	0x431bde83

080029d8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b088      	sub	sp, #32
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e3ca      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029ea:	4b97      	ldr	r3, [pc, #604]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f003 030c 	and.w	r3, r3, #12
 80029f2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029f4:	4b94      	ldr	r3, [pc, #592]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	f003 0303 	and.w	r3, r3, #3
 80029fc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0310 	and.w	r3, r3, #16
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f000 80e4 	beq.w	8002bd4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d007      	beq.n	8002a22 <HAL_RCC_OscConfig+0x4a>
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	2b0c      	cmp	r3, #12
 8002a16:	f040 808b 	bne.w	8002b30 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	f040 8087 	bne.w	8002b30 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a22:	4b89      	ldr	r3, [pc, #548]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d005      	beq.n	8002a3a <HAL_RCC_OscConfig+0x62>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e3a2      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a1a      	ldr	r2, [r3, #32]
 8002a3e:	4b82      	ldr	r3, [pc, #520]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0308 	and.w	r3, r3, #8
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d004      	beq.n	8002a54 <HAL_RCC_OscConfig+0x7c>
 8002a4a:	4b7f      	ldr	r3, [pc, #508]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a52:	e005      	b.n	8002a60 <HAL_RCC_OscConfig+0x88>
 8002a54:	4b7c      	ldr	r3, [pc, #496]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002a56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a5a:	091b      	lsrs	r3, r3, #4
 8002a5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d223      	bcs.n	8002aac <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a1b      	ldr	r3, [r3, #32]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f000 fd87 	bl	800357c <RCC_SetFlashLatencyFromMSIRange>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e383      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a78:	4b73      	ldr	r3, [pc, #460]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a72      	ldr	r2, [pc, #456]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002a7e:	f043 0308 	orr.w	r3, r3, #8
 8002a82:	6013      	str	r3, [r2, #0]
 8002a84:	4b70      	ldr	r3, [pc, #448]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a1b      	ldr	r3, [r3, #32]
 8002a90:	496d      	ldr	r1, [pc, #436]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002a92:	4313      	orrs	r3, r2
 8002a94:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a96:	4b6c      	ldr	r3, [pc, #432]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	021b      	lsls	r3, r3, #8
 8002aa4:	4968      	ldr	r1, [pc, #416]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	604b      	str	r3, [r1, #4]
 8002aaa:	e025      	b.n	8002af8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002aac:	4b66      	ldr	r3, [pc, #408]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a65      	ldr	r2, [pc, #404]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002ab2:	f043 0308 	orr.w	r3, r3, #8
 8002ab6:	6013      	str	r3, [r2, #0]
 8002ab8:	4b63      	ldr	r3, [pc, #396]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	4960      	ldr	r1, [pc, #384]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002aca:	4b5f      	ldr	r3, [pc, #380]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	021b      	lsls	r3, r3, #8
 8002ad8:	495b      	ldr	r1, [pc, #364]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d109      	bne.n	8002af8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6a1b      	ldr	r3, [r3, #32]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f000 fd47 	bl	800357c <RCC_SetFlashLatencyFromMSIRange>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002af4:	2301      	movs	r3, #1
 8002af6:	e343      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002af8:	f000 fc4a 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 8002afc:	4602      	mov	r2, r0
 8002afe:	4b52      	ldr	r3, [pc, #328]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	091b      	lsrs	r3, r3, #4
 8002b04:	f003 030f 	and.w	r3, r3, #15
 8002b08:	4950      	ldr	r1, [pc, #320]	@ (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002b0a:	5ccb      	ldrb	r3, [r1, r3]
 8002b0c:	f003 031f 	and.w	r3, r3, #31
 8002b10:	fa22 f303 	lsr.w	r3, r2, r3
 8002b14:	4a4e      	ldr	r2, [pc, #312]	@ (8002c50 <HAL_RCC_OscConfig+0x278>)
 8002b16:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002b18:	4b4e      	ldr	r3, [pc, #312]	@ (8002c54 <HAL_RCC_OscConfig+0x27c>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7ff fa11 	bl	8001f44 <HAL_InitTick>
 8002b22:	4603      	mov	r3, r0
 8002b24:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002b26:	7bfb      	ldrb	r3, [r7, #15]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d052      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002b2c:	7bfb      	ldrb	r3, [r7, #15]
 8002b2e:	e327      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d032      	beq.n	8002b9e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b38:	4b43      	ldr	r3, [pc, #268]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a42      	ldr	r2, [pc, #264]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002b3e:	f043 0301 	orr.w	r3, r3, #1
 8002b42:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b44:	f7ff fbf8 	bl	8002338 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b4c:	f7ff fbf4 	bl	8002338 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e310      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b5e:	4b3a      	ldr	r3, [pc, #232]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d0f0      	beq.n	8002b4c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b6a:	4b37      	ldr	r3, [pc, #220]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a36      	ldr	r2, [pc, #216]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002b70:	f043 0308 	orr.w	r3, r3, #8
 8002b74:	6013      	str	r3, [r2, #0]
 8002b76:	4b34      	ldr	r3, [pc, #208]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a1b      	ldr	r3, [r3, #32]
 8002b82:	4931      	ldr	r1, [pc, #196]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b88:	4b2f      	ldr	r3, [pc, #188]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	69db      	ldr	r3, [r3, #28]
 8002b94:	021b      	lsls	r3, r3, #8
 8002b96:	492c      	ldr	r1, [pc, #176]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	604b      	str	r3, [r1, #4]
 8002b9c:	e01a      	b.n	8002bd4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b9e:	4b2a      	ldr	r3, [pc, #168]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a29      	ldr	r2, [pc, #164]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002ba4:	f023 0301 	bic.w	r3, r3, #1
 8002ba8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002baa:	f7ff fbc5 	bl	8002338 <HAL_GetTick>
 8002bae:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002bb0:	e008      	b.n	8002bc4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bb2:	f7ff fbc1 	bl	8002338 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d901      	bls.n	8002bc4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e2dd      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002bc4:	4b20      	ldr	r3, [pc, #128]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0302 	and.w	r3, r3, #2
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d1f0      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x1da>
 8002bd0:	e000      	b.n	8002bd4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002bd2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0301 	and.w	r3, r3, #1
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d074      	beq.n	8002cca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	2b08      	cmp	r3, #8
 8002be4:	d005      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x21a>
 8002be6:	69bb      	ldr	r3, [r7, #24]
 8002be8:	2b0c      	cmp	r3, #12
 8002bea:	d10e      	bne.n	8002c0a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	2b03      	cmp	r3, #3
 8002bf0:	d10b      	bne.n	8002c0a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bf2:	4b15      	ldr	r3, [pc, #84]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d064      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x2f0>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d160      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e2ba      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c12:	d106      	bne.n	8002c22 <HAL_RCC_OscConfig+0x24a>
 8002c14:	4b0c      	ldr	r3, [pc, #48]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a0b      	ldr	r2, [pc, #44]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002c1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c1e:	6013      	str	r3, [r2, #0]
 8002c20:	e026      	b.n	8002c70 <HAL_RCC_OscConfig+0x298>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c2a:	d115      	bne.n	8002c58 <HAL_RCC_OscConfig+0x280>
 8002c2c:	4b06      	ldr	r3, [pc, #24]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a05      	ldr	r2, [pc, #20]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002c32:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c36:	6013      	str	r3, [r2, #0]
 8002c38:	4b03      	ldr	r3, [pc, #12]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a02      	ldr	r2, [pc, #8]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002c3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c42:	6013      	str	r3, [r2, #0]
 8002c44:	e014      	b.n	8002c70 <HAL_RCC_OscConfig+0x298>
 8002c46:	bf00      	nop
 8002c48:	40021000 	.word	0x40021000
 8002c4c:	080097a8 	.word	0x080097a8
 8002c50:	20000000 	.word	0x20000000
 8002c54:	20000004 	.word	0x20000004
 8002c58:	4ba0      	ldr	r3, [pc, #640]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a9f      	ldr	r2, [pc, #636]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002c5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c62:	6013      	str	r3, [r2, #0]
 8002c64:	4b9d      	ldr	r3, [pc, #628]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a9c      	ldr	r2, [pc, #624]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002c6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d013      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c78:	f7ff fb5e 	bl	8002338 <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c80:	f7ff fb5a 	bl	8002338 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b64      	cmp	r3, #100	@ 0x64
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e276      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c92:	4b92      	ldr	r3, [pc, #584]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d0f0      	beq.n	8002c80 <HAL_RCC_OscConfig+0x2a8>
 8002c9e:	e014      	b.n	8002cca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca0:	f7ff fb4a 	bl	8002338 <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ca6:	e008      	b.n	8002cba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ca8:	f7ff fb46 	bl	8002338 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b64      	cmp	r3, #100	@ 0x64
 8002cb4:	d901      	bls.n	8002cba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e262      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cba:	4b88      	ldr	r3, [pc, #544]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1f0      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x2d0>
 8002cc6:	e000      	b.n	8002cca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d060      	beq.n	8002d98 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	2b04      	cmp	r3, #4
 8002cda:	d005      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x310>
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	2b0c      	cmp	r3, #12
 8002ce0:	d119      	bne.n	8002d16 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d116      	bne.n	8002d16 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ce8:	4b7c      	ldr	r3, [pc, #496]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d005      	beq.n	8002d00 <HAL_RCC_OscConfig+0x328>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e23f      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d00:	4b76      	ldr	r3, [pc, #472]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	061b      	lsls	r3, r3, #24
 8002d0e:	4973      	ldr	r1, [pc, #460]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d14:	e040      	b.n	8002d98 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d023      	beq.n	8002d66 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d1e:	4b6f      	ldr	r3, [pc, #444]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a6e      	ldr	r2, [pc, #440]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002d24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d2a:	f7ff fb05 	bl	8002338 <HAL_GetTick>
 8002d2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d30:	e008      	b.n	8002d44 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d32:	f7ff fb01 	bl	8002338 <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d901      	bls.n	8002d44 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	e21d      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d44:	4b65      	ldr	r3, [pc, #404]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d0f0      	beq.n	8002d32 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d50:	4b62      	ldr	r3, [pc, #392]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	691b      	ldr	r3, [r3, #16]
 8002d5c:	061b      	lsls	r3, r3, #24
 8002d5e:	495f      	ldr	r1, [pc, #380]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	604b      	str	r3, [r1, #4]
 8002d64:	e018      	b.n	8002d98 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d66:	4b5d      	ldr	r3, [pc, #372]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a5c      	ldr	r2, [pc, #368]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002d6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d72:	f7ff fae1 	bl	8002338 <HAL_GetTick>
 8002d76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d78:	e008      	b.n	8002d8c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d7a:	f7ff fadd 	bl	8002338 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d901      	bls.n	8002d8c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e1f9      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d8c:	4b53      	ldr	r3, [pc, #332]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d1f0      	bne.n	8002d7a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0308 	and.w	r3, r3, #8
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d03c      	beq.n	8002e1e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	695b      	ldr	r3, [r3, #20]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d01c      	beq.n	8002de6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dac:	4b4b      	ldr	r3, [pc, #300]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002dae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002db2:	4a4a      	ldr	r2, [pc, #296]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002db4:	f043 0301 	orr.w	r3, r3, #1
 8002db8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dbc:	f7ff fabc 	bl	8002338 <HAL_GetTick>
 8002dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dc2:	e008      	b.n	8002dd6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dc4:	f7ff fab8 	bl	8002338 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e1d4      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dd6:	4b41      	ldr	r3, [pc, #260]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002dd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ddc:	f003 0302 	and.w	r3, r3, #2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d0ef      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x3ec>
 8002de4:	e01b      	b.n	8002e1e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002de6:	4b3d      	ldr	r3, [pc, #244]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002de8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dec:	4a3b      	ldr	r2, [pc, #236]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002dee:	f023 0301 	bic.w	r3, r3, #1
 8002df2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002df6:	f7ff fa9f 	bl	8002338 <HAL_GetTick>
 8002dfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002dfc:	e008      	b.n	8002e10 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dfe:	f7ff fa9b 	bl	8002338 <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e1b7      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e10:	4b32      	ldr	r3, [pc, #200]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002e12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1ef      	bne.n	8002dfe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0304 	and.w	r3, r3, #4
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	f000 80a6 	beq.w	8002f78 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002e30:	4b2a      	ldr	r3, [pc, #168]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d10d      	bne.n	8002e58 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e3c:	4b27      	ldr	r3, [pc, #156]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e40:	4a26      	ldr	r2, [pc, #152]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e46:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e48:	4b24      	ldr	r3, [pc, #144]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e50:	60bb      	str	r3, [r7, #8]
 8002e52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e54:	2301      	movs	r3, #1
 8002e56:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e58:	4b21      	ldr	r3, [pc, #132]	@ (8002ee0 <HAL_RCC_OscConfig+0x508>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d118      	bne.n	8002e96 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e64:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee0 <HAL_RCC_OscConfig+0x508>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a1d      	ldr	r2, [pc, #116]	@ (8002ee0 <HAL_RCC_OscConfig+0x508>)
 8002e6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e6e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e70:	f7ff fa62 	bl	8002338 <HAL_GetTick>
 8002e74:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e78:	f7ff fa5e 	bl	8002338 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e17a      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e8a:	4b15      	ldr	r3, [pc, #84]	@ (8002ee0 <HAL_RCC_OscConfig+0x508>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0f0      	beq.n	8002e78 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d108      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x4d8>
 8002e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ea4:	4a0d      	ldr	r2, [pc, #52]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002ea6:	f043 0301 	orr.w	r3, r3, #1
 8002eaa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002eae:	e029      	b.n	8002f04 <HAL_RCC_OscConfig+0x52c>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	2b05      	cmp	r3, #5
 8002eb6:	d115      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x50c>
 8002eb8:	4b08      	ldr	r3, [pc, #32]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ebe:	4a07      	ldr	r2, [pc, #28]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002ec0:	f043 0304 	orr.w	r3, r3, #4
 8002ec4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ec8:	4b04      	ldr	r3, [pc, #16]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ece:	4a03      	ldr	r2, [pc, #12]	@ (8002edc <HAL_RCC_OscConfig+0x504>)
 8002ed0:	f043 0301 	orr.w	r3, r3, #1
 8002ed4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ed8:	e014      	b.n	8002f04 <HAL_RCC_OscConfig+0x52c>
 8002eda:	bf00      	nop
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	40007000 	.word	0x40007000
 8002ee4:	4b9c      	ldr	r3, [pc, #624]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8002ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eea:	4a9b      	ldr	r2, [pc, #620]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8002eec:	f023 0301 	bic.w	r3, r3, #1
 8002ef0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ef4:	4b98      	ldr	r3, [pc, #608]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8002ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002efa:	4a97      	ldr	r2, [pc, #604]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8002efc:	f023 0304 	bic.w	r3, r3, #4
 8002f00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d016      	beq.n	8002f3a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f0c:	f7ff fa14 	bl	8002338 <HAL_GetTick>
 8002f10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f12:	e00a      	b.n	8002f2a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f14:	f7ff fa10 	bl	8002338 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d901      	bls.n	8002f2a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e12a      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f2a:	4b8b      	ldr	r3, [pc, #556]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8002f2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f30:	f003 0302 	and.w	r3, r3, #2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d0ed      	beq.n	8002f14 <HAL_RCC_OscConfig+0x53c>
 8002f38:	e015      	b.n	8002f66 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f3a:	f7ff f9fd 	bl	8002338 <HAL_GetTick>
 8002f3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f40:	e00a      	b.n	8002f58 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f42:	f7ff f9f9 	bl	8002338 <HAL_GetTick>
 8002f46:	4602      	mov	r2, r0
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d901      	bls.n	8002f58 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e113      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f58:	4b7f      	ldr	r3, [pc, #508]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8002f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f5e:	f003 0302 	and.w	r3, r3, #2
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1ed      	bne.n	8002f42 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f66:	7ffb      	ldrb	r3, [r7, #31]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d105      	bne.n	8002f78 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f6c:	4b7a      	ldr	r3, [pc, #488]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8002f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f70:	4a79      	ldr	r2, [pc, #484]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8002f72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f76:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f000 80fe 	beq.w	800317e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	f040 80d0 	bne.w	800312c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002f8c:	4b72      	ldr	r3, [pc, #456]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	f003 0203 	and.w	r2, r3, #3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d130      	bne.n	8003002 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002faa:	3b01      	subs	r3, #1
 8002fac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d127      	bne.n	8003002 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fbc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d11f      	bne.n	8003002 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002fcc:	2a07      	cmp	r2, #7
 8002fce:	bf14      	ite	ne
 8002fd0:	2201      	movne	r2, #1
 8002fd2:	2200      	moveq	r2, #0
 8002fd4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d113      	bne.n	8003002 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fe4:	085b      	lsrs	r3, r3, #1
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d109      	bne.n	8003002 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff8:	085b      	lsrs	r3, r3, #1
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d06e      	beq.n	80030e0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003002:	69bb      	ldr	r3, [r7, #24]
 8003004:	2b0c      	cmp	r3, #12
 8003006:	d069      	beq.n	80030dc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003008:	4b53      	ldr	r3, [pc, #332]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d105      	bne.n	8003020 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003014:	4b50      	ldr	r3, [pc, #320]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e0ad      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003024:	4b4c      	ldr	r3, [pc, #304]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a4b      	ldr	r2, [pc, #300]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 800302a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800302e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003030:	f7ff f982 	bl	8002338 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003038:	f7ff f97e 	bl	8002338 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b02      	cmp	r3, #2
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e09a      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800304a:	4b43      	ldr	r3, [pc, #268]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d1f0      	bne.n	8003038 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003056:	4b40      	ldr	r3, [pc, #256]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8003058:	68da      	ldr	r2, [r3, #12]
 800305a:	4b40      	ldr	r3, [pc, #256]	@ (800315c <HAL_RCC_OscConfig+0x784>)
 800305c:	4013      	ands	r3, r2
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003066:	3a01      	subs	r2, #1
 8003068:	0112      	lsls	r2, r2, #4
 800306a:	4311      	orrs	r1, r2
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003070:	0212      	lsls	r2, r2, #8
 8003072:	4311      	orrs	r1, r2
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003078:	0852      	lsrs	r2, r2, #1
 800307a:	3a01      	subs	r2, #1
 800307c:	0552      	lsls	r2, r2, #21
 800307e:	4311      	orrs	r1, r2
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003084:	0852      	lsrs	r2, r2, #1
 8003086:	3a01      	subs	r2, #1
 8003088:	0652      	lsls	r2, r2, #25
 800308a:	4311      	orrs	r1, r2
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003090:	0912      	lsrs	r2, r2, #4
 8003092:	0452      	lsls	r2, r2, #17
 8003094:	430a      	orrs	r2, r1
 8003096:	4930      	ldr	r1, [pc, #192]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8003098:	4313      	orrs	r3, r2
 800309a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800309c:	4b2e      	ldr	r3, [pc, #184]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a2d      	ldr	r2, [pc, #180]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 80030a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030a6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030a8:	4b2b      	ldr	r3, [pc, #172]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	4a2a      	ldr	r2, [pc, #168]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 80030ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030b2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80030b4:	f7ff f940 	bl	8002338 <HAL_GetTick>
 80030b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030ba:	e008      	b.n	80030ce <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030bc:	f7ff f93c 	bl	8002338 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e058      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030ce:	4b22      	ldr	r3, [pc, #136]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d0f0      	beq.n	80030bc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030da:	e050      	b.n	800317e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e04f      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d148      	bne.n	800317e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80030ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a19      	ldr	r2, [pc, #100]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 80030f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030f6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030f8:	4b17      	ldr	r3, [pc, #92]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	4a16      	ldr	r2, [pc, #88]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 80030fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003102:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003104:	f7ff f918 	bl	8002338 <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800310c:	f7ff f914 	bl	8002338 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e030      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800311e:	4b0e      	ldr	r3, [pc, #56]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d0f0      	beq.n	800310c <HAL_RCC_OscConfig+0x734>
 800312a:	e028      	b.n	800317e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800312c:	69bb      	ldr	r3, [r7, #24]
 800312e:	2b0c      	cmp	r3, #12
 8003130:	d023      	beq.n	800317a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003132:	4b09      	ldr	r3, [pc, #36]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a08      	ldr	r2, [pc, #32]	@ (8003158 <HAL_RCC_OscConfig+0x780>)
 8003138:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800313c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313e:	f7ff f8fb 	bl	8002338 <HAL_GetTick>
 8003142:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003144:	e00c      	b.n	8003160 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003146:	f7ff f8f7 	bl	8002338 <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	2b02      	cmp	r3, #2
 8003152:	d905      	bls.n	8003160 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e013      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
 8003158:	40021000 	.word	0x40021000
 800315c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003160:	4b09      	ldr	r3, [pc, #36]	@ (8003188 <HAL_RCC_OscConfig+0x7b0>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1ec      	bne.n	8003146 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800316c:	4b06      	ldr	r3, [pc, #24]	@ (8003188 <HAL_RCC_OscConfig+0x7b0>)
 800316e:	68da      	ldr	r2, [r3, #12]
 8003170:	4905      	ldr	r1, [pc, #20]	@ (8003188 <HAL_RCC_OscConfig+0x7b0>)
 8003172:	4b06      	ldr	r3, [pc, #24]	@ (800318c <HAL_RCC_OscConfig+0x7b4>)
 8003174:	4013      	ands	r3, r2
 8003176:	60cb      	str	r3, [r1, #12]
 8003178:	e001      	b.n	800317e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e000      	b.n	8003180 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3720      	adds	r7, #32
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	40021000 	.word	0x40021000
 800318c:	feeefffc 	.word	0xfeeefffc

08003190 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d101      	bne.n	80031a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e0e7      	b.n	8003374 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031a4:	4b75      	ldr	r3, [pc, #468]	@ (800337c <HAL_RCC_ClockConfig+0x1ec>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0307 	and.w	r3, r3, #7
 80031ac:	683a      	ldr	r2, [r7, #0]
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d910      	bls.n	80031d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031b2:	4b72      	ldr	r3, [pc, #456]	@ (800337c <HAL_RCC_ClockConfig+0x1ec>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f023 0207 	bic.w	r2, r3, #7
 80031ba:	4970      	ldr	r1, [pc, #448]	@ (800337c <HAL_RCC_ClockConfig+0x1ec>)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	4313      	orrs	r3, r2
 80031c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031c2:	4b6e      	ldr	r3, [pc, #440]	@ (800337c <HAL_RCC_ClockConfig+0x1ec>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0307 	and.w	r3, r3, #7
 80031ca:	683a      	ldr	r2, [r7, #0]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d001      	beq.n	80031d4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e0cf      	b.n	8003374 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d010      	beq.n	8003202 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689a      	ldr	r2, [r3, #8]
 80031e4:	4b66      	ldr	r3, [pc, #408]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d908      	bls.n	8003202 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031f0:	4b63      	ldr	r3, [pc, #396]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	4960      	ldr	r1, [pc, #384]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	2b00      	cmp	r3, #0
 800320c:	d04c      	beq.n	80032a8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	2b03      	cmp	r3, #3
 8003214:	d107      	bne.n	8003226 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003216:	4b5a      	ldr	r3, [pc, #360]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d121      	bne.n	8003266 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e0a6      	b.n	8003374 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	2b02      	cmp	r3, #2
 800322c:	d107      	bne.n	800323e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800322e:	4b54      	ldr	r3, [pc, #336]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d115      	bne.n	8003266 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e09a      	b.n	8003374 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d107      	bne.n	8003256 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003246:	4b4e      	ldr	r3, [pc, #312]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0302 	and.w	r3, r3, #2
 800324e:	2b00      	cmp	r3, #0
 8003250:	d109      	bne.n	8003266 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e08e      	b.n	8003374 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003256:	4b4a      	ldr	r3, [pc, #296]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e086      	b.n	8003374 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003266:	4b46      	ldr	r3, [pc, #280]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	f023 0203 	bic.w	r2, r3, #3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	4943      	ldr	r1, [pc, #268]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 8003274:	4313      	orrs	r3, r2
 8003276:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003278:	f7ff f85e 	bl	8002338 <HAL_GetTick>
 800327c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800327e:	e00a      	b.n	8003296 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003280:	f7ff f85a 	bl	8002338 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800328e:	4293      	cmp	r3, r2
 8003290:	d901      	bls.n	8003296 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e06e      	b.n	8003374 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003296:	4b3a      	ldr	r3, [pc, #232]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	f003 020c 	and.w	r2, r3, #12
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d1eb      	bne.n	8003280 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d010      	beq.n	80032d6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689a      	ldr	r2, [r3, #8]
 80032b8:	4b31      	ldr	r3, [pc, #196]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d208      	bcs.n	80032d6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032c4:	4b2e      	ldr	r3, [pc, #184]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	492b      	ldr	r1, [pc, #172]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032d6:	4b29      	ldr	r3, [pc, #164]	@ (800337c <HAL_RCC_ClockConfig+0x1ec>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0307 	and.w	r3, r3, #7
 80032de:	683a      	ldr	r2, [r7, #0]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d210      	bcs.n	8003306 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032e4:	4b25      	ldr	r3, [pc, #148]	@ (800337c <HAL_RCC_ClockConfig+0x1ec>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f023 0207 	bic.w	r2, r3, #7
 80032ec:	4923      	ldr	r1, [pc, #140]	@ (800337c <HAL_RCC_ClockConfig+0x1ec>)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032f4:	4b21      	ldr	r3, [pc, #132]	@ (800337c <HAL_RCC_ClockConfig+0x1ec>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0307 	and.w	r3, r3, #7
 80032fc:	683a      	ldr	r2, [r7, #0]
 80032fe:	429a      	cmp	r2, r3
 8003300:	d001      	beq.n	8003306 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e036      	b.n	8003374 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0304 	and.w	r3, r3, #4
 800330e:	2b00      	cmp	r3, #0
 8003310:	d008      	beq.n	8003324 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003312:	4b1b      	ldr	r3, [pc, #108]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	4918      	ldr	r1, [pc, #96]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 8003320:	4313      	orrs	r3, r2
 8003322:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0308 	and.w	r3, r3, #8
 800332c:	2b00      	cmp	r3, #0
 800332e:	d009      	beq.n	8003344 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003330:	4b13      	ldr	r3, [pc, #76]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	691b      	ldr	r3, [r3, #16]
 800333c:	00db      	lsls	r3, r3, #3
 800333e:	4910      	ldr	r1, [pc, #64]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 8003340:	4313      	orrs	r3, r2
 8003342:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003344:	f000 f824 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 8003348:	4602      	mov	r2, r0
 800334a:	4b0d      	ldr	r3, [pc, #52]	@ (8003380 <HAL_RCC_ClockConfig+0x1f0>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	091b      	lsrs	r3, r3, #4
 8003350:	f003 030f 	and.w	r3, r3, #15
 8003354:	490b      	ldr	r1, [pc, #44]	@ (8003384 <HAL_RCC_ClockConfig+0x1f4>)
 8003356:	5ccb      	ldrb	r3, [r1, r3]
 8003358:	f003 031f 	and.w	r3, r3, #31
 800335c:	fa22 f303 	lsr.w	r3, r2, r3
 8003360:	4a09      	ldr	r2, [pc, #36]	@ (8003388 <HAL_RCC_ClockConfig+0x1f8>)
 8003362:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003364:	4b09      	ldr	r3, [pc, #36]	@ (800338c <HAL_RCC_ClockConfig+0x1fc>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4618      	mov	r0, r3
 800336a:	f7fe fdeb 	bl	8001f44 <HAL_InitTick>
 800336e:	4603      	mov	r3, r0
 8003370:	72fb      	strb	r3, [r7, #11]

  return status;
 8003372:	7afb      	ldrb	r3, [r7, #11]
}
 8003374:	4618      	mov	r0, r3
 8003376:	3710      	adds	r7, #16
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}
 800337c:	40022000 	.word	0x40022000
 8003380:	40021000 	.word	0x40021000
 8003384:	080097a8 	.word	0x080097a8
 8003388:	20000000 	.word	0x20000000
 800338c:	20000004 	.word	0x20000004

08003390 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003390:	b480      	push	{r7}
 8003392:	b089      	sub	sp, #36	@ 0x24
 8003394:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003396:	2300      	movs	r3, #0
 8003398:	61fb      	str	r3, [r7, #28]
 800339a:	2300      	movs	r3, #0
 800339c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800339e:	4b3e      	ldr	r3, [pc, #248]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x108>)
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	f003 030c 	and.w	r3, r3, #12
 80033a6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033a8:	4b3b      	ldr	r3, [pc, #236]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x108>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	f003 0303 	and.w	r3, r3, #3
 80033b0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d005      	beq.n	80033c4 <HAL_RCC_GetSysClockFreq+0x34>
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	2b0c      	cmp	r3, #12
 80033bc:	d121      	bne.n	8003402 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d11e      	bne.n	8003402 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80033c4:	4b34      	ldr	r3, [pc, #208]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x108>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0308 	and.w	r3, r3, #8
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d107      	bne.n	80033e0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80033d0:	4b31      	ldr	r3, [pc, #196]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x108>)
 80033d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033d6:	0a1b      	lsrs	r3, r3, #8
 80033d8:	f003 030f 	and.w	r3, r3, #15
 80033dc:	61fb      	str	r3, [r7, #28]
 80033de:	e005      	b.n	80033ec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80033e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x108>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	091b      	lsrs	r3, r3, #4
 80033e6:	f003 030f 	and.w	r3, r3, #15
 80033ea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80033ec:	4a2b      	ldr	r2, [pc, #172]	@ (800349c <HAL_RCC_GetSysClockFreq+0x10c>)
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033f4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d10d      	bne.n	8003418 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003400:	e00a      	b.n	8003418 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	2b04      	cmp	r3, #4
 8003406:	d102      	bne.n	800340e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003408:	4b25      	ldr	r3, [pc, #148]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800340a:	61bb      	str	r3, [r7, #24]
 800340c:	e004      	b.n	8003418 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	2b08      	cmp	r3, #8
 8003412:	d101      	bne.n	8003418 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003414:	4b23      	ldr	r3, [pc, #140]	@ (80034a4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003416:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	2b0c      	cmp	r3, #12
 800341c:	d134      	bne.n	8003488 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800341e:	4b1e      	ldr	r3, [pc, #120]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x108>)
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	f003 0303 	and.w	r3, r3, #3
 8003426:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	2b02      	cmp	r3, #2
 800342c:	d003      	beq.n	8003436 <HAL_RCC_GetSysClockFreq+0xa6>
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	2b03      	cmp	r3, #3
 8003432:	d003      	beq.n	800343c <HAL_RCC_GetSysClockFreq+0xac>
 8003434:	e005      	b.n	8003442 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003436:	4b1a      	ldr	r3, [pc, #104]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003438:	617b      	str	r3, [r7, #20]
      break;
 800343a:	e005      	b.n	8003448 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800343c:	4b19      	ldr	r3, [pc, #100]	@ (80034a4 <HAL_RCC_GetSysClockFreq+0x114>)
 800343e:	617b      	str	r3, [r7, #20]
      break;
 8003440:	e002      	b.n	8003448 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	617b      	str	r3, [r7, #20]
      break;
 8003446:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003448:	4b13      	ldr	r3, [pc, #76]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x108>)
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	091b      	lsrs	r3, r3, #4
 800344e:	f003 0307 	and.w	r3, r3, #7
 8003452:	3301      	adds	r3, #1
 8003454:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003456:	4b10      	ldr	r3, [pc, #64]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x108>)
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	0a1b      	lsrs	r3, r3, #8
 800345c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	fb03 f202 	mul.w	r2, r3, r2
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	fbb2 f3f3 	udiv	r3, r2, r3
 800346c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800346e:	4b0a      	ldr	r3, [pc, #40]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x108>)
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	0e5b      	lsrs	r3, r3, #25
 8003474:	f003 0303 	and.w	r3, r3, #3
 8003478:	3301      	adds	r3, #1
 800347a:	005b      	lsls	r3, r3, #1
 800347c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	fbb2 f3f3 	udiv	r3, r2, r3
 8003486:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003488:	69bb      	ldr	r3, [r7, #24]
}
 800348a:	4618      	mov	r0, r3
 800348c:	3724      	adds	r7, #36	@ 0x24
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	40021000 	.word	0x40021000
 800349c:	080097c0 	.word	0x080097c0
 80034a0:	00f42400 	.word	0x00f42400
 80034a4:	007a1200 	.word	0x007a1200

080034a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034ac:	4b03      	ldr	r3, [pc, #12]	@ (80034bc <HAL_RCC_GetHCLKFreq+0x14>)
 80034ae:	681b      	ldr	r3, [r3, #0]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	20000000 	.word	0x20000000

080034c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80034c4:	f7ff fff0 	bl	80034a8 <HAL_RCC_GetHCLKFreq>
 80034c8:	4602      	mov	r2, r0
 80034ca:	4b06      	ldr	r3, [pc, #24]	@ (80034e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	0a1b      	lsrs	r3, r3, #8
 80034d0:	f003 0307 	and.w	r3, r3, #7
 80034d4:	4904      	ldr	r1, [pc, #16]	@ (80034e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80034d6:	5ccb      	ldrb	r3, [r1, r3]
 80034d8:	f003 031f 	and.w	r3, r3, #31
 80034dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	40021000 	.word	0x40021000
 80034e8:	080097b8 	.word	0x080097b8

080034ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80034f0:	f7ff ffda 	bl	80034a8 <HAL_RCC_GetHCLKFreq>
 80034f4:	4602      	mov	r2, r0
 80034f6:	4b06      	ldr	r3, [pc, #24]	@ (8003510 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	0adb      	lsrs	r3, r3, #11
 80034fc:	f003 0307 	and.w	r3, r3, #7
 8003500:	4904      	ldr	r1, [pc, #16]	@ (8003514 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003502:	5ccb      	ldrb	r3, [r1, r3]
 8003504:	f003 031f 	and.w	r3, r3, #31
 8003508:	fa22 f303 	lsr.w	r3, r2, r3
}
 800350c:	4618      	mov	r0, r3
 800350e:	bd80      	pop	{r7, pc}
 8003510:	40021000 	.word	0x40021000
 8003514:	080097b8 	.word	0x080097b8

08003518 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	220f      	movs	r2, #15
 8003526:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003528:	4b12      	ldr	r3, [pc, #72]	@ (8003574 <HAL_RCC_GetClockConfig+0x5c>)
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f003 0203 	and.w	r2, r3, #3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003534:	4b0f      	ldr	r3, [pc, #60]	@ (8003574 <HAL_RCC_GetClockConfig+0x5c>)
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003540:	4b0c      	ldr	r3, [pc, #48]	@ (8003574 <HAL_RCC_GetClockConfig+0x5c>)
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800354c:	4b09      	ldr	r3, [pc, #36]	@ (8003574 <HAL_RCC_GetClockConfig+0x5c>)
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	08db      	lsrs	r3, r3, #3
 8003552:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800355a:	4b07      	ldr	r3, [pc, #28]	@ (8003578 <HAL_RCC_GetClockConfig+0x60>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0207 	and.w	r2, r3, #7
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	601a      	str	r2, [r3, #0]
}
 8003566:	bf00      	nop
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	40021000 	.word	0x40021000
 8003578:	40022000 	.word	0x40022000

0800357c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b086      	sub	sp, #24
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003584:	2300      	movs	r3, #0
 8003586:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003588:	4b2a      	ldr	r3, [pc, #168]	@ (8003634 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800358a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d003      	beq.n	800359c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003594:	f7ff f9bc 	bl	8002910 <HAL_PWREx_GetVoltageRange>
 8003598:	6178      	str	r0, [r7, #20]
 800359a:	e014      	b.n	80035c6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800359c:	4b25      	ldr	r3, [pc, #148]	@ (8003634 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800359e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a0:	4a24      	ldr	r2, [pc, #144]	@ (8003634 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80035a8:	4b22      	ldr	r3, [pc, #136]	@ (8003634 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035b0:	60fb      	str	r3, [r7, #12]
 80035b2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80035b4:	f7ff f9ac 	bl	8002910 <HAL_PWREx_GetVoltageRange>
 80035b8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80035ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003634 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035be:	4a1d      	ldr	r2, [pc, #116]	@ (8003634 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035c4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035cc:	d10b      	bne.n	80035e6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2b80      	cmp	r3, #128	@ 0x80
 80035d2:	d919      	bls.n	8003608 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2ba0      	cmp	r3, #160	@ 0xa0
 80035d8:	d902      	bls.n	80035e0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035da:	2302      	movs	r3, #2
 80035dc:	613b      	str	r3, [r7, #16]
 80035de:	e013      	b.n	8003608 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035e0:	2301      	movs	r3, #1
 80035e2:	613b      	str	r3, [r7, #16]
 80035e4:	e010      	b.n	8003608 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2b80      	cmp	r3, #128	@ 0x80
 80035ea:	d902      	bls.n	80035f2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80035ec:	2303      	movs	r3, #3
 80035ee:	613b      	str	r3, [r7, #16]
 80035f0:	e00a      	b.n	8003608 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2b80      	cmp	r3, #128	@ 0x80
 80035f6:	d102      	bne.n	80035fe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035f8:	2302      	movs	r3, #2
 80035fa:	613b      	str	r3, [r7, #16]
 80035fc:	e004      	b.n	8003608 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2b70      	cmp	r3, #112	@ 0x70
 8003602:	d101      	bne.n	8003608 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003604:	2301      	movs	r3, #1
 8003606:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003608:	4b0b      	ldr	r3, [pc, #44]	@ (8003638 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f023 0207 	bic.w	r2, r3, #7
 8003610:	4909      	ldr	r1, [pc, #36]	@ (8003638 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	4313      	orrs	r3, r2
 8003616:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003618:	4b07      	ldr	r3, [pc, #28]	@ (8003638 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0307 	and.w	r3, r3, #7
 8003620:	693a      	ldr	r2, [r7, #16]
 8003622:	429a      	cmp	r2, r3
 8003624:	d001      	beq.n	800362a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e000      	b.n	800362c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3718      	adds	r7, #24
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	40021000 	.word	0x40021000
 8003638:	40022000 	.word	0x40022000

0800363c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b086      	sub	sp, #24
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003644:	2300      	movs	r3, #0
 8003646:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003648:	2300      	movs	r3, #0
 800364a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003654:	2b00      	cmp	r3, #0
 8003656:	d041      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800365c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003660:	d02a      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003662:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003666:	d824      	bhi.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003668:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800366c:	d008      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800366e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003672:	d81e      	bhi.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00a      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003678:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800367c:	d010      	beq.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800367e:	e018      	b.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003680:	4b86      	ldr	r3, [pc, #536]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	4a85      	ldr	r2, [pc, #532]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003686:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800368a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800368c:	e015      	b.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	3304      	adds	r3, #4
 8003692:	2100      	movs	r1, #0
 8003694:	4618      	mov	r0, r3
 8003696:	f000 fabb 	bl	8003c10 <RCCEx_PLLSAI1_Config>
 800369a:	4603      	mov	r3, r0
 800369c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800369e:	e00c      	b.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	3320      	adds	r3, #32
 80036a4:	2100      	movs	r1, #0
 80036a6:	4618      	mov	r0, r3
 80036a8:	f000 fba6 	bl	8003df8 <RCCEx_PLLSAI2_Config>
 80036ac:	4603      	mov	r3, r0
 80036ae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036b0:	e003      	b.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	74fb      	strb	r3, [r7, #19]
      break;
 80036b6:	e000      	b.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80036b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036ba:	7cfb      	ldrb	r3, [r7, #19]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d10b      	bne.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036c0:	4b76      	ldr	r3, [pc, #472]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036ce:	4973      	ldr	r1, [pc, #460]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80036d6:	e001      	b.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036d8:	7cfb      	ldrb	r3, [r7, #19]
 80036da:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d041      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036ec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80036f0:	d02a      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80036f2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80036f6:	d824      	bhi.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80036f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80036fc:	d008      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80036fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003702:	d81e      	bhi.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00a      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003708:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800370c:	d010      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800370e:	e018      	b.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003710:	4b62      	ldr	r3, [pc, #392]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	4a61      	ldr	r2, [pc, #388]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003716:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800371a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800371c:	e015      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	3304      	adds	r3, #4
 8003722:	2100      	movs	r1, #0
 8003724:	4618      	mov	r0, r3
 8003726:	f000 fa73 	bl	8003c10 <RCCEx_PLLSAI1_Config>
 800372a:	4603      	mov	r3, r0
 800372c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800372e:	e00c      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	3320      	adds	r3, #32
 8003734:	2100      	movs	r1, #0
 8003736:	4618      	mov	r0, r3
 8003738:	f000 fb5e 	bl	8003df8 <RCCEx_PLLSAI2_Config>
 800373c:	4603      	mov	r3, r0
 800373e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003740:	e003      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	74fb      	strb	r3, [r7, #19]
      break;
 8003746:	e000      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003748:	bf00      	nop
    }

    if(ret == HAL_OK)
 800374a:	7cfb      	ldrb	r3, [r7, #19]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d10b      	bne.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003750:	4b52      	ldr	r3, [pc, #328]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003756:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800375e:	494f      	ldr	r1, [pc, #316]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003760:	4313      	orrs	r3, r2
 8003762:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003766:	e001      	b.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003768:	7cfb      	ldrb	r3, [r7, #19]
 800376a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 80a0 	beq.w	80038ba <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800377a:	2300      	movs	r3, #0
 800377c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800377e:	4b47      	ldr	r3, [pc, #284]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003782:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800378a:	2301      	movs	r3, #1
 800378c:	e000      	b.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800378e:	2300      	movs	r3, #0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00d      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003794:	4b41      	ldr	r3, [pc, #260]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003798:	4a40      	ldr	r2, [pc, #256]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800379a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800379e:	6593      	str	r3, [r2, #88]	@ 0x58
 80037a0:	4b3e      	ldr	r3, [pc, #248]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037a8:	60bb      	str	r3, [r7, #8]
 80037aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037ac:	2301      	movs	r3, #1
 80037ae:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037b0:	4b3b      	ldr	r3, [pc, #236]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a3a      	ldr	r2, [pc, #232]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80037b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037bc:	f7fe fdbc 	bl	8002338 <HAL_GetTick>
 80037c0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80037c2:	e009      	b.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037c4:	f7fe fdb8 	bl	8002338 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d902      	bls.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	74fb      	strb	r3, [r7, #19]
        break;
 80037d6:	e005      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80037d8:	4b31      	ldr	r3, [pc, #196]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d0ef      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80037e4:	7cfb      	ldrb	r3, [r7, #19]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d15c      	bne.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80037ea:	4b2c      	ldr	r3, [pc, #176]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037f4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d01f      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003802:	697a      	ldr	r2, [r7, #20]
 8003804:	429a      	cmp	r2, r3
 8003806:	d019      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003808:	4b24      	ldr	r3, [pc, #144]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800380a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800380e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003812:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003814:	4b21      	ldr	r3, [pc, #132]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800381a:	4a20      	ldr	r2, [pc, #128]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800381c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003820:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003824:	4b1d      	ldr	r3, [pc, #116]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800382a:	4a1c      	ldr	r2, [pc, #112]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800382c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003830:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003834:	4a19      	ldr	r2, [pc, #100]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	f003 0301 	and.w	r3, r3, #1
 8003842:	2b00      	cmp	r3, #0
 8003844:	d016      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003846:	f7fe fd77 	bl	8002338 <HAL_GetTick>
 800384a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800384c:	e00b      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800384e:	f7fe fd73 	bl	8002338 <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	f241 3288 	movw	r2, #5000	@ 0x1388
 800385c:	4293      	cmp	r3, r2
 800385e:	d902      	bls.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	74fb      	strb	r3, [r7, #19]
            break;
 8003864:	e006      	b.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003866:	4b0d      	ldr	r3, [pc, #52]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d0ec      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003874:	7cfb      	ldrb	r3, [r7, #19]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d10c      	bne.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800387a:	4b08      	ldr	r3, [pc, #32]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800387c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003880:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800388a:	4904      	ldr	r1, [pc, #16]	@ (800389c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800388c:	4313      	orrs	r3, r2
 800388e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003892:	e009      	b.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003894:	7cfb      	ldrb	r3, [r7, #19]
 8003896:	74bb      	strb	r3, [r7, #18]
 8003898:	e006      	b.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800389a:	bf00      	nop
 800389c:	40021000 	.word	0x40021000
 80038a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038a4:	7cfb      	ldrb	r3, [r7, #19]
 80038a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038a8:	7c7b      	ldrb	r3, [r7, #17]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d105      	bne.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038ae:	4b9e      	ldr	r3, [pc, #632]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b2:	4a9d      	ldr	r2, [pc, #628]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0301 	and.w	r3, r3, #1
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00a      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038c6:	4b98      	ldr	r3, [pc, #608]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038cc:	f023 0203 	bic.w	r2, r3, #3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d4:	4994      	ldr	r1, [pc, #592]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0302 	and.w	r3, r3, #2
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00a      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038e8:	4b8f      	ldr	r3, [pc, #572]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ee:	f023 020c 	bic.w	r2, r3, #12
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f6:	498c      	ldr	r1, [pc, #560]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0304 	and.w	r3, r3, #4
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00a      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800390a:	4b87      	ldr	r3, [pc, #540]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800390c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003910:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003918:	4983      	ldr	r1, [pc, #524]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800391a:	4313      	orrs	r3, r2
 800391c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0308 	and.w	r3, r3, #8
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00a      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800392c:	4b7e      	ldr	r3, [pc, #504]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800392e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003932:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800393a:	497b      	ldr	r1, [pc, #492]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800393c:	4313      	orrs	r3, r2
 800393e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0310 	and.w	r3, r3, #16
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00a      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800394e:	4b76      	ldr	r3, [pc, #472]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003954:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800395c:	4972      	ldr	r1, [pc, #456]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395e:	4313      	orrs	r3, r2
 8003960:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0320 	and.w	r3, r3, #32
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00a      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003970:	4b6d      	ldr	r3, [pc, #436]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003976:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800397e:	496a      	ldr	r1, [pc, #424]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003980:	4313      	orrs	r3, r2
 8003982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00a      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003992:	4b65      	ldr	r3, [pc, #404]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003998:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a0:	4961      	ldr	r1, [pc, #388]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00a      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80039b4:	4b5c      	ldr	r3, [pc, #368]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039c2:	4959      	ldr	r1, [pc, #356]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00a      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039d6:	4b54      	ldr	r3, [pc, #336]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039dc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039e4:	4950      	ldr	r1, [pc, #320]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00a      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80039f8:	4b4b      	ldr	r3, [pc, #300]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039fe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a06:	4948      	ldr	r1, [pc, #288]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00a      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a1a:	4b43      	ldr	r3, [pc, #268]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a20:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a28:	493f      	ldr	r1, [pc, #252]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d028      	beq.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a3c:	4b3a      	ldr	r3, [pc, #232]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a42:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a4a:	4937      	ldr	r1, [pc, #220]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a5a:	d106      	bne.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a5c:	4b32      	ldr	r3, [pc, #200]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	4a31      	ldr	r2, [pc, #196]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a66:	60d3      	str	r3, [r2, #12]
 8003a68:	e011      	b.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a6e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a72:	d10c      	bne.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3304      	adds	r3, #4
 8003a78:	2101      	movs	r1, #1
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f000 f8c8 	bl	8003c10 <RCCEx_PLLSAI1_Config>
 8003a80:	4603      	mov	r3, r0
 8003a82:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003a84:	7cfb      	ldrb	r3, [r7, #19]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d001      	beq.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003a8a:	7cfb      	ldrb	r3, [r7, #19]
 8003a8c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d028      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003a9a:	4b23      	ldr	r3, [pc, #140]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aa0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa8:	491f      	ldr	r1, [pc, #124]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ab8:	d106      	bne.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003aba:	4b1b      	ldr	r3, [pc, #108]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	4a1a      	ldr	r2, [pc, #104]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ac4:	60d3      	str	r3, [r2, #12]
 8003ac6:	e011      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003acc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ad0:	d10c      	bne.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	3304      	adds	r3, #4
 8003ad6:	2101      	movs	r1, #1
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f000 f899 	bl	8003c10 <RCCEx_PLLSAI1_Config>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ae2:	7cfb      	ldrb	r3, [r7, #19]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d001      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003ae8:	7cfb      	ldrb	r3, [r7, #19]
 8003aea:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d02b      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003af8:	4b0b      	ldr	r3, [pc, #44]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003afe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b06:	4908      	ldr	r1, [pc, #32]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b16:	d109      	bne.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b18:	4b03      	ldr	r3, [pc, #12]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	4a02      	ldr	r2, [pc, #8]	@ (8003b28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b22:	60d3      	str	r3, [r2, #12]
 8003b24:	e014      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003b26:	bf00      	nop
 8003b28:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b34:	d10c      	bne.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	3304      	adds	r3, #4
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f000 f867 	bl	8003c10 <RCCEx_PLLSAI1_Config>
 8003b42:	4603      	mov	r3, r0
 8003b44:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b46:	7cfb      	ldrb	r3, [r7, #19]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d001      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003b4c:	7cfb      	ldrb	r3, [r7, #19]
 8003b4e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d02f      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b5c:	4b2b      	ldr	r3, [pc, #172]	@ (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b62:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b6a:	4928      	ldr	r1, [pc, #160]	@ (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b7a:	d10d      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	3304      	adds	r3, #4
 8003b80:	2102      	movs	r1, #2
 8003b82:	4618      	mov	r0, r3
 8003b84:	f000 f844 	bl	8003c10 <RCCEx_PLLSAI1_Config>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b8c:	7cfb      	ldrb	r3, [r7, #19]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d014      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003b92:	7cfb      	ldrb	r3, [r7, #19]
 8003b94:	74bb      	strb	r3, [r7, #18]
 8003b96:	e011      	b.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ba0:	d10c      	bne.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	3320      	adds	r3, #32
 8003ba6:	2102      	movs	r1, #2
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f000 f925 	bl	8003df8 <RCCEx_PLLSAI2_Config>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bb2:	7cfb      	ldrb	r3, [r7, #19]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003bb8:	7cfb      	ldrb	r3, [r7, #19]
 8003bba:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d00a      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003bc8:	4b10      	ldr	r3, [pc, #64]	@ (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bce:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bd6:	490d      	ldr	r1, [pc, #52]	@ (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00b      	beq.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003bea:	4b08      	ldr	r3, [pc, #32]	@ (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bf0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bfa:	4904      	ldr	r1, [pc, #16]	@ (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003c02:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3718      	adds	r7, #24
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	40021000 	.word	0x40021000

08003c10 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c1e:	4b75      	ldr	r3, [pc, #468]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	f003 0303 	and.w	r3, r3, #3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d018      	beq.n	8003c5c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003c2a:	4b72      	ldr	r3, [pc, #456]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	f003 0203 	and.w	r2, r3, #3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d10d      	bne.n	8003c56 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
       ||
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d009      	beq.n	8003c56 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003c42:	4b6c      	ldr	r3, [pc, #432]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	091b      	lsrs	r3, r3, #4
 8003c48:	f003 0307 	and.w	r3, r3, #7
 8003c4c:	1c5a      	adds	r2, r3, #1
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
       ||
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d047      	beq.n	8003ce6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	73fb      	strb	r3, [r7, #15]
 8003c5a:	e044      	b.n	8003ce6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2b03      	cmp	r3, #3
 8003c62:	d018      	beq.n	8003c96 <RCCEx_PLLSAI1_Config+0x86>
 8003c64:	2b03      	cmp	r3, #3
 8003c66:	d825      	bhi.n	8003cb4 <RCCEx_PLLSAI1_Config+0xa4>
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d002      	beq.n	8003c72 <RCCEx_PLLSAI1_Config+0x62>
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d009      	beq.n	8003c84 <RCCEx_PLLSAI1_Config+0x74>
 8003c70:	e020      	b.n	8003cb4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c72:	4b60      	ldr	r3, [pc, #384]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d11d      	bne.n	8003cba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c82:	e01a      	b.n	8003cba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c84:	4b5b      	ldr	r3, [pc, #364]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d116      	bne.n	8003cbe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c94:	e013      	b.n	8003cbe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c96:	4b57      	ldr	r3, [pc, #348]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10f      	bne.n	8003cc2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ca2:	4b54      	ldr	r3, [pc, #336]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d109      	bne.n	8003cc2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003cb2:	e006      	b.n	8003cc2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	73fb      	strb	r3, [r7, #15]
      break;
 8003cb8:	e004      	b.n	8003cc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003cba:	bf00      	nop
 8003cbc:	e002      	b.n	8003cc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003cbe:	bf00      	nop
 8003cc0:	e000      	b.n	8003cc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003cc2:	bf00      	nop
    }

    if(status == HAL_OK)
 8003cc4:	7bfb      	ldrb	r3, [r7, #15]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10d      	bne.n	8003ce6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003cca:	4b4a      	ldr	r3, [pc, #296]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6819      	ldr	r1, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	430b      	orrs	r3, r1
 8003ce0:	4944      	ldr	r1, [pc, #272]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ce6:	7bfb      	ldrb	r3, [r7, #15]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d17d      	bne.n	8003de8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003cec:	4b41      	ldr	r3, [pc, #260]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a40      	ldr	r2, [pc, #256]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cf2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003cf6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cf8:	f7fe fb1e 	bl	8002338 <HAL_GetTick>
 8003cfc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003cfe:	e009      	b.n	8003d14 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d00:	f7fe fb1a 	bl	8002338 <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d902      	bls.n	8003d14 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	73fb      	strb	r3, [r7, #15]
        break;
 8003d12:	e005      	b.n	8003d20 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d14:	4b37      	ldr	r3, [pc, #220]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d1ef      	bne.n	8003d00 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003d20:	7bfb      	ldrb	r3, [r7, #15]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d160      	bne.n	8003de8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d111      	bne.n	8003d50 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d2c:	4b31      	ldr	r3, [pc, #196]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003d34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	6892      	ldr	r2, [r2, #8]
 8003d3c:	0211      	lsls	r1, r2, #8
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	68d2      	ldr	r2, [r2, #12]
 8003d42:	0912      	lsrs	r2, r2, #4
 8003d44:	0452      	lsls	r2, r2, #17
 8003d46:	430a      	orrs	r2, r1
 8003d48:	492a      	ldr	r1, [pc, #168]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	610b      	str	r3, [r1, #16]
 8003d4e:	e027      	b.n	8003da0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d112      	bne.n	8003d7c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d56:	4b27      	ldr	r3, [pc, #156]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003d5e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	6892      	ldr	r2, [r2, #8]
 8003d66:	0211      	lsls	r1, r2, #8
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	6912      	ldr	r2, [r2, #16]
 8003d6c:	0852      	lsrs	r2, r2, #1
 8003d6e:	3a01      	subs	r2, #1
 8003d70:	0552      	lsls	r2, r2, #21
 8003d72:	430a      	orrs	r2, r1
 8003d74:	491f      	ldr	r1, [pc, #124]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	610b      	str	r3, [r1, #16]
 8003d7a:	e011      	b.n	8003da0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003d84:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	6892      	ldr	r2, [r2, #8]
 8003d8c:	0211      	lsls	r1, r2, #8
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	6952      	ldr	r2, [r2, #20]
 8003d92:	0852      	lsrs	r2, r2, #1
 8003d94:	3a01      	subs	r2, #1
 8003d96:	0652      	lsls	r2, r2, #25
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	4916      	ldr	r1, [pc, #88]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003da0:	4b14      	ldr	r3, [pc, #80]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a13      	ldr	r2, [pc, #76]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003da6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003daa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dac:	f7fe fac4 	bl	8002338 <HAL_GetTick>
 8003db0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003db2:	e009      	b.n	8003dc8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003db4:	f7fe fac0 	bl	8002338 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d902      	bls.n	8003dc8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	73fb      	strb	r3, [r7, #15]
          break;
 8003dc6:	e005      	b.n	8003dd4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0ef      	beq.n	8003db4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003dd4:	7bfb      	ldrb	r3, [r7, #15]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d106      	bne.n	8003de8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003dda:	4b06      	ldr	r3, [pc, #24]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ddc:	691a      	ldr	r2, [r3, #16]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	4904      	ldr	r1, [pc, #16]	@ (8003df4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3710      	adds	r7, #16
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	40021000 	.word	0x40021000

08003df8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e02:	2300      	movs	r3, #0
 8003e04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e06:	4b6a      	ldr	r3, [pc, #424]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	f003 0303 	and.w	r3, r3, #3
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d018      	beq.n	8003e44 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003e12:	4b67      	ldr	r3, [pc, #412]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	f003 0203 	and.w	r2, r3, #3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d10d      	bne.n	8003e3e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
       ||
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d009      	beq.n	8003e3e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003e2a:	4b61      	ldr	r3, [pc, #388]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	091b      	lsrs	r3, r3, #4
 8003e30:	f003 0307 	and.w	r3, r3, #7
 8003e34:	1c5a      	adds	r2, r3, #1
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
       ||
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d047      	beq.n	8003ece <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	73fb      	strb	r3, [r7, #15]
 8003e42:	e044      	b.n	8003ece <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2b03      	cmp	r3, #3
 8003e4a:	d018      	beq.n	8003e7e <RCCEx_PLLSAI2_Config+0x86>
 8003e4c:	2b03      	cmp	r3, #3
 8003e4e:	d825      	bhi.n	8003e9c <RCCEx_PLLSAI2_Config+0xa4>
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d002      	beq.n	8003e5a <RCCEx_PLLSAI2_Config+0x62>
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d009      	beq.n	8003e6c <RCCEx_PLLSAI2_Config+0x74>
 8003e58:	e020      	b.n	8003e9c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e5a:	4b55      	ldr	r3, [pc, #340]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d11d      	bne.n	8003ea2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e6a:	e01a      	b.n	8003ea2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e6c:	4b50      	ldr	r3, [pc, #320]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d116      	bne.n	8003ea6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e7c:	e013      	b.n	8003ea6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e7e:	4b4c      	ldr	r3, [pc, #304]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d10f      	bne.n	8003eaa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e8a:	4b49      	ldr	r3, [pc, #292]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d109      	bne.n	8003eaa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e9a:	e006      	b.n	8003eaa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	73fb      	strb	r3, [r7, #15]
      break;
 8003ea0:	e004      	b.n	8003eac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ea2:	bf00      	nop
 8003ea4:	e002      	b.n	8003eac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ea6:	bf00      	nop
 8003ea8:	e000      	b.n	8003eac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003eaa:	bf00      	nop
    }

    if(status == HAL_OK)
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d10d      	bne.n	8003ece <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003eb2:	4b3f      	ldr	r3, [pc, #252]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6819      	ldr	r1, [r3, #0]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	430b      	orrs	r3, r1
 8003ec8:	4939      	ldr	r1, [pc, #228]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ece:	7bfb      	ldrb	r3, [r7, #15]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d167      	bne.n	8003fa4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003ed4:	4b36      	ldr	r3, [pc, #216]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a35      	ldr	r2, [pc, #212]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ede:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ee0:	f7fe fa2a 	bl	8002338 <HAL_GetTick>
 8003ee4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ee6:	e009      	b.n	8003efc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ee8:	f7fe fa26 	bl	8002338 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d902      	bls.n	8003efc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	73fb      	strb	r3, [r7, #15]
        break;
 8003efa:	e005      	b.n	8003f08 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003efc:	4b2c      	ldr	r3, [pc, #176]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d1ef      	bne.n	8003ee8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f08:	7bfb      	ldrb	r3, [r7, #15]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d14a      	bne.n	8003fa4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d111      	bne.n	8003f38 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f14:	4b26      	ldr	r3, [pc, #152]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f16:	695b      	ldr	r3, [r3, #20]
 8003f18:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003f1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	6892      	ldr	r2, [r2, #8]
 8003f24:	0211      	lsls	r1, r2, #8
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	68d2      	ldr	r2, [r2, #12]
 8003f2a:	0912      	lsrs	r2, r2, #4
 8003f2c:	0452      	lsls	r2, r2, #17
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	491f      	ldr	r1, [pc, #124]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	614b      	str	r3, [r1, #20]
 8003f36:	e011      	b.n	8003f5c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f38:	4b1d      	ldr	r3, [pc, #116]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f3a:	695b      	ldr	r3, [r3, #20]
 8003f3c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003f40:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	6892      	ldr	r2, [r2, #8]
 8003f48:	0211      	lsls	r1, r2, #8
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	6912      	ldr	r2, [r2, #16]
 8003f4e:	0852      	lsrs	r2, r2, #1
 8003f50:	3a01      	subs	r2, #1
 8003f52:	0652      	lsls	r2, r2, #25
 8003f54:	430a      	orrs	r2, r1
 8003f56:	4916      	ldr	r1, [pc, #88]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003f5c:	4b14      	ldr	r3, [pc, #80]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a13      	ldr	r2, [pc, #76]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f66:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f68:	f7fe f9e6 	bl	8002338 <HAL_GetTick>
 8003f6c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f6e:	e009      	b.n	8003f84 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f70:	f7fe f9e2 	bl	8002338 <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d902      	bls.n	8003f84 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	73fb      	strb	r3, [r7, #15]
          break;
 8003f82:	e005      	b.n	8003f90 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f84:	4b0a      	ldr	r3, [pc, #40]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d0ef      	beq.n	8003f70 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003f90:	7bfb      	ldrb	r3, [r7, #15]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d106      	bne.n	8003fa4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003f96:	4b06      	ldr	r3, [pc, #24]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f98:	695a      	ldr	r2, [r3, #20]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	695b      	ldr	r3, [r3, #20]
 8003f9e:	4904      	ldr	r1, [pc, #16]	@ (8003fb0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	40021000 	.word	0x40021000

08003fb4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d101      	bne.n	8003fc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e095      	b.n	80040f2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d108      	bne.n	8003fe0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fd6:	d009      	beq.n	8003fec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	61da      	str	r2, [r3, #28]
 8003fde:	e005      	b.n	8003fec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d106      	bne.n	800400c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f7fd fb68 	bl	80016dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2202      	movs	r2, #2
 8004010:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004022:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800402c:	d902      	bls.n	8004034 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800402e:	2300      	movs	r3, #0
 8004030:	60fb      	str	r3, [r7, #12]
 8004032:	e002      	b.n	800403a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004034:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004038:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004042:	d007      	beq.n	8004054 <HAL_SPI_Init+0xa0>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800404c:	d002      	beq.n	8004054 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004064:	431a      	orrs	r2, r3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	431a      	orrs	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	695b      	ldr	r3, [r3, #20]
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	431a      	orrs	r2, r3
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004082:	431a      	orrs	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	69db      	ldr	r3, [r3, #28]
 8004088:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800408c:	431a      	orrs	r2, r3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004096:	ea42 0103 	orr.w	r1, r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800409e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	430a      	orrs	r2, r1
 80040a8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	0c1b      	lsrs	r3, r3, #16
 80040b0:	f003 0204 	and.w	r2, r3, #4
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b8:	f003 0310 	and.w	r3, r3, #16
 80040bc:	431a      	orrs	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040c2:	f003 0308 	and.w	r3, r3, #8
 80040c6:	431a      	orrs	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80040d0:	ea42 0103 	orr.w	r1, r2, r3
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	430a      	orrs	r2, r1
 80040e0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}

080040fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040fa:	b580      	push	{r7, lr}
 80040fc:	b088      	sub	sp, #32
 80040fe:	af00      	add	r7, sp, #0
 8004100:	60f8      	str	r0, [r7, #12]
 8004102:	60b9      	str	r1, [r7, #8]
 8004104:	603b      	str	r3, [r7, #0]
 8004106:	4613      	mov	r3, r2
 8004108:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800410a:	f7fe f915 	bl	8002338 <HAL_GetTick>
 800410e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004110:	88fb      	ldrh	r3, [r7, #6]
 8004112:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800411a:	b2db      	uxtb	r3, r3
 800411c:	2b01      	cmp	r3, #1
 800411e:	d001      	beq.n	8004124 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004120:	2302      	movs	r3, #2
 8004122:	e15c      	b.n	80043de <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d002      	beq.n	8004130 <HAL_SPI_Transmit+0x36>
 800412a:	88fb      	ldrh	r3, [r7, #6]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d101      	bne.n	8004134 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e154      	b.n	80043de <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800413a:	2b01      	cmp	r3, #1
 800413c:	d101      	bne.n	8004142 <HAL_SPI_Transmit+0x48>
 800413e:	2302      	movs	r3, #2
 8004140:	e14d      	b.n	80043de <HAL_SPI_Transmit+0x2e4>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2203      	movs	r2, #3
 800414e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	68ba      	ldr	r2, [r7, #8]
 800415c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	88fa      	ldrh	r2, [r7, #6]
 8004162:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	88fa      	ldrh	r2, [r7, #6]
 8004168:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004194:	d10f      	bne.n	80041b6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80041b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c0:	2b40      	cmp	r3, #64	@ 0x40
 80041c2:	d007      	beq.n	80041d4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80041d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80041dc:	d952      	bls.n	8004284 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d002      	beq.n	80041ec <HAL_SPI_Transmit+0xf2>
 80041e6:	8b7b      	ldrh	r3, [r7, #26]
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d145      	bne.n	8004278 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f0:	881a      	ldrh	r2, [r3, #0]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041fc:	1c9a      	adds	r2, r3, #2
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004206:	b29b      	uxth	r3, r3
 8004208:	3b01      	subs	r3, #1
 800420a:	b29a      	uxth	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004210:	e032      	b.n	8004278 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	f003 0302 	and.w	r3, r3, #2
 800421c:	2b02      	cmp	r3, #2
 800421e:	d112      	bne.n	8004246 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004224:	881a      	ldrh	r2, [r3, #0]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004230:	1c9a      	adds	r2, r3, #2
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800423a:	b29b      	uxth	r3, r3
 800423c:	3b01      	subs	r3, #1
 800423e:	b29a      	uxth	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004244:	e018      	b.n	8004278 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004246:	f7fe f877 	bl	8002338 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	683a      	ldr	r2, [r7, #0]
 8004252:	429a      	cmp	r2, r3
 8004254:	d803      	bhi.n	800425e <HAL_SPI_Transmit+0x164>
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800425c:	d102      	bne.n	8004264 <HAL_SPI_Transmit+0x16a>
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d109      	bne.n	8004278 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e0b2      	b.n	80043de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800427c:	b29b      	uxth	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1c7      	bne.n	8004212 <HAL_SPI_Transmit+0x118>
 8004282:	e083      	b.n	800438c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d002      	beq.n	8004292 <HAL_SPI_Transmit+0x198>
 800428c:	8b7b      	ldrh	r3, [r7, #26]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d177      	bne.n	8004382 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004296:	b29b      	uxth	r3, r3
 8004298:	2b01      	cmp	r3, #1
 800429a:	d912      	bls.n	80042c2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a0:	881a      	ldrh	r2, [r3, #0]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ac:	1c9a      	adds	r2, r3, #2
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	3b02      	subs	r3, #2
 80042ba:	b29a      	uxth	r2, r3
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042c0:	e05f      	b.n	8004382 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	330c      	adds	r3, #12
 80042cc:	7812      	ldrb	r2, [r2, #0]
 80042ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d4:	1c5a      	adds	r2, r3, #1
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042de:	b29b      	uxth	r3, r3
 80042e0:	3b01      	subs	r3, #1
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80042e8:	e04b      	b.n	8004382 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d12b      	bne.n	8004350 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d912      	bls.n	8004328 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004306:	881a      	ldrh	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004312:	1c9a      	adds	r2, r3, #2
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800431c:	b29b      	uxth	r3, r3
 800431e:	3b02      	subs	r3, #2
 8004320:	b29a      	uxth	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004326:	e02c      	b.n	8004382 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	330c      	adds	r3, #12
 8004332:	7812      	ldrb	r2, [r2, #0]
 8004334:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800433a:	1c5a      	adds	r2, r3, #1
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004344:	b29b      	uxth	r3, r3
 8004346:	3b01      	subs	r3, #1
 8004348:	b29a      	uxth	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800434e:	e018      	b.n	8004382 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004350:	f7fd fff2 	bl	8002338 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	683a      	ldr	r2, [r7, #0]
 800435c:	429a      	cmp	r2, r3
 800435e:	d803      	bhi.n	8004368 <HAL_SPI_Transmit+0x26e>
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004366:	d102      	bne.n	800436e <HAL_SPI_Transmit+0x274>
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d109      	bne.n	8004382 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2201      	movs	r2, #1
 8004372:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2200      	movs	r2, #0
 800437a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e02d      	b.n	80043de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004386:	b29b      	uxth	r3, r3
 8004388:	2b00      	cmp	r3, #0
 800438a:	d1ae      	bne.n	80042ea <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800438c:	69fa      	ldr	r2, [r7, #28]
 800438e:	6839      	ldr	r1, [r7, #0]
 8004390:	68f8      	ldr	r0, [r7, #12]
 8004392:	f000 f947 	bl	8004624 <SPI_EndRxTxTransaction>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d002      	beq.n	80043a2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2220      	movs	r2, #32
 80043a0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d10a      	bne.n	80043c0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80043aa:	2300      	movs	r3, #0
 80043ac:	617b      	str	r3, [r7, #20]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	617b      	str	r3, [r7, #20]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	617b      	str	r3, [r7, #20]
 80043be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d001      	beq.n	80043dc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e000      	b.n	80043de <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80043dc:	2300      	movs	r3, #0
  }
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3720      	adds	r7, #32
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
	...

080043e8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b088      	sub	sp, #32
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	603b      	str	r3, [r7, #0]
 80043f4:	4613      	mov	r3, r2
 80043f6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80043f8:	f7fd ff9e 	bl	8002338 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004400:	1a9b      	subs	r3, r3, r2
 8004402:	683a      	ldr	r2, [r7, #0]
 8004404:	4413      	add	r3, r2
 8004406:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004408:	f7fd ff96 	bl	8002338 <HAL_GetTick>
 800440c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800440e:	4b39      	ldr	r3, [pc, #228]	@ (80044f4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	015b      	lsls	r3, r3, #5
 8004414:	0d1b      	lsrs	r3, r3, #20
 8004416:	69fa      	ldr	r2, [r7, #28]
 8004418:	fb02 f303 	mul.w	r3, r2, r3
 800441c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800441e:	e054      	b.n	80044ca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004426:	d050      	beq.n	80044ca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004428:	f7fd ff86 	bl	8002338 <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	69fa      	ldr	r2, [r7, #28]
 8004434:	429a      	cmp	r2, r3
 8004436:	d902      	bls.n	800443e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d13d      	bne.n	80044ba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	685a      	ldr	r2, [r3, #4]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800444c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004456:	d111      	bne.n	800447c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004460:	d004      	beq.n	800446c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800446a:	d107      	bne.n	800447c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800447a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004480:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004484:	d10f      	bne.n	80044a6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004494:	601a      	str	r2, [r3, #0]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80044a4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2201      	movs	r2, #1
 80044aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e017      	b.n	80044ea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d101      	bne.n	80044c4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80044c0:	2300      	movs	r3, #0
 80044c2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	3b01      	subs	r3, #1
 80044c8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	689a      	ldr	r2, [r3, #8]
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	4013      	ands	r3, r2
 80044d4:	68ba      	ldr	r2, [r7, #8]
 80044d6:	429a      	cmp	r2, r3
 80044d8:	bf0c      	ite	eq
 80044da:	2301      	moveq	r3, #1
 80044dc:	2300      	movne	r3, #0
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	461a      	mov	r2, r3
 80044e2:	79fb      	ldrb	r3, [r7, #7]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d19b      	bne.n	8004420 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3720      	adds	r7, #32
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	20000000 	.word	0x20000000

080044f8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b08a      	sub	sp, #40	@ 0x28
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
 8004504:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004506:	2300      	movs	r3, #0
 8004508:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800450a:	f7fd ff15 	bl	8002338 <HAL_GetTick>
 800450e:	4602      	mov	r2, r0
 8004510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004512:	1a9b      	subs	r3, r3, r2
 8004514:	683a      	ldr	r2, [r7, #0]
 8004516:	4413      	add	r3, r2
 8004518:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800451a:	f7fd ff0d 	bl	8002338 <HAL_GetTick>
 800451e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	330c      	adds	r3, #12
 8004526:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004528:	4b3d      	ldr	r3, [pc, #244]	@ (8004620 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	4613      	mov	r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	4413      	add	r3, r2
 8004532:	00da      	lsls	r2, r3, #3
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	0d1b      	lsrs	r3, r3, #20
 8004538:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800453a:	fb02 f303 	mul.w	r3, r2, r3
 800453e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004540:	e060      	b.n	8004604 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004548:	d107      	bne.n	800455a <SPI_WaitFifoStateUntilTimeout+0x62>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d104      	bne.n	800455a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004550:	69fb      	ldr	r3, [r7, #28]
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	b2db      	uxtb	r3, r3
 8004556:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004558:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004560:	d050      	beq.n	8004604 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004562:	f7fd fee9 	bl	8002338 <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	6a3b      	ldr	r3, [r7, #32]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800456e:	429a      	cmp	r2, r3
 8004570:	d902      	bls.n	8004578 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004574:	2b00      	cmp	r3, #0
 8004576:	d13d      	bne.n	80045f4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004586:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004590:	d111      	bne.n	80045b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800459a:	d004      	beq.n	80045a6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045a4:	d107      	bne.n	80045b6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045b4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045be:	d10f      	bne.n	80045e0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045ce:	601a      	str	r2, [r3, #0]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80045de:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2200      	movs	r2, #0
 80045ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e010      	b.n	8004616 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80045f4:	69bb      	ldr	r3, [r7, #24]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80045fa:	2300      	movs	r3, #0
 80045fc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	3b01      	subs	r3, #1
 8004602:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	689a      	ldr	r2, [r3, #8]
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	4013      	ands	r3, r2
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	429a      	cmp	r2, r3
 8004612:	d196      	bne.n	8004542 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3728      	adds	r7, #40	@ 0x28
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	20000000 	.word	0x20000000

08004624 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af02      	add	r7, sp, #8
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	9300      	str	r3, [sp, #0]
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	2200      	movs	r2, #0
 8004638:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800463c:	68f8      	ldr	r0, [r7, #12]
 800463e:	f7ff ff5b 	bl	80044f8 <SPI_WaitFifoStateUntilTimeout>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d007      	beq.n	8004658 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800464c:	f043 0220 	orr.w	r2, r3, #32
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e027      	b.n	80046a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	9300      	str	r3, [sp, #0]
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	2200      	movs	r2, #0
 8004660:	2180      	movs	r1, #128	@ 0x80
 8004662:	68f8      	ldr	r0, [r7, #12]
 8004664:	f7ff fec0 	bl	80043e8 <SPI_WaitFlagStateUntilTimeout>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	d007      	beq.n	800467e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004672:	f043 0220 	orr.w	r2, r3, #32
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e014      	b.n	80046a8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	9300      	str	r3, [sp, #0]
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	2200      	movs	r2, #0
 8004686:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800468a:	68f8      	ldr	r0, [r7, #12]
 800468c:	f7ff ff34 	bl	80044f8 <SPI_WaitFifoStateUntilTimeout>
 8004690:	4603      	mov	r3, r0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d007      	beq.n	80046a6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800469a:	f043 0220 	orr.w	r2, r3, #32
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e000      	b.n	80046a8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80046a6:	2300      	movs	r3, #0
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3710      	adds	r7, #16
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}

080046b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d101      	bne.n	80046c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e049      	b.n	8004756 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d106      	bne.n	80046dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 f841 	bl	800475e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2202      	movs	r2, #2
 80046e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	3304      	adds	r3, #4
 80046ec:	4619      	mov	r1, r3
 80046ee:	4610      	mov	r0, r2
 80046f0:	f000 f9e0 	bl	8004ab4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004754:	2300      	movs	r3, #0
}
 8004756:	4618      	mov	r0, r3
 8004758:	3708      	adds	r7, #8
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}

0800475e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800475e:	b480      	push	{r7}
 8004760:	b083      	sub	sp, #12
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004766:	bf00      	nop
 8004768:	370c      	adds	r7, #12
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr
	...

08004774 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004774:	b480      	push	{r7}
 8004776:	b085      	sub	sp, #20
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b01      	cmp	r3, #1
 8004786:	d001      	beq.n	800478c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e04f      	b.n	800482c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2202      	movs	r2, #2
 8004790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68da      	ldr	r2, [r3, #12]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f042 0201 	orr.w	r2, r2, #1
 80047a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a23      	ldr	r2, [pc, #140]	@ (8004838 <HAL_TIM_Base_Start_IT+0xc4>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d01d      	beq.n	80047ea <HAL_TIM_Base_Start_IT+0x76>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047b6:	d018      	beq.n	80047ea <HAL_TIM_Base_Start_IT+0x76>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a1f      	ldr	r2, [pc, #124]	@ (800483c <HAL_TIM_Base_Start_IT+0xc8>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d013      	beq.n	80047ea <HAL_TIM_Base_Start_IT+0x76>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a1e      	ldr	r2, [pc, #120]	@ (8004840 <HAL_TIM_Base_Start_IT+0xcc>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d00e      	beq.n	80047ea <HAL_TIM_Base_Start_IT+0x76>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a1c      	ldr	r2, [pc, #112]	@ (8004844 <HAL_TIM_Base_Start_IT+0xd0>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d009      	beq.n	80047ea <HAL_TIM_Base_Start_IT+0x76>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a1b      	ldr	r2, [pc, #108]	@ (8004848 <HAL_TIM_Base_Start_IT+0xd4>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d004      	beq.n	80047ea <HAL_TIM_Base_Start_IT+0x76>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a19      	ldr	r2, [pc, #100]	@ (800484c <HAL_TIM_Base_Start_IT+0xd8>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d115      	bne.n	8004816 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	689a      	ldr	r2, [r3, #8]
 80047f0:	4b17      	ldr	r3, [pc, #92]	@ (8004850 <HAL_TIM_Base_Start_IT+0xdc>)
 80047f2:	4013      	ands	r3, r2
 80047f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2b06      	cmp	r3, #6
 80047fa:	d015      	beq.n	8004828 <HAL_TIM_Base_Start_IT+0xb4>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004802:	d011      	beq.n	8004828 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f042 0201 	orr.w	r2, r2, #1
 8004812:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004814:	e008      	b.n	8004828 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f042 0201 	orr.w	r2, r2, #1
 8004824:	601a      	str	r2, [r3, #0]
 8004826:	e000      	b.n	800482a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004828:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800482a:	2300      	movs	r3, #0
}
 800482c:	4618      	mov	r0, r3
 800482e:	3714      	adds	r7, #20
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr
 8004838:	40012c00 	.word	0x40012c00
 800483c:	40000400 	.word	0x40000400
 8004840:	40000800 	.word	0x40000800
 8004844:	40000c00 	.word	0x40000c00
 8004848:	40013400 	.word	0x40013400
 800484c:	40014000 	.word	0x40014000
 8004850:	00010007 	.word	0x00010007

08004854 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	2b00      	cmp	r3, #0
 8004874:	d020      	beq.n	80048b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f003 0302 	and.w	r3, r3, #2
 800487c:	2b00      	cmp	r3, #0
 800487e:	d01b      	beq.n	80048b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f06f 0202 	mvn.w	r2, #2
 8004888:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2201      	movs	r2, #1
 800488e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	f003 0303 	and.w	r3, r3, #3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d003      	beq.n	80048a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f000 f8e9 	bl	8004a76 <HAL_TIM_IC_CaptureCallback>
 80048a4:	e005      	b.n	80048b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 f8db 	bl	8004a62 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 f8ec 	bl	8004a8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	f003 0304 	and.w	r3, r3, #4
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d020      	beq.n	8004904 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f003 0304 	and.w	r3, r3, #4
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d01b      	beq.n	8004904 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f06f 0204 	mvn.w	r2, #4
 80048d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2202      	movs	r2, #2
 80048da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	699b      	ldr	r3, [r3, #24]
 80048e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d003      	beq.n	80048f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 f8c3 	bl	8004a76 <HAL_TIM_IC_CaptureCallback>
 80048f0:	e005      	b.n	80048fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 f8b5 	bl	8004a62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f000 f8c6 	bl	8004a8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	f003 0308 	and.w	r3, r3, #8
 800490a:	2b00      	cmp	r3, #0
 800490c:	d020      	beq.n	8004950 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f003 0308 	and.w	r3, r3, #8
 8004914:	2b00      	cmp	r3, #0
 8004916:	d01b      	beq.n	8004950 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f06f 0208 	mvn.w	r2, #8
 8004920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2204      	movs	r2, #4
 8004926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	69db      	ldr	r3, [r3, #28]
 800492e:	f003 0303 	and.w	r3, r3, #3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d003      	beq.n	800493e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f000 f89d 	bl	8004a76 <HAL_TIM_IC_CaptureCallback>
 800493c:	e005      	b.n	800494a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f000 f88f 	bl	8004a62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f000 f8a0 	bl	8004a8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	f003 0310 	and.w	r3, r3, #16
 8004956:	2b00      	cmp	r3, #0
 8004958:	d020      	beq.n	800499c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f003 0310 	and.w	r3, r3, #16
 8004960:	2b00      	cmp	r3, #0
 8004962:	d01b      	beq.n	800499c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f06f 0210 	mvn.w	r2, #16
 800496c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2208      	movs	r2, #8
 8004972:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	69db      	ldr	r3, [r3, #28]
 800497a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800497e:	2b00      	cmp	r3, #0
 8004980:	d003      	beq.n	800498a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f000 f877 	bl	8004a76 <HAL_TIM_IC_CaptureCallback>
 8004988:	e005      	b.n	8004996 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 f869 	bl	8004a62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 f87a 	bl	8004a8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00c      	beq.n	80049c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f003 0301 	and.w	r3, r3, #1
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d007      	beq.n	80049c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f06f 0201 	mvn.w	r2, #1
 80049b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f7fc fcbc 	bl	8001338 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d104      	bne.n	80049d4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00c      	beq.n	80049ee <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d007      	beq.n	80049ee <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80049e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 f913 	bl	8004c14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d00c      	beq.n	8004a12 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d007      	beq.n	8004a12 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004a0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f000 f90b 	bl	8004c28 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d00c      	beq.n	8004a36 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d007      	beq.n	8004a36 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004a2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 f834 	bl	8004a9e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	f003 0320 	and.w	r3, r3, #32
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d00c      	beq.n	8004a5a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f003 0320 	and.w	r3, r3, #32
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d007      	beq.n	8004a5a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f06f 0220 	mvn.w	r2, #32
 8004a52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f000 f8d3 	bl	8004c00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a5a:	bf00      	nop
 8004a5c:	3710      	adds	r7, #16
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a62:	b480      	push	{r7}
 8004a64:	b083      	sub	sp, #12
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a6a:	bf00      	nop
 8004a6c:	370c      	adds	r7, #12
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr

08004a76 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a76:	b480      	push	{r7}
 8004a78:	b083      	sub	sp, #12
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a7e:	bf00      	nop
 8004a80:	370c      	adds	r7, #12
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr

08004a8a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b083      	sub	sp, #12
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr

08004a9e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	b083      	sub	sp, #12
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004aa6:	bf00      	nop
 8004aa8:	370c      	adds	r7, #12
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr
	...

08004ab4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4a46      	ldr	r2, [pc, #280]	@ (8004be0 <TIM_Base_SetConfig+0x12c>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d013      	beq.n	8004af4 <TIM_Base_SetConfig+0x40>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ad2:	d00f      	beq.n	8004af4 <TIM_Base_SetConfig+0x40>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a43      	ldr	r2, [pc, #268]	@ (8004be4 <TIM_Base_SetConfig+0x130>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d00b      	beq.n	8004af4 <TIM_Base_SetConfig+0x40>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a42      	ldr	r2, [pc, #264]	@ (8004be8 <TIM_Base_SetConfig+0x134>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d007      	beq.n	8004af4 <TIM_Base_SetConfig+0x40>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a41      	ldr	r2, [pc, #260]	@ (8004bec <TIM_Base_SetConfig+0x138>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d003      	beq.n	8004af4 <TIM_Base_SetConfig+0x40>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a40      	ldr	r2, [pc, #256]	@ (8004bf0 <TIM_Base_SetConfig+0x13c>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d108      	bne.n	8004b06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004afa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a35      	ldr	r2, [pc, #212]	@ (8004be0 <TIM_Base_SetConfig+0x12c>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d01f      	beq.n	8004b4e <TIM_Base_SetConfig+0x9a>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b14:	d01b      	beq.n	8004b4e <TIM_Base_SetConfig+0x9a>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a32      	ldr	r2, [pc, #200]	@ (8004be4 <TIM_Base_SetConfig+0x130>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d017      	beq.n	8004b4e <TIM_Base_SetConfig+0x9a>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a31      	ldr	r2, [pc, #196]	@ (8004be8 <TIM_Base_SetConfig+0x134>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d013      	beq.n	8004b4e <TIM_Base_SetConfig+0x9a>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a30      	ldr	r2, [pc, #192]	@ (8004bec <TIM_Base_SetConfig+0x138>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d00f      	beq.n	8004b4e <TIM_Base_SetConfig+0x9a>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a2f      	ldr	r2, [pc, #188]	@ (8004bf0 <TIM_Base_SetConfig+0x13c>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d00b      	beq.n	8004b4e <TIM_Base_SetConfig+0x9a>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a2e      	ldr	r2, [pc, #184]	@ (8004bf4 <TIM_Base_SetConfig+0x140>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d007      	beq.n	8004b4e <TIM_Base_SetConfig+0x9a>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a2d      	ldr	r2, [pc, #180]	@ (8004bf8 <TIM_Base_SetConfig+0x144>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d003      	beq.n	8004b4e <TIM_Base_SetConfig+0x9a>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a2c      	ldr	r2, [pc, #176]	@ (8004bfc <TIM_Base_SetConfig+0x148>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d108      	bne.n	8004b60 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	68fa      	ldr	r2, [r7, #12]
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68fa      	ldr	r2, [r7, #12]
 8004b72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	689a      	ldr	r2, [r3, #8]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a16      	ldr	r2, [pc, #88]	@ (8004be0 <TIM_Base_SetConfig+0x12c>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d00f      	beq.n	8004bac <TIM_Base_SetConfig+0xf8>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a18      	ldr	r2, [pc, #96]	@ (8004bf0 <TIM_Base_SetConfig+0x13c>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d00b      	beq.n	8004bac <TIM_Base_SetConfig+0xf8>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a17      	ldr	r2, [pc, #92]	@ (8004bf4 <TIM_Base_SetConfig+0x140>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d007      	beq.n	8004bac <TIM_Base_SetConfig+0xf8>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a16      	ldr	r2, [pc, #88]	@ (8004bf8 <TIM_Base_SetConfig+0x144>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d003      	beq.n	8004bac <TIM_Base_SetConfig+0xf8>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a15      	ldr	r2, [pc, #84]	@ (8004bfc <TIM_Base_SetConfig+0x148>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d103      	bne.n	8004bb4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	691a      	ldr	r2, [r3, #16]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	691b      	ldr	r3, [r3, #16]
 8004bbe:	f003 0301 	and.w	r3, r3, #1
 8004bc2:	2b01      	cmp	r3, #1
 8004bc4:	d105      	bne.n	8004bd2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	f023 0201 	bic.w	r2, r3, #1
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	611a      	str	r2, [r3, #16]
  }
}
 8004bd2:	bf00      	nop
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	40012c00 	.word	0x40012c00
 8004be4:	40000400 	.word	0x40000400
 8004be8:	40000800 	.word	0x40000800
 8004bec:	40000c00 	.word	0x40000c00
 8004bf0:	40013400 	.word	0x40013400
 8004bf4:	40014000 	.word	0x40014000
 8004bf8:	40014400 	.word	0x40014400
 8004bfc:	40014800 	.word	0x40014800

08004c00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c08:	bf00      	nop
 8004c0a:	370c      	adds	r7, #12
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr

08004c28 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b082      	sub	sp, #8
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e040      	b.n	8004cd0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d106      	bne.n	8004c64 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f7fd fab0 	bl	80021c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2224      	movs	r2, #36	@ 0x24
 8004c68:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f022 0201 	bic.w	r2, r2, #1
 8004c78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d002      	beq.n	8004c88 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 fae0 	bl	8005248 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f000 f825 	bl	8004cd8 <UART_SetConfig>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d101      	bne.n	8004c98 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e01b      	b.n	8004cd0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	685a      	ldr	r2, [r3, #4]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ca6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	689a      	ldr	r2, [r3, #8]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004cb6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f042 0201 	orr.w	r2, r2, #1
 8004cc6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 fb5f 	bl	800538c <UART_CheckIdleState>
 8004cce:	4603      	mov	r3, r0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3708      	adds	r7, #8
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cdc:	b08a      	sub	sp, #40	@ 0x28
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	431a      	orrs	r2, r3
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	695b      	ldr	r3, [r3, #20]
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	69db      	ldr	r3, [r3, #28]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	4ba4      	ldr	r3, [pc, #656]	@ (8004f98 <UART_SetConfig+0x2c0>)
 8004d08:	4013      	ands	r3, r2
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	6812      	ldr	r2, [r2, #0]
 8004d0e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004d10:	430b      	orrs	r3, r1
 8004d12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	68da      	ldr	r2, [r3, #12]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	430a      	orrs	r2, r1
 8004d28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	699b      	ldr	r3, [r3, #24]
 8004d2e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a99      	ldr	r2, [pc, #612]	@ (8004f9c <UART_SetConfig+0x2c4>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d004      	beq.n	8004d44 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
 8004d3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d40:	4313      	orrs	r3, r2
 8004d42:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d54:	430a      	orrs	r2, r1
 8004d56:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a90      	ldr	r2, [pc, #576]	@ (8004fa0 <UART_SetConfig+0x2c8>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d126      	bne.n	8004db0 <UART_SetConfig+0xd8>
 8004d62:	4b90      	ldr	r3, [pc, #576]	@ (8004fa4 <UART_SetConfig+0x2cc>)
 8004d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d68:	f003 0303 	and.w	r3, r3, #3
 8004d6c:	2b03      	cmp	r3, #3
 8004d6e:	d81b      	bhi.n	8004da8 <UART_SetConfig+0xd0>
 8004d70:	a201      	add	r2, pc, #4	@ (adr r2, 8004d78 <UART_SetConfig+0xa0>)
 8004d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d76:	bf00      	nop
 8004d78:	08004d89 	.word	0x08004d89
 8004d7c:	08004d99 	.word	0x08004d99
 8004d80:	08004d91 	.word	0x08004d91
 8004d84:	08004da1 	.word	0x08004da1
 8004d88:	2301      	movs	r3, #1
 8004d8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d8e:	e116      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004d90:	2302      	movs	r3, #2
 8004d92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d96:	e112      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004d98:	2304      	movs	r3, #4
 8004d9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d9e:	e10e      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004da0:	2308      	movs	r3, #8
 8004da2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004da6:	e10a      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004da8:	2310      	movs	r3, #16
 8004daa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dae:	e106      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a7c      	ldr	r2, [pc, #496]	@ (8004fa8 <UART_SetConfig+0x2d0>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d138      	bne.n	8004e2c <UART_SetConfig+0x154>
 8004dba:	4b7a      	ldr	r3, [pc, #488]	@ (8004fa4 <UART_SetConfig+0x2cc>)
 8004dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dc0:	f003 030c 	and.w	r3, r3, #12
 8004dc4:	2b0c      	cmp	r3, #12
 8004dc6:	d82d      	bhi.n	8004e24 <UART_SetConfig+0x14c>
 8004dc8:	a201      	add	r2, pc, #4	@ (adr r2, 8004dd0 <UART_SetConfig+0xf8>)
 8004dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dce:	bf00      	nop
 8004dd0:	08004e05 	.word	0x08004e05
 8004dd4:	08004e25 	.word	0x08004e25
 8004dd8:	08004e25 	.word	0x08004e25
 8004ddc:	08004e25 	.word	0x08004e25
 8004de0:	08004e15 	.word	0x08004e15
 8004de4:	08004e25 	.word	0x08004e25
 8004de8:	08004e25 	.word	0x08004e25
 8004dec:	08004e25 	.word	0x08004e25
 8004df0:	08004e0d 	.word	0x08004e0d
 8004df4:	08004e25 	.word	0x08004e25
 8004df8:	08004e25 	.word	0x08004e25
 8004dfc:	08004e25 	.word	0x08004e25
 8004e00:	08004e1d 	.word	0x08004e1d
 8004e04:	2300      	movs	r3, #0
 8004e06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e0a:	e0d8      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004e0c:	2302      	movs	r3, #2
 8004e0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e12:	e0d4      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004e14:	2304      	movs	r3, #4
 8004e16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e1a:	e0d0      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004e1c:	2308      	movs	r3, #8
 8004e1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e22:	e0cc      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004e24:	2310      	movs	r3, #16
 8004e26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e2a:	e0c8      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a5e      	ldr	r2, [pc, #376]	@ (8004fac <UART_SetConfig+0x2d4>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d125      	bne.n	8004e82 <UART_SetConfig+0x1aa>
 8004e36:	4b5b      	ldr	r3, [pc, #364]	@ (8004fa4 <UART_SetConfig+0x2cc>)
 8004e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e3c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004e40:	2b30      	cmp	r3, #48	@ 0x30
 8004e42:	d016      	beq.n	8004e72 <UART_SetConfig+0x19a>
 8004e44:	2b30      	cmp	r3, #48	@ 0x30
 8004e46:	d818      	bhi.n	8004e7a <UART_SetConfig+0x1a2>
 8004e48:	2b20      	cmp	r3, #32
 8004e4a:	d00a      	beq.n	8004e62 <UART_SetConfig+0x18a>
 8004e4c:	2b20      	cmp	r3, #32
 8004e4e:	d814      	bhi.n	8004e7a <UART_SetConfig+0x1a2>
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d002      	beq.n	8004e5a <UART_SetConfig+0x182>
 8004e54:	2b10      	cmp	r3, #16
 8004e56:	d008      	beq.n	8004e6a <UART_SetConfig+0x192>
 8004e58:	e00f      	b.n	8004e7a <UART_SetConfig+0x1a2>
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e60:	e0ad      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004e62:	2302      	movs	r3, #2
 8004e64:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e68:	e0a9      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004e6a:	2304      	movs	r3, #4
 8004e6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e70:	e0a5      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004e72:	2308      	movs	r3, #8
 8004e74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e78:	e0a1      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004e7a:	2310      	movs	r3, #16
 8004e7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e80:	e09d      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a4a      	ldr	r2, [pc, #296]	@ (8004fb0 <UART_SetConfig+0x2d8>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d125      	bne.n	8004ed8 <UART_SetConfig+0x200>
 8004e8c:	4b45      	ldr	r3, [pc, #276]	@ (8004fa4 <UART_SetConfig+0x2cc>)
 8004e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e92:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004e96:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e98:	d016      	beq.n	8004ec8 <UART_SetConfig+0x1f0>
 8004e9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e9c:	d818      	bhi.n	8004ed0 <UART_SetConfig+0x1f8>
 8004e9e:	2b80      	cmp	r3, #128	@ 0x80
 8004ea0:	d00a      	beq.n	8004eb8 <UART_SetConfig+0x1e0>
 8004ea2:	2b80      	cmp	r3, #128	@ 0x80
 8004ea4:	d814      	bhi.n	8004ed0 <UART_SetConfig+0x1f8>
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d002      	beq.n	8004eb0 <UART_SetConfig+0x1d8>
 8004eaa:	2b40      	cmp	r3, #64	@ 0x40
 8004eac:	d008      	beq.n	8004ec0 <UART_SetConfig+0x1e8>
 8004eae:	e00f      	b.n	8004ed0 <UART_SetConfig+0x1f8>
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004eb6:	e082      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004eb8:	2302      	movs	r3, #2
 8004eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ebe:	e07e      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004ec0:	2304      	movs	r3, #4
 8004ec2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ec6:	e07a      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004ec8:	2308      	movs	r3, #8
 8004eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ece:	e076      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004ed0:	2310      	movs	r3, #16
 8004ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ed6:	e072      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a35      	ldr	r2, [pc, #212]	@ (8004fb4 <UART_SetConfig+0x2dc>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d12a      	bne.n	8004f38 <UART_SetConfig+0x260>
 8004ee2:	4b30      	ldr	r3, [pc, #192]	@ (8004fa4 <UART_SetConfig+0x2cc>)
 8004ee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ee8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ef0:	d01a      	beq.n	8004f28 <UART_SetConfig+0x250>
 8004ef2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ef6:	d81b      	bhi.n	8004f30 <UART_SetConfig+0x258>
 8004ef8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004efc:	d00c      	beq.n	8004f18 <UART_SetConfig+0x240>
 8004efe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f02:	d815      	bhi.n	8004f30 <UART_SetConfig+0x258>
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d003      	beq.n	8004f10 <UART_SetConfig+0x238>
 8004f08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f0c:	d008      	beq.n	8004f20 <UART_SetConfig+0x248>
 8004f0e:	e00f      	b.n	8004f30 <UART_SetConfig+0x258>
 8004f10:	2300      	movs	r3, #0
 8004f12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f16:	e052      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004f18:	2302      	movs	r3, #2
 8004f1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f1e:	e04e      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004f20:	2304      	movs	r3, #4
 8004f22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f26:	e04a      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004f28:	2308      	movs	r3, #8
 8004f2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f2e:	e046      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004f30:	2310      	movs	r3, #16
 8004f32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f36:	e042      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a17      	ldr	r2, [pc, #92]	@ (8004f9c <UART_SetConfig+0x2c4>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d13a      	bne.n	8004fb8 <UART_SetConfig+0x2e0>
 8004f42:	4b18      	ldr	r3, [pc, #96]	@ (8004fa4 <UART_SetConfig+0x2cc>)
 8004f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f48:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004f4c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f50:	d01a      	beq.n	8004f88 <UART_SetConfig+0x2b0>
 8004f52:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f56:	d81b      	bhi.n	8004f90 <UART_SetConfig+0x2b8>
 8004f58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f5c:	d00c      	beq.n	8004f78 <UART_SetConfig+0x2a0>
 8004f5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f62:	d815      	bhi.n	8004f90 <UART_SetConfig+0x2b8>
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d003      	beq.n	8004f70 <UART_SetConfig+0x298>
 8004f68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f6c:	d008      	beq.n	8004f80 <UART_SetConfig+0x2a8>
 8004f6e:	e00f      	b.n	8004f90 <UART_SetConfig+0x2b8>
 8004f70:	2300      	movs	r3, #0
 8004f72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f76:	e022      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004f78:	2302      	movs	r3, #2
 8004f7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f7e:	e01e      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004f80:	2304      	movs	r3, #4
 8004f82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f86:	e01a      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004f88:	2308      	movs	r3, #8
 8004f8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f8e:	e016      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004f90:	2310      	movs	r3, #16
 8004f92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f96:	e012      	b.n	8004fbe <UART_SetConfig+0x2e6>
 8004f98:	efff69f3 	.word	0xefff69f3
 8004f9c:	40008000 	.word	0x40008000
 8004fa0:	40013800 	.word	0x40013800
 8004fa4:	40021000 	.word	0x40021000
 8004fa8:	40004400 	.word	0x40004400
 8004fac:	40004800 	.word	0x40004800
 8004fb0:	40004c00 	.word	0x40004c00
 8004fb4:	40005000 	.word	0x40005000
 8004fb8:	2310      	movs	r3, #16
 8004fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a9f      	ldr	r2, [pc, #636]	@ (8005240 <UART_SetConfig+0x568>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d17a      	bne.n	80050be <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004fc8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004fcc:	2b08      	cmp	r3, #8
 8004fce:	d824      	bhi.n	800501a <UART_SetConfig+0x342>
 8004fd0:	a201      	add	r2, pc, #4	@ (adr r2, 8004fd8 <UART_SetConfig+0x300>)
 8004fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fd6:	bf00      	nop
 8004fd8:	08004ffd 	.word	0x08004ffd
 8004fdc:	0800501b 	.word	0x0800501b
 8004fe0:	08005005 	.word	0x08005005
 8004fe4:	0800501b 	.word	0x0800501b
 8004fe8:	0800500b 	.word	0x0800500b
 8004fec:	0800501b 	.word	0x0800501b
 8004ff0:	0800501b 	.word	0x0800501b
 8004ff4:	0800501b 	.word	0x0800501b
 8004ff8:	08005013 	.word	0x08005013
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ffc:	f7fe fa60 	bl	80034c0 <HAL_RCC_GetPCLK1Freq>
 8005000:	61f8      	str	r0, [r7, #28]
        break;
 8005002:	e010      	b.n	8005026 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005004:	4b8f      	ldr	r3, [pc, #572]	@ (8005244 <UART_SetConfig+0x56c>)
 8005006:	61fb      	str	r3, [r7, #28]
        break;
 8005008:	e00d      	b.n	8005026 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800500a:	f7fe f9c1 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 800500e:	61f8      	str	r0, [r7, #28]
        break;
 8005010:	e009      	b.n	8005026 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005012:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005016:	61fb      	str	r3, [r7, #28]
        break;
 8005018:	e005      	b.n	8005026 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800501a:	2300      	movs	r3, #0
 800501c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005024:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	2b00      	cmp	r3, #0
 800502a:	f000 80fb 	beq.w	8005224 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	4613      	mov	r3, r2
 8005034:	005b      	lsls	r3, r3, #1
 8005036:	4413      	add	r3, r2
 8005038:	69fa      	ldr	r2, [r7, #28]
 800503a:	429a      	cmp	r2, r3
 800503c:	d305      	bcc.n	800504a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005044:	69fa      	ldr	r2, [r7, #28]
 8005046:	429a      	cmp	r2, r3
 8005048:	d903      	bls.n	8005052 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005050:	e0e8      	b.n	8005224 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	2200      	movs	r2, #0
 8005056:	461c      	mov	r4, r3
 8005058:	4615      	mov	r5, r2
 800505a:	f04f 0200 	mov.w	r2, #0
 800505e:	f04f 0300 	mov.w	r3, #0
 8005062:	022b      	lsls	r3, r5, #8
 8005064:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005068:	0222      	lsls	r2, r4, #8
 800506a:	68f9      	ldr	r1, [r7, #12]
 800506c:	6849      	ldr	r1, [r1, #4]
 800506e:	0849      	lsrs	r1, r1, #1
 8005070:	2000      	movs	r0, #0
 8005072:	4688      	mov	r8, r1
 8005074:	4681      	mov	r9, r0
 8005076:	eb12 0a08 	adds.w	sl, r2, r8
 800507a:	eb43 0b09 	adc.w	fp, r3, r9
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	603b      	str	r3, [r7, #0]
 8005086:	607a      	str	r2, [r7, #4]
 8005088:	e9d7 2300 	ldrd	r2, r3, [r7]
 800508c:	4650      	mov	r0, sl
 800508e:	4659      	mov	r1, fp
 8005090:	f7fb f89e 	bl	80001d0 <__aeabi_uldivmod>
 8005094:	4602      	mov	r2, r0
 8005096:	460b      	mov	r3, r1
 8005098:	4613      	mov	r3, r2
 800509a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050a2:	d308      	bcc.n	80050b6 <UART_SetConfig+0x3de>
 80050a4:	69bb      	ldr	r3, [r7, #24]
 80050a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050aa:	d204      	bcs.n	80050b6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	60da      	str	r2, [r3, #12]
 80050b4:	e0b6      	b.n	8005224 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80050bc:	e0b2      	b.n	8005224 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	69db      	ldr	r3, [r3, #28]
 80050c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050c6:	d15e      	bne.n	8005186 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80050c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80050cc:	2b08      	cmp	r3, #8
 80050ce:	d828      	bhi.n	8005122 <UART_SetConfig+0x44a>
 80050d0:	a201      	add	r2, pc, #4	@ (adr r2, 80050d8 <UART_SetConfig+0x400>)
 80050d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d6:	bf00      	nop
 80050d8:	080050fd 	.word	0x080050fd
 80050dc:	08005105 	.word	0x08005105
 80050e0:	0800510d 	.word	0x0800510d
 80050e4:	08005123 	.word	0x08005123
 80050e8:	08005113 	.word	0x08005113
 80050ec:	08005123 	.word	0x08005123
 80050f0:	08005123 	.word	0x08005123
 80050f4:	08005123 	.word	0x08005123
 80050f8:	0800511b 	.word	0x0800511b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050fc:	f7fe f9e0 	bl	80034c0 <HAL_RCC_GetPCLK1Freq>
 8005100:	61f8      	str	r0, [r7, #28]
        break;
 8005102:	e014      	b.n	800512e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005104:	f7fe f9f2 	bl	80034ec <HAL_RCC_GetPCLK2Freq>
 8005108:	61f8      	str	r0, [r7, #28]
        break;
 800510a:	e010      	b.n	800512e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800510c:	4b4d      	ldr	r3, [pc, #308]	@ (8005244 <UART_SetConfig+0x56c>)
 800510e:	61fb      	str	r3, [r7, #28]
        break;
 8005110:	e00d      	b.n	800512e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005112:	f7fe f93d 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 8005116:	61f8      	str	r0, [r7, #28]
        break;
 8005118:	e009      	b.n	800512e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800511a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800511e:	61fb      	str	r3, [r7, #28]
        break;
 8005120:	e005      	b.n	800512e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005122:	2300      	movs	r3, #0
 8005124:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800512c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d077      	beq.n	8005224 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	005a      	lsls	r2, r3, #1
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	085b      	lsrs	r3, r3, #1
 800513e:	441a      	add	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	fbb2 f3f3 	udiv	r3, r2, r3
 8005148:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800514a:	69bb      	ldr	r3, [r7, #24]
 800514c:	2b0f      	cmp	r3, #15
 800514e:	d916      	bls.n	800517e <UART_SetConfig+0x4a6>
 8005150:	69bb      	ldr	r3, [r7, #24]
 8005152:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005156:	d212      	bcs.n	800517e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005158:	69bb      	ldr	r3, [r7, #24]
 800515a:	b29b      	uxth	r3, r3
 800515c:	f023 030f 	bic.w	r3, r3, #15
 8005160:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	085b      	lsrs	r3, r3, #1
 8005166:	b29b      	uxth	r3, r3
 8005168:	f003 0307 	and.w	r3, r3, #7
 800516c:	b29a      	uxth	r2, r3
 800516e:	8afb      	ldrh	r3, [r7, #22]
 8005170:	4313      	orrs	r3, r2
 8005172:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	8afa      	ldrh	r2, [r7, #22]
 800517a:	60da      	str	r2, [r3, #12]
 800517c:	e052      	b.n	8005224 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005184:	e04e      	b.n	8005224 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005186:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800518a:	2b08      	cmp	r3, #8
 800518c:	d827      	bhi.n	80051de <UART_SetConfig+0x506>
 800518e:	a201      	add	r2, pc, #4	@ (adr r2, 8005194 <UART_SetConfig+0x4bc>)
 8005190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005194:	080051b9 	.word	0x080051b9
 8005198:	080051c1 	.word	0x080051c1
 800519c:	080051c9 	.word	0x080051c9
 80051a0:	080051df 	.word	0x080051df
 80051a4:	080051cf 	.word	0x080051cf
 80051a8:	080051df 	.word	0x080051df
 80051ac:	080051df 	.word	0x080051df
 80051b0:	080051df 	.word	0x080051df
 80051b4:	080051d7 	.word	0x080051d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051b8:	f7fe f982 	bl	80034c0 <HAL_RCC_GetPCLK1Freq>
 80051bc:	61f8      	str	r0, [r7, #28]
        break;
 80051be:	e014      	b.n	80051ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051c0:	f7fe f994 	bl	80034ec <HAL_RCC_GetPCLK2Freq>
 80051c4:	61f8      	str	r0, [r7, #28]
        break;
 80051c6:	e010      	b.n	80051ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051c8:	4b1e      	ldr	r3, [pc, #120]	@ (8005244 <UART_SetConfig+0x56c>)
 80051ca:	61fb      	str	r3, [r7, #28]
        break;
 80051cc:	e00d      	b.n	80051ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051ce:	f7fe f8df 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 80051d2:	61f8      	str	r0, [r7, #28]
        break;
 80051d4:	e009      	b.n	80051ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051da:	61fb      	str	r3, [r7, #28]
        break;
 80051dc:	e005      	b.n	80051ea <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80051de:	2300      	movs	r3, #0
 80051e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80051e8:	bf00      	nop
    }

    if (pclk != 0U)
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d019      	beq.n	8005224 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	085a      	lsrs	r2, r3, #1
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	441a      	add	r2, r3
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005202:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005204:	69bb      	ldr	r3, [r7, #24]
 8005206:	2b0f      	cmp	r3, #15
 8005208:	d909      	bls.n	800521e <UART_SetConfig+0x546>
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005210:	d205      	bcs.n	800521e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005212:	69bb      	ldr	r3, [r7, #24]
 8005214:	b29a      	uxth	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	60da      	str	r2, [r3, #12]
 800521c:	e002      	b.n	8005224 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005230:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005234:	4618      	mov	r0, r3
 8005236:	3728      	adds	r7, #40	@ 0x28
 8005238:	46bd      	mov	sp, r7
 800523a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800523e:	bf00      	nop
 8005240:	40008000 	.word	0x40008000
 8005244:	00f42400 	.word	0x00f42400

08005248 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005254:	f003 0308 	and.w	r3, r3, #8
 8005258:	2b00      	cmp	r3, #0
 800525a:	d00a      	beq.n	8005272 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	430a      	orrs	r2, r1
 8005270:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005276:	f003 0301 	and.w	r3, r3, #1
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00a      	beq.n	8005294 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	430a      	orrs	r2, r1
 8005292:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005298:	f003 0302 	and.w	r3, r3, #2
 800529c:	2b00      	cmp	r3, #0
 800529e:	d00a      	beq.n	80052b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	430a      	orrs	r2, r1
 80052b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ba:	f003 0304 	and.w	r3, r3, #4
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d00a      	beq.n	80052d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	430a      	orrs	r2, r1
 80052d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052dc:	f003 0310 	and.w	r3, r3, #16
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d00a      	beq.n	80052fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	430a      	orrs	r2, r1
 80052f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fe:	f003 0320 	and.w	r3, r3, #32
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00a      	beq.n	800531c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	430a      	orrs	r2, r1
 800531a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005324:	2b00      	cmp	r3, #0
 8005326:	d01a      	beq.n	800535e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	430a      	orrs	r2, r1
 800533c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005342:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005346:	d10a      	bne.n	800535e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	430a      	orrs	r2, r1
 800535c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00a      	beq.n	8005380 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	430a      	orrs	r2, r1
 800537e:	605a      	str	r2, [r3, #4]
  }
}
 8005380:	bf00      	nop
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr

0800538c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b098      	sub	sp, #96	@ 0x60
 8005390:	af02      	add	r7, sp, #8
 8005392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800539c:	f7fc ffcc 	bl	8002338 <HAL_GetTick>
 80053a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 0308 	and.w	r3, r3, #8
 80053ac:	2b08      	cmp	r3, #8
 80053ae:	d12e      	bne.n	800540e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053b8:	2200      	movs	r2, #0
 80053ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f88c 	bl	80054dc <UART_WaitOnFlagUntilTimeout>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d021      	beq.n	800540e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d2:	e853 3f00 	ldrex	r3, [r3]
 80053d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053de:	653b      	str	r3, [r7, #80]	@ 0x50
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	461a      	mov	r2, r3
 80053e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80053ea:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053f0:	e841 2300 	strex	r3, r2, [r1]
 80053f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d1e6      	bne.n	80053ca <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2220      	movs	r2, #32
 8005400:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e062      	b.n	80054d4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0304 	and.w	r3, r3, #4
 8005418:	2b04      	cmp	r3, #4
 800541a:	d149      	bne.n	80054b0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800541c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005420:	9300      	str	r3, [sp, #0]
 8005422:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005424:	2200      	movs	r2, #0
 8005426:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 f856 	bl	80054dc <UART_WaitOnFlagUntilTimeout>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d03c      	beq.n	80054b0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800543c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543e:	e853 3f00 	ldrex	r3, [r3]
 8005442:	623b      	str	r3, [r7, #32]
   return(result);
 8005444:	6a3b      	ldr	r3, [r7, #32]
 8005446:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800544a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	461a      	mov	r2, r3
 8005452:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005454:	633b      	str	r3, [r7, #48]	@ 0x30
 8005456:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005458:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800545a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800545c:	e841 2300 	strex	r3, r2, [r1]
 8005460:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005464:	2b00      	cmp	r3, #0
 8005466:	d1e6      	bne.n	8005436 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	3308      	adds	r3, #8
 800546e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	e853 3f00 	ldrex	r3, [r3]
 8005476:	60fb      	str	r3, [r7, #12]
   return(result);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f023 0301 	bic.w	r3, r3, #1
 800547e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	3308      	adds	r3, #8
 8005486:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005488:	61fa      	str	r2, [r7, #28]
 800548a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548c:	69b9      	ldr	r1, [r7, #24]
 800548e:	69fa      	ldr	r2, [r7, #28]
 8005490:	e841 2300 	strex	r3, r2, [r1]
 8005494:	617b      	str	r3, [r7, #20]
   return(result);
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1e5      	bne.n	8005468 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2220      	movs	r2, #32
 80054a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e011      	b.n	80054d4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2220      	movs	r2, #32
 80054b4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2220      	movs	r2, #32
 80054ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2200      	movs	r2, #0
 80054c8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80054d2:	2300      	movs	r3, #0
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3758      	adds	r7, #88	@ 0x58
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}

080054dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	603b      	str	r3, [r7, #0]
 80054e8:	4613      	mov	r3, r2
 80054ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054ec:	e04f      	b.n	800558e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054f4:	d04b      	beq.n	800558e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054f6:	f7fc ff1f 	bl	8002338 <HAL_GetTick>
 80054fa:	4602      	mov	r2, r0
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	69ba      	ldr	r2, [r7, #24]
 8005502:	429a      	cmp	r2, r3
 8005504:	d302      	bcc.n	800550c <UART_WaitOnFlagUntilTimeout+0x30>
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d101      	bne.n	8005510 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e04e      	b.n	80055ae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 0304 	and.w	r3, r3, #4
 800551a:	2b00      	cmp	r3, #0
 800551c:	d037      	beq.n	800558e <UART_WaitOnFlagUntilTimeout+0xb2>
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	2b80      	cmp	r3, #128	@ 0x80
 8005522:	d034      	beq.n	800558e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	2b40      	cmp	r3, #64	@ 0x40
 8005528:	d031      	beq.n	800558e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	69db      	ldr	r3, [r3, #28]
 8005530:	f003 0308 	and.w	r3, r3, #8
 8005534:	2b08      	cmp	r3, #8
 8005536:	d110      	bne.n	800555a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2208      	movs	r2, #8
 800553e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005540:	68f8      	ldr	r0, [r7, #12]
 8005542:	f000 f838 	bl	80055b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2208      	movs	r2, #8
 800554a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e029      	b.n	80055ae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	69db      	ldr	r3, [r3, #28]
 8005560:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005564:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005568:	d111      	bne.n	800558e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005572:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005574:	68f8      	ldr	r0, [r7, #12]
 8005576:	f000 f81e 	bl	80055b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2220      	movs	r2, #32
 800557e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e00f      	b.n	80055ae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	69da      	ldr	r2, [r3, #28]
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	4013      	ands	r3, r2
 8005598:	68ba      	ldr	r2, [r7, #8]
 800559a:	429a      	cmp	r2, r3
 800559c:	bf0c      	ite	eq
 800559e:	2301      	moveq	r3, #1
 80055a0:	2300      	movne	r3, #0
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	461a      	mov	r2, r3
 80055a6:	79fb      	ldrb	r3, [r7, #7]
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d0a0      	beq.n	80054ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3710      	adds	r7, #16
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}

080055b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055b6:	b480      	push	{r7}
 80055b8:	b095      	sub	sp, #84	@ 0x54
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055c6:	e853 3f00 	ldrex	r3, [r3]
 80055ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80055cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	461a      	mov	r2, r3
 80055da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80055de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80055e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80055e4:	e841 2300 	strex	r3, r2, [r1]
 80055e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80055ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1e6      	bne.n	80055be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	3308      	adds	r3, #8
 80055f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f8:	6a3b      	ldr	r3, [r7, #32]
 80055fa:	e853 3f00 	ldrex	r3, [r3]
 80055fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	f023 0301 	bic.w	r3, r3, #1
 8005606:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	3308      	adds	r3, #8
 800560e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005610:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005612:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005614:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005616:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005618:	e841 2300 	strex	r3, r2, [r1]
 800561c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800561e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1e5      	bne.n	80055f0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005628:	2b01      	cmp	r3, #1
 800562a:	d118      	bne.n	800565e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	e853 3f00 	ldrex	r3, [r3]
 8005638:	60bb      	str	r3, [r7, #8]
   return(result);
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	f023 0310 	bic.w	r3, r3, #16
 8005640:	647b      	str	r3, [r7, #68]	@ 0x44
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	461a      	mov	r2, r3
 8005648:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800564a:	61bb      	str	r3, [r7, #24]
 800564c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564e:	6979      	ldr	r1, [r7, #20]
 8005650:	69ba      	ldr	r2, [r7, #24]
 8005652:	e841 2300 	strex	r3, r2, [r1]
 8005656:	613b      	str	r3, [r7, #16]
   return(result);
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1e6      	bne.n	800562c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2220      	movs	r2, #32
 8005662:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005672:	bf00      	nop
 8005674:	3754      	adds	r7, #84	@ 0x54
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr
	...

08005680 <__NVIC_SetPriority>:
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	4603      	mov	r3, r0
 8005688:	6039      	str	r1, [r7, #0]
 800568a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800568c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005690:	2b00      	cmp	r3, #0
 8005692:	db0a      	blt.n	80056aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	b2da      	uxtb	r2, r3
 8005698:	490c      	ldr	r1, [pc, #48]	@ (80056cc <__NVIC_SetPriority+0x4c>)
 800569a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800569e:	0112      	lsls	r2, r2, #4
 80056a0:	b2d2      	uxtb	r2, r2
 80056a2:	440b      	add	r3, r1
 80056a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80056a8:	e00a      	b.n	80056c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	b2da      	uxtb	r2, r3
 80056ae:	4908      	ldr	r1, [pc, #32]	@ (80056d0 <__NVIC_SetPriority+0x50>)
 80056b0:	79fb      	ldrb	r3, [r7, #7]
 80056b2:	f003 030f 	and.w	r3, r3, #15
 80056b6:	3b04      	subs	r3, #4
 80056b8:	0112      	lsls	r2, r2, #4
 80056ba:	b2d2      	uxtb	r2, r2
 80056bc:	440b      	add	r3, r1
 80056be:	761a      	strb	r2, [r3, #24]
}
 80056c0:	bf00      	nop
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr
 80056cc:	e000e100 	.word	0xe000e100
 80056d0:	e000ed00 	.word	0xe000ed00

080056d4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80056d4:	b580      	push	{r7, lr}
 80056d6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80056d8:	4b05      	ldr	r3, [pc, #20]	@ (80056f0 <SysTick_Handler+0x1c>)
 80056da:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80056dc:	f002 f952 	bl	8007984 <xTaskGetSchedulerState>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d001      	beq.n	80056ea <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80056e6:	f003 f85f 	bl	80087a8 <xPortSysTickHandler>
  }
}
 80056ea:	bf00      	nop
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	e000e010 	.word	0xe000e010

080056f4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80056f4:	b580      	push	{r7, lr}
 80056f6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80056f8:	2100      	movs	r1, #0
 80056fa:	f06f 0004 	mvn.w	r0, #4
 80056fe:	f7ff ffbf 	bl	8005680 <__NVIC_SetPriority>
#endif
}
 8005702:	bf00      	nop
 8005704:	bd80      	pop	{r7, pc}
	...

08005708 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800570e:	f3ef 8305 	mrs	r3, IPSR
 8005712:	603b      	str	r3, [r7, #0]
  return(result);
 8005714:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800571a:	f06f 0305 	mvn.w	r3, #5
 800571e:	607b      	str	r3, [r7, #4]
 8005720:	e00c      	b.n	800573c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005722:	4b0a      	ldr	r3, [pc, #40]	@ (800574c <osKernelInitialize+0x44>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d105      	bne.n	8005736 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800572a:	4b08      	ldr	r3, [pc, #32]	@ (800574c <osKernelInitialize+0x44>)
 800572c:	2201      	movs	r2, #1
 800572e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005730:	2300      	movs	r3, #0
 8005732:	607b      	str	r3, [r7, #4]
 8005734:	e002      	b.n	800573c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005736:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800573a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800573c:	687b      	ldr	r3, [r7, #4]
}
 800573e:	4618      	mov	r0, r3
 8005740:	370c      	adds	r7, #12
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	200006b8 	.word	0x200006b8

08005750 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005750:	b580      	push	{r7, lr}
 8005752:	b082      	sub	sp, #8
 8005754:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005756:	f3ef 8305 	mrs	r3, IPSR
 800575a:	603b      	str	r3, [r7, #0]
  return(result);
 800575c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800575e:	2b00      	cmp	r3, #0
 8005760:	d003      	beq.n	800576a <osKernelStart+0x1a>
    stat = osErrorISR;
 8005762:	f06f 0305 	mvn.w	r3, #5
 8005766:	607b      	str	r3, [r7, #4]
 8005768:	e010      	b.n	800578c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800576a:	4b0b      	ldr	r3, [pc, #44]	@ (8005798 <osKernelStart+0x48>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	2b01      	cmp	r3, #1
 8005770:	d109      	bne.n	8005786 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005772:	f7ff ffbf 	bl	80056f4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005776:	4b08      	ldr	r3, [pc, #32]	@ (8005798 <osKernelStart+0x48>)
 8005778:	2202      	movs	r2, #2
 800577a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800577c:	f001 fbfc 	bl	8006f78 <vTaskStartScheduler>
      stat = osOK;
 8005780:	2300      	movs	r3, #0
 8005782:	607b      	str	r3, [r7, #4]
 8005784:	e002      	b.n	800578c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005786:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800578a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800578c:	687b      	ldr	r3, [r7, #4]
}
 800578e:	4618      	mov	r0, r3
 8005790:	3708      	adds	r7, #8
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	200006b8 	.word	0x200006b8

0800579c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800579c:	b580      	push	{r7, lr}
 800579e:	b08e      	sub	sp, #56	@ 0x38
 80057a0:	af04      	add	r7, sp, #16
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80057a8:	2300      	movs	r3, #0
 80057aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057ac:	f3ef 8305 	mrs	r3, IPSR
 80057b0:	617b      	str	r3, [r7, #20]
  return(result);
 80057b2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d17e      	bne.n	80058b6 <osThreadNew+0x11a>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d07b      	beq.n	80058b6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80057be:	2380      	movs	r3, #128	@ 0x80
 80057c0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80057c2:	2318      	movs	r3, #24
 80057c4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80057c6:	2300      	movs	r3, #0
 80057c8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80057ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80057ce:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d045      	beq.n	8005862 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d002      	beq.n	80057e4 <osThreadNew+0x48>
        name = attr->name;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d002      	beq.n	80057f2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	699b      	ldr	r3, [r3, #24]
 80057f0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80057f2:	69fb      	ldr	r3, [r7, #28]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d008      	beq.n	800580a <osThreadNew+0x6e>
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	2b38      	cmp	r3, #56	@ 0x38
 80057fc:	d805      	bhi.n	800580a <osThreadNew+0x6e>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	f003 0301 	and.w	r3, r3, #1
 8005806:	2b00      	cmp	r3, #0
 8005808:	d001      	beq.n	800580e <osThreadNew+0x72>
        return (NULL);
 800580a:	2300      	movs	r3, #0
 800580c:	e054      	b.n	80058b8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	695b      	ldr	r3, [r3, #20]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d003      	beq.n	800581e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	089b      	lsrs	r3, r3, #2
 800581c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00e      	beq.n	8005844 <osThreadNew+0xa8>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	68db      	ldr	r3, [r3, #12]
 800582a:	2ba7      	cmp	r3, #167	@ 0xa7
 800582c:	d90a      	bls.n	8005844 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005832:	2b00      	cmp	r3, #0
 8005834:	d006      	beq.n	8005844 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d002      	beq.n	8005844 <osThreadNew+0xa8>
        mem = 1;
 800583e:	2301      	movs	r3, #1
 8005840:	61bb      	str	r3, [r7, #24]
 8005842:	e010      	b.n	8005866 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10c      	bne.n	8005866 <osThreadNew+0xca>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d108      	bne.n	8005866 <osThreadNew+0xca>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	691b      	ldr	r3, [r3, #16]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d104      	bne.n	8005866 <osThreadNew+0xca>
          mem = 0;
 800585c:	2300      	movs	r3, #0
 800585e:	61bb      	str	r3, [r7, #24]
 8005860:	e001      	b.n	8005866 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005862:	2300      	movs	r3, #0
 8005864:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d110      	bne.n	800588e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005874:	9202      	str	r2, [sp, #8]
 8005876:	9301      	str	r3, [sp, #4]
 8005878:	69fb      	ldr	r3, [r7, #28]
 800587a:	9300      	str	r3, [sp, #0]
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	6a3a      	ldr	r2, [r7, #32]
 8005880:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005882:	68f8      	ldr	r0, [r7, #12]
 8005884:	f001 f984 	bl	8006b90 <xTaskCreateStatic>
 8005888:	4603      	mov	r3, r0
 800588a:	613b      	str	r3, [r7, #16]
 800588c:	e013      	b.n	80058b6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800588e:	69bb      	ldr	r3, [r7, #24]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d110      	bne.n	80058b6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005894:	6a3b      	ldr	r3, [r7, #32]
 8005896:	b29a      	uxth	r2, r3
 8005898:	f107 0310 	add.w	r3, r7, #16
 800589c:	9301      	str	r3, [sp, #4]
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	9300      	str	r3, [sp, #0]
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058a6:	68f8      	ldr	r0, [r7, #12]
 80058a8:	f001 f9d2 	bl	8006c50 <xTaskCreate>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d001      	beq.n	80058b6 <osThreadNew+0x11a>
            hTask = NULL;
 80058b2:	2300      	movs	r3, #0
 80058b4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80058b6:	693b      	ldr	r3, [r7, #16]
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3728      	adds	r7, #40	@ 0x28
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b084      	sub	sp, #16
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058c8:	f3ef 8305 	mrs	r3, IPSR
 80058cc:	60bb      	str	r3, [r7, #8]
  return(result);
 80058ce:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d003      	beq.n	80058dc <osDelay+0x1c>
    stat = osErrorISR;
 80058d4:	f06f 0305 	mvn.w	r3, #5
 80058d8:	60fb      	str	r3, [r7, #12]
 80058da:	e007      	b.n	80058ec <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80058dc:	2300      	movs	r3, #0
 80058de:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d002      	beq.n	80058ec <osDelay+0x2c>
      vTaskDelay(ticks);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f001 fb10 	bl	8006f0c <vTaskDelay>
    }
  }

  return (stat);
 80058ec:	68fb      	ldr	r3, [r7, #12]
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
	...

080058f8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80058f8:	b480      	push	{r7}
 80058fa:	b085      	sub	sp, #20
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	60f8      	str	r0, [r7, #12]
 8005900:	60b9      	str	r1, [r7, #8]
 8005902:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	4a07      	ldr	r2, [pc, #28]	@ (8005924 <vApplicationGetIdleTaskMemory+0x2c>)
 8005908:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	4a06      	ldr	r2, [pc, #24]	@ (8005928 <vApplicationGetIdleTaskMemory+0x30>)
 800590e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2280      	movs	r2, #128	@ 0x80
 8005914:	601a      	str	r2, [r3, #0]
}
 8005916:	bf00      	nop
 8005918:	3714      	adds	r7, #20
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr
 8005922:	bf00      	nop
 8005924:	200006bc 	.word	0x200006bc
 8005928:	20000764 	.word	0x20000764

0800592c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800592c:	b480      	push	{r7}
 800592e:	b085      	sub	sp, #20
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	4a07      	ldr	r2, [pc, #28]	@ (8005958 <vApplicationGetTimerTaskMemory+0x2c>)
 800593c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	4a06      	ldr	r2, [pc, #24]	@ (800595c <vApplicationGetTimerTaskMemory+0x30>)
 8005942:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800594a:	601a      	str	r2, [r3, #0]
}
 800594c:	bf00      	nop
 800594e:	3714      	adds	r7, #20
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr
 8005958:	20000964 	.word	0x20000964
 800595c:	20000a0c 	.word	0x20000a0c

08005960 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8005966:	2020      	movs	r0, #32
 8005968:	f002 ffb0 	bl	80088cc <pvPortMalloc>
 800596c:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d00a      	beq.n	800598a <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	3304      	adds	r3, #4
 800597e:	4618      	mov	r0, r3
 8005980:	f000 f9c1 	bl	8005d06 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800598a:	687b      	ldr	r3, [r7, #4]
	}
 800598c:	4618      	mov	r0, r3
 800598e:	3708      	adds	r7, #8
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b090      	sub	sp, #64	@ 0x40
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	607a      	str	r2, [r7, #4]
 80059a0:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80059a6:	2300      	movs	r3, #0
 80059a8:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80059aa:	2300      	movs	r3, #0
 80059ac:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d10b      	bne.n	80059cc <xEventGroupWaitBits+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80059b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b8:	f383 8811 	msr	BASEPRI, r3
 80059bc:	f3bf 8f6f 	isb	sy
 80059c0:	f3bf 8f4f 	dsb	sy
 80059c4:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80059c6:	bf00      	nop
 80059c8:	bf00      	nop
 80059ca:	e7fd      	b.n	80059c8 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80059d2:	d30b      	bcc.n	80059ec <xEventGroupWaitBits+0x58>
	__asm volatile
 80059d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d8:	f383 8811 	msr	BASEPRI, r3
 80059dc:	f3bf 8f6f 	isb	sy
 80059e0:	f3bf 8f4f 	dsb	sy
 80059e4:	61fb      	str	r3, [r7, #28]
}
 80059e6:	bf00      	nop
 80059e8:	bf00      	nop
 80059ea:	e7fd      	b.n	80059e8 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d10b      	bne.n	8005a0a <xEventGroupWaitBits+0x76>
	__asm volatile
 80059f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059f6:	f383 8811 	msr	BASEPRI, r3
 80059fa:	f3bf 8f6f 	isb	sy
 80059fe:	f3bf 8f4f 	dsb	sy
 8005a02:	61bb      	str	r3, [r7, #24]
}
 8005a04:	bf00      	nop
 8005a06:	bf00      	nop
 8005a08:	e7fd      	b.n	8005a06 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a0a:	f001 ffbb 	bl	8007984 <xTaskGetSchedulerState>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d102      	bne.n	8005a1a <xEventGroupWaitBits+0x86>
 8005a14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d101      	bne.n	8005a1e <xEventGroupWaitBits+0x8a>
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e000      	b.n	8005a20 <xEventGroupWaitBits+0x8c>
 8005a1e:	2300      	movs	r3, #0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d10b      	bne.n	8005a3c <xEventGroupWaitBits+0xa8>
	__asm volatile
 8005a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a28:	f383 8811 	msr	BASEPRI, r3
 8005a2c:	f3bf 8f6f 	isb	sy
 8005a30:	f3bf 8f4f 	dsb	sy
 8005a34:	617b      	str	r3, [r7, #20]
}
 8005a36:	bf00      	nop
 8005a38:	bf00      	nop
 8005a3a:	e7fd      	b.n	8005a38 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8005a3c:	f001 fb0c 	bl	8007058 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8005a40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8005a46:	683a      	ldr	r2, [r7, #0]
 8005a48:	68b9      	ldr	r1, [r7, #8]
 8005a4a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005a4c:	f000 f939 	bl	8005cc2 <prvTestWaitCondition>
 8005a50:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8005a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d00e      	beq.n	8005a76 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8005a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d028      	beq.n	8005ab8 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	43db      	mvns	r3, r3
 8005a6e:	401a      	ands	r2, r3
 8005a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a72:	601a      	str	r2, [r3, #0]
 8005a74:	e020      	b.n	8005ab8 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8005a76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d104      	bne.n	8005a86 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8005a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8005a80:	2301      	movs	r3, #1
 8005a82:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a84:	e018      	b.n	8005ab8 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d003      	beq.n	8005a94 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8005a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a92:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d003      	beq.n	8005aa2 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8005a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a9c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005aa0:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8005aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aa4:	1d18      	adds	r0, r3, #4
 8005aa6:	68ba      	ldr	r2, [r7, #8]
 8005aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005aae:	4619      	mov	r1, r3
 8005ab0:	f001 fcd4 	bl	800745c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8005ab8:	f001 fadc 	bl	8007074 <xTaskResumeAll>
 8005abc:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8005abe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d031      	beq.n	8005b28 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8005ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d107      	bne.n	8005ada <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8005aca:	4b1a      	ldr	r3, [pc, #104]	@ (8005b34 <xEventGroupWaitBits+0x1a0>)
 8005acc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ad0:	601a      	str	r2, [r3, #0]
 8005ad2:	f3bf 8f4f 	dsb	sy
 8005ad6:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8005ada:	f002 f8cd 	bl	8007c78 <uxTaskResetEventItemValue>
 8005ade:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8005ae0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d11a      	bne.n	8005b20 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8005aea:	f002 fdcd 	bl	8008688 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8005aee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8005af4:	683a      	ldr	r2, [r7, #0]
 8005af6:	68b9      	ldr	r1, [r7, #8]
 8005af8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005afa:	f000 f8e2 	bl	8005cc2 <prvTestWaitCondition>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d009      	beq.n	8005b18 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d006      	beq.n	8005b18 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	43db      	mvns	r3, r3
 8005b12:	401a      	ands	r2, r3
 8005b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b16:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8005b1c:	f002 fde6 	bl	80086ec <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8005b20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b22:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8005b28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3740      	adds	r7, #64	@ 0x40
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop
 8005b34:	e000ed04 	.word	0xe000ed04

08005b38 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b086      	sub	sp, #24
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d10b      	bne.n	8005b64 <xEventGroupClearBits+0x2c>
	__asm volatile
 8005b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b50:	f383 8811 	msr	BASEPRI, r3
 8005b54:	f3bf 8f6f 	isb	sy
 8005b58:	f3bf 8f4f 	dsb	sy
 8005b5c:	60fb      	str	r3, [r7, #12]
}
 8005b5e:	bf00      	nop
 8005b60:	bf00      	nop
 8005b62:	e7fd      	b.n	8005b60 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b6a:	d30b      	bcc.n	8005b84 <xEventGroupClearBits+0x4c>
	__asm volatile
 8005b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b70:	f383 8811 	msr	BASEPRI, r3
 8005b74:	f3bf 8f6f 	isb	sy
 8005b78:	f3bf 8f4f 	dsb	sy
 8005b7c:	60bb      	str	r3, [r7, #8]
}
 8005b7e:	bf00      	nop
 8005b80:	bf00      	nop
 8005b82:	e7fd      	b.n	8005b80 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8005b84:	f002 fd80 	bl	8008688 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	43db      	mvns	r3, r3
 8005b96:	401a      	ands	r2, r3
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8005b9c:	f002 fda6 	bl	80086ec <vPortExitCritical>

	return uxReturn;
 8005ba0:	693b      	ldr	r3, [r7, #16]
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3718      	adds	r7, #24
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}

08005baa <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8005baa:	b580      	push	{r7, lr}
 8005bac:	b08e      	sub	sp, #56	@ 0x38
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
 8005bb2:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d10b      	bne.n	8005bde <xEventGroupSetBits+0x34>
	__asm volatile
 8005bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bca:	f383 8811 	msr	BASEPRI, r3
 8005bce:	f3bf 8f6f 	isb	sy
 8005bd2:	f3bf 8f4f 	dsb	sy
 8005bd6:	613b      	str	r3, [r7, #16]
}
 8005bd8:	bf00      	nop
 8005bda:	bf00      	nop
 8005bdc:	e7fd      	b.n	8005bda <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005be4:	d30b      	bcc.n	8005bfe <xEventGroupSetBits+0x54>
	__asm volatile
 8005be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bea:	f383 8811 	msr	BASEPRI, r3
 8005bee:	f3bf 8f6f 	isb	sy
 8005bf2:	f3bf 8f4f 	dsb	sy
 8005bf6:	60fb      	str	r3, [r7, #12]
}
 8005bf8:	bf00      	nop
 8005bfa:	bf00      	nop
 8005bfc:	e7fd      	b.n	8005bfa <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8005bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c00:	3304      	adds	r3, #4
 8005c02:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c06:	3308      	adds	r3, #8
 8005c08:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8005c0a:	f001 fa25 	bl	8007058 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8005c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8005c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	431a      	orrs	r2, r3
 8005c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c1e:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8005c20:	e03c      	b.n	8005c9c <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8005c22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8005c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005c38:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005c40:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d108      	bne.n	8005c5e <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8005c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	4013      	ands	r3, r2
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d00b      	beq.n	8005c70 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c5c:	e008      	b.n	8005c70 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8005c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	4013      	ands	r3, r2
 8005c66:	69ba      	ldr	r2, [r7, #24]
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d101      	bne.n	8005c70 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8005c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d010      	beq.n	8005c98 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d003      	beq.n	8005c88 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8005c80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c82:	69bb      	ldr	r3, [r7, #24]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8005c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005c90:	4619      	mov	r1, r3
 8005c92:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005c94:	f001 fcb0 	bl	80075f8 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8005c98:	69fb      	ldr	r3, [r7, #28]
 8005c9a:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8005c9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c9e:	6a3b      	ldr	r3, [r7, #32]
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d1be      	bne.n	8005c22 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8005ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005caa:	43db      	mvns	r3, r3
 8005cac:	401a      	ands	r2, r3
 8005cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb0:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8005cb2:	f001 f9df 	bl	8007074 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8005cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb8:	681b      	ldr	r3, [r3, #0]
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3738      	adds	r7, #56	@ 0x38
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}

08005cc2 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8005cc2:	b480      	push	{r7}
 8005cc4:	b087      	sub	sp, #28
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	60f8      	str	r0, [r7, #12]
 8005cca:	60b9      	str	r1, [r7, #8]
 8005ccc:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d107      	bne.n	8005ce8 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	4013      	ands	r3, r2
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d00a      	beq.n	8005cf8 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	617b      	str	r3, [r7, #20]
 8005ce6:	e007      	b.n	8005cf8 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	4013      	ands	r3, r2
 8005cee:	68ba      	ldr	r2, [r7, #8]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d101      	bne.n	8005cf8 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8005cf8:	697b      	ldr	r3, [r7, #20]
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	371c      	adds	r7, #28
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr

08005d06 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d06:	b480      	push	{r7}
 8005d08:	b083      	sub	sp, #12
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f103 0208 	add.w	r2, r3, #8
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005d1e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f103 0208 	add.w	r2, r3, #8
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f103 0208 	add.w	r2, r3, #8
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d3a:	bf00      	nop
 8005d3c:	370c      	adds	r7, #12
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr

08005d46 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d46:	b480      	push	{r7}
 8005d48:	b083      	sub	sp, #12
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2200      	movs	r2, #0
 8005d52:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d54:	bf00      	nop
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	68fa      	ldr	r2, [r7, #12]
 8005d74:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	689a      	ldr	r2, [r3, #8]
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	683a      	ldr	r2, [r7, #0]
 8005d84:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	683a      	ldr	r2, [r7, #0]
 8005d8a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	1c5a      	adds	r2, r3, #1
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	601a      	str	r2, [r3, #0]
}
 8005d9c:	bf00      	nop
 8005d9e:	3714      	adds	r7, #20
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005dbe:	d103      	bne.n	8005dc8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	691b      	ldr	r3, [r3, #16]
 8005dc4:	60fb      	str	r3, [r7, #12]
 8005dc6:	e00c      	b.n	8005de2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	3308      	adds	r3, #8
 8005dcc:	60fb      	str	r3, [r7, #12]
 8005dce:	e002      	b.n	8005dd6 <vListInsert+0x2e>
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	60fb      	str	r3, [r7, #12]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68ba      	ldr	r2, [r7, #8]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d2f6      	bcs.n	8005dd0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	685a      	ldr	r2, [r3, #4]
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	683a      	ldr	r2, [r7, #0]
 8005df0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	683a      	ldr	r2, [r7, #0]
 8005dfc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	1c5a      	adds	r2, r3, #1
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	601a      	str	r2, [r3, #0]
}
 8005e0e:	bf00      	nop
 8005e10:	3714      	adds	r7, #20
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr

08005e1a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b085      	sub	sp, #20
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	687a      	ldr	r2, [r7, #4]
 8005e2e:	6892      	ldr	r2, [r2, #8]
 8005e30:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	6852      	ldr	r2, [r2, #4]
 8005e3a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	687a      	ldr	r2, [r7, #4]
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d103      	bne.n	8005e4e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	689a      	ldr	r2, [r3, #8]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	1e5a      	subs	r2, r3, #1
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3714      	adds	r7, #20
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
	...

08005e70 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
 8005e78:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d10b      	bne.n	8005e9c <xQueueGenericReset+0x2c>
	__asm volatile
 8005e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e88:	f383 8811 	msr	BASEPRI, r3
 8005e8c:	f3bf 8f6f 	isb	sy
 8005e90:	f3bf 8f4f 	dsb	sy
 8005e94:	60bb      	str	r3, [r7, #8]
}
 8005e96:	bf00      	nop
 8005e98:	bf00      	nop
 8005e9a:	e7fd      	b.n	8005e98 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005e9c:	f002 fbf4 	bl	8008688 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ea8:	68f9      	ldr	r1, [r7, #12]
 8005eaa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005eac:	fb01 f303 	mul.w	r3, r1, r3
 8005eb0:	441a      	add	r2, r3
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ecc:	3b01      	subs	r3, #1
 8005ece:	68f9      	ldr	r1, [r7, #12]
 8005ed0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005ed2:	fb01 f303 	mul.w	r3, r1, r3
 8005ed6:	441a      	add	r2, r3
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	22ff      	movs	r2, #255	@ 0xff
 8005ee0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	22ff      	movs	r2, #255	@ 0xff
 8005ee8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d114      	bne.n	8005f1c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	691b      	ldr	r3, [r3, #16]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d01a      	beq.n	8005f30 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	3310      	adds	r3, #16
 8005efe:	4618      	mov	r0, r3
 8005f00:	f001 fb16 	bl	8007530 <xTaskRemoveFromEventList>
 8005f04:	4603      	mov	r3, r0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d012      	beq.n	8005f30 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8005f40 <xQueueGenericReset+0xd0>)
 8005f0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f10:	601a      	str	r2, [r3, #0]
 8005f12:	f3bf 8f4f 	dsb	sy
 8005f16:	f3bf 8f6f 	isb	sy
 8005f1a:	e009      	b.n	8005f30 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	3310      	adds	r3, #16
 8005f20:	4618      	mov	r0, r3
 8005f22:	f7ff fef0 	bl	8005d06 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	3324      	adds	r3, #36	@ 0x24
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f7ff feeb 	bl	8005d06 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005f30:	f002 fbdc 	bl	80086ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005f34:	2301      	movs	r3, #1
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3710      	adds	r7, #16
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	bf00      	nop
 8005f40:	e000ed04 	.word	0xe000ed04

08005f44 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b08e      	sub	sp, #56	@ 0x38
 8005f48:	af02      	add	r7, sp, #8
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	60b9      	str	r1, [r7, #8]
 8005f4e:	607a      	str	r2, [r7, #4]
 8005f50:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10b      	bne.n	8005f70 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5c:	f383 8811 	msr	BASEPRI, r3
 8005f60:	f3bf 8f6f 	isb	sy
 8005f64:	f3bf 8f4f 	dsb	sy
 8005f68:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005f6a:	bf00      	nop
 8005f6c:	bf00      	nop
 8005f6e:	e7fd      	b.n	8005f6c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d10b      	bne.n	8005f8e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7a:	f383 8811 	msr	BASEPRI, r3
 8005f7e:	f3bf 8f6f 	isb	sy
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005f88:	bf00      	nop
 8005f8a:	bf00      	nop
 8005f8c:	e7fd      	b.n	8005f8a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d002      	beq.n	8005f9a <xQueueGenericCreateStatic+0x56>
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d001      	beq.n	8005f9e <xQueueGenericCreateStatic+0x5a>
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e000      	b.n	8005fa0 <xQueueGenericCreateStatic+0x5c>
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d10b      	bne.n	8005fbc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa8:	f383 8811 	msr	BASEPRI, r3
 8005fac:	f3bf 8f6f 	isb	sy
 8005fb0:	f3bf 8f4f 	dsb	sy
 8005fb4:	623b      	str	r3, [r7, #32]
}
 8005fb6:	bf00      	nop
 8005fb8:	bf00      	nop
 8005fba:	e7fd      	b.n	8005fb8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d102      	bne.n	8005fc8 <xQueueGenericCreateStatic+0x84>
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d101      	bne.n	8005fcc <xQueueGenericCreateStatic+0x88>
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e000      	b.n	8005fce <xQueueGenericCreateStatic+0x8a>
 8005fcc:	2300      	movs	r3, #0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d10b      	bne.n	8005fea <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd6:	f383 8811 	msr	BASEPRI, r3
 8005fda:	f3bf 8f6f 	isb	sy
 8005fde:	f3bf 8f4f 	dsb	sy
 8005fe2:	61fb      	str	r3, [r7, #28]
}
 8005fe4:	bf00      	nop
 8005fe6:	bf00      	nop
 8005fe8:	e7fd      	b.n	8005fe6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005fea:	2350      	movs	r3, #80	@ 0x50
 8005fec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	2b50      	cmp	r3, #80	@ 0x50
 8005ff2:	d00b      	beq.n	800600c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff8:	f383 8811 	msr	BASEPRI, r3
 8005ffc:	f3bf 8f6f 	isb	sy
 8006000:	f3bf 8f4f 	dsb	sy
 8006004:	61bb      	str	r3, [r7, #24]
}
 8006006:	bf00      	nop
 8006008:	bf00      	nop
 800600a:	e7fd      	b.n	8006008 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800600c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006014:	2b00      	cmp	r3, #0
 8006016:	d00d      	beq.n	8006034 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800601a:	2201      	movs	r2, #1
 800601c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006020:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006026:	9300      	str	r3, [sp, #0]
 8006028:	4613      	mov	r3, r2
 800602a:	687a      	ldr	r2, [r7, #4]
 800602c:	68b9      	ldr	r1, [r7, #8]
 800602e:	68f8      	ldr	r0, [r7, #12]
 8006030:	f000 f840 	bl	80060b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006036:	4618      	mov	r0, r3
 8006038:	3730      	adds	r7, #48	@ 0x30
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}

0800603e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800603e:	b580      	push	{r7, lr}
 8006040:	b08a      	sub	sp, #40	@ 0x28
 8006042:	af02      	add	r7, sp, #8
 8006044:	60f8      	str	r0, [r7, #12]
 8006046:	60b9      	str	r1, [r7, #8]
 8006048:	4613      	mov	r3, r2
 800604a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10b      	bne.n	800606a <xQueueGenericCreate+0x2c>
	__asm volatile
 8006052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006056:	f383 8811 	msr	BASEPRI, r3
 800605a:	f3bf 8f6f 	isb	sy
 800605e:	f3bf 8f4f 	dsb	sy
 8006062:	613b      	str	r3, [r7, #16]
}
 8006064:	bf00      	nop
 8006066:	bf00      	nop
 8006068:	e7fd      	b.n	8006066 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	68ba      	ldr	r2, [r7, #8]
 800606e:	fb02 f303 	mul.w	r3, r2, r3
 8006072:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	3350      	adds	r3, #80	@ 0x50
 8006078:	4618      	mov	r0, r3
 800607a:	f002 fc27 	bl	80088cc <pvPortMalloc>
 800607e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006080:	69bb      	ldr	r3, [r7, #24]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d011      	beq.n	80060aa <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006086:	69bb      	ldr	r3, [r7, #24]
 8006088:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	3350      	adds	r3, #80	@ 0x50
 800608e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	2200      	movs	r2, #0
 8006094:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006098:	79fa      	ldrb	r2, [r7, #7]
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	4613      	mov	r3, r2
 80060a0:	697a      	ldr	r2, [r7, #20]
 80060a2:	68b9      	ldr	r1, [r7, #8]
 80060a4:	68f8      	ldr	r0, [r7, #12]
 80060a6:	f000 f805 	bl	80060b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80060aa:	69bb      	ldr	r3, [r7, #24]
	}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3720      	adds	r7, #32
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b084      	sub	sp, #16
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	60f8      	str	r0, [r7, #12]
 80060bc:	60b9      	str	r1, [r7, #8]
 80060be:	607a      	str	r2, [r7, #4]
 80060c0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d103      	bne.n	80060d0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	69ba      	ldr	r2, [r7, #24]
 80060cc:	601a      	str	r2, [r3, #0]
 80060ce:	e002      	b.n	80060d6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80060e2:	2101      	movs	r1, #1
 80060e4:	69b8      	ldr	r0, [r7, #24]
 80060e6:	f7ff fec3 	bl	8005e70 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80060ea:	69bb      	ldr	r3, [r7, #24]
 80060ec:	78fa      	ldrb	r2, [r7, #3]
 80060ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80060f2:	bf00      	nop
 80060f4:	3710      	adds	r7, #16
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}

080060fa <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b082      	sub	sp, #8
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d00e      	beq.n	8006126 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2200      	movs	r2, #0
 800610c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800611a:	2300      	movs	r3, #0
 800611c:	2200      	movs	r2, #0
 800611e:	2100      	movs	r1, #0
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f000 f81d 	bl	8006160 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006126:	bf00      	nop
 8006128:	3708      	adds	r7, #8
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}

0800612e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800612e:	b580      	push	{r7, lr}
 8006130:	b086      	sub	sp, #24
 8006132:	af00      	add	r7, sp, #0
 8006134:	4603      	mov	r3, r0
 8006136:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006138:	2301      	movs	r3, #1
 800613a:	617b      	str	r3, [r7, #20]
 800613c:	2300      	movs	r3, #0
 800613e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006140:	79fb      	ldrb	r3, [r7, #7]
 8006142:	461a      	mov	r2, r3
 8006144:	6939      	ldr	r1, [r7, #16]
 8006146:	6978      	ldr	r0, [r7, #20]
 8006148:	f7ff ff79 	bl	800603e <xQueueGenericCreate>
 800614c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800614e:	68f8      	ldr	r0, [r7, #12]
 8006150:	f7ff ffd3 	bl	80060fa <prvInitialiseMutex>

		return xNewQueue;
 8006154:	68fb      	ldr	r3, [r7, #12]
	}
 8006156:	4618      	mov	r0, r3
 8006158:	3718      	adds	r7, #24
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
	...

08006160 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b08e      	sub	sp, #56	@ 0x38
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
 800616c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800616e:	2300      	movs	r3, #0
 8006170:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006178:	2b00      	cmp	r3, #0
 800617a:	d10b      	bne.n	8006194 <xQueueGenericSend+0x34>
	__asm volatile
 800617c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006180:	f383 8811 	msr	BASEPRI, r3
 8006184:	f3bf 8f6f 	isb	sy
 8006188:	f3bf 8f4f 	dsb	sy
 800618c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800618e:	bf00      	nop
 8006190:	bf00      	nop
 8006192:	e7fd      	b.n	8006190 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d103      	bne.n	80061a2 <xQueueGenericSend+0x42>
 800619a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800619c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d101      	bne.n	80061a6 <xQueueGenericSend+0x46>
 80061a2:	2301      	movs	r3, #1
 80061a4:	e000      	b.n	80061a8 <xQueueGenericSend+0x48>
 80061a6:	2300      	movs	r3, #0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10b      	bne.n	80061c4 <xQueueGenericSend+0x64>
	__asm volatile
 80061ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b0:	f383 8811 	msr	BASEPRI, r3
 80061b4:	f3bf 8f6f 	isb	sy
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80061be:	bf00      	nop
 80061c0:	bf00      	nop
 80061c2:	e7fd      	b.n	80061c0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	2b02      	cmp	r3, #2
 80061c8:	d103      	bne.n	80061d2 <xQueueGenericSend+0x72>
 80061ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d101      	bne.n	80061d6 <xQueueGenericSend+0x76>
 80061d2:	2301      	movs	r3, #1
 80061d4:	e000      	b.n	80061d8 <xQueueGenericSend+0x78>
 80061d6:	2300      	movs	r3, #0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d10b      	bne.n	80061f4 <xQueueGenericSend+0x94>
	__asm volatile
 80061dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061e0:	f383 8811 	msr	BASEPRI, r3
 80061e4:	f3bf 8f6f 	isb	sy
 80061e8:	f3bf 8f4f 	dsb	sy
 80061ec:	623b      	str	r3, [r7, #32]
}
 80061ee:	bf00      	nop
 80061f0:	bf00      	nop
 80061f2:	e7fd      	b.n	80061f0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80061f4:	f001 fbc6 	bl	8007984 <xTaskGetSchedulerState>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d102      	bne.n	8006204 <xQueueGenericSend+0xa4>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d101      	bne.n	8006208 <xQueueGenericSend+0xa8>
 8006204:	2301      	movs	r3, #1
 8006206:	e000      	b.n	800620a <xQueueGenericSend+0xaa>
 8006208:	2300      	movs	r3, #0
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10b      	bne.n	8006226 <xQueueGenericSend+0xc6>
	__asm volatile
 800620e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006212:	f383 8811 	msr	BASEPRI, r3
 8006216:	f3bf 8f6f 	isb	sy
 800621a:	f3bf 8f4f 	dsb	sy
 800621e:	61fb      	str	r3, [r7, #28]
}
 8006220:	bf00      	nop
 8006222:	bf00      	nop
 8006224:	e7fd      	b.n	8006222 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006226:	f002 fa2f 	bl	8008688 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800622a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800622c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800622e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006232:	429a      	cmp	r2, r3
 8006234:	d302      	bcc.n	800623c <xQueueGenericSend+0xdc>
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	2b02      	cmp	r3, #2
 800623a:	d129      	bne.n	8006290 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800623c:	683a      	ldr	r2, [r7, #0]
 800623e:	68b9      	ldr	r1, [r7, #8]
 8006240:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006242:	f000 fb37 	bl	80068b4 <prvCopyDataToQueue>
 8006246:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800624a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800624c:	2b00      	cmp	r3, #0
 800624e:	d010      	beq.n	8006272 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006252:	3324      	adds	r3, #36	@ 0x24
 8006254:	4618      	mov	r0, r3
 8006256:	f001 f96b 	bl	8007530 <xTaskRemoveFromEventList>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d013      	beq.n	8006288 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006260:	4b3f      	ldr	r3, [pc, #252]	@ (8006360 <xQueueGenericSend+0x200>)
 8006262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006266:	601a      	str	r2, [r3, #0]
 8006268:	f3bf 8f4f 	dsb	sy
 800626c:	f3bf 8f6f 	isb	sy
 8006270:	e00a      	b.n	8006288 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006274:	2b00      	cmp	r3, #0
 8006276:	d007      	beq.n	8006288 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006278:	4b39      	ldr	r3, [pc, #228]	@ (8006360 <xQueueGenericSend+0x200>)
 800627a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800627e:	601a      	str	r2, [r3, #0]
 8006280:	f3bf 8f4f 	dsb	sy
 8006284:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006288:	f002 fa30 	bl	80086ec <vPortExitCritical>
				return pdPASS;
 800628c:	2301      	movs	r3, #1
 800628e:	e063      	b.n	8006358 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d103      	bne.n	800629e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006296:	f002 fa29 	bl	80086ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800629a:	2300      	movs	r3, #0
 800629c:	e05c      	b.n	8006358 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800629e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d106      	bne.n	80062b2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80062a4:	f107 0314 	add.w	r3, r7, #20
 80062a8:	4618      	mov	r0, r3
 80062aa:	f001 fa09 	bl	80076c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062ae:	2301      	movs	r3, #1
 80062b0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062b2:	f002 fa1b 	bl	80086ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062b6:	f000 fecf 	bl	8007058 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062ba:	f002 f9e5 	bl	8008688 <vPortEnterCritical>
 80062be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80062c4:	b25b      	sxtb	r3, r3
 80062c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062ca:	d103      	bne.n	80062d4 <xQueueGenericSend+0x174>
 80062cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ce:	2200      	movs	r2, #0
 80062d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80062da:	b25b      	sxtb	r3, r3
 80062dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062e0:	d103      	bne.n	80062ea <xQueueGenericSend+0x18a>
 80062e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e4:	2200      	movs	r2, #0
 80062e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062ea:	f002 f9ff 	bl	80086ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80062ee:	1d3a      	adds	r2, r7, #4
 80062f0:	f107 0314 	add.w	r3, r7, #20
 80062f4:	4611      	mov	r1, r2
 80062f6:	4618      	mov	r0, r3
 80062f8:	f001 f9f8 	bl	80076ec <xTaskCheckForTimeOut>
 80062fc:	4603      	mov	r3, r0
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d124      	bne.n	800634c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006302:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006304:	f000 fbce 	bl	8006aa4 <prvIsQueueFull>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d018      	beq.n	8006340 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800630e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006310:	3310      	adds	r3, #16
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	4611      	mov	r1, r2
 8006316:	4618      	mov	r0, r3
 8006318:	f001 f87a 	bl	8007410 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800631c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800631e:	f000 fb59 	bl	80069d4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006322:	f000 fea7 	bl	8007074 <xTaskResumeAll>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	f47f af7c 	bne.w	8006226 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800632e:	4b0c      	ldr	r3, [pc, #48]	@ (8006360 <xQueueGenericSend+0x200>)
 8006330:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006334:	601a      	str	r2, [r3, #0]
 8006336:	f3bf 8f4f 	dsb	sy
 800633a:	f3bf 8f6f 	isb	sy
 800633e:	e772      	b.n	8006226 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006340:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006342:	f000 fb47 	bl	80069d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006346:	f000 fe95 	bl	8007074 <xTaskResumeAll>
 800634a:	e76c      	b.n	8006226 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800634c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800634e:	f000 fb41 	bl	80069d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006352:	f000 fe8f 	bl	8007074 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006356:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006358:	4618      	mov	r0, r3
 800635a:	3738      	adds	r7, #56	@ 0x38
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}
 8006360:	e000ed04 	.word	0xe000ed04

08006364 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b090      	sub	sp, #64	@ 0x40
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]
 8006370:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006378:	2b00      	cmp	r3, #0
 800637a:	d10b      	bne.n	8006394 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800637c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006380:	f383 8811 	msr	BASEPRI, r3
 8006384:	f3bf 8f6f 	isb	sy
 8006388:	f3bf 8f4f 	dsb	sy
 800638c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800638e:	bf00      	nop
 8006390:	bf00      	nop
 8006392:	e7fd      	b.n	8006390 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d103      	bne.n	80063a2 <xQueueGenericSendFromISR+0x3e>
 800639a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800639c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d101      	bne.n	80063a6 <xQueueGenericSendFromISR+0x42>
 80063a2:	2301      	movs	r3, #1
 80063a4:	e000      	b.n	80063a8 <xQueueGenericSendFromISR+0x44>
 80063a6:	2300      	movs	r3, #0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d10b      	bne.n	80063c4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80063ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b0:	f383 8811 	msr	BASEPRI, r3
 80063b4:	f3bf 8f6f 	isb	sy
 80063b8:	f3bf 8f4f 	dsb	sy
 80063bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80063be:	bf00      	nop
 80063c0:	bf00      	nop
 80063c2:	e7fd      	b.n	80063c0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	2b02      	cmp	r3, #2
 80063c8:	d103      	bne.n	80063d2 <xQueueGenericSendFromISR+0x6e>
 80063ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d101      	bne.n	80063d6 <xQueueGenericSendFromISR+0x72>
 80063d2:	2301      	movs	r3, #1
 80063d4:	e000      	b.n	80063d8 <xQueueGenericSendFromISR+0x74>
 80063d6:	2300      	movs	r3, #0
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d10b      	bne.n	80063f4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80063dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063e0:	f383 8811 	msr	BASEPRI, r3
 80063e4:	f3bf 8f6f 	isb	sy
 80063e8:	f3bf 8f4f 	dsb	sy
 80063ec:	623b      	str	r3, [r7, #32]
}
 80063ee:	bf00      	nop
 80063f0:	bf00      	nop
 80063f2:	e7fd      	b.n	80063f0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80063f4:	f002 fa28 	bl	8008848 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80063f8:	f3ef 8211 	mrs	r2, BASEPRI
 80063fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006400:	f383 8811 	msr	BASEPRI, r3
 8006404:	f3bf 8f6f 	isb	sy
 8006408:	f3bf 8f4f 	dsb	sy
 800640c:	61fa      	str	r2, [r7, #28]
 800640e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006410:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006412:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006416:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800641a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800641c:	429a      	cmp	r2, r3
 800641e:	d302      	bcc.n	8006426 <xQueueGenericSendFromISR+0xc2>
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	2b02      	cmp	r3, #2
 8006424:	d12f      	bne.n	8006486 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006428:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800642c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006434:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006436:	683a      	ldr	r2, [r7, #0]
 8006438:	68b9      	ldr	r1, [r7, #8]
 800643a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800643c:	f000 fa3a 	bl	80068b4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006440:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006444:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006448:	d112      	bne.n	8006470 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800644a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800644c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800644e:	2b00      	cmp	r3, #0
 8006450:	d016      	beq.n	8006480 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006454:	3324      	adds	r3, #36	@ 0x24
 8006456:	4618      	mov	r0, r3
 8006458:	f001 f86a 	bl	8007530 <xTaskRemoveFromEventList>
 800645c:	4603      	mov	r3, r0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d00e      	beq.n	8006480 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00b      	beq.n	8006480 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	601a      	str	r2, [r3, #0]
 800646e:	e007      	b.n	8006480 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006470:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006474:	3301      	adds	r3, #1
 8006476:	b2db      	uxtb	r3, r3
 8006478:	b25a      	sxtb	r2, r3
 800647a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800647c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006480:	2301      	movs	r3, #1
 8006482:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006484:	e001      	b.n	800648a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006486:	2300      	movs	r3, #0
 8006488:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800648a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800648c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006494:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006498:	4618      	mov	r0, r3
 800649a:	3740      	adds	r7, #64	@ 0x40
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}

080064a0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b08c      	sub	sp, #48	@ 0x30
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	60f8      	str	r0, [r7, #12]
 80064a8:	60b9      	str	r1, [r7, #8]
 80064aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80064ac:	2300      	movs	r3, #0
 80064ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80064b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10b      	bne.n	80064d2 <xQueueReceive+0x32>
	__asm volatile
 80064ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064be:	f383 8811 	msr	BASEPRI, r3
 80064c2:	f3bf 8f6f 	isb	sy
 80064c6:	f3bf 8f4f 	dsb	sy
 80064ca:	623b      	str	r3, [r7, #32]
}
 80064cc:	bf00      	nop
 80064ce:	bf00      	nop
 80064d0:	e7fd      	b.n	80064ce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d103      	bne.n	80064e0 <xQueueReceive+0x40>
 80064d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d101      	bne.n	80064e4 <xQueueReceive+0x44>
 80064e0:	2301      	movs	r3, #1
 80064e2:	e000      	b.n	80064e6 <xQueueReceive+0x46>
 80064e4:	2300      	movs	r3, #0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d10b      	bne.n	8006502 <xQueueReceive+0x62>
	__asm volatile
 80064ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ee:	f383 8811 	msr	BASEPRI, r3
 80064f2:	f3bf 8f6f 	isb	sy
 80064f6:	f3bf 8f4f 	dsb	sy
 80064fa:	61fb      	str	r3, [r7, #28]
}
 80064fc:	bf00      	nop
 80064fe:	bf00      	nop
 8006500:	e7fd      	b.n	80064fe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006502:	f001 fa3f 	bl	8007984 <xTaskGetSchedulerState>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d102      	bne.n	8006512 <xQueueReceive+0x72>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d101      	bne.n	8006516 <xQueueReceive+0x76>
 8006512:	2301      	movs	r3, #1
 8006514:	e000      	b.n	8006518 <xQueueReceive+0x78>
 8006516:	2300      	movs	r3, #0
 8006518:	2b00      	cmp	r3, #0
 800651a:	d10b      	bne.n	8006534 <xQueueReceive+0x94>
	__asm volatile
 800651c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006520:	f383 8811 	msr	BASEPRI, r3
 8006524:	f3bf 8f6f 	isb	sy
 8006528:	f3bf 8f4f 	dsb	sy
 800652c:	61bb      	str	r3, [r7, #24]
}
 800652e:	bf00      	nop
 8006530:	bf00      	nop
 8006532:	e7fd      	b.n	8006530 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006534:	f002 f8a8 	bl	8008688 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800653a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800653c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800653e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006540:	2b00      	cmp	r3, #0
 8006542:	d01f      	beq.n	8006584 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006544:	68b9      	ldr	r1, [r7, #8]
 8006546:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006548:	f000 fa1e 	bl	8006988 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800654c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654e:	1e5a      	subs	r2, r3, #1
 8006550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006552:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006556:	691b      	ldr	r3, [r3, #16]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d00f      	beq.n	800657c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800655c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800655e:	3310      	adds	r3, #16
 8006560:	4618      	mov	r0, r3
 8006562:	f000 ffe5 	bl	8007530 <xTaskRemoveFromEventList>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d007      	beq.n	800657c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800656c:	4b3c      	ldr	r3, [pc, #240]	@ (8006660 <xQueueReceive+0x1c0>)
 800656e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006572:	601a      	str	r2, [r3, #0]
 8006574:	f3bf 8f4f 	dsb	sy
 8006578:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800657c:	f002 f8b6 	bl	80086ec <vPortExitCritical>
				return pdPASS;
 8006580:	2301      	movs	r3, #1
 8006582:	e069      	b.n	8006658 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d103      	bne.n	8006592 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800658a:	f002 f8af 	bl	80086ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800658e:	2300      	movs	r3, #0
 8006590:	e062      	b.n	8006658 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006594:	2b00      	cmp	r3, #0
 8006596:	d106      	bne.n	80065a6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006598:	f107 0310 	add.w	r3, r7, #16
 800659c:	4618      	mov	r0, r3
 800659e:	f001 f88f 	bl	80076c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80065a2:	2301      	movs	r3, #1
 80065a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80065a6:	f002 f8a1 	bl	80086ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80065aa:	f000 fd55 	bl	8007058 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065ae:	f002 f86b 	bl	8008688 <vPortEnterCritical>
 80065b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80065b8:	b25b      	sxtb	r3, r3
 80065ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065be:	d103      	bne.n	80065c8 <xQueueReceive+0x128>
 80065c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80065ce:	b25b      	sxtb	r3, r3
 80065d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065d4:	d103      	bne.n	80065de <xQueueReceive+0x13e>
 80065d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065de:	f002 f885 	bl	80086ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80065e2:	1d3a      	adds	r2, r7, #4
 80065e4:	f107 0310 	add.w	r3, r7, #16
 80065e8:	4611      	mov	r1, r2
 80065ea:	4618      	mov	r0, r3
 80065ec:	f001 f87e 	bl	80076ec <xTaskCheckForTimeOut>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d123      	bne.n	800663e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065f8:	f000 fa3e 	bl	8006a78 <prvIsQueueEmpty>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d017      	beq.n	8006632 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006604:	3324      	adds	r3, #36	@ 0x24
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	4611      	mov	r1, r2
 800660a:	4618      	mov	r0, r3
 800660c:	f000 ff00 	bl	8007410 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006610:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006612:	f000 f9df 	bl	80069d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006616:	f000 fd2d 	bl	8007074 <xTaskResumeAll>
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d189      	bne.n	8006534 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006620:	4b0f      	ldr	r3, [pc, #60]	@ (8006660 <xQueueReceive+0x1c0>)
 8006622:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006626:	601a      	str	r2, [r3, #0]
 8006628:	f3bf 8f4f 	dsb	sy
 800662c:	f3bf 8f6f 	isb	sy
 8006630:	e780      	b.n	8006534 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006632:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006634:	f000 f9ce 	bl	80069d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006638:	f000 fd1c 	bl	8007074 <xTaskResumeAll>
 800663c:	e77a      	b.n	8006534 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800663e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006640:	f000 f9c8 	bl	80069d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006644:	f000 fd16 	bl	8007074 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006648:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800664a:	f000 fa15 	bl	8006a78 <prvIsQueueEmpty>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	f43f af6f 	beq.w	8006534 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006656:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006658:	4618      	mov	r0, r3
 800665a:	3730      	adds	r7, #48	@ 0x30
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}
 8006660:	e000ed04 	.word	0xe000ed04

08006664 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b08e      	sub	sp, #56	@ 0x38
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800666e:	2300      	movs	r3, #0
 8006670:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006676:	2300      	movs	r3, #0
 8006678:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800667a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800667c:	2b00      	cmp	r3, #0
 800667e:	d10b      	bne.n	8006698 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006684:	f383 8811 	msr	BASEPRI, r3
 8006688:	f3bf 8f6f 	isb	sy
 800668c:	f3bf 8f4f 	dsb	sy
 8006690:	623b      	str	r3, [r7, #32]
}
 8006692:	bf00      	nop
 8006694:	bf00      	nop
 8006696:	e7fd      	b.n	8006694 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800669a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800669c:	2b00      	cmp	r3, #0
 800669e:	d00b      	beq.n	80066b8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80066a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a4:	f383 8811 	msr	BASEPRI, r3
 80066a8:	f3bf 8f6f 	isb	sy
 80066ac:	f3bf 8f4f 	dsb	sy
 80066b0:	61fb      	str	r3, [r7, #28]
}
 80066b2:	bf00      	nop
 80066b4:	bf00      	nop
 80066b6:	e7fd      	b.n	80066b4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80066b8:	f001 f964 	bl	8007984 <xTaskGetSchedulerState>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d102      	bne.n	80066c8 <xQueueSemaphoreTake+0x64>
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d101      	bne.n	80066cc <xQueueSemaphoreTake+0x68>
 80066c8:	2301      	movs	r3, #1
 80066ca:	e000      	b.n	80066ce <xQueueSemaphoreTake+0x6a>
 80066cc:	2300      	movs	r3, #0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d10b      	bne.n	80066ea <xQueueSemaphoreTake+0x86>
	__asm volatile
 80066d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d6:	f383 8811 	msr	BASEPRI, r3
 80066da:	f3bf 8f6f 	isb	sy
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	61bb      	str	r3, [r7, #24]
}
 80066e4:	bf00      	nop
 80066e6:	bf00      	nop
 80066e8:	e7fd      	b.n	80066e6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80066ea:	f001 ffcd 	bl	8008688 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80066ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80066f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d024      	beq.n	8006744 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80066fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066fc:	1e5a      	subs	r2, r3, #1
 80066fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006700:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d104      	bne.n	8006714 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800670a:	f001 facd 	bl	8007ca8 <pvTaskIncrementMutexHeldCount>
 800670e:	4602      	mov	r2, r0
 8006710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006712:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006716:	691b      	ldr	r3, [r3, #16]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d00f      	beq.n	800673c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800671c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800671e:	3310      	adds	r3, #16
 8006720:	4618      	mov	r0, r3
 8006722:	f000 ff05 	bl	8007530 <xTaskRemoveFromEventList>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d007      	beq.n	800673c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800672c:	4b54      	ldr	r3, [pc, #336]	@ (8006880 <xQueueSemaphoreTake+0x21c>)
 800672e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006732:	601a      	str	r2, [r3, #0]
 8006734:	f3bf 8f4f 	dsb	sy
 8006738:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800673c:	f001 ffd6 	bl	80086ec <vPortExitCritical>
				return pdPASS;
 8006740:	2301      	movs	r3, #1
 8006742:	e098      	b.n	8006876 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d112      	bne.n	8006770 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800674a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674c:	2b00      	cmp	r3, #0
 800674e:	d00b      	beq.n	8006768 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006754:	f383 8811 	msr	BASEPRI, r3
 8006758:	f3bf 8f6f 	isb	sy
 800675c:	f3bf 8f4f 	dsb	sy
 8006760:	617b      	str	r3, [r7, #20]
}
 8006762:	bf00      	nop
 8006764:	bf00      	nop
 8006766:	e7fd      	b.n	8006764 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006768:	f001 ffc0 	bl	80086ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800676c:	2300      	movs	r3, #0
 800676e:	e082      	b.n	8006876 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006772:	2b00      	cmp	r3, #0
 8006774:	d106      	bne.n	8006784 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006776:	f107 030c 	add.w	r3, r7, #12
 800677a:	4618      	mov	r0, r3
 800677c:	f000 ffa0 	bl	80076c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006780:	2301      	movs	r3, #1
 8006782:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006784:	f001 ffb2 	bl	80086ec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006788:	f000 fc66 	bl	8007058 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800678c:	f001 ff7c 	bl	8008688 <vPortEnterCritical>
 8006790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006792:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006796:	b25b      	sxtb	r3, r3
 8006798:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800679c:	d103      	bne.n	80067a6 <xQueueSemaphoreTake+0x142>
 800679e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a0:	2200      	movs	r2, #0
 80067a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067ac:	b25b      	sxtb	r3, r3
 80067ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80067b2:	d103      	bne.n	80067bc <xQueueSemaphoreTake+0x158>
 80067b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067b6:	2200      	movs	r2, #0
 80067b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80067bc:	f001 ff96 	bl	80086ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80067c0:	463a      	mov	r2, r7
 80067c2:	f107 030c 	add.w	r3, r7, #12
 80067c6:	4611      	mov	r1, r2
 80067c8:	4618      	mov	r0, r3
 80067ca:	f000 ff8f 	bl	80076ec <xTaskCheckForTimeOut>
 80067ce:	4603      	mov	r3, r0
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d132      	bne.n	800683a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80067d6:	f000 f94f 	bl	8006a78 <prvIsQueueEmpty>
 80067da:	4603      	mov	r3, r0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d026      	beq.n	800682e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80067e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d109      	bne.n	80067fc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80067e8:	f001 ff4e 	bl	8008688 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80067ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	4618      	mov	r0, r3
 80067f2:	f001 f8e5 	bl	80079c0 <xTaskPriorityInherit>
 80067f6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80067f8:	f001 ff78 	bl	80086ec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80067fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067fe:	3324      	adds	r3, #36	@ 0x24
 8006800:	683a      	ldr	r2, [r7, #0]
 8006802:	4611      	mov	r1, r2
 8006804:	4618      	mov	r0, r3
 8006806:	f000 fe03 	bl	8007410 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800680a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800680c:	f000 f8e2 	bl	80069d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006810:	f000 fc30 	bl	8007074 <xTaskResumeAll>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	f47f af67 	bne.w	80066ea <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800681c:	4b18      	ldr	r3, [pc, #96]	@ (8006880 <xQueueSemaphoreTake+0x21c>)
 800681e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006822:	601a      	str	r2, [r3, #0]
 8006824:	f3bf 8f4f 	dsb	sy
 8006828:	f3bf 8f6f 	isb	sy
 800682c:	e75d      	b.n	80066ea <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800682e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006830:	f000 f8d0 	bl	80069d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006834:	f000 fc1e 	bl	8007074 <xTaskResumeAll>
 8006838:	e757      	b.n	80066ea <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800683a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800683c:	f000 f8ca 	bl	80069d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006840:	f000 fc18 	bl	8007074 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006844:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006846:	f000 f917 	bl	8006a78 <prvIsQueueEmpty>
 800684a:	4603      	mov	r3, r0
 800684c:	2b00      	cmp	r3, #0
 800684e:	f43f af4c 	beq.w	80066ea <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006854:	2b00      	cmp	r3, #0
 8006856:	d00d      	beq.n	8006874 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006858:	f001 ff16 	bl	8008688 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800685c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800685e:	f000 f811 	bl	8006884 <prvGetDisinheritPriorityAfterTimeout>
 8006862:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800686a:	4618      	mov	r0, r3
 800686c:	f001 f980 	bl	8007b70 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006870:	f001 ff3c 	bl	80086ec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006874:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006876:	4618      	mov	r0, r3
 8006878:	3738      	adds	r7, #56	@ 0x38
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	e000ed04 	.word	0xe000ed04

08006884 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006890:	2b00      	cmp	r3, #0
 8006892:	d006      	beq.n	80068a2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800689e:	60fb      	str	r3, [r7, #12]
 80068a0:	e001      	b.n	80068a6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80068a2:	2300      	movs	r3, #0
 80068a4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80068a6:	68fb      	ldr	r3, [r7, #12]
	}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3714      	adds	r7, #20
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b086      	sub	sp, #24
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80068c0:	2300      	movs	r3, #0
 80068c2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068c8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d10d      	bne.n	80068ee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d14d      	bne.n	8006976 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	4618      	mov	r0, r3
 80068e0:	f001 f8d6 	bl	8007a90 <xTaskPriorityDisinherit>
 80068e4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2200      	movs	r2, #0
 80068ea:	609a      	str	r2, [r3, #8]
 80068ec:	e043      	b.n	8006976 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d119      	bne.n	8006928 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6858      	ldr	r0, [r3, #4]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068fc:	461a      	mov	r2, r3
 80068fe:	68b9      	ldr	r1, [r7, #8]
 8006900:	f002 fb2c 	bl	8008f5c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	685a      	ldr	r2, [r3, #4]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800690c:	441a      	add	r2, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	685a      	ldr	r2, [r3, #4]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	429a      	cmp	r2, r3
 800691c:	d32b      	bcc.n	8006976 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	605a      	str	r2, [r3, #4]
 8006926:	e026      	b.n	8006976 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	68d8      	ldr	r0, [r3, #12]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006930:	461a      	mov	r2, r3
 8006932:	68b9      	ldr	r1, [r7, #8]
 8006934:	f002 fb12 	bl	8008f5c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	68da      	ldr	r2, [r3, #12]
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006940:	425b      	negs	r3, r3
 8006942:	441a      	add	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	68da      	ldr	r2, [r3, #12]
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	429a      	cmp	r2, r3
 8006952:	d207      	bcs.n	8006964 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	689a      	ldr	r2, [r3, #8]
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800695c:	425b      	negs	r3, r3
 800695e:	441a      	add	r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2b02      	cmp	r3, #2
 8006968:	d105      	bne.n	8006976 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d002      	beq.n	8006976 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	3b01      	subs	r3, #1
 8006974:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	1c5a      	adds	r2, r3, #1
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800697e:	697b      	ldr	r3, [r7, #20]
}
 8006980:	4618      	mov	r0, r3
 8006982:	3718      	adds	r7, #24
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}

08006988 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b082      	sub	sp, #8
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006996:	2b00      	cmp	r3, #0
 8006998:	d018      	beq.n	80069cc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	68da      	ldr	r2, [r3, #12]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069a2:	441a      	add	r2, r3
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	68da      	ldr	r2, [r3, #12]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d303      	bcc.n	80069bc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	68d9      	ldr	r1, [r3, #12]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069c4:	461a      	mov	r2, r3
 80069c6:	6838      	ldr	r0, [r7, #0]
 80069c8:	f002 fac8 	bl	8008f5c <memcpy>
	}
}
 80069cc:	bf00      	nop
 80069ce:	3708      	adds	r7, #8
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}

080069d4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b084      	sub	sp, #16
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80069dc:	f001 fe54 	bl	8008688 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80069e6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80069e8:	e011      	b.n	8006a0e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d012      	beq.n	8006a18 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	3324      	adds	r3, #36	@ 0x24
 80069f6:	4618      	mov	r0, r3
 80069f8:	f000 fd9a 	bl	8007530 <xTaskRemoveFromEventList>
 80069fc:	4603      	mov	r3, r0
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d001      	beq.n	8006a06 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006a02:	f000 fed7 	bl	80077b4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006a06:	7bfb      	ldrb	r3, [r7, #15]
 8006a08:	3b01      	subs	r3, #1
 8006a0a:	b2db      	uxtb	r3, r3
 8006a0c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	dce9      	bgt.n	80069ea <prvUnlockQueue+0x16>
 8006a16:	e000      	b.n	8006a1a <prvUnlockQueue+0x46>
					break;
 8006a18:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	22ff      	movs	r2, #255	@ 0xff
 8006a1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006a22:	f001 fe63 	bl	80086ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006a26:	f001 fe2f 	bl	8008688 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006a30:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006a32:	e011      	b.n	8006a58 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	691b      	ldr	r3, [r3, #16]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d012      	beq.n	8006a62 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	3310      	adds	r3, #16
 8006a40:	4618      	mov	r0, r3
 8006a42:	f000 fd75 	bl	8007530 <xTaskRemoveFromEventList>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d001      	beq.n	8006a50 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006a4c:	f000 feb2 	bl	80077b4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006a50:	7bbb      	ldrb	r3, [r7, #14]
 8006a52:	3b01      	subs	r3, #1
 8006a54:	b2db      	uxtb	r3, r3
 8006a56:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006a58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	dce9      	bgt.n	8006a34 <prvUnlockQueue+0x60>
 8006a60:	e000      	b.n	8006a64 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006a62:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	22ff      	movs	r2, #255	@ 0xff
 8006a68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006a6c:	f001 fe3e 	bl	80086ec <vPortExitCritical>
}
 8006a70:	bf00      	nop
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b084      	sub	sp, #16
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006a80:	f001 fe02 	bl	8008688 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d102      	bne.n	8006a92 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	60fb      	str	r3, [r7, #12]
 8006a90:	e001      	b.n	8006a96 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006a92:	2300      	movs	r3, #0
 8006a94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006a96:	f001 fe29 	bl	80086ec <vPortExitCritical>

	return xReturn;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3710      	adds	r7, #16
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006aac:	f001 fdec 	bl	8008688 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d102      	bne.n	8006ac2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006abc:	2301      	movs	r3, #1
 8006abe:	60fb      	str	r3, [r7, #12]
 8006ac0:	e001      	b.n	8006ac6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ac6:	f001 fe11 	bl	80086ec <vPortExitCritical>

	return xReturn;
 8006aca:	68fb      	ldr	r3, [r7, #12]
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3710      	adds	r7, #16
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ade:	2300      	movs	r3, #0
 8006ae0:	60fb      	str	r3, [r7, #12]
 8006ae2:	e014      	b.n	8006b0e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006ae4:	4a0f      	ldr	r2, [pc, #60]	@ (8006b24 <vQueueAddToRegistry+0x50>)
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d10b      	bne.n	8006b08 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006af0:	490c      	ldr	r1, [pc, #48]	@ (8006b24 <vQueueAddToRegistry+0x50>)
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	683a      	ldr	r2, [r7, #0]
 8006af6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006afa:	4a0a      	ldr	r2, [pc, #40]	@ (8006b24 <vQueueAddToRegistry+0x50>)
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	00db      	lsls	r3, r3, #3
 8006b00:	4413      	add	r3, r2
 8006b02:	687a      	ldr	r2, [r7, #4]
 8006b04:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006b06:	e006      	b.n	8006b16 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	3301      	adds	r3, #1
 8006b0c:	60fb      	str	r3, [r7, #12]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2b07      	cmp	r3, #7
 8006b12:	d9e7      	bls.n	8006ae4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006b14:	bf00      	nop
 8006b16:	bf00      	nop
 8006b18:	3714      	adds	r7, #20
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop
 8006b24:	20000e0c 	.word	0x20000e0c

08006b28 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b086      	sub	sp, #24
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006b38:	f001 fda6 	bl	8008688 <vPortEnterCritical>
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b42:	b25b      	sxtb	r3, r3
 8006b44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b48:	d103      	bne.n	8006b52 <vQueueWaitForMessageRestricted+0x2a>
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b58:	b25b      	sxtb	r3, r3
 8006b5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b5e:	d103      	bne.n	8006b68 <vQueueWaitForMessageRestricted+0x40>
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b68:	f001 fdc0 	bl	80086ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d106      	bne.n	8006b82 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	3324      	adds	r3, #36	@ 0x24
 8006b78:	687a      	ldr	r2, [r7, #4]
 8006b7a:	68b9      	ldr	r1, [r7, #8]
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f000 fcab 	bl	80074d8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006b82:	6978      	ldr	r0, [r7, #20]
 8006b84:	f7ff ff26 	bl	80069d4 <prvUnlockQueue>
	}
 8006b88:	bf00      	nop
 8006b8a:	3718      	adds	r7, #24
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b08e      	sub	sp, #56	@ 0x38
 8006b94:	af04      	add	r7, sp, #16
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
 8006b9c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d10b      	bne.n	8006bbc <xTaskCreateStatic+0x2c>
	__asm volatile
 8006ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba8:	f383 8811 	msr	BASEPRI, r3
 8006bac:	f3bf 8f6f 	isb	sy
 8006bb0:	f3bf 8f4f 	dsb	sy
 8006bb4:	623b      	str	r3, [r7, #32]
}
 8006bb6:	bf00      	nop
 8006bb8:	bf00      	nop
 8006bba:	e7fd      	b.n	8006bb8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d10b      	bne.n	8006bda <xTaskCreateStatic+0x4a>
	__asm volatile
 8006bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bc6:	f383 8811 	msr	BASEPRI, r3
 8006bca:	f3bf 8f6f 	isb	sy
 8006bce:	f3bf 8f4f 	dsb	sy
 8006bd2:	61fb      	str	r3, [r7, #28]
}
 8006bd4:	bf00      	nop
 8006bd6:	bf00      	nop
 8006bd8:	e7fd      	b.n	8006bd6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006bda:	23a8      	movs	r3, #168	@ 0xa8
 8006bdc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	2ba8      	cmp	r3, #168	@ 0xa8
 8006be2:	d00b      	beq.n	8006bfc <xTaskCreateStatic+0x6c>
	__asm volatile
 8006be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006be8:	f383 8811 	msr	BASEPRI, r3
 8006bec:	f3bf 8f6f 	isb	sy
 8006bf0:	f3bf 8f4f 	dsb	sy
 8006bf4:	61bb      	str	r3, [r7, #24]
}
 8006bf6:	bf00      	nop
 8006bf8:	bf00      	nop
 8006bfa:	e7fd      	b.n	8006bf8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006bfc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d01e      	beq.n	8006c42 <xTaskCreateStatic+0xb2>
 8006c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d01b      	beq.n	8006c42 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c0c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006c12:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c16:	2202      	movs	r2, #2
 8006c18:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	9303      	str	r3, [sp, #12]
 8006c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c22:	9302      	str	r3, [sp, #8]
 8006c24:	f107 0314 	add.w	r3, r7, #20
 8006c28:	9301      	str	r3, [sp, #4]
 8006c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c2c:	9300      	str	r3, [sp, #0]
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	687a      	ldr	r2, [r7, #4]
 8006c32:	68b9      	ldr	r1, [r7, #8]
 8006c34:	68f8      	ldr	r0, [r7, #12]
 8006c36:	f000 f851 	bl	8006cdc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006c3a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006c3c:	f000 f8f6 	bl	8006e2c <prvAddNewTaskToReadyList>
 8006c40:	e001      	b.n	8006c46 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006c42:	2300      	movs	r3, #0
 8006c44:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006c46:	697b      	ldr	r3, [r7, #20]
	}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3728      	adds	r7, #40	@ 0x28
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}

08006c50 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b08c      	sub	sp, #48	@ 0x30
 8006c54:	af04      	add	r7, sp, #16
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	603b      	str	r3, [r7, #0]
 8006c5c:	4613      	mov	r3, r2
 8006c5e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006c60:	88fb      	ldrh	r3, [r7, #6]
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	4618      	mov	r0, r3
 8006c66:	f001 fe31 	bl	80088cc <pvPortMalloc>
 8006c6a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d00e      	beq.n	8006c90 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006c72:	20a8      	movs	r0, #168	@ 0xa8
 8006c74:	f001 fe2a 	bl	80088cc <pvPortMalloc>
 8006c78:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006c7a:	69fb      	ldr	r3, [r7, #28]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d003      	beq.n	8006c88 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006c80:	69fb      	ldr	r3, [r7, #28]
 8006c82:	697a      	ldr	r2, [r7, #20]
 8006c84:	631a      	str	r2, [r3, #48]	@ 0x30
 8006c86:	e005      	b.n	8006c94 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006c88:	6978      	ldr	r0, [r7, #20]
 8006c8a:	f001 feed 	bl	8008a68 <vPortFree>
 8006c8e:	e001      	b.n	8006c94 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006c90:	2300      	movs	r3, #0
 8006c92:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006c94:	69fb      	ldr	r3, [r7, #28]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d017      	beq.n	8006cca <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006c9a:	69fb      	ldr	r3, [r7, #28]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006ca2:	88fa      	ldrh	r2, [r7, #6]
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	9303      	str	r3, [sp, #12]
 8006ca8:	69fb      	ldr	r3, [r7, #28]
 8006caa:	9302      	str	r3, [sp, #8]
 8006cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cae:	9301      	str	r3, [sp, #4]
 8006cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cb2:	9300      	str	r3, [sp, #0]
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	68b9      	ldr	r1, [r7, #8]
 8006cb8:	68f8      	ldr	r0, [r7, #12]
 8006cba:	f000 f80f 	bl	8006cdc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006cbe:	69f8      	ldr	r0, [r7, #28]
 8006cc0:	f000 f8b4 	bl	8006e2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	61bb      	str	r3, [r7, #24]
 8006cc8:	e002      	b.n	8006cd0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006cca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006cce:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006cd0:	69bb      	ldr	r3, [r7, #24]
	}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3720      	adds	r7, #32
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
	...

08006cdc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b088      	sub	sp, #32
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	60b9      	str	r1, [r7, #8]
 8006ce6:	607a      	str	r2, [r7, #4]
 8006ce8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cec:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	009b      	lsls	r3, r3, #2
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	21a5      	movs	r1, #165	@ 0xa5
 8006cf6:	f002 f895 	bl	8008e24 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cfc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006d04:	3b01      	subs	r3, #1
 8006d06:	009b      	lsls	r3, r3, #2
 8006d08:	4413      	add	r3, r2
 8006d0a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	f023 0307 	bic.w	r3, r3, #7
 8006d12:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006d14:	69bb      	ldr	r3, [r7, #24]
 8006d16:	f003 0307 	and.w	r3, r3, #7
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d00b      	beq.n	8006d36 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d22:	f383 8811 	msr	BASEPRI, r3
 8006d26:	f3bf 8f6f 	isb	sy
 8006d2a:	f3bf 8f4f 	dsb	sy
 8006d2e:	617b      	str	r3, [r7, #20]
}
 8006d30:	bf00      	nop
 8006d32:	bf00      	nop
 8006d34:	e7fd      	b.n	8006d32 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d01f      	beq.n	8006d7c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	61fb      	str	r3, [r7, #28]
 8006d40:	e012      	b.n	8006d68 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006d42:	68ba      	ldr	r2, [r7, #8]
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	4413      	add	r3, r2
 8006d48:	7819      	ldrb	r1, [r3, #0]
 8006d4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	4413      	add	r3, r2
 8006d50:	3334      	adds	r3, #52	@ 0x34
 8006d52:	460a      	mov	r2, r1
 8006d54:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006d56:	68ba      	ldr	r2, [r7, #8]
 8006d58:	69fb      	ldr	r3, [r7, #28]
 8006d5a:	4413      	add	r3, r2
 8006d5c:	781b      	ldrb	r3, [r3, #0]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d006      	beq.n	8006d70 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006d62:	69fb      	ldr	r3, [r7, #28]
 8006d64:	3301      	adds	r3, #1
 8006d66:	61fb      	str	r3, [r7, #28]
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	2b0f      	cmp	r3, #15
 8006d6c:	d9e9      	bls.n	8006d42 <prvInitialiseNewTask+0x66>
 8006d6e:	e000      	b.n	8006d72 <prvInitialiseNewTask+0x96>
			{
				break;
 8006d70:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d74:	2200      	movs	r2, #0
 8006d76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006d7a:	e003      	b.n	8006d84 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d7e:	2200      	movs	r2, #0
 8006d80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d86:	2b37      	cmp	r3, #55	@ 0x37
 8006d88:	d901      	bls.n	8006d8e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006d8a:	2337      	movs	r3, #55	@ 0x37
 8006d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d90:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d92:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d98:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da2:	3304      	adds	r3, #4
 8006da4:	4618      	mov	r0, r3
 8006da6:	f7fe ffce 	bl	8005d46 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dac:	3318      	adds	r3, #24
 8006dae:	4618      	mov	r0, r3
 8006db0:	f7fe ffc9 	bl	8005d46 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006db8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dbc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dc8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ddc:	3354      	adds	r3, #84	@ 0x54
 8006dde:	224c      	movs	r2, #76	@ 0x4c
 8006de0:	2100      	movs	r1, #0
 8006de2:	4618      	mov	r0, r3
 8006de4:	f002 f81e 	bl	8008e24 <memset>
 8006de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dea:	4a0d      	ldr	r2, [pc, #52]	@ (8006e20 <prvInitialiseNewTask+0x144>)
 8006dec:	659a      	str	r2, [r3, #88]	@ 0x58
 8006dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df0:	4a0c      	ldr	r2, [pc, #48]	@ (8006e24 <prvInitialiseNewTask+0x148>)
 8006df2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df6:	4a0c      	ldr	r2, [pc, #48]	@ (8006e28 <prvInitialiseNewTask+0x14c>)
 8006df8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006dfa:	683a      	ldr	r2, [r7, #0]
 8006dfc:	68f9      	ldr	r1, [r7, #12]
 8006dfe:	69b8      	ldr	r0, [r7, #24]
 8006e00:	f001 fb14 	bl	800842c <pxPortInitialiseStack>
 8006e04:	4602      	mov	r2, r0
 8006e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e08:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d002      	beq.n	8006e16 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006e10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e16:	bf00      	nop
 8006e18:	3720      	adds	r7, #32
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	20002c18 	.word	0x20002c18
 8006e24:	20002c80 	.word	0x20002c80
 8006e28:	20002ce8 	.word	0x20002ce8

08006e2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b082      	sub	sp, #8
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006e34:	f001 fc28 	bl	8008688 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006e38:	4b2d      	ldr	r3, [pc, #180]	@ (8006ef0 <prvAddNewTaskToReadyList+0xc4>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	4a2c      	ldr	r2, [pc, #176]	@ (8006ef0 <prvAddNewTaskToReadyList+0xc4>)
 8006e40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006e42:	4b2c      	ldr	r3, [pc, #176]	@ (8006ef4 <prvAddNewTaskToReadyList+0xc8>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d109      	bne.n	8006e5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006e4a:	4a2a      	ldr	r2, [pc, #168]	@ (8006ef4 <prvAddNewTaskToReadyList+0xc8>)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006e50:	4b27      	ldr	r3, [pc, #156]	@ (8006ef0 <prvAddNewTaskToReadyList+0xc4>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d110      	bne.n	8006e7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006e58:	f000 fcd0 	bl	80077fc <prvInitialiseTaskLists>
 8006e5c:	e00d      	b.n	8006e7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006e5e:	4b26      	ldr	r3, [pc, #152]	@ (8006ef8 <prvAddNewTaskToReadyList+0xcc>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d109      	bne.n	8006e7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006e66:	4b23      	ldr	r3, [pc, #140]	@ (8006ef4 <prvAddNewTaskToReadyList+0xc8>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d802      	bhi.n	8006e7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006e74:	4a1f      	ldr	r2, [pc, #124]	@ (8006ef4 <prvAddNewTaskToReadyList+0xc8>)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006e7a:	4b20      	ldr	r3, [pc, #128]	@ (8006efc <prvAddNewTaskToReadyList+0xd0>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	3301      	adds	r3, #1
 8006e80:	4a1e      	ldr	r2, [pc, #120]	@ (8006efc <prvAddNewTaskToReadyList+0xd0>)
 8006e82:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006e84:	4b1d      	ldr	r3, [pc, #116]	@ (8006efc <prvAddNewTaskToReadyList+0xd0>)
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e90:	4b1b      	ldr	r3, [pc, #108]	@ (8006f00 <prvAddNewTaskToReadyList+0xd4>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d903      	bls.n	8006ea0 <prvAddNewTaskToReadyList+0x74>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e9c:	4a18      	ldr	r2, [pc, #96]	@ (8006f00 <prvAddNewTaskToReadyList+0xd4>)
 8006e9e:	6013      	str	r3, [r2, #0]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ea4:	4613      	mov	r3, r2
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	4413      	add	r3, r2
 8006eaa:	009b      	lsls	r3, r3, #2
 8006eac:	4a15      	ldr	r2, [pc, #84]	@ (8006f04 <prvAddNewTaskToReadyList+0xd8>)
 8006eae:	441a      	add	r2, r3
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	3304      	adds	r3, #4
 8006eb4:	4619      	mov	r1, r3
 8006eb6:	4610      	mov	r0, r2
 8006eb8:	f7fe ff52 	bl	8005d60 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006ebc:	f001 fc16 	bl	80086ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006ec0:	4b0d      	ldr	r3, [pc, #52]	@ (8006ef8 <prvAddNewTaskToReadyList+0xcc>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d00e      	beq.n	8006ee6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8006ef4 <prvAddNewTaskToReadyList+0xc8>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d207      	bcs.n	8006ee6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006ed6:	4b0c      	ldr	r3, [pc, #48]	@ (8006f08 <prvAddNewTaskToReadyList+0xdc>)
 8006ed8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006edc:	601a      	str	r2, [r3, #0]
 8006ede:	f3bf 8f4f 	dsb	sy
 8006ee2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ee6:	bf00      	nop
 8006ee8:	3708      	adds	r7, #8
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	20001320 	.word	0x20001320
 8006ef4:	20000e4c 	.word	0x20000e4c
 8006ef8:	2000132c 	.word	0x2000132c
 8006efc:	2000133c 	.word	0x2000133c
 8006f00:	20001328 	.word	0x20001328
 8006f04:	20000e50 	.word	0x20000e50
 8006f08:	e000ed04 	.word	0xe000ed04

08006f0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006f14:	2300      	movs	r3, #0
 8006f16:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d018      	beq.n	8006f50 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006f1e:	4b14      	ldr	r3, [pc, #80]	@ (8006f70 <vTaskDelay+0x64>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d00b      	beq.n	8006f3e <vTaskDelay+0x32>
	__asm volatile
 8006f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f2a:	f383 8811 	msr	BASEPRI, r3
 8006f2e:	f3bf 8f6f 	isb	sy
 8006f32:	f3bf 8f4f 	dsb	sy
 8006f36:	60bb      	str	r3, [r7, #8]
}
 8006f38:	bf00      	nop
 8006f3a:	bf00      	nop
 8006f3c:	e7fd      	b.n	8006f3a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006f3e:	f000 f88b 	bl	8007058 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006f42:	2100      	movs	r1, #0
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 fec3 	bl	8007cd0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006f4a:	f000 f893 	bl	8007074 <xTaskResumeAll>
 8006f4e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d107      	bne.n	8006f66 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006f56:	4b07      	ldr	r3, [pc, #28]	@ (8006f74 <vTaskDelay+0x68>)
 8006f58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f5c:	601a      	str	r2, [r3, #0]
 8006f5e:	f3bf 8f4f 	dsb	sy
 8006f62:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f66:	bf00      	nop
 8006f68:	3710      	adds	r7, #16
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bd80      	pop	{r7, pc}
 8006f6e:	bf00      	nop
 8006f70:	20001348 	.word	0x20001348
 8006f74:	e000ed04 	.word	0xe000ed04

08006f78 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b08a      	sub	sp, #40	@ 0x28
 8006f7c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006f82:	2300      	movs	r3, #0
 8006f84:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006f86:	463a      	mov	r2, r7
 8006f88:	1d39      	adds	r1, r7, #4
 8006f8a:	f107 0308 	add.w	r3, r7, #8
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f7fe fcb2 	bl	80058f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006f94:	6839      	ldr	r1, [r7, #0]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	68ba      	ldr	r2, [r7, #8]
 8006f9a:	9202      	str	r2, [sp, #8]
 8006f9c:	9301      	str	r3, [sp, #4]
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	9300      	str	r3, [sp, #0]
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	460a      	mov	r2, r1
 8006fa6:	4924      	ldr	r1, [pc, #144]	@ (8007038 <vTaskStartScheduler+0xc0>)
 8006fa8:	4824      	ldr	r0, [pc, #144]	@ (800703c <vTaskStartScheduler+0xc4>)
 8006faa:	f7ff fdf1 	bl	8006b90 <xTaskCreateStatic>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	4a23      	ldr	r2, [pc, #140]	@ (8007040 <vTaskStartScheduler+0xc8>)
 8006fb2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006fb4:	4b22      	ldr	r3, [pc, #136]	@ (8007040 <vTaskStartScheduler+0xc8>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d002      	beq.n	8006fc2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	617b      	str	r3, [r7, #20]
 8006fc0:	e001      	b.n	8006fc6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d102      	bne.n	8006fd2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006fcc:	f000 fed4 	bl	8007d78 <xTimerCreateTimerTask>
 8006fd0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	d11b      	bne.n	8007010 <vTaskStartScheduler+0x98>
	__asm volatile
 8006fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fdc:	f383 8811 	msr	BASEPRI, r3
 8006fe0:	f3bf 8f6f 	isb	sy
 8006fe4:	f3bf 8f4f 	dsb	sy
 8006fe8:	613b      	str	r3, [r7, #16]
}
 8006fea:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006fec:	4b15      	ldr	r3, [pc, #84]	@ (8007044 <vTaskStartScheduler+0xcc>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	3354      	adds	r3, #84	@ 0x54
 8006ff2:	4a15      	ldr	r2, [pc, #84]	@ (8007048 <vTaskStartScheduler+0xd0>)
 8006ff4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006ff6:	4b15      	ldr	r3, [pc, #84]	@ (800704c <vTaskStartScheduler+0xd4>)
 8006ff8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ffc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006ffe:	4b14      	ldr	r3, [pc, #80]	@ (8007050 <vTaskStartScheduler+0xd8>)
 8007000:	2201      	movs	r2, #1
 8007002:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007004:	4b13      	ldr	r3, [pc, #76]	@ (8007054 <vTaskStartScheduler+0xdc>)
 8007006:	2200      	movs	r2, #0
 8007008:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800700a:	f001 fa99 	bl	8008540 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800700e:	e00f      	b.n	8007030 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007016:	d10b      	bne.n	8007030 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800701c:	f383 8811 	msr	BASEPRI, r3
 8007020:	f3bf 8f6f 	isb	sy
 8007024:	f3bf 8f4f 	dsb	sy
 8007028:	60fb      	str	r3, [r7, #12]
}
 800702a:	bf00      	nop
 800702c:	bf00      	nop
 800702e:	e7fd      	b.n	800702c <vTaskStartScheduler+0xb4>
}
 8007030:	bf00      	nop
 8007032:	3718      	adds	r7, #24
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}
 8007038:	080090bc 	.word	0x080090bc
 800703c:	080077cd 	.word	0x080077cd
 8007040:	20001344 	.word	0x20001344
 8007044:	20000e4c 	.word	0x20000e4c
 8007048:	20000010 	.word	0x20000010
 800704c:	20001340 	.word	0x20001340
 8007050:	2000132c 	.word	0x2000132c
 8007054:	20001324 	.word	0x20001324

08007058 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007058:	b480      	push	{r7}
 800705a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800705c:	4b04      	ldr	r3, [pc, #16]	@ (8007070 <vTaskSuspendAll+0x18>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	3301      	adds	r3, #1
 8007062:	4a03      	ldr	r2, [pc, #12]	@ (8007070 <vTaskSuspendAll+0x18>)
 8007064:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007066:	bf00      	nop
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr
 8007070:	20001348 	.word	0x20001348

08007074 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b084      	sub	sp, #16
 8007078:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800707a:	2300      	movs	r3, #0
 800707c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800707e:	2300      	movs	r3, #0
 8007080:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007082:	4b42      	ldr	r3, [pc, #264]	@ (800718c <xTaskResumeAll+0x118>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d10b      	bne.n	80070a2 <xTaskResumeAll+0x2e>
	__asm volatile
 800708a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708e:	f383 8811 	msr	BASEPRI, r3
 8007092:	f3bf 8f6f 	isb	sy
 8007096:	f3bf 8f4f 	dsb	sy
 800709a:	603b      	str	r3, [r7, #0]
}
 800709c:	bf00      	nop
 800709e:	bf00      	nop
 80070a0:	e7fd      	b.n	800709e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80070a2:	f001 faf1 	bl	8008688 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80070a6:	4b39      	ldr	r3, [pc, #228]	@ (800718c <xTaskResumeAll+0x118>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	3b01      	subs	r3, #1
 80070ac:	4a37      	ldr	r2, [pc, #220]	@ (800718c <xTaskResumeAll+0x118>)
 80070ae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070b0:	4b36      	ldr	r3, [pc, #216]	@ (800718c <xTaskResumeAll+0x118>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d162      	bne.n	800717e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80070b8:	4b35      	ldr	r3, [pc, #212]	@ (8007190 <xTaskResumeAll+0x11c>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d05e      	beq.n	800717e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80070c0:	e02f      	b.n	8007122 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070c2:	4b34      	ldr	r3, [pc, #208]	@ (8007194 <xTaskResumeAll+0x120>)
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	3318      	adds	r3, #24
 80070ce:	4618      	mov	r0, r3
 80070d0:	f7fe fea3 	bl	8005e1a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	3304      	adds	r3, #4
 80070d8:	4618      	mov	r0, r3
 80070da:	f7fe fe9e 	bl	8005e1a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070e2:	4b2d      	ldr	r3, [pc, #180]	@ (8007198 <xTaskResumeAll+0x124>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d903      	bls.n	80070f2 <xTaskResumeAll+0x7e>
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ee:	4a2a      	ldr	r2, [pc, #168]	@ (8007198 <xTaskResumeAll+0x124>)
 80070f0:	6013      	str	r3, [r2, #0]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070f6:	4613      	mov	r3, r2
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	4413      	add	r3, r2
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	4a27      	ldr	r2, [pc, #156]	@ (800719c <xTaskResumeAll+0x128>)
 8007100:	441a      	add	r2, r3
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	3304      	adds	r3, #4
 8007106:	4619      	mov	r1, r3
 8007108:	4610      	mov	r0, r2
 800710a:	f7fe fe29 	bl	8005d60 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007112:	4b23      	ldr	r3, [pc, #140]	@ (80071a0 <xTaskResumeAll+0x12c>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007118:	429a      	cmp	r2, r3
 800711a:	d302      	bcc.n	8007122 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800711c:	4b21      	ldr	r3, [pc, #132]	@ (80071a4 <xTaskResumeAll+0x130>)
 800711e:	2201      	movs	r2, #1
 8007120:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007122:	4b1c      	ldr	r3, [pc, #112]	@ (8007194 <xTaskResumeAll+0x120>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d1cb      	bne.n	80070c2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d001      	beq.n	8007134 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007130:	f000 fc08 	bl	8007944 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007134:	4b1c      	ldr	r3, [pc, #112]	@ (80071a8 <xTaskResumeAll+0x134>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d010      	beq.n	8007162 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007140:	f000 f846 	bl	80071d0 <xTaskIncrementTick>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	d002      	beq.n	8007150 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800714a:	4b16      	ldr	r3, [pc, #88]	@ (80071a4 <xTaskResumeAll+0x130>)
 800714c:	2201      	movs	r2, #1
 800714e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	3b01      	subs	r3, #1
 8007154:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d1f1      	bne.n	8007140 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800715c:	4b12      	ldr	r3, [pc, #72]	@ (80071a8 <xTaskResumeAll+0x134>)
 800715e:	2200      	movs	r2, #0
 8007160:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007162:	4b10      	ldr	r3, [pc, #64]	@ (80071a4 <xTaskResumeAll+0x130>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d009      	beq.n	800717e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800716a:	2301      	movs	r3, #1
 800716c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800716e:	4b0f      	ldr	r3, [pc, #60]	@ (80071ac <xTaskResumeAll+0x138>)
 8007170:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007174:	601a      	str	r2, [r3, #0]
 8007176:	f3bf 8f4f 	dsb	sy
 800717a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800717e:	f001 fab5 	bl	80086ec <vPortExitCritical>

	return xAlreadyYielded;
 8007182:	68bb      	ldr	r3, [r7, #8]
}
 8007184:	4618      	mov	r0, r3
 8007186:	3710      	adds	r7, #16
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}
 800718c:	20001348 	.word	0x20001348
 8007190:	20001320 	.word	0x20001320
 8007194:	200012e0 	.word	0x200012e0
 8007198:	20001328 	.word	0x20001328
 800719c:	20000e50 	.word	0x20000e50
 80071a0:	20000e4c 	.word	0x20000e4c
 80071a4:	20001334 	.word	0x20001334
 80071a8:	20001330 	.word	0x20001330
 80071ac:	e000ed04 	.word	0xe000ed04

080071b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80071b0:	b480      	push	{r7}
 80071b2:	b083      	sub	sp, #12
 80071b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80071b6:	4b05      	ldr	r3, [pc, #20]	@ (80071cc <xTaskGetTickCount+0x1c>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80071bc:	687b      	ldr	r3, [r7, #4]
}
 80071be:	4618      	mov	r0, r3
 80071c0:	370c      	adds	r7, #12
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	20001324 	.word	0x20001324

080071d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b086      	sub	sp, #24
 80071d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80071d6:	2300      	movs	r3, #0
 80071d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071da:	4b4f      	ldr	r3, [pc, #316]	@ (8007318 <xTaskIncrementTick+0x148>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	f040 8090 	bne.w	8007304 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80071e4:	4b4d      	ldr	r3, [pc, #308]	@ (800731c <xTaskIncrementTick+0x14c>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	3301      	adds	r3, #1
 80071ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80071ec:	4a4b      	ldr	r2, [pc, #300]	@ (800731c <xTaskIncrementTick+0x14c>)
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d121      	bne.n	800723c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80071f8:	4b49      	ldr	r3, [pc, #292]	@ (8007320 <xTaskIncrementTick+0x150>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d00b      	beq.n	800721a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007206:	f383 8811 	msr	BASEPRI, r3
 800720a:	f3bf 8f6f 	isb	sy
 800720e:	f3bf 8f4f 	dsb	sy
 8007212:	603b      	str	r3, [r7, #0]
}
 8007214:	bf00      	nop
 8007216:	bf00      	nop
 8007218:	e7fd      	b.n	8007216 <xTaskIncrementTick+0x46>
 800721a:	4b41      	ldr	r3, [pc, #260]	@ (8007320 <xTaskIncrementTick+0x150>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	60fb      	str	r3, [r7, #12]
 8007220:	4b40      	ldr	r3, [pc, #256]	@ (8007324 <xTaskIncrementTick+0x154>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a3e      	ldr	r2, [pc, #248]	@ (8007320 <xTaskIncrementTick+0x150>)
 8007226:	6013      	str	r3, [r2, #0]
 8007228:	4a3e      	ldr	r2, [pc, #248]	@ (8007324 <xTaskIncrementTick+0x154>)
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	6013      	str	r3, [r2, #0]
 800722e:	4b3e      	ldr	r3, [pc, #248]	@ (8007328 <xTaskIncrementTick+0x158>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	3301      	adds	r3, #1
 8007234:	4a3c      	ldr	r2, [pc, #240]	@ (8007328 <xTaskIncrementTick+0x158>)
 8007236:	6013      	str	r3, [r2, #0]
 8007238:	f000 fb84 	bl	8007944 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800723c:	4b3b      	ldr	r3, [pc, #236]	@ (800732c <xTaskIncrementTick+0x15c>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	693a      	ldr	r2, [r7, #16]
 8007242:	429a      	cmp	r2, r3
 8007244:	d349      	bcc.n	80072da <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007246:	4b36      	ldr	r3, [pc, #216]	@ (8007320 <xTaskIncrementTick+0x150>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d104      	bne.n	800725a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007250:	4b36      	ldr	r3, [pc, #216]	@ (800732c <xTaskIncrementTick+0x15c>)
 8007252:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007256:	601a      	str	r2, [r3, #0]
					break;
 8007258:	e03f      	b.n	80072da <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800725a:	4b31      	ldr	r3, [pc, #196]	@ (8007320 <xTaskIncrementTick+0x150>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800726a:	693a      	ldr	r2, [r7, #16]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	429a      	cmp	r2, r3
 8007270:	d203      	bcs.n	800727a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007272:	4a2e      	ldr	r2, [pc, #184]	@ (800732c <xTaskIncrementTick+0x15c>)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007278:	e02f      	b.n	80072da <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	3304      	adds	r3, #4
 800727e:	4618      	mov	r0, r3
 8007280:	f7fe fdcb 	bl	8005e1a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007288:	2b00      	cmp	r3, #0
 800728a:	d004      	beq.n	8007296 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	3318      	adds	r3, #24
 8007290:	4618      	mov	r0, r3
 8007292:	f7fe fdc2 	bl	8005e1a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800729a:	4b25      	ldr	r3, [pc, #148]	@ (8007330 <xTaskIncrementTick+0x160>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	429a      	cmp	r2, r3
 80072a0:	d903      	bls.n	80072aa <xTaskIncrementTick+0xda>
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072a6:	4a22      	ldr	r2, [pc, #136]	@ (8007330 <xTaskIncrementTick+0x160>)
 80072a8:	6013      	str	r3, [r2, #0]
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072ae:	4613      	mov	r3, r2
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	4413      	add	r3, r2
 80072b4:	009b      	lsls	r3, r3, #2
 80072b6:	4a1f      	ldr	r2, [pc, #124]	@ (8007334 <xTaskIncrementTick+0x164>)
 80072b8:	441a      	add	r2, r3
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	3304      	adds	r3, #4
 80072be:	4619      	mov	r1, r3
 80072c0:	4610      	mov	r0, r2
 80072c2:	f7fe fd4d 	bl	8005d60 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072ca:	4b1b      	ldr	r3, [pc, #108]	@ (8007338 <xTaskIncrementTick+0x168>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d3b8      	bcc.n	8007246 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80072d4:	2301      	movs	r3, #1
 80072d6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072d8:	e7b5      	b.n	8007246 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80072da:	4b17      	ldr	r3, [pc, #92]	@ (8007338 <xTaskIncrementTick+0x168>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072e0:	4914      	ldr	r1, [pc, #80]	@ (8007334 <xTaskIncrementTick+0x164>)
 80072e2:	4613      	mov	r3, r2
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	4413      	add	r3, r2
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	440b      	add	r3, r1
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d901      	bls.n	80072f6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80072f2:	2301      	movs	r3, #1
 80072f4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80072f6:	4b11      	ldr	r3, [pc, #68]	@ (800733c <xTaskIncrementTick+0x16c>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d007      	beq.n	800730e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80072fe:	2301      	movs	r3, #1
 8007300:	617b      	str	r3, [r7, #20]
 8007302:	e004      	b.n	800730e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007304:	4b0e      	ldr	r3, [pc, #56]	@ (8007340 <xTaskIncrementTick+0x170>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	3301      	adds	r3, #1
 800730a:	4a0d      	ldr	r2, [pc, #52]	@ (8007340 <xTaskIncrementTick+0x170>)
 800730c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800730e:	697b      	ldr	r3, [r7, #20]
}
 8007310:	4618      	mov	r0, r3
 8007312:	3718      	adds	r7, #24
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}
 8007318:	20001348 	.word	0x20001348
 800731c:	20001324 	.word	0x20001324
 8007320:	200012d8 	.word	0x200012d8
 8007324:	200012dc 	.word	0x200012dc
 8007328:	20001338 	.word	0x20001338
 800732c:	20001340 	.word	0x20001340
 8007330:	20001328 	.word	0x20001328
 8007334:	20000e50 	.word	0x20000e50
 8007338:	20000e4c 	.word	0x20000e4c
 800733c:	20001334 	.word	0x20001334
 8007340:	20001330 	.word	0x20001330

08007344 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007344:	b480      	push	{r7}
 8007346:	b085      	sub	sp, #20
 8007348:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800734a:	4b2b      	ldr	r3, [pc, #172]	@ (80073f8 <vTaskSwitchContext+0xb4>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d003      	beq.n	800735a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007352:	4b2a      	ldr	r3, [pc, #168]	@ (80073fc <vTaskSwitchContext+0xb8>)
 8007354:	2201      	movs	r2, #1
 8007356:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007358:	e047      	b.n	80073ea <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800735a:	4b28      	ldr	r3, [pc, #160]	@ (80073fc <vTaskSwitchContext+0xb8>)
 800735c:	2200      	movs	r2, #0
 800735e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007360:	4b27      	ldr	r3, [pc, #156]	@ (8007400 <vTaskSwitchContext+0xbc>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	60fb      	str	r3, [r7, #12]
 8007366:	e011      	b.n	800738c <vTaskSwitchContext+0x48>
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d10b      	bne.n	8007386 <vTaskSwitchContext+0x42>
	__asm volatile
 800736e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007372:	f383 8811 	msr	BASEPRI, r3
 8007376:	f3bf 8f6f 	isb	sy
 800737a:	f3bf 8f4f 	dsb	sy
 800737e:	607b      	str	r3, [r7, #4]
}
 8007380:	bf00      	nop
 8007382:	bf00      	nop
 8007384:	e7fd      	b.n	8007382 <vTaskSwitchContext+0x3e>
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	3b01      	subs	r3, #1
 800738a:	60fb      	str	r3, [r7, #12]
 800738c:	491d      	ldr	r1, [pc, #116]	@ (8007404 <vTaskSwitchContext+0xc0>)
 800738e:	68fa      	ldr	r2, [r7, #12]
 8007390:	4613      	mov	r3, r2
 8007392:	009b      	lsls	r3, r3, #2
 8007394:	4413      	add	r3, r2
 8007396:	009b      	lsls	r3, r3, #2
 8007398:	440b      	add	r3, r1
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d0e3      	beq.n	8007368 <vTaskSwitchContext+0x24>
 80073a0:	68fa      	ldr	r2, [r7, #12]
 80073a2:	4613      	mov	r3, r2
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	4413      	add	r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4a16      	ldr	r2, [pc, #88]	@ (8007404 <vTaskSwitchContext+0xc0>)
 80073ac:	4413      	add	r3, r2
 80073ae:	60bb      	str	r3, [r7, #8]
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	685a      	ldr	r2, [r3, #4]
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	605a      	str	r2, [r3, #4]
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	685a      	ldr	r2, [r3, #4]
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	3308      	adds	r3, #8
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d104      	bne.n	80073d0 <vTaskSwitchContext+0x8c>
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	685a      	ldr	r2, [r3, #4]
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	605a      	str	r2, [r3, #4]
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	4a0c      	ldr	r2, [pc, #48]	@ (8007408 <vTaskSwitchContext+0xc4>)
 80073d8:	6013      	str	r3, [r2, #0]
 80073da:	4a09      	ldr	r2, [pc, #36]	@ (8007400 <vTaskSwitchContext+0xbc>)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80073e0:	4b09      	ldr	r3, [pc, #36]	@ (8007408 <vTaskSwitchContext+0xc4>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	3354      	adds	r3, #84	@ 0x54
 80073e6:	4a09      	ldr	r2, [pc, #36]	@ (800740c <vTaskSwitchContext+0xc8>)
 80073e8:	6013      	str	r3, [r2, #0]
}
 80073ea:	bf00      	nop
 80073ec:	3714      	adds	r7, #20
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr
 80073f6:	bf00      	nop
 80073f8:	20001348 	.word	0x20001348
 80073fc:	20001334 	.word	0x20001334
 8007400:	20001328 	.word	0x20001328
 8007404:	20000e50 	.word	0x20000e50
 8007408:	20000e4c 	.word	0x20000e4c
 800740c:	20000010 	.word	0x20000010

08007410 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b084      	sub	sp, #16
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d10b      	bne.n	8007438 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007424:	f383 8811 	msr	BASEPRI, r3
 8007428:	f3bf 8f6f 	isb	sy
 800742c:	f3bf 8f4f 	dsb	sy
 8007430:	60fb      	str	r3, [r7, #12]
}
 8007432:	bf00      	nop
 8007434:	bf00      	nop
 8007436:	e7fd      	b.n	8007434 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007438:	4b07      	ldr	r3, [pc, #28]	@ (8007458 <vTaskPlaceOnEventList+0x48>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	3318      	adds	r3, #24
 800743e:	4619      	mov	r1, r3
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f7fe fcb1 	bl	8005da8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007446:	2101      	movs	r1, #1
 8007448:	6838      	ldr	r0, [r7, #0]
 800744a:	f000 fc41 	bl	8007cd0 <prvAddCurrentTaskToDelayedList>
}
 800744e:	bf00      	nop
 8007450:	3710      	adds	r7, #16
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}
 8007456:	bf00      	nop
 8007458:	20000e4c 	.word	0x20000e4c

0800745c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b086      	sub	sp, #24
 8007460:	af00      	add	r7, sp, #0
 8007462:	60f8      	str	r0, [r7, #12]
 8007464:	60b9      	str	r1, [r7, #8]
 8007466:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d10b      	bne.n	8007486 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800746e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007472:	f383 8811 	msr	BASEPRI, r3
 8007476:	f3bf 8f6f 	isb	sy
 800747a:	f3bf 8f4f 	dsb	sy
 800747e:	617b      	str	r3, [r7, #20]
}
 8007480:	bf00      	nop
 8007482:	bf00      	nop
 8007484:	e7fd      	b.n	8007482 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8007486:	4b12      	ldr	r3, [pc, #72]	@ (80074d0 <vTaskPlaceOnUnorderedEventList+0x74>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10b      	bne.n	80074a6 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 800748e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007492:	f383 8811 	msr	BASEPRI, r3
 8007496:	f3bf 8f6f 	isb	sy
 800749a:	f3bf 8f4f 	dsb	sy
 800749e:	613b      	str	r3, [r7, #16]
}
 80074a0:	bf00      	nop
 80074a2:	bf00      	nop
 80074a4:	e7fd      	b.n	80074a2 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80074a6:	4b0b      	ldr	r3, [pc, #44]	@ (80074d4 <vTaskPlaceOnUnorderedEventList+0x78>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	68ba      	ldr	r2, [r7, #8]
 80074ac:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80074b0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80074b2:	4b08      	ldr	r3, [pc, #32]	@ (80074d4 <vTaskPlaceOnUnorderedEventList+0x78>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	3318      	adds	r3, #24
 80074b8:	4619      	mov	r1, r3
 80074ba:	68f8      	ldr	r0, [r7, #12]
 80074bc:	f7fe fc50 	bl	8005d60 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80074c0:	2101      	movs	r1, #1
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 fc04 	bl	8007cd0 <prvAddCurrentTaskToDelayedList>
}
 80074c8:	bf00      	nop
 80074ca:	3718      	adds	r7, #24
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}
 80074d0:	20001348 	.word	0x20001348
 80074d4:	20000e4c 	.word	0x20000e4c

080074d8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b086      	sub	sp, #24
 80074dc:	af00      	add	r7, sp, #0
 80074de:	60f8      	str	r0, [r7, #12]
 80074e0:	60b9      	str	r1, [r7, #8]
 80074e2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d10b      	bne.n	8007502 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80074ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ee:	f383 8811 	msr	BASEPRI, r3
 80074f2:	f3bf 8f6f 	isb	sy
 80074f6:	f3bf 8f4f 	dsb	sy
 80074fa:	617b      	str	r3, [r7, #20]
}
 80074fc:	bf00      	nop
 80074fe:	bf00      	nop
 8007500:	e7fd      	b.n	80074fe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007502:	4b0a      	ldr	r3, [pc, #40]	@ (800752c <vTaskPlaceOnEventListRestricted+0x54>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	3318      	adds	r3, #24
 8007508:	4619      	mov	r1, r3
 800750a:	68f8      	ldr	r0, [r7, #12]
 800750c:	f7fe fc28 	bl	8005d60 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d002      	beq.n	800751c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007516:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800751a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800751c:	6879      	ldr	r1, [r7, #4]
 800751e:	68b8      	ldr	r0, [r7, #8]
 8007520:	f000 fbd6 	bl	8007cd0 <prvAddCurrentTaskToDelayedList>
	}
 8007524:	bf00      	nop
 8007526:	3718      	adds	r7, #24
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}
 800752c:	20000e4c 	.word	0x20000e4c

08007530 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b086      	sub	sp, #24
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	68db      	ldr	r3, [r3, #12]
 800753c:	68db      	ldr	r3, [r3, #12]
 800753e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d10b      	bne.n	800755e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800754a:	f383 8811 	msr	BASEPRI, r3
 800754e:	f3bf 8f6f 	isb	sy
 8007552:	f3bf 8f4f 	dsb	sy
 8007556:	60fb      	str	r3, [r7, #12]
}
 8007558:	bf00      	nop
 800755a:	bf00      	nop
 800755c:	e7fd      	b.n	800755a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	3318      	adds	r3, #24
 8007562:	4618      	mov	r0, r3
 8007564:	f7fe fc59 	bl	8005e1a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007568:	4b1d      	ldr	r3, [pc, #116]	@ (80075e0 <xTaskRemoveFromEventList+0xb0>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d11d      	bne.n	80075ac <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	3304      	adds	r3, #4
 8007574:	4618      	mov	r0, r3
 8007576:	f7fe fc50 	bl	8005e1a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800757e:	4b19      	ldr	r3, [pc, #100]	@ (80075e4 <xTaskRemoveFromEventList+0xb4>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	429a      	cmp	r2, r3
 8007584:	d903      	bls.n	800758e <xTaskRemoveFromEventList+0x5e>
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800758a:	4a16      	ldr	r2, [pc, #88]	@ (80075e4 <xTaskRemoveFromEventList+0xb4>)
 800758c:	6013      	str	r3, [r2, #0]
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007592:	4613      	mov	r3, r2
 8007594:	009b      	lsls	r3, r3, #2
 8007596:	4413      	add	r3, r2
 8007598:	009b      	lsls	r3, r3, #2
 800759a:	4a13      	ldr	r2, [pc, #76]	@ (80075e8 <xTaskRemoveFromEventList+0xb8>)
 800759c:	441a      	add	r2, r3
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	3304      	adds	r3, #4
 80075a2:	4619      	mov	r1, r3
 80075a4:	4610      	mov	r0, r2
 80075a6:	f7fe fbdb 	bl	8005d60 <vListInsertEnd>
 80075aa:	e005      	b.n	80075b8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	3318      	adds	r3, #24
 80075b0:	4619      	mov	r1, r3
 80075b2:	480e      	ldr	r0, [pc, #56]	@ (80075ec <xTaskRemoveFromEventList+0xbc>)
 80075b4:	f7fe fbd4 	bl	8005d60 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075bc:	4b0c      	ldr	r3, [pc, #48]	@ (80075f0 <xTaskRemoveFromEventList+0xc0>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c2:	429a      	cmp	r2, r3
 80075c4:	d905      	bls.n	80075d2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80075c6:	2301      	movs	r3, #1
 80075c8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80075ca:	4b0a      	ldr	r3, [pc, #40]	@ (80075f4 <xTaskRemoveFromEventList+0xc4>)
 80075cc:	2201      	movs	r2, #1
 80075ce:	601a      	str	r2, [r3, #0]
 80075d0:	e001      	b.n	80075d6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80075d2:	2300      	movs	r3, #0
 80075d4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80075d6:	697b      	ldr	r3, [r7, #20]
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3718      	adds	r7, #24
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}
 80075e0:	20001348 	.word	0x20001348
 80075e4:	20001328 	.word	0x20001328
 80075e8:	20000e50 	.word	0x20000e50
 80075ec:	200012e0 	.word	0x200012e0
 80075f0:	20000e4c 	.word	0x20000e4c
 80075f4:	20001334 	.word	0x20001334

080075f8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b086      	sub	sp, #24
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
 8007600:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8007602:	4b2a      	ldr	r3, [pc, #168]	@ (80076ac <vTaskRemoveFromUnorderedEventList+0xb4>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d10b      	bne.n	8007622 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800760a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800760e:	f383 8811 	msr	BASEPRI, r3
 8007612:	f3bf 8f6f 	isb	sy
 8007616:	f3bf 8f4f 	dsb	sy
 800761a:	613b      	str	r3, [r7, #16]
}
 800761c:	bf00      	nop
 800761e:	bf00      	nop
 8007620:	e7fd      	b.n	800761e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d10b      	bne.n	8007650 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8007638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800763c:	f383 8811 	msr	BASEPRI, r3
 8007640:	f3bf 8f6f 	isb	sy
 8007644:	f3bf 8f4f 	dsb	sy
 8007648:	60fb      	str	r3, [r7, #12]
}
 800764a:	bf00      	nop
 800764c:	bf00      	nop
 800764e:	e7fd      	b.n	800764c <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f7fe fbe2 	bl	8005e1a <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	3304      	adds	r3, #4
 800765a:	4618      	mov	r0, r3
 800765c:	f7fe fbdd 	bl	8005e1a <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007664:	4b12      	ldr	r3, [pc, #72]	@ (80076b0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	429a      	cmp	r2, r3
 800766a:	d903      	bls.n	8007674 <vTaskRemoveFromUnorderedEventList+0x7c>
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007670:	4a0f      	ldr	r2, [pc, #60]	@ (80076b0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8007672:	6013      	str	r3, [r2, #0]
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007678:	4613      	mov	r3, r2
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	4413      	add	r3, r2
 800767e:	009b      	lsls	r3, r3, #2
 8007680:	4a0c      	ldr	r2, [pc, #48]	@ (80076b4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8007682:	441a      	add	r2, r3
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	3304      	adds	r3, #4
 8007688:	4619      	mov	r1, r3
 800768a:	4610      	mov	r0, r2
 800768c:	f7fe fb68 	bl	8005d60 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007694:	4b08      	ldr	r3, [pc, #32]	@ (80076b8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800769a:	429a      	cmp	r2, r3
 800769c:	d902      	bls.n	80076a4 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800769e:	4b07      	ldr	r3, [pc, #28]	@ (80076bc <vTaskRemoveFromUnorderedEventList+0xc4>)
 80076a0:	2201      	movs	r2, #1
 80076a2:	601a      	str	r2, [r3, #0]
	}
}
 80076a4:	bf00      	nop
 80076a6:	3718      	adds	r7, #24
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}
 80076ac:	20001348 	.word	0x20001348
 80076b0:	20001328 	.word	0x20001328
 80076b4:	20000e50 	.word	0x20000e50
 80076b8:	20000e4c 	.word	0x20000e4c
 80076bc:	20001334 	.word	0x20001334

080076c0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80076c0:	b480      	push	{r7}
 80076c2:	b083      	sub	sp, #12
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80076c8:	4b06      	ldr	r3, [pc, #24]	@ (80076e4 <vTaskInternalSetTimeOutState+0x24>)
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80076d0:	4b05      	ldr	r3, [pc, #20]	@ (80076e8 <vTaskInternalSetTimeOutState+0x28>)
 80076d2:	681a      	ldr	r2, [r3, #0]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	605a      	str	r2, [r3, #4]
}
 80076d8:	bf00      	nop
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr
 80076e4:	20001338 	.word	0x20001338
 80076e8:	20001324 	.word	0x20001324

080076ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b088      	sub	sp, #32
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d10b      	bne.n	8007714 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80076fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007700:	f383 8811 	msr	BASEPRI, r3
 8007704:	f3bf 8f6f 	isb	sy
 8007708:	f3bf 8f4f 	dsb	sy
 800770c:	613b      	str	r3, [r7, #16]
}
 800770e:	bf00      	nop
 8007710:	bf00      	nop
 8007712:	e7fd      	b.n	8007710 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d10b      	bne.n	8007732 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800771a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800771e:	f383 8811 	msr	BASEPRI, r3
 8007722:	f3bf 8f6f 	isb	sy
 8007726:	f3bf 8f4f 	dsb	sy
 800772a:	60fb      	str	r3, [r7, #12]
}
 800772c:	bf00      	nop
 800772e:	bf00      	nop
 8007730:	e7fd      	b.n	800772e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007732:	f000 ffa9 	bl	8008688 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007736:	4b1d      	ldr	r3, [pc, #116]	@ (80077ac <xTaskCheckForTimeOut+0xc0>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	685b      	ldr	r3, [r3, #4]
 8007740:	69ba      	ldr	r2, [r7, #24]
 8007742:	1ad3      	subs	r3, r2, r3
 8007744:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800774e:	d102      	bne.n	8007756 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007750:	2300      	movs	r3, #0
 8007752:	61fb      	str	r3, [r7, #28]
 8007754:	e023      	b.n	800779e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	4b15      	ldr	r3, [pc, #84]	@ (80077b0 <xTaskCheckForTimeOut+0xc4>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	429a      	cmp	r2, r3
 8007760:	d007      	beq.n	8007772 <xTaskCheckForTimeOut+0x86>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	69ba      	ldr	r2, [r7, #24]
 8007768:	429a      	cmp	r2, r3
 800776a:	d302      	bcc.n	8007772 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800776c:	2301      	movs	r3, #1
 800776e:	61fb      	str	r3, [r7, #28]
 8007770:	e015      	b.n	800779e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	697a      	ldr	r2, [r7, #20]
 8007778:	429a      	cmp	r2, r3
 800777a:	d20b      	bcs.n	8007794 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	1ad2      	subs	r2, r2, r3
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f7ff ff99 	bl	80076c0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800778e:	2300      	movs	r3, #0
 8007790:	61fb      	str	r3, [r7, #28]
 8007792:	e004      	b.n	800779e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	2200      	movs	r2, #0
 8007798:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800779a:	2301      	movs	r3, #1
 800779c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800779e:	f000 ffa5 	bl	80086ec <vPortExitCritical>

	return xReturn;
 80077a2:	69fb      	ldr	r3, [r7, #28]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3720      	adds	r7, #32
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	20001324 	.word	0x20001324
 80077b0:	20001338 	.word	0x20001338

080077b4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80077b4:	b480      	push	{r7}
 80077b6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80077b8:	4b03      	ldr	r3, [pc, #12]	@ (80077c8 <vTaskMissedYield+0x14>)
 80077ba:	2201      	movs	r2, #1
 80077bc:	601a      	str	r2, [r3, #0]
}
 80077be:	bf00      	nop
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr
 80077c8:	20001334 	.word	0x20001334

080077cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b082      	sub	sp, #8
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80077d4:	f000 f852 	bl	800787c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80077d8:	4b06      	ldr	r3, [pc, #24]	@ (80077f4 <prvIdleTask+0x28>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d9f9      	bls.n	80077d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80077e0:	4b05      	ldr	r3, [pc, #20]	@ (80077f8 <prvIdleTask+0x2c>)
 80077e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077e6:	601a      	str	r2, [r3, #0]
 80077e8:	f3bf 8f4f 	dsb	sy
 80077ec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80077f0:	e7f0      	b.n	80077d4 <prvIdleTask+0x8>
 80077f2:	bf00      	nop
 80077f4:	20000e50 	.word	0x20000e50
 80077f8:	e000ed04 	.word	0xe000ed04

080077fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b082      	sub	sp, #8
 8007800:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007802:	2300      	movs	r3, #0
 8007804:	607b      	str	r3, [r7, #4]
 8007806:	e00c      	b.n	8007822 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007808:	687a      	ldr	r2, [r7, #4]
 800780a:	4613      	mov	r3, r2
 800780c:	009b      	lsls	r3, r3, #2
 800780e:	4413      	add	r3, r2
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	4a12      	ldr	r2, [pc, #72]	@ (800785c <prvInitialiseTaskLists+0x60>)
 8007814:	4413      	add	r3, r2
 8007816:	4618      	mov	r0, r3
 8007818:	f7fe fa75 	bl	8005d06 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	3301      	adds	r3, #1
 8007820:	607b      	str	r3, [r7, #4]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	2b37      	cmp	r3, #55	@ 0x37
 8007826:	d9ef      	bls.n	8007808 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007828:	480d      	ldr	r0, [pc, #52]	@ (8007860 <prvInitialiseTaskLists+0x64>)
 800782a:	f7fe fa6c 	bl	8005d06 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800782e:	480d      	ldr	r0, [pc, #52]	@ (8007864 <prvInitialiseTaskLists+0x68>)
 8007830:	f7fe fa69 	bl	8005d06 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007834:	480c      	ldr	r0, [pc, #48]	@ (8007868 <prvInitialiseTaskLists+0x6c>)
 8007836:	f7fe fa66 	bl	8005d06 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800783a:	480c      	ldr	r0, [pc, #48]	@ (800786c <prvInitialiseTaskLists+0x70>)
 800783c:	f7fe fa63 	bl	8005d06 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007840:	480b      	ldr	r0, [pc, #44]	@ (8007870 <prvInitialiseTaskLists+0x74>)
 8007842:	f7fe fa60 	bl	8005d06 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007846:	4b0b      	ldr	r3, [pc, #44]	@ (8007874 <prvInitialiseTaskLists+0x78>)
 8007848:	4a05      	ldr	r2, [pc, #20]	@ (8007860 <prvInitialiseTaskLists+0x64>)
 800784a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800784c:	4b0a      	ldr	r3, [pc, #40]	@ (8007878 <prvInitialiseTaskLists+0x7c>)
 800784e:	4a05      	ldr	r2, [pc, #20]	@ (8007864 <prvInitialiseTaskLists+0x68>)
 8007850:	601a      	str	r2, [r3, #0]
}
 8007852:	bf00      	nop
 8007854:	3708      	adds	r7, #8
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}
 800785a:	bf00      	nop
 800785c:	20000e50 	.word	0x20000e50
 8007860:	200012b0 	.word	0x200012b0
 8007864:	200012c4 	.word	0x200012c4
 8007868:	200012e0 	.word	0x200012e0
 800786c:	200012f4 	.word	0x200012f4
 8007870:	2000130c 	.word	0x2000130c
 8007874:	200012d8 	.word	0x200012d8
 8007878:	200012dc 	.word	0x200012dc

0800787c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007882:	e019      	b.n	80078b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007884:	f000 ff00 	bl	8008688 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007888:	4b10      	ldr	r3, [pc, #64]	@ (80078cc <prvCheckTasksWaitingTermination+0x50>)
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	3304      	adds	r3, #4
 8007894:	4618      	mov	r0, r3
 8007896:	f7fe fac0 	bl	8005e1a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800789a:	4b0d      	ldr	r3, [pc, #52]	@ (80078d0 <prvCheckTasksWaitingTermination+0x54>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	3b01      	subs	r3, #1
 80078a0:	4a0b      	ldr	r2, [pc, #44]	@ (80078d0 <prvCheckTasksWaitingTermination+0x54>)
 80078a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80078a4:	4b0b      	ldr	r3, [pc, #44]	@ (80078d4 <prvCheckTasksWaitingTermination+0x58>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	3b01      	subs	r3, #1
 80078aa:	4a0a      	ldr	r2, [pc, #40]	@ (80078d4 <prvCheckTasksWaitingTermination+0x58>)
 80078ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80078ae:	f000 ff1d 	bl	80086ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f000 f810 	bl	80078d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80078b8:	4b06      	ldr	r3, [pc, #24]	@ (80078d4 <prvCheckTasksWaitingTermination+0x58>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d1e1      	bne.n	8007884 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80078c0:	bf00      	nop
 80078c2:	bf00      	nop
 80078c4:	3708      	adds	r7, #8
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}
 80078ca:	bf00      	nop
 80078cc:	200012f4 	.word	0x200012f4
 80078d0:	20001320 	.word	0x20001320
 80078d4:	20001308 	.word	0x20001308

080078d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b084      	sub	sp, #16
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	3354      	adds	r3, #84	@ 0x54
 80078e4:	4618      	mov	r0, r3
 80078e6:	f001 fadb 	bl	8008ea0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d108      	bne.n	8007906 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078f8:	4618      	mov	r0, r3
 80078fa:	f001 f8b5 	bl	8008a68 <vPortFree>
				vPortFree( pxTCB );
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f001 f8b2 	bl	8008a68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007904:	e019      	b.n	800793a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800790c:	2b01      	cmp	r3, #1
 800790e:	d103      	bne.n	8007918 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f001 f8a9 	bl	8008a68 <vPortFree>
	}
 8007916:	e010      	b.n	800793a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800791e:	2b02      	cmp	r3, #2
 8007920:	d00b      	beq.n	800793a <prvDeleteTCB+0x62>
	__asm volatile
 8007922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007926:	f383 8811 	msr	BASEPRI, r3
 800792a:	f3bf 8f6f 	isb	sy
 800792e:	f3bf 8f4f 	dsb	sy
 8007932:	60fb      	str	r3, [r7, #12]
}
 8007934:	bf00      	nop
 8007936:	bf00      	nop
 8007938:	e7fd      	b.n	8007936 <prvDeleteTCB+0x5e>
	}
 800793a:	bf00      	nop
 800793c:	3710      	adds	r7, #16
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
	...

08007944 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800794a:	4b0c      	ldr	r3, [pc, #48]	@ (800797c <prvResetNextTaskUnblockTime+0x38>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d104      	bne.n	800795e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007954:	4b0a      	ldr	r3, [pc, #40]	@ (8007980 <prvResetNextTaskUnblockTime+0x3c>)
 8007956:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800795a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800795c:	e008      	b.n	8007970 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800795e:	4b07      	ldr	r3, [pc, #28]	@ (800797c <prvResetNextTaskUnblockTime+0x38>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	68db      	ldr	r3, [r3, #12]
 8007964:	68db      	ldr	r3, [r3, #12]
 8007966:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	4a04      	ldr	r2, [pc, #16]	@ (8007980 <prvResetNextTaskUnblockTime+0x3c>)
 800796e:	6013      	str	r3, [r2, #0]
}
 8007970:	bf00      	nop
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr
 800797c:	200012d8 	.word	0x200012d8
 8007980:	20001340 	.word	0x20001340

08007984 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007984:	b480      	push	{r7}
 8007986:	b083      	sub	sp, #12
 8007988:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800798a:	4b0b      	ldr	r3, [pc, #44]	@ (80079b8 <xTaskGetSchedulerState+0x34>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d102      	bne.n	8007998 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007992:	2301      	movs	r3, #1
 8007994:	607b      	str	r3, [r7, #4]
 8007996:	e008      	b.n	80079aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007998:	4b08      	ldr	r3, [pc, #32]	@ (80079bc <xTaskGetSchedulerState+0x38>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d102      	bne.n	80079a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80079a0:	2302      	movs	r3, #2
 80079a2:	607b      	str	r3, [r7, #4]
 80079a4:	e001      	b.n	80079aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80079a6:	2300      	movs	r3, #0
 80079a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80079aa:	687b      	ldr	r3, [r7, #4]
	}
 80079ac:	4618      	mov	r0, r3
 80079ae:	370c      	adds	r7, #12
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr
 80079b8:	2000132c 	.word	0x2000132c
 80079bc:	20001348 	.word	0x20001348

080079c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80079cc:	2300      	movs	r3, #0
 80079ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d051      	beq.n	8007a7a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079da:	4b2a      	ldr	r3, [pc, #168]	@ (8007a84 <xTaskPriorityInherit+0xc4>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d241      	bcs.n	8007a68 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	699b      	ldr	r3, [r3, #24]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	db06      	blt.n	80079fa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079ec:	4b25      	ldr	r3, [pc, #148]	@ (8007a84 <xTaskPriorityInherit+0xc4>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	6959      	ldr	r1, [r3, #20]
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a02:	4613      	mov	r3, r2
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	4413      	add	r3, r2
 8007a08:	009b      	lsls	r3, r3, #2
 8007a0a:	4a1f      	ldr	r2, [pc, #124]	@ (8007a88 <xTaskPriorityInherit+0xc8>)
 8007a0c:	4413      	add	r3, r2
 8007a0e:	4299      	cmp	r1, r3
 8007a10:	d122      	bne.n	8007a58 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	3304      	adds	r3, #4
 8007a16:	4618      	mov	r0, r3
 8007a18:	f7fe f9ff 	bl	8005e1a <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007a1c:	4b19      	ldr	r3, [pc, #100]	@ (8007a84 <xTaskPriorityInherit+0xc4>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a2a:	4b18      	ldr	r3, [pc, #96]	@ (8007a8c <xTaskPriorityInherit+0xcc>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d903      	bls.n	8007a3a <xTaskPriorityInherit+0x7a>
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a36:	4a15      	ldr	r2, [pc, #84]	@ (8007a8c <xTaskPriorityInherit+0xcc>)
 8007a38:	6013      	str	r3, [r2, #0]
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a3e:	4613      	mov	r3, r2
 8007a40:	009b      	lsls	r3, r3, #2
 8007a42:	4413      	add	r3, r2
 8007a44:	009b      	lsls	r3, r3, #2
 8007a46:	4a10      	ldr	r2, [pc, #64]	@ (8007a88 <xTaskPriorityInherit+0xc8>)
 8007a48:	441a      	add	r2, r3
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	3304      	adds	r3, #4
 8007a4e:	4619      	mov	r1, r3
 8007a50:	4610      	mov	r0, r2
 8007a52:	f7fe f985 	bl	8005d60 <vListInsertEnd>
 8007a56:	e004      	b.n	8007a62 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007a58:	4b0a      	ldr	r3, [pc, #40]	@ (8007a84 <xTaskPriorityInherit+0xc4>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007a62:	2301      	movs	r3, #1
 8007a64:	60fb      	str	r3, [r7, #12]
 8007a66:	e008      	b.n	8007a7a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a6c:	4b05      	ldr	r3, [pc, #20]	@ (8007a84 <xTaskPriorityInherit+0xc4>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d201      	bcs.n	8007a7a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007a76:	2301      	movs	r3, #1
 8007a78:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
	}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3710      	adds	r7, #16
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}
 8007a84:	20000e4c 	.word	0x20000e4c
 8007a88:	20000e50 	.word	0x20000e50
 8007a8c:	20001328 	.word	0x20001328

08007a90 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b086      	sub	sp, #24
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d058      	beq.n	8007b58 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007aa6:	4b2f      	ldr	r3, [pc, #188]	@ (8007b64 <xTaskPriorityDisinherit+0xd4>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	693a      	ldr	r2, [r7, #16]
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d00b      	beq.n	8007ac8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ab4:	f383 8811 	msr	BASEPRI, r3
 8007ab8:	f3bf 8f6f 	isb	sy
 8007abc:	f3bf 8f4f 	dsb	sy
 8007ac0:	60fb      	str	r3, [r7, #12]
}
 8007ac2:	bf00      	nop
 8007ac4:	bf00      	nop
 8007ac6:	e7fd      	b.n	8007ac4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d10b      	bne.n	8007ae8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad4:	f383 8811 	msr	BASEPRI, r3
 8007ad8:	f3bf 8f6f 	isb	sy
 8007adc:	f3bf 8f4f 	dsb	sy
 8007ae0:	60bb      	str	r3, [r7, #8]
}
 8007ae2:	bf00      	nop
 8007ae4:	bf00      	nop
 8007ae6:	e7fd      	b.n	8007ae4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007aec:	1e5a      	subs	r2, r3, #1
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007af6:	693b      	ldr	r3, [r7, #16]
 8007af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007afa:	429a      	cmp	r2, r3
 8007afc:	d02c      	beq.n	8007b58 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d128      	bne.n	8007b58 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	3304      	adds	r3, #4
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f7fe f985 	bl	8005e1a <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b1c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b28:	4b0f      	ldr	r3, [pc, #60]	@ (8007b68 <xTaskPriorityDisinherit+0xd8>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d903      	bls.n	8007b38 <xTaskPriorityDisinherit+0xa8>
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b34:	4a0c      	ldr	r2, [pc, #48]	@ (8007b68 <xTaskPriorityDisinherit+0xd8>)
 8007b36:	6013      	str	r3, [r2, #0]
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b3c:	4613      	mov	r3, r2
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	4413      	add	r3, r2
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	4a09      	ldr	r2, [pc, #36]	@ (8007b6c <xTaskPriorityDisinherit+0xdc>)
 8007b46:	441a      	add	r2, r3
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	3304      	adds	r3, #4
 8007b4c:	4619      	mov	r1, r3
 8007b4e:	4610      	mov	r0, r2
 8007b50:	f7fe f906 	bl	8005d60 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007b54:	2301      	movs	r3, #1
 8007b56:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007b58:	697b      	ldr	r3, [r7, #20]
	}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3718      	adds	r7, #24
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
 8007b62:	bf00      	nop
 8007b64:	20000e4c 	.word	0x20000e4c
 8007b68:	20001328 	.word	0x20001328
 8007b6c:	20000e50 	.word	0x20000e50

08007b70 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b088      	sub	sp, #32
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d06c      	beq.n	8007c62 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007b88:	69bb      	ldr	r3, [r7, #24]
 8007b8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d10b      	bne.n	8007ba8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b94:	f383 8811 	msr	BASEPRI, r3
 8007b98:	f3bf 8f6f 	isb	sy
 8007b9c:	f3bf 8f4f 	dsb	sy
 8007ba0:	60fb      	str	r3, [r7, #12]
}
 8007ba2:	bf00      	nop
 8007ba4:	bf00      	nop
 8007ba6:	e7fd      	b.n	8007ba4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bac:	683a      	ldr	r2, [r7, #0]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d902      	bls.n	8007bb8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	61fb      	str	r3, [r7, #28]
 8007bb6:	e002      	b.n	8007bbe <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007bb8:	69bb      	ldr	r3, [r7, #24]
 8007bba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bbc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007bbe:	69bb      	ldr	r3, [r7, #24]
 8007bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bc2:	69fa      	ldr	r2, [r7, #28]
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d04c      	beq.n	8007c62 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007bc8:	69bb      	ldr	r3, [r7, #24]
 8007bca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	d147      	bne.n	8007c62 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007bd2:	4b26      	ldr	r3, [pc, #152]	@ (8007c6c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	69ba      	ldr	r2, [r7, #24]
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d10b      	bne.n	8007bf4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be0:	f383 8811 	msr	BASEPRI, r3
 8007be4:	f3bf 8f6f 	isb	sy
 8007be8:	f3bf 8f4f 	dsb	sy
 8007bec:	60bb      	str	r3, [r7, #8]
}
 8007bee:	bf00      	nop
 8007bf0:	bf00      	nop
 8007bf2:	e7fd      	b.n	8007bf0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007bf4:	69bb      	ldr	r3, [r7, #24]
 8007bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bf8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007bfa:	69bb      	ldr	r3, [r7, #24]
 8007bfc:	69fa      	ldr	r2, [r7, #28]
 8007bfe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	699b      	ldr	r3, [r3, #24]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	db04      	blt.n	8007c12 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c08:	69fb      	ldr	r3, [r7, #28]
 8007c0a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007c0e:	69bb      	ldr	r3, [r7, #24]
 8007c10:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	6959      	ldr	r1, [r3, #20]
 8007c16:	693a      	ldr	r2, [r7, #16]
 8007c18:	4613      	mov	r3, r2
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	4413      	add	r3, r2
 8007c1e:	009b      	lsls	r3, r3, #2
 8007c20:	4a13      	ldr	r2, [pc, #76]	@ (8007c70 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007c22:	4413      	add	r3, r2
 8007c24:	4299      	cmp	r1, r3
 8007c26:	d11c      	bne.n	8007c62 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c28:	69bb      	ldr	r3, [r7, #24]
 8007c2a:	3304      	adds	r3, #4
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f7fe f8f4 	bl	8005e1a <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007c32:	69bb      	ldr	r3, [r7, #24]
 8007c34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c36:	4b0f      	ldr	r3, [pc, #60]	@ (8007c74 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d903      	bls.n	8007c46 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8007c3e:	69bb      	ldr	r3, [r7, #24]
 8007c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c42:	4a0c      	ldr	r2, [pc, #48]	@ (8007c74 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007c44:	6013      	str	r3, [r2, #0]
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c4a:	4613      	mov	r3, r2
 8007c4c:	009b      	lsls	r3, r3, #2
 8007c4e:	4413      	add	r3, r2
 8007c50:	009b      	lsls	r3, r3, #2
 8007c52:	4a07      	ldr	r2, [pc, #28]	@ (8007c70 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007c54:	441a      	add	r2, r3
 8007c56:	69bb      	ldr	r3, [r7, #24]
 8007c58:	3304      	adds	r3, #4
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	4610      	mov	r0, r2
 8007c5e:	f7fe f87f 	bl	8005d60 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c62:	bf00      	nop
 8007c64:	3720      	adds	r7, #32
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}
 8007c6a:	bf00      	nop
 8007c6c:	20000e4c 	.word	0x20000e4c
 8007c70:	20000e50 	.word	0x20000e50
 8007c74:	20001328 	.word	0x20001328

08007c78 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8007c7e:	4b09      	ldr	r3, [pc, #36]	@ (8007ca4 <uxTaskResetEventItemValue+0x2c>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	699b      	ldr	r3, [r3, #24]
 8007c84:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c86:	4b07      	ldr	r3, [pc, #28]	@ (8007ca4 <uxTaskResetEventItemValue+0x2c>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c8c:	4b05      	ldr	r3, [pc, #20]	@ (8007ca4 <uxTaskResetEventItemValue+0x2c>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8007c94:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8007c96:	687b      	ldr	r3, [r7, #4]
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr
 8007ca4:	20000e4c 	.word	0x20000e4c

08007ca8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007ca8:	b480      	push	{r7}
 8007caa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007cac:	4b07      	ldr	r3, [pc, #28]	@ (8007ccc <pvTaskIncrementMutexHeldCount+0x24>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d004      	beq.n	8007cbe <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007cb4:	4b05      	ldr	r3, [pc, #20]	@ (8007ccc <pvTaskIncrementMutexHeldCount+0x24>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007cba:	3201      	adds	r2, #1
 8007cbc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007cbe:	4b03      	ldr	r3, [pc, #12]	@ (8007ccc <pvTaskIncrementMutexHeldCount+0x24>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
	}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr
 8007ccc:	20000e4c 	.word	0x20000e4c

08007cd0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
 8007cd8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007cda:	4b21      	ldr	r3, [pc, #132]	@ (8007d60 <prvAddCurrentTaskToDelayedList+0x90>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ce0:	4b20      	ldr	r3, [pc, #128]	@ (8007d64 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	3304      	adds	r3, #4
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f7fe f897 	bl	8005e1a <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007cf2:	d10a      	bne.n	8007d0a <prvAddCurrentTaskToDelayedList+0x3a>
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d007      	beq.n	8007d0a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8007d64 <prvAddCurrentTaskToDelayedList+0x94>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	3304      	adds	r3, #4
 8007d00:	4619      	mov	r1, r3
 8007d02:	4819      	ldr	r0, [pc, #100]	@ (8007d68 <prvAddCurrentTaskToDelayedList+0x98>)
 8007d04:	f7fe f82c 	bl	8005d60 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007d08:	e026      	b.n	8007d58 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007d0a:	68fa      	ldr	r2, [r7, #12]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	4413      	add	r3, r2
 8007d10:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007d12:	4b14      	ldr	r3, [pc, #80]	@ (8007d64 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	68ba      	ldr	r2, [r7, #8]
 8007d18:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007d1a:	68ba      	ldr	r2, [r7, #8]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	429a      	cmp	r2, r3
 8007d20:	d209      	bcs.n	8007d36 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d22:	4b12      	ldr	r3, [pc, #72]	@ (8007d6c <prvAddCurrentTaskToDelayedList+0x9c>)
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	4b0f      	ldr	r3, [pc, #60]	@ (8007d64 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	3304      	adds	r3, #4
 8007d2c:	4619      	mov	r1, r3
 8007d2e:	4610      	mov	r0, r2
 8007d30:	f7fe f83a 	bl	8005da8 <vListInsert>
}
 8007d34:	e010      	b.n	8007d58 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007d36:	4b0e      	ldr	r3, [pc, #56]	@ (8007d70 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8007d64 <prvAddCurrentTaskToDelayedList+0x94>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	3304      	adds	r3, #4
 8007d40:	4619      	mov	r1, r3
 8007d42:	4610      	mov	r0, r2
 8007d44:	f7fe f830 	bl	8005da8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007d48:	4b0a      	ldr	r3, [pc, #40]	@ (8007d74 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	68ba      	ldr	r2, [r7, #8]
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	d202      	bcs.n	8007d58 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007d52:	4a08      	ldr	r2, [pc, #32]	@ (8007d74 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	6013      	str	r3, [r2, #0]
}
 8007d58:	bf00      	nop
 8007d5a:	3710      	adds	r7, #16
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}
 8007d60:	20001324 	.word	0x20001324
 8007d64:	20000e4c 	.word	0x20000e4c
 8007d68:	2000130c 	.word	0x2000130c
 8007d6c:	200012dc 	.word	0x200012dc
 8007d70:	200012d8 	.word	0x200012d8
 8007d74:	20001340 	.word	0x20001340

08007d78 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b08a      	sub	sp, #40	@ 0x28
 8007d7c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007d82:	f000 fb13 	bl	80083ac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007d86:	4b1d      	ldr	r3, [pc, #116]	@ (8007dfc <xTimerCreateTimerTask+0x84>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d021      	beq.n	8007dd2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007d92:	2300      	movs	r3, #0
 8007d94:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007d96:	1d3a      	adds	r2, r7, #4
 8007d98:	f107 0108 	add.w	r1, r7, #8
 8007d9c:	f107 030c 	add.w	r3, r7, #12
 8007da0:	4618      	mov	r0, r3
 8007da2:	f7fd fdc3 	bl	800592c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007da6:	6879      	ldr	r1, [r7, #4]
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	68fa      	ldr	r2, [r7, #12]
 8007dac:	9202      	str	r2, [sp, #8]
 8007dae:	9301      	str	r3, [sp, #4]
 8007db0:	2302      	movs	r3, #2
 8007db2:	9300      	str	r3, [sp, #0]
 8007db4:	2300      	movs	r3, #0
 8007db6:	460a      	mov	r2, r1
 8007db8:	4911      	ldr	r1, [pc, #68]	@ (8007e00 <xTimerCreateTimerTask+0x88>)
 8007dba:	4812      	ldr	r0, [pc, #72]	@ (8007e04 <xTimerCreateTimerTask+0x8c>)
 8007dbc:	f7fe fee8 	bl	8006b90 <xTaskCreateStatic>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	4a11      	ldr	r2, [pc, #68]	@ (8007e08 <xTimerCreateTimerTask+0x90>)
 8007dc4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007dc6:	4b10      	ldr	r3, [pc, #64]	@ (8007e08 <xTimerCreateTimerTask+0x90>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d001      	beq.n	8007dd2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d10b      	bne.n	8007df0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ddc:	f383 8811 	msr	BASEPRI, r3
 8007de0:	f3bf 8f6f 	isb	sy
 8007de4:	f3bf 8f4f 	dsb	sy
 8007de8:	613b      	str	r3, [r7, #16]
}
 8007dea:	bf00      	nop
 8007dec:	bf00      	nop
 8007dee:	e7fd      	b.n	8007dec <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007df0:	697b      	ldr	r3, [r7, #20]
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3718      	adds	r7, #24
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
 8007dfa:	bf00      	nop
 8007dfc:	2000137c 	.word	0x2000137c
 8007e00:	080090c4 	.word	0x080090c4
 8007e04:	08007f45 	.word	0x08007f45
 8007e08:	20001380 	.word	0x20001380

08007e0c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b08a      	sub	sp, #40	@ 0x28
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	60b9      	str	r1, [r7, #8]
 8007e16:	607a      	str	r2, [r7, #4]
 8007e18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d10b      	bne.n	8007e3c <xTimerGenericCommand+0x30>
	__asm volatile
 8007e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e28:	f383 8811 	msr	BASEPRI, r3
 8007e2c:	f3bf 8f6f 	isb	sy
 8007e30:	f3bf 8f4f 	dsb	sy
 8007e34:	623b      	str	r3, [r7, #32]
}
 8007e36:	bf00      	nop
 8007e38:	bf00      	nop
 8007e3a:	e7fd      	b.n	8007e38 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007e3c:	4b19      	ldr	r3, [pc, #100]	@ (8007ea4 <xTimerGenericCommand+0x98>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d02a      	beq.n	8007e9a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	2b05      	cmp	r3, #5
 8007e54:	dc18      	bgt.n	8007e88 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007e56:	f7ff fd95 	bl	8007984 <xTaskGetSchedulerState>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	2b02      	cmp	r3, #2
 8007e5e:	d109      	bne.n	8007e74 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007e60:	4b10      	ldr	r3, [pc, #64]	@ (8007ea4 <xTimerGenericCommand+0x98>)
 8007e62:	6818      	ldr	r0, [r3, #0]
 8007e64:	f107 0110 	add.w	r1, r7, #16
 8007e68:	2300      	movs	r3, #0
 8007e6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e6c:	f7fe f978 	bl	8006160 <xQueueGenericSend>
 8007e70:	6278      	str	r0, [r7, #36]	@ 0x24
 8007e72:	e012      	b.n	8007e9a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007e74:	4b0b      	ldr	r3, [pc, #44]	@ (8007ea4 <xTimerGenericCommand+0x98>)
 8007e76:	6818      	ldr	r0, [r3, #0]
 8007e78:	f107 0110 	add.w	r1, r7, #16
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f7fe f96e 	bl	8006160 <xQueueGenericSend>
 8007e84:	6278      	str	r0, [r7, #36]	@ 0x24
 8007e86:	e008      	b.n	8007e9a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007e88:	4b06      	ldr	r3, [pc, #24]	@ (8007ea4 <xTimerGenericCommand+0x98>)
 8007e8a:	6818      	ldr	r0, [r3, #0]
 8007e8c:	f107 0110 	add.w	r1, r7, #16
 8007e90:	2300      	movs	r3, #0
 8007e92:	683a      	ldr	r2, [r7, #0]
 8007e94:	f7fe fa66 	bl	8006364 <xQueueGenericSendFromISR>
 8007e98:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3728      	adds	r7, #40	@ 0x28
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}
 8007ea4:	2000137c 	.word	0x2000137c

08007ea8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b088      	sub	sp, #32
 8007eac:	af02      	add	r7, sp, #8
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eb2:	4b23      	ldr	r3, [pc, #140]	@ (8007f40 <prvProcessExpiredTimer+0x98>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	68db      	ldr	r3, [r3, #12]
 8007eb8:	68db      	ldr	r3, [r3, #12]
 8007eba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	3304      	adds	r3, #4
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f7fd ffaa 	bl	8005e1a <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ecc:	f003 0304 	and.w	r3, r3, #4
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d023      	beq.n	8007f1c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	699a      	ldr	r2, [r3, #24]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	18d1      	adds	r1, r2, r3
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	683a      	ldr	r2, [r7, #0]
 8007ee0:	6978      	ldr	r0, [r7, #20]
 8007ee2:	f000 f8d5 	bl	8008090 <prvInsertTimerInActiveList>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d020      	beq.n	8007f2e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007eec:	2300      	movs	r3, #0
 8007eee:	9300      	str	r3, [sp, #0]
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	687a      	ldr	r2, [r7, #4]
 8007ef4:	2100      	movs	r1, #0
 8007ef6:	6978      	ldr	r0, [r7, #20]
 8007ef8:	f7ff ff88 	bl	8007e0c <xTimerGenericCommand>
 8007efc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d114      	bne.n	8007f2e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f08:	f383 8811 	msr	BASEPRI, r3
 8007f0c:	f3bf 8f6f 	isb	sy
 8007f10:	f3bf 8f4f 	dsb	sy
 8007f14:	60fb      	str	r3, [r7, #12]
}
 8007f16:	bf00      	nop
 8007f18:	bf00      	nop
 8007f1a:	e7fd      	b.n	8007f18 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f22:	f023 0301 	bic.w	r3, r3, #1
 8007f26:	b2da      	uxtb	r2, r3
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	6a1b      	ldr	r3, [r3, #32]
 8007f32:	6978      	ldr	r0, [r7, #20]
 8007f34:	4798      	blx	r3
}
 8007f36:	bf00      	nop
 8007f38:	3718      	adds	r7, #24
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}
 8007f3e:	bf00      	nop
 8007f40:	20001374 	.word	0x20001374

08007f44 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b084      	sub	sp, #16
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007f4c:	f107 0308 	add.w	r3, r7, #8
 8007f50:	4618      	mov	r0, r3
 8007f52:	f000 f859 	bl	8008008 <prvGetNextExpireTime>
 8007f56:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	68f8      	ldr	r0, [r7, #12]
 8007f5e:	f000 f805 	bl	8007f6c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007f62:	f000 f8d7 	bl	8008114 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007f66:	bf00      	nop
 8007f68:	e7f0      	b.n	8007f4c <prvTimerTask+0x8>
	...

08007f6c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b084      	sub	sp, #16
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007f76:	f7ff f86f 	bl	8007058 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007f7a:	f107 0308 	add.w	r3, r7, #8
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f000 f866 	bl	8008050 <prvSampleTimeNow>
 8007f84:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d130      	bne.n	8007fee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d10a      	bne.n	8007fa8 <prvProcessTimerOrBlockTask+0x3c>
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d806      	bhi.n	8007fa8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007f9a:	f7ff f86b 	bl	8007074 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007f9e:	68f9      	ldr	r1, [r7, #12]
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f7ff ff81 	bl	8007ea8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007fa6:	e024      	b.n	8007ff2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d008      	beq.n	8007fc0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007fae:	4b13      	ldr	r3, [pc, #76]	@ (8007ffc <prvProcessTimerOrBlockTask+0x90>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d101      	bne.n	8007fbc <prvProcessTimerOrBlockTask+0x50>
 8007fb8:	2301      	movs	r3, #1
 8007fba:	e000      	b.n	8007fbe <prvProcessTimerOrBlockTask+0x52>
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8008000 <prvProcessTimerOrBlockTask+0x94>)
 8007fc2:	6818      	ldr	r0, [r3, #0]
 8007fc4:	687a      	ldr	r2, [r7, #4]
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	683a      	ldr	r2, [r7, #0]
 8007fcc:	4619      	mov	r1, r3
 8007fce:	f7fe fdab 	bl	8006b28 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007fd2:	f7ff f84f 	bl	8007074 <xTaskResumeAll>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d10a      	bne.n	8007ff2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007fdc:	4b09      	ldr	r3, [pc, #36]	@ (8008004 <prvProcessTimerOrBlockTask+0x98>)
 8007fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fe2:	601a      	str	r2, [r3, #0]
 8007fe4:	f3bf 8f4f 	dsb	sy
 8007fe8:	f3bf 8f6f 	isb	sy
}
 8007fec:	e001      	b.n	8007ff2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007fee:	f7ff f841 	bl	8007074 <xTaskResumeAll>
}
 8007ff2:	bf00      	nop
 8007ff4:	3710      	adds	r7, #16
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd80      	pop	{r7, pc}
 8007ffa:	bf00      	nop
 8007ffc:	20001378 	.word	0x20001378
 8008000:	2000137c 	.word	0x2000137c
 8008004:	e000ed04 	.word	0xe000ed04

08008008 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008008:	b480      	push	{r7}
 800800a:	b085      	sub	sp, #20
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008010:	4b0e      	ldr	r3, [pc, #56]	@ (800804c <prvGetNextExpireTime+0x44>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d101      	bne.n	800801e <prvGetNextExpireTime+0x16>
 800801a:	2201      	movs	r2, #1
 800801c:	e000      	b.n	8008020 <prvGetNextExpireTime+0x18>
 800801e:	2200      	movs	r2, #0
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d105      	bne.n	8008038 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800802c:	4b07      	ldr	r3, [pc, #28]	@ (800804c <prvGetNextExpireTime+0x44>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	68db      	ldr	r3, [r3, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	60fb      	str	r3, [r7, #12]
 8008036:	e001      	b.n	800803c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008038:	2300      	movs	r3, #0
 800803a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800803c:	68fb      	ldr	r3, [r7, #12]
}
 800803e:	4618      	mov	r0, r3
 8008040:	3714      	adds	r7, #20
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr
 800804a:	bf00      	nop
 800804c:	20001374 	.word	0x20001374

08008050 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b084      	sub	sp, #16
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008058:	f7ff f8aa 	bl	80071b0 <xTaskGetTickCount>
 800805c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800805e:	4b0b      	ldr	r3, [pc, #44]	@ (800808c <prvSampleTimeNow+0x3c>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	68fa      	ldr	r2, [r7, #12]
 8008064:	429a      	cmp	r2, r3
 8008066:	d205      	bcs.n	8008074 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008068:	f000 f93a 	bl	80082e0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2201      	movs	r2, #1
 8008070:	601a      	str	r2, [r3, #0]
 8008072:	e002      	b.n	800807a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2200      	movs	r2, #0
 8008078:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800807a:	4a04      	ldr	r2, [pc, #16]	@ (800808c <prvSampleTimeNow+0x3c>)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008080:	68fb      	ldr	r3, [r7, #12]
}
 8008082:	4618      	mov	r0, r3
 8008084:	3710      	adds	r7, #16
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}
 800808a:	bf00      	nop
 800808c:	20001384 	.word	0x20001384

08008090 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b086      	sub	sp, #24
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	607a      	str	r2, [r7, #4]
 800809c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800809e:	2300      	movs	r3, #0
 80080a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	68ba      	ldr	r2, [r7, #8]
 80080a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	68fa      	ldr	r2, [r7, #12]
 80080ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80080ae:	68ba      	ldr	r2, [r7, #8]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d812      	bhi.n	80080dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	1ad2      	subs	r2, r2, r3
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	699b      	ldr	r3, [r3, #24]
 80080c0:	429a      	cmp	r2, r3
 80080c2:	d302      	bcc.n	80080ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80080c4:	2301      	movs	r3, #1
 80080c6:	617b      	str	r3, [r7, #20]
 80080c8:	e01b      	b.n	8008102 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80080ca:	4b10      	ldr	r3, [pc, #64]	@ (800810c <prvInsertTimerInActiveList+0x7c>)
 80080cc:	681a      	ldr	r2, [r3, #0]
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	3304      	adds	r3, #4
 80080d2:	4619      	mov	r1, r3
 80080d4:	4610      	mov	r0, r2
 80080d6:	f7fd fe67 	bl	8005da8 <vListInsert>
 80080da:	e012      	b.n	8008102 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d206      	bcs.n	80080f2 <prvInsertTimerInActiveList+0x62>
 80080e4:	68ba      	ldr	r2, [r7, #8]
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d302      	bcc.n	80080f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80080ec:	2301      	movs	r3, #1
 80080ee:	617b      	str	r3, [r7, #20]
 80080f0:	e007      	b.n	8008102 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80080f2:	4b07      	ldr	r3, [pc, #28]	@ (8008110 <prvInsertTimerInActiveList+0x80>)
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	3304      	adds	r3, #4
 80080fa:	4619      	mov	r1, r3
 80080fc:	4610      	mov	r0, r2
 80080fe:	f7fd fe53 	bl	8005da8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008102:	697b      	ldr	r3, [r7, #20]
}
 8008104:	4618      	mov	r0, r3
 8008106:	3718      	adds	r7, #24
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}
 800810c:	20001378 	.word	0x20001378
 8008110:	20001374 	.word	0x20001374

08008114 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b08e      	sub	sp, #56	@ 0x38
 8008118:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800811a:	e0ce      	b.n	80082ba <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2b00      	cmp	r3, #0
 8008120:	da19      	bge.n	8008156 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008122:	1d3b      	adds	r3, r7, #4
 8008124:	3304      	adds	r3, #4
 8008126:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800812a:	2b00      	cmp	r3, #0
 800812c:	d10b      	bne.n	8008146 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800812e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008132:	f383 8811 	msr	BASEPRI, r3
 8008136:	f3bf 8f6f 	isb	sy
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	61fb      	str	r3, [r7, #28]
}
 8008140:	bf00      	nop
 8008142:	bf00      	nop
 8008144:	e7fd      	b.n	8008142 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800814c:	6850      	ldr	r0, [r2, #4]
 800814e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008150:	6892      	ldr	r2, [r2, #8]
 8008152:	4611      	mov	r1, r2
 8008154:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2b00      	cmp	r3, #0
 800815a:	f2c0 80ae 	blt.w	80082ba <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008164:	695b      	ldr	r3, [r3, #20]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d004      	beq.n	8008174 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800816a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800816c:	3304      	adds	r3, #4
 800816e:	4618      	mov	r0, r3
 8008170:	f7fd fe53 	bl	8005e1a <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008174:	463b      	mov	r3, r7
 8008176:	4618      	mov	r0, r3
 8008178:	f7ff ff6a 	bl	8008050 <prvSampleTimeNow>
 800817c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2b09      	cmp	r3, #9
 8008182:	f200 8097 	bhi.w	80082b4 <prvProcessReceivedCommands+0x1a0>
 8008186:	a201      	add	r2, pc, #4	@ (adr r2, 800818c <prvProcessReceivedCommands+0x78>)
 8008188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800818c:	080081b5 	.word	0x080081b5
 8008190:	080081b5 	.word	0x080081b5
 8008194:	080081b5 	.word	0x080081b5
 8008198:	0800822b 	.word	0x0800822b
 800819c:	0800823f 	.word	0x0800823f
 80081a0:	0800828b 	.word	0x0800828b
 80081a4:	080081b5 	.word	0x080081b5
 80081a8:	080081b5 	.word	0x080081b5
 80081ac:	0800822b 	.word	0x0800822b
 80081b0:	0800823f 	.word	0x0800823f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80081b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081ba:	f043 0301 	orr.w	r3, r3, #1
 80081be:	b2da      	uxtb	r2, r3
 80081c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80081c6:	68ba      	ldr	r2, [r7, #8]
 80081c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ca:	699b      	ldr	r3, [r3, #24]
 80081cc:	18d1      	adds	r1, r2, r3
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081d4:	f7ff ff5c 	bl	8008090 <prvInsertTimerInActiveList>
 80081d8:	4603      	mov	r3, r0
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d06c      	beq.n	80082b8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80081de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e0:	6a1b      	ldr	r3, [r3, #32]
 80081e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80081e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081ec:	f003 0304 	and.w	r3, r3, #4
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d061      	beq.n	80082b8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80081f4:	68ba      	ldr	r2, [r7, #8]
 80081f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f8:	699b      	ldr	r3, [r3, #24]
 80081fa:	441a      	add	r2, r3
 80081fc:	2300      	movs	r3, #0
 80081fe:	9300      	str	r3, [sp, #0]
 8008200:	2300      	movs	r3, #0
 8008202:	2100      	movs	r1, #0
 8008204:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008206:	f7ff fe01 	bl	8007e0c <xTimerGenericCommand>
 800820a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800820c:	6a3b      	ldr	r3, [r7, #32]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d152      	bne.n	80082b8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008216:	f383 8811 	msr	BASEPRI, r3
 800821a:	f3bf 8f6f 	isb	sy
 800821e:	f3bf 8f4f 	dsb	sy
 8008222:	61bb      	str	r3, [r7, #24]
}
 8008224:	bf00      	nop
 8008226:	bf00      	nop
 8008228:	e7fd      	b.n	8008226 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800822a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800822c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008230:	f023 0301 	bic.w	r3, r3, #1
 8008234:	b2da      	uxtb	r2, r3
 8008236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008238:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800823c:	e03d      	b.n	80082ba <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800823e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008240:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008244:	f043 0301 	orr.w	r3, r3, #1
 8008248:	b2da      	uxtb	r2, r3
 800824a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800824c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008250:	68ba      	ldr	r2, [r7, #8]
 8008252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008254:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008258:	699b      	ldr	r3, [r3, #24]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d10b      	bne.n	8008276 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800825e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008262:	f383 8811 	msr	BASEPRI, r3
 8008266:	f3bf 8f6f 	isb	sy
 800826a:	f3bf 8f4f 	dsb	sy
 800826e:	617b      	str	r3, [r7, #20]
}
 8008270:	bf00      	nop
 8008272:	bf00      	nop
 8008274:	e7fd      	b.n	8008272 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008278:	699a      	ldr	r2, [r3, #24]
 800827a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800827c:	18d1      	adds	r1, r2, r3
 800827e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008280:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008282:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008284:	f7ff ff04 	bl	8008090 <prvInsertTimerInActiveList>
					break;
 8008288:	e017      	b.n	80082ba <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800828a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800828c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008290:	f003 0302 	and.w	r3, r3, #2
 8008294:	2b00      	cmp	r3, #0
 8008296:	d103      	bne.n	80082a0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008298:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800829a:	f000 fbe5 	bl	8008a68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800829e:	e00c      	b.n	80082ba <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80082a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80082a6:	f023 0301 	bic.w	r3, r3, #1
 80082aa:	b2da      	uxtb	r2, r3
 80082ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80082b2:	e002      	b.n	80082ba <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80082b4:	bf00      	nop
 80082b6:	e000      	b.n	80082ba <prvProcessReceivedCommands+0x1a6>
					break;
 80082b8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80082ba:	4b08      	ldr	r3, [pc, #32]	@ (80082dc <prvProcessReceivedCommands+0x1c8>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	1d39      	adds	r1, r7, #4
 80082c0:	2200      	movs	r2, #0
 80082c2:	4618      	mov	r0, r3
 80082c4:	f7fe f8ec 	bl	80064a0 <xQueueReceive>
 80082c8:	4603      	mov	r3, r0
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	f47f af26 	bne.w	800811c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80082d0:	bf00      	nop
 80082d2:	bf00      	nop
 80082d4:	3730      	adds	r7, #48	@ 0x30
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}
 80082da:	bf00      	nop
 80082dc:	2000137c 	.word	0x2000137c

080082e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b088      	sub	sp, #32
 80082e4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80082e6:	e049      	b.n	800837c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80082e8:	4b2e      	ldr	r3, [pc, #184]	@ (80083a4 <prvSwitchTimerLists+0xc4>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	68db      	ldr	r3, [r3, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082f2:	4b2c      	ldr	r3, [pc, #176]	@ (80083a4 <prvSwitchTimerLists+0xc4>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	68db      	ldr	r3, [r3, #12]
 80082fa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	3304      	adds	r3, #4
 8008300:	4618      	mov	r0, r3
 8008302:	f7fd fd8a 	bl	8005e1a <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	6a1b      	ldr	r3, [r3, #32]
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008314:	f003 0304 	and.w	r3, r3, #4
 8008318:	2b00      	cmp	r3, #0
 800831a:	d02f      	beq.n	800837c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	699b      	ldr	r3, [r3, #24]
 8008320:	693a      	ldr	r2, [r7, #16]
 8008322:	4413      	add	r3, r2
 8008324:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008326:	68ba      	ldr	r2, [r7, #8]
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	429a      	cmp	r2, r3
 800832c:	d90e      	bls.n	800834c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	68ba      	ldr	r2, [r7, #8]
 8008332:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	68fa      	ldr	r2, [r7, #12]
 8008338:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800833a:	4b1a      	ldr	r3, [pc, #104]	@ (80083a4 <prvSwitchTimerLists+0xc4>)
 800833c:	681a      	ldr	r2, [r3, #0]
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	3304      	adds	r3, #4
 8008342:	4619      	mov	r1, r3
 8008344:	4610      	mov	r0, r2
 8008346:	f7fd fd2f 	bl	8005da8 <vListInsert>
 800834a:	e017      	b.n	800837c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800834c:	2300      	movs	r3, #0
 800834e:	9300      	str	r3, [sp, #0]
 8008350:	2300      	movs	r3, #0
 8008352:	693a      	ldr	r2, [r7, #16]
 8008354:	2100      	movs	r1, #0
 8008356:	68f8      	ldr	r0, [r7, #12]
 8008358:	f7ff fd58 	bl	8007e0c <xTimerGenericCommand>
 800835c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d10b      	bne.n	800837c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008368:	f383 8811 	msr	BASEPRI, r3
 800836c:	f3bf 8f6f 	isb	sy
 8008370:	f3bf 8f4f 	dsb	sy
 8008374:	603b      	str	r3, [r7, #0]
}
 8008376:	bf00      	nop
 8008378:	bf00      	nop
 800837a:	e7fd      	b.n	8008378 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800837c:	4b09      	ldr	r3, [pc, #36]	@ (80083a4 <prvSwitchTimerLists+0xc4>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d1b0      	bne.n	80082e8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008386:	4b07      	ldr	r3, [pc, #28]	@ (80083a4 <prvSwitchTimerLists+0xc4>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800838c:	4b06      	ldr	r3, [pc, #24]	@ (80083a8 <prvSwitchTimerLists+0xc8>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a04      	ldr	r2, [pc, #16]	@ (80083a4 <prvSwitchTimerLists+0xc4>)
 8008392:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008394:	4a04      	ldr	r2, [pc, #16]	@ (80083a8 <prvSwitchTimerLists+0xc8>)
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	6013      	str	r3, [r2, #0]
}
 800839a:	bf00      	nop
 800839c:	3718      	adds	r7, #24
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop
 80083a4:	20001374 	.word	0x20001374
 80083a8:	20001378 	.word	0x20001378

080083ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b082      	sub	sp, #8
 80083b0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80083b2:	f000 f969 	bl	8008688 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80083b6:	4b15      	ldr	r3, [pc, #84]	@ (800840c <prvCheckForValidListAndQueue+0x60>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d120      	bne.n	8008400 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80083be:	4814      	ldr	r0, [pc, #80]	@ (8008410 <prvCheckForValidListAndQueue+0x64>)
 80083c0:	f7fd fca1 	bl	8005d06 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80083c4:	4813      	ldr	r0, [pc, #76]	@ (8008414 <prvCheckForValidListAndQueue+0x68>)
 80083c6:	f7fd fc9e 	bl	8005d06 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80083ca:	4b13      	ldr	r3, [pc, #76]	@ (8008418 <prvCheckForValidListAndQueue+0x6c>)
 80083cc:	4a10      	ldr	r2, [pc, #64]	@ (8008410 <prvCheckForValidListAndQueue+0x64>)
 80083ce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80083d0:	4b12      	ldr	r3, [pc, #72]	@ (800841c <prvCheckForValidListAndQueue+0x70>)
 80083d2:	4a10      	ldr	r2, [pc, #64]	@ (8008414 <prvCheckForValidListAndQueue+0x68>)
 80083d4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80083d6:	2300      	movs	r3, #0
 80083d8:	9300      	str	r3, [sp, #0]
 80083da:	4b11      	ldr	r3, [pc, #68]	@ (8008420 <prvCheckForValidListAndQueue+0x74>)
 80083dc:	4a11      	ldr	r2, [pc, #68]	@ (8008424 <prvCheckForValidListAndQueue+0x78>)
 80083de:	2110      	movs	r1, #16
 80083e0:	200a      	movs	r0, #10
 80083e2:	f7fd fdaf 	bl	8005f44 <xQueueGenericCreateStatic>
 80083e6:	4603      	mov	r3, r0
 80083e8:	4a08      	ldr	r2, [pc, #32]	@ (800840c <prvCheckForValidListAndQueue+0x60>)
 80083ea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80083ec:	4b07      	ldr	r3, [pc, #28]	@ (800840c <prvCheckForValidListAndQueue+0x60>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d005      	beq.n	8008400 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80083f4:	4b05      	ldr	r3, [pc, #20]	@ (800840c <prvCheckForValidListAndQueue+0x60>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	490b      	ldr	r1, [pc, #44]	@ (8008428 <prvCheckForValidListAndQueue+0x7c>)
 80083fa:	4618      	mov	r0, r3
 80083fc:	f7fe fb6a 	bl	8006ad4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008400:	f000 f974 	bl	80086ec <vPortExitCritical>
}
 8008404:	bf00      	nop
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}
 800840a:	bf00      	nop
 800840c:	2000137c 	.word	0x2000137c
 8008410:	2000134c 	.word	0x2000134c
 8008414:	20001360 	.word	0x20001360
 8008418:	20001374 	.word	0x20001374
 800841c:	20001378 	.word	0x20001378
 8008420:	20001428 	.word	0x20001428
 8008424:	20001388 	.word	0x20001388
 8008428:	080090cc 	.word	0x080090cc

0800842c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800842c:	b480      	push	{r7}
 800842e:	b085      	sub	sp, #20
 8008430:	af00      	add	r7, sp, #0
 8008432:	60f8      	str	r0, [r7, #12]
 8008434:	60b9      	str	r1, [r7, #8]
 8008436:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	3b04      	subs	r3, #4
 800843c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008444:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	3b04      	subs	r3, #4
 800844a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	f023 0201 	bic.w	r2, r3, #1
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	3b04      	subs	r3, #4
 800845a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800845c:	4a0c      	ldr	r2, [pc, #48]	@ (8008490 <pxPortInitialiseStack+0x64>)
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	3b14      	subs	r3, #20
 8008466:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	3b04      	subs	r3, #4
 8008472:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f06f 0202 	mvn.w	r2, #2
 800847a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	3b20      	subs	r3, #32
 8008480:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008482:	68fb      	ldr	r3, [r7, #12]
}
 8008484:	4618      	mov	r0, r3
 8008486:	3714      	adds	r7, #20
 8008488:	46bd      	mov	sp, r7
 800848a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848e:	4770      	bx	lr
 8008490:	08008495 	.word	0x08008495

08008494 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008494:	b480      	push	{r7}
 8008496:	b085      	sub	sp, #20
 8008498:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800849a:	2300      	movs	r3, #0
 800849c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800849e:	4b13      	ldr	r3, [pc, #76]	@ (80084ec <prvTaskExitError+0x58>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80084a6:	d00b      	beq.n	80084c0 <prvTaskExitError+0x2c>
	__asm volatile
 80084a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ac:	f383 8811 	msr	BASEPRI, r3
 80084b0:	f3bf 8f6f 	isb	sy
 80084b4:	f3bf 8f4f 	dsb	sy
 80084b8:	60fb      	str	r3, [r7, #12]
}
 80084ba:	bf00      	nop
 80084bc:	bf00      	nop
 80084be:	e7fd      	b.n	80084bc <prvTaskExitError+0x28>
	__asm volatile
 80084c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c4:	f383 8811 	msr	BASEPRI, r3
 80084c8:	f3bf 8f6f 	isb	sy
 80084cc:	f3bf 8f4f 	dsb	sy
 80084d0:	60bb      	str	r3, [r7, #8]
}
 80084d2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80084d4:	bf00      	nop
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d0fc      	beq.n	80084d6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80084dc:	bf00      	nop
 80084de:	bf00      	nop
 80084e0:	3714      	adds	r7, #20
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr
 80084ea:	bf00      	nop
 80084ec:	2000000c 	.word	0x2000000c

080084f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80084f0:	4b07      	ldr	r3, [pc, #28]	@ (8008510 <pxCurrentTCBConst2>)
 80084f2:	6819      	ldr	r1, [r3, #0]
 80084f4:	6808      	ldr	r0, [r1, #0]
 80084f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084fa:	f380 8809 	msr	PSP, r0
 80084fe:	f3bf 8f6f 	isb	sy
 8008502:	f04f 0000 	mov.w	r0, #0
 8008506:	f380 8811 	msr	BASEPRI, r0
 800850a:	4770      	bx	lr
 800850c:	f3af 8000 	nop.w

08008510 <pxCurrentTCBConst2>:
 8008510:	20000e4c 	.word	0x20000e4c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008514:	bf00      	nop
 8008516:	bf00      	nop

08008518 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008518:	4808      	ldr	r0, [pc, #32]	@ (800853c <prvPortStartFirstTask+0x24>)
 800851a:	6800      	ldr	r0, [r0, #0]
 800851c:	6800      	ldr	r0, [r0, #0]
 800851e:	f380 8808 	msr	MSP, r0
 8008522:	f04f 0000 	mov.w	r0, #0
 8008526:	f380 8814 	msr	CONTROL, r0
 800852a:	b662      	cpsie	i
 800852c:	b661      	cpsie	f
 800852e:	f3bf 8f4f 	dsb	sy
 8008532:	f3bf 8f6f 	isb	sy
 8008536:	df00      	svc	0
 8008538:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800853a:	bf00      	nop
 800853c:	e000ed08 	.word	0xe000ed08

08008540 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b086      	sub	sp, #24
 8008544:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008546:	4b47      	ldr	r3, [pc, #284]	@ (8008664 <xPortStartScheduler+0x124>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a47      	ldr	r2, [pc, #284]	@ (8008668 <xPortStartScheduler+0x128>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d10b      	bne.n	8008568 <xPortStartScheduler+0x28>
	__asm volatile
 8008550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008554:	f383 8811 	msr	BASEPRI, r3
 8008558:	f3bf 8f6f 	isb	sy
 800855c:	f3bf 8f4f 	dsb	sy
 8008560:	60fb      	str	r3, [r7, #12]
}
 8008562:	bf00      	nop
 8008564:	bf00      	nop
 8008566:	e7fd      	b.n	8008564 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008568:	4b3e      	ldr	r3, [pc, #248]	@ (8008664 <xPortStartScheduler+0x124>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a3f      	ldr	r2, [pc, #252]	@ (800866c <xPortStartScheduler+0x12c>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d10b      	bne.n	800858a <xPortStartScheduler+0x4a>
	__asm volatile
 8008572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008576:	f383 8811 	msr	BASEPRI, r3
 800857a:	f3bf 8f6f 	isb	sy
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	613b      	str	r3, [r7, #16]
}
 8008584:	bf00      	nop
 8008586:	bf00      	nop
 8008588:	e7fd      	b.n	8008586 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800858a:	4b39      	ldr	r3, [pc, #228]	@ (8008670 <xPortStartScheduler+0x130>)
 800858c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	781b      	ldrb	r3, [r3, #0]
 8008592:	b2db      	uxtb	r3, r3
 8008594:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	22ff      	movs	r2, #255	@ 0xff
 800859a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	b2db      	uxtb	r3, r3
 80085a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80085a4:	78fb      	ldrb	r3, [r7, #3]
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80085ac:	b2da      	uxtb	r2, r3
 80085ae:	4b31      	ldr	r3, [pc, #196]	@ (8008674 <xPortStartScheduler+0x134>)
 80085b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80085b2:	4b31      	ldr	r3, [pc, #196]	@ (8008678 <xPortStartScheduler+0x138>)
 80085b4:	2207      	movs	r2, #7
 80085b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80085b8:	e009      	b.n	80085ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80085ba:	4b2f      	ldr	r3, [pc, #188]	@ (8008678 <xPortStartScheduler+0x138>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	3b01      	subs	r3, #1
 80085c0:	4a2d      	ldr	r2, [pc, #180]	@ (8008678 <xPortStartScheduler+0x138>)
 80085c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80085c4:	78fb      	ldrb	r3, [r7, #3]
 80085c6:	b2db      	uxtb	r3, r3
 80085c8:	005b      	lsls	r3, r3, #1
 80085ca:	b2db      	uxtb	r3, r3
 80085cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80085ce:	78fb      	ldrb	r3, [r7, #3]
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085d6:	2b80      	cmp	r3, #128	@ 0x80
 80085d8:	d0ef      	beq.n	80085ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80085da:	4b27      	ldr	r3, [pc, #156]	@ (8008678 <xPortStartScheduler+0x138>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f1c3 0307 	rsb	r3, r3, #7
 80085e2:	2b04      	cmp	r3, #4
 80085e4:	d00b      	beq.n	80085fe <xPortStartScheduler+0xbe>
	__asm volatile
 80085e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ea:	f383 8811 	msr	BASEPRI, r3
 80085ee:	f3bf 8f6f 	isb	sy
 80085f2:	f3bf 8f4f 	dsb	sy
 80085f6:	60bb      	str	r3, [r7, #8]
}
 80085f8:	bf00      	nop
 80085fa:	bf00      	nop
 80085fc:	e7fd      	b.n	80085fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80085fe:	4b1e      	ldr	r3, [pc, #120]	@ (8008678 <xPortStartScheduler+0x138>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	021b      	lsls	r3, r3, #8
 8008604:	4a1c      	ldr	r2, [pc, #112]	@ (8008678 <xPortStartScheduler+0x138>)
 8008606:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008608:	4b1b      	ldr	r3, [pc, #108]	@ (8008678 <xPortStartScheduler+0x138>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008610:	4a19      	ldr	r2, [pc, #100]	@ (8008678 <xPortStartScheduler+0x138>)
 8008612:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	b2da      	uxtb	r2, r3
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800861c:	4b17      	ldr	r3, [pc, #92]	@ (800867c <xPortStartScheduler+0x13c>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a16      	ldr	r2, [pc, #88]	@ (800867c <xPortStartScheduler+0x13c>)
 8008622:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008626:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008628:	4b14      	ldr	r3, [pc, #80]	@ (800867c <xPortStartScheduler+0x13c>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a13      	ldr	r2, [pc, #76]	@ (800867c <xPortStartScheduler+0x13c>)
 800862e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008632:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008634:	f000 f8da 	bl	80087ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008638:	4b11      	ldr	r3, [pc, #68]	@ (8008680 <xPortStartScheduler+0x140>)
 800863a:	2200      	movs	r2, #0
 800863c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800863e:	f000 f8f9 	bl	8008834 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008642:	4b10      	ldr	r3, [pc, #64]	@ (8008684 <xPortStartScheduler+0x144>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a0f      	ldr	r2, [pc, #60]	@ (8008684 <xPortStartScheduler+0x144>)
 8008648:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800864c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800864e:	f7ff ff63 	bl	8008518 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008652:	f7fe fe77 	bl	8007344 <vTaskSwitchContext>
	prvTaskExitError();
 8008656:	f7ff ff1d 	bl	8008494 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800865a:	2300      	movs	r3, #0
}
 800865c:	4618      	mov	r0, r3
 800865e:	3718      	adds	r7, #24
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}
 8008664:	e000ed00 	.word	0xe000ed00
 8008668:	410fc271 	.word	0x410fc271
 800866c:	410fc270 	.word	0x410fc270
 8008670:	e000e400 	.word	0xe000e400
 8008674:	20001478 	.word	0x20001478
 8008678:	2000147c 	.word	0x2000147c
 800867c:	e000ed20 	.word	0xe000ed20
 8008680:	2000000c 	.word	0x2000000c
 8008684:	e000ef34 	.word	0xe000ef34

08008688 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
	__asm volatile
 800868e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008692:	f383 8811 	msr	BASEPRI, r3
 8008696:	f3bf 8f6f 	isb	sy
 800869a:	f3bf 8f4f 	dsb	sy
 800869e:	607b      	str	r3, [r7, #4]
}
 80086a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80086a2:	4b10      	ldr	r3, [pc, #64]	@ (80086e4 <vPortEnterCritical+0x5c>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	3301      	adds	r3, #1
 80086a8:	4a0e      	ldr	r2, [pc, #56]	@ (80086e4 <vPortEnterCritical+0x5c>)
 80086aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80086ac:	4b0d      	ldr	r3, [pc, #52]	@ (80086e4 <vPortEnterCritical+0x5c>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d110      	bne.n	80086d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80086b4:	4b0c      	ldr	r3, [pc, #48]	@ (80086e8 <vPortEnterCritical+0x60>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	b2db      	uxtb	r3, r3
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d00b      	beq.n	80086d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80086be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086c2:	f383 8811 	msr	BASEPRI, r3
 80086c6:	f3bf 8f6f 	isb	sy
 80086ca:	f3bf 8f4f 	dsb	sy
 80086ce:	603b      	str	r3, [r7, #0]
}
 80086d0:	bf00      	nop
 80086d2:	bf00      	nop
 80086d4:	e7fd      	b.n	80086d2 <vPortEnterCritical+0x4a>
	}
}
 80086d6:	bf00      	nop
 80086d8:	370c      	adds	r7, #12
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr
 80086e2:	bf00      	nop
 80086e4:	2000000c 	.word	0x2000000c
 80086e8:	e000ed04 	.word	0xe000ed04

080086ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80086ec:	b480      	push	{r7}
 80086ee:	b083      	sub	sp, #12
 80086f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80086f2:	4b12      	ldr	r3, [pc, #72]	@ (800873c <vPortExitCritical+0x50>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d10b      	bne.n	8008712 <vPortExitCritical+0x26>
	__asm volatile
 80086fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086fe:	f383 8811 	msr	BASEPRI, r3
 8008702:	f3bf 8f6f 	isb	sy
 8008706:	f3bf 8f4f 	dsb	sy
 800870a:	607b      	str	r3, [r7, #4]
}
 800870c:	bf00      	nop
 800870e:	bf00      	nop
 8008710:	e7fd      	b.n	800870e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008712:	4b0a      	ldr	r3, [pc, #40]	@ (800873c <vPortExitCritical+0x50>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	3b01      	subs	r3, #1
 8008718:	4a08      	ldr	r2, [pc, #32]	@ (800873c <vPortExitCritical+0x50>)
 800871a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800871c:	4b07      	ldr	r3, [pc, #28]	@ (800873c <vPortExitCritical+0x50>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d105      	bne.n	8008730 <vPortExitCritical+0x44>
 8008724:	2300      	movs	r3, #0
 8008726:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	f383 8811 	msr	BASEPRI, r3
}
 800872e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008730:	bf00      	nop
 8008732:	370c      	adds	r7, #12
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr
 800873c:	2000000c 	.word	0x2000000c

08008740 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008740:	f3ef 8009 	mrs	r0, PSP
 8008744:	f3bf 8f6f 	isb	sy
 8008748:	4b15      	ldr	r3, [pc, #84]	@ (80087a0 <pxCurrentTCBConst>)
 800874a:	681a      	ldr	r2, [r3, #0]
 800874c:	f01e 0f10 	tst.w	lr, #16
 8008750:	bf08      	it	eq
 8008752:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008756:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800875a:	6010      	str	r0, [r2, #0]
 800875c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008760:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008764:	f380 8811 	msr	BASEPRI, r0
 8008768:	f3bf 8f4f 	dsb	sy
 800876c:	f3bf 8f6f 	isb	sy
 8008770:	f7fe fde8 	bl	8007344 <vTaskSwitchContext>
 8008774:	f04f 0000 	mov.w	r0, #0
 8008778:	f380 8811 	msr	BASEPRI, r0
 800877c:	bc09      	pop	{r0, r3}
 800877e:	6819      	ldr	r1, [r3, #0]
 8008780:	6808      	ldr	r0, [r1, #0]
 8008782:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008786:	f01e 0f10 	tst.w	lr, #16
 800878a:	bf08      	it	eq
 800878c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008790:	f380 8809 	msr	PSP, r0
 8008794:	f3bf 8f6f 	isb	sy
 8008798:	4770      	bx	lr
 800879a:	bf00      	nop
 800879c:	f3af 8000 	nop.w

080087a0 <pxCurrentTCBConst>:
 80087a0:	20000e4c 	.word	0x20000e4c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80087a4:	bf00      	nop
 80087a6:	bf00      	nop

080087a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b082      	sub	sp, #8
 80087ac:	af00      	add	r7, sp, #0
	__asm volatile
 80087ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b2:	f383 8811 	msr	BASEPRI, r3
 80087b6:	f3bf 8f6f 	isb	sy
 80087ba:	f3bf 8f4f 	dsb	sy
 80087be:	607b      	str	r3, [r7, #4]
}
 80087c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80087c2:	f7fe fd05 	bl	80071d0 <xTaskIncrementTick>
 80087c6:	4603      	mov	r3, r0
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d003      	beq.n	80087d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80087cc:	4b06      	ldr	r3, [pc, #24]	@ (80087e8 <xPortSysTickHandler+0x40>)
 80087ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087d2:	601a      	str	r2, [r3, #0]
 80087d4:	2300      	movs	r3, #0
 80087d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	f383 8811 	msr	BASEPRI, r3
}
 80087de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80087e0:	bf00      	nop
 80087e2:	3708      	adds	r7, #8
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}
 80087e8:	e000ed04 	.word	0xe000ed04

080087ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80087ec:	b480      	push	{r7}
 80087ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80087f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008820 <vPortSetupTimerInterrupt+0x34>)
 80087f2:	2200      	movs	r2, #0
 80087f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80087f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008824 <vPortSetupTimerInterrupt+0x38>)
 80087f8:	2200      	movs	r2, #0
 80087fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80087fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008828 <vPortSetupTimerInterrupt+0x3c>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a0a      	ldr	r2, [pc, #40]	@ (800882c <vPortSetupTimerInterrupt+0x40>)
 8008802:	fba2 2303 	umull	r2, r3, r2, r3
 8008806:	099b      	lsrs	r3, r3, #6
 8008808:	4a09      	ldr	r2, [pc, #36]	@ (8008830 <vPortSetupTimerInterrupt+0x44>)
 800880a:	3b01      	subs	r3, #1
 800880c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800880e:	4b04      	ldr	r3, [pc, #16]	@ (8008820 <vPortSetupTimerInterrupt+0x34>)
 8008810:	2207      	movs	r2, #7
 8008812:	601a      	str	r2, [r3, #0]
}
 8008814:	bf00      	nop
 8008816:	46bd      	mov	sp, r7
 8008818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881c:	4770      	bx	lr
 800881e:	bf00      	nop
 8008820:	e000e010 	.word	0xe000e010
 8008824:	e000e018 	.word	0xe000e018
 8008828:	20000000 	.word	0x20000000
 800882c:	10624dd3 	.word	0x10624dd3
 8008830:	e000e014 	.word	0xe000e014

08008834 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008834:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008844 <vPortEnableVFP+0x10>
 8008838:	6801      	ldr	r1, [r0, #0]
 800883a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800883e:	6001      	str	r1, [r0, #0]
 8008840:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008842:	bf00      	nop
 8008844:	e000ed88 	.word	0xe000ed88

08008848 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008848:	b480      	push	{r7}
 800884a:	b085      	sub	sp, #20
 800884c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800884e:	f3ef 8305 	mrs	r3, IPSR
 8008852:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2b0f      	cmp	r3, #15
 8008858:	d915      	bls.n	8008886 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800885a:	4a18      	ldr	r2, [pc, #96]	@ (80088bc <vPortValidateInterruptPriority+0x74>)
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	4413      	add	r3, r2
 8008860:	781b      	ldrb	r3, [r3, #0]
 8008862:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008864:	4b16      	ldr	r3, [pc, #88]	@ (80088c0 <vPortValidateInterruptPriority+0x78>)
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	7afa      	ldrb	r2, [r7, #11]
 800886a:	429a      	cmp	r2, r3
 800886c:	d20b      	bcs.n	8008886 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800886e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008872:	f383 8811 	msr	BASEPRI, r3
 8008876:	f3bf 8f6f 	isb	sy
 800887a:	f3bf 8f4f 	dsb	sy
 800887e:	607b      	str	r3, [r7, #4]
}
 8008880:	bf00      	nop
 8008882:	bf00      	nop
 8008884:	e7fd      	b.n	8008882 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008886:	4b0f      	ldr	r3, [pc, #60]	@ (80088c4 <vPortValidateInterruptPriority+0x7c>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800888e:	4b0e      	ldr	r3, [pc, #56]	@ (80088c8 <vPortValidateInterruptPriority+0x80>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	429a      	cmp	r2, r3
 8008894:	d90b      	bls.n	80088ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800889a:	f383 8811 	msr	BASEPRI, r3
 800889e:	f3bf 8f6f 	isb	sy
 80088a2:	f3bf 8f4f 	dsb	sy
 80088a6:	603b      	str	r3, [r7, #0]
}
 80088a8:	bf00      	nop
 80088aa:	bf00      	nop
 80088ac:	e7fd      	b.n	80088aa <vPortValidateInterruptPriority+0x62>
	}
 80088ae:	bf00      	nop
 80088b0:	3714      	adds	r7, #20
 80088b2:	46bd      	mov	sp, r7
 80088b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b8:	4770      	bx	lr
 80088ba:	bf00      	nop
 80088bc:	e000e3f0 	.word	0xe000e3f0
 80088c0:	20001478 	.word	0x20001478
 80088c4:	e000ed0c 	.word	0xe000ed0c
 80088c8:	2000147c 	.word	0x2000147c

080088cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b08a      	sub	sp, #40	@ 0x28
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80088d4:	2300      	movs	r3, #0
 80088d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80088d8:	f7fe fbbe 	bl	8007058 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80088dc:	4b5c      	ldr	r3, [pc, #368]	@ (8008a50 <pvPortMalloc+0x184>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d101      	bne.n	80088e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80088e4:	f000 f924 	bl	8008b30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80088e8:	4b5a      	ldr	r3, [pc, #360]	@ (8008a54 <pvPortMalloc+0x188>)
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	4013      	ands	r3, r2
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	f040 8095 	bne.w	8008a20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d01e      	beq.n	800893a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80088fc:	2208      	movs	r2, #8
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	4413      	add	r3, r2
 8008902:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f003 0307 	and.w	r3, r3, #7
 800890a:	2b00      	cmp	r3, #0
 800890c:	d015      	beq.n	800893a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f023 0307 	bic.w	r3, r3, #7
 8008914:	3308      	adds	r3, #8
 8008916:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f003 0307 	and.w	r3, r3, #7
 800891e:	2b00      	cmp	r3, #0
 8008920:	d00b      	beq.n	800893a <pvPortMalloc+0x6e>
	__asm volatile
 8008922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008926:	f383 8811 	msr	BASEPRI, r3
 800892a:	f3bf 8f6f 	isb	sy
 800892e:	f3bf 8f4f 	dsb	sy
 8008932:	617b      	str	r3, [r7, #20]
}
 8008934:	bf00      	nop
 8008936:	bf00      	nop
 8008938:	e7fd      	b.n	8008936 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d06f      	beq.n	8008a20 <pvPortMalloc+0x154>
 8008940:	4b45      	ldr	r3, [pc, #276]	@ (8008a58 <pvPortMalloc+0x18c>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	429a      	cmp	r2, r3
 8008948:	d86a      	bhi.n	8008a20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800894a:	4b44      	ldr	r3, [pc, #272]	@ (8008a5c <pvPortMalloc+0x190>)
 800894c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800894e:	4b43      	ldr	r3, [pc, #268]	@ (8008a5c <pvPortMalloc+0x190>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008954:	e004      	b.n	8008960 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008958:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800895a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	687a      	ldr	r2, [r7, #4]
 8008966:	429a      	cmp	r2, r3
 8008968:	d903      	bls.n	8008972 <pvPortMalloc+0xa6>
 800896a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1f1      	bne.n	8008956 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008972:	4b37      	ldr	r3, [pc, #220]	@ (8008a50 <pvPortMalloc+0x184>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008978:	429a      	cmp	r2, r3
 800897a:	d051      	beq.n	8008a20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800897c:	6a3b      	ldr	r3, [r7, #32]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	2208      	movs	r2, #8
 8008982:	4413      	add	r3, r2
 8008984:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	6a3b      	ldr	r3, [r7, #32]
 800898c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800898e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008990:	685a      	ldr	r2, [r3, #4]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	1ad2      	subs	r2, r2, r3
 8008996:	2308      	movs	r3, #8
 8008998:	005b      	lsls	r3, r3, #1
 800899a:	429a      	cmp	r2, r3
 800899c:	d920      	bls.n	80089e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800899e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	4413      	add	r3, r2
 80089a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80089a6:	69bb      	ldr	r3, [r7, #24]
 80089a8:	f003 0307 	and.w	r3, r3, #7
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d00b      	beq.n	80089c8 <pvPortMalloc+0xfc>
	__asm volatile
 80089b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b4:	f383 8811 	msr	BASEPRI, r3
 80089b8:	f3bf 8f6f 	isb	sy
 80089bc:	f3bf 8f4f 	dsb	sy
 80089c0:	613b      	str	r3, [r7, #16]
}
 80089c2:	bf00      	nop
 80089c4:	bf00      	nop
 80089c6:	e7fd      	b.n	80089c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80089c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ca:	685a      	ldr	r2, [r3, #4]
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	1ad2      	subs	r2, r2, r3
 80089d0:	69bb      	ldr	r3, [r7, #24]
 80089d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80089d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d6:	687a      	ldr	r2, [r7, #4]
 80089d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80089da:	69b8      	ldr	r0, [r7, #24]
 80089dc:	f000 f90a 	bl	8008bf4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80089e0:	4b1d      	ldr	r3, [pc, #116]	@ (8008a58 <pvPortMalloc+0x18c>)
 80089e2:	681a      	ldr	r2, [r3, #0]
 80089e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	1ad3      	subs	r3, r2, r3
 80089ea:	4a1b      	ldr	r2, [pc, #108]	@ (8008a58 <pvPortMalloc+0x18c>)
 80089ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80089ee:	4b1a      	ldr	r3, [pc, #104]	@ (8008a58 <pvPortMalloc+0x18c>)
 80089f0:	681a      	ldr	r2, [r3, #0]
 80089f2:	4b1b      	ldr	r3, [pc, #108]	@ (8008a60 <pvPortMalloc+0x194>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d203      	bcs.n	8008a02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80089fa:	4b17      	ldr	r3, [pc, #92]	@ (8008a58 <pvPortMalloc+0x18c>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a18      	ldr	r2, [pc, #96]	@ (8008a60 <pvPortMalloc+0x194>)
 8008a00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a04:	685a      	ldr	r2, [r3, #4]
 8008a06:	4b13      	ldr	r3, [pc, #76]	@ (8008a54 <pvPortMalloc+0x188>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	431a      	orrs	r2, r3
 8008a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a12:	2200      	movs	r2, #0
 8008a14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008a16:	4b13      	ldr	r3, [pc, #76]	@ (8008a64 <pvPortMalloc+0x198>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	3301      	adds	r3, #1
 8008a1c:	4a11      	ldr	r2, [pc, #68]	@ (8008a64 <pvPortMalloc+0x198>)
 8008a1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008a20:	f7fe fb28 	bl	8007074 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a24:	69fb      	ldr	r3, [r7, #28]
 8008a26:	f003 0307 	and.w	r3, r3, #7
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d00b      	beq.n	8008a46 <pvPortMalloc+0x17a>
	__asm volatile
 8008a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a32:	f383 8811 	msr	BASEPRI, r3
 8008a36:	f3bf 8f6f 	isb	sy
 8008a3a:	f3bf 8f4f 	dsb	sy
 8008a3e:	60fb      	str	r3, [r7, #12]
}
 8008a40:	bf00      	nop
 8008a42:	bf00      	nop
 8008a44:	e7fd      	b.n	8008a42 <pvPortMalloc+0x176>
	return pvReturn;
 8008a46:	69fb      	ldr	r3, [r7, #28]
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3728      	adds	r7, #40	@ 0x28
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}
 8008a50:	20002bf8 	.word	0x20002bf8
 8008a54:	20002c0c 	.word	0x20002c0c
 8008a58:	20002bfc 	.word	0x20002bfc
 8008a5c:	20002bf0 	.word	0x20002bf0
 8008a60:	20002c00 	.word	0x20002c00
 8008a64:	20002c04 	.word	0x20002c04

08008a68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b086      	sub	sp, #24
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d04f      	beq.n	8008b1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008a7a:	2308      	movs	r3, #8
 8008a7c:	425b      	negs	r3, r3
 8008a7e:	697a      	ldr	r2, [r7, #20]
 8008a80:	4413      	add	r3, r2
 8008a82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	685a      	ldr	r2, [r3, #4]
 8008a8c:	4b25      	ldr	r3, [pc, #148]	@ (8008b24 <vPortFree+0xbc>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4013      	ands	r3, r2
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d10b      	bne.n	8008aae <vPortFree+0x46>
	__asm volatile
 8008a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a9a:	f383 8811 	msr	BASEPRI, r3
 8008a9e:	f3bf 8f6f 	isb	sy
 8008aa2:	f3bf 8f4f 	dsb	sy
 8008aa6:	60fb      	str	r3, [r7, #12]
}
 8008aa8:	bf00      	nop
 8008aaa:	bf00      	nop
 8008aac:	e7fd      	b.n	8008aaa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008aae:	693b      	ldr	r3, [r7, #16]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d00b      	beq.n	8008ace <vPortFree+0x66>
	__asm volatile
 8008ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aba:	f383 8811 	msr	BASEPRI, r3
 8008abe:	f3bf 8f6f 	isb	sy
 8008ac2:	f3bf 8f4f 	dsb	sy
 8008ac6:	60bb      	str	r3, [r7, #8]
}
 8008ac8:	bf00      	nop
 8008aca:	bf00      	nop
 8008acc:	e7fd      	b.n	8008aca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	685a      	ldr	r2, [r3, #4]
 8008ad2:	4b14      	ldr	r3, [pc, #80]	@ (8008b24 <vPortFree+0xbc>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4013      	ands	r3, r2
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d01e      	beq.n	8008b1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d11a      	bne.n	8008b1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	685a      	ldr	r2, [r3, #4]
 8008ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8008b24 <vPortFree+0xbc>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	43db      	mvns	r3, r3
 8008aee:	401a      	ands	r2, r3
 8008af0:	693b      	ldr	r3, [r7, #16]
 8008af2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008af4:	f7fe fab0 	bl	8007058 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	685a      	ldr	r2, [r3, #4]
 8008afc:	4b0a      	ldr	r3, [pc, #40]	@ (8008b28 <vPortFree+0xc0>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4413      	add	r3, r2
 8008b02:	4a09      	ldr	r2, [pc, #36]	@ (8008b28 <vPortFree+0xc0>)
 8008b04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008b06:	6938      	ldr	r0, [r7, #16]
 8008b08:	f000 f874 	bl	8008bf4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008b0c:	4b07      	ldr	r3, [pc, #28]	@ (8008b2c <vPortFree+0xc4>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	3301      	adds	r3, #1
 8008b12:	4a06      	ldr	r2, [pc, #24]	@ (8008b2c <vPortFree+0xc4>)
 8008b14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008b16:	f7fe faad 	bl	8007074 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008b1a:	bf00      	nop
 8008b1c:	3718      	adds	r7, #24
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	bf00      	nop
 8008b24:	20002c0c 	.word	0x20002c0c
 8008b28:	20002bfc 	.word	0x20002bfc
 8008b2c:	20002c08 	.word	0x20002c08

08008b30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008b30:	b480      	push	{r7}
 8008b32:	b085      	sub	sp, #20
 8008b34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008b36:	f241 7370 	movw	r3, #6000	@ 0x1770
 8008b3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008b3c:	4b27      	ldr	r3, [pc, #156]	@ (8008bdc <prvHeapInit+0xac>)
 8008b3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f003 0307 	and.w	r3, r3, #7
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d00c      	beq.n	8008b64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	3307      	adds	r3, #7
 8008b4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	f023 0307 	bic.w	r3, r3, #7
 8008b56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008b58:	68ba      	ldr	r2, [r7, #8]
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	1ad3      	subs	r3, r2, r3
 8008b5e:	4a1f      	ldr	r2, [pc, #124]	@ (8008bdc <prvHeapInit+0xac>)
 8008b60:	4413      	add	r3, r2
 8008b62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008b68:	4a1d      	ldr	r2, [pc, #116]	@ (8008be0 <prvHeapInit+0xb0>)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008b6e:	4b1c      	ldr	r3, [pc, #112]	@ (8008be0 <prvHeapInit+0xb0>)
 8008b70:	2200      	movs	r2, #0
 8008b72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	68ba      	ldr	r2, [r7, #8]
 8008b78:	4413      	add	r3, r2
 8008b7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008b7c:	2208      	movs	r2, #8
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	1a9b      	subs	r3, r3, r2
 8008b82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f023 0307 	bic.w	r3, r3, #7
 8008b8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	4a15      	ldr	r2, [pc, #84]	@ (8008be4 <prvHeapInit+0xb4>)
 8008b90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008b92:	4b14      	ldr	r3, [pc, #80]	@ (8008be4 <prvHeapInit+0xb4>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	2200      	movs	r2, #0
 8008b98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008b9a:	4b12      	ldr	r3, [pc, #72]	@ (8008be4 <prvHeapInit+0xb4>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	68fa      	ldr	r2, [r7, #12]
 8008baa:	1ad2      	subs	r2, r2, r3
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8008be4 <prvHeapInit+0xb4>)
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	4a0a      	ldr	r2, [pc, #40]	@ (8008be8 <prvHeapInit+0xb8>)
 8008bbe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	4a09      	ldr	r2, [pc, #36]	@ (8008bec <prvHeapInit+0xbc>)
 8008bc6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008bc8:	4b09      	ldr	r3, [pc, #36]	@ (8008bf0 <prvHeapInit+0xc0>)
 8008bca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008bce:	601a      	str	r2, [r3, #0]
}
 8008bd0:	bf00      	nop
 8008bd2:	3714      	adds	r7, #20
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr
 8008bdc:	20001480 	.word	0x20001480
 8008be0:	20002bf0 	.word	0x20002bf0
 8008be4:	20002bf8 	.word	0x20002bf8
 8008be8:	20002c00 	.word	0x20002c00
 8008bec:	20002bfc 	.word	0x20002bfc
 8008bf0:	20002c0c 	.word	0x20002c0c

08008bf4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b085      	sub	sp, #20
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008bfc:	4b28      	ldr	r3, [pc, #160]	@ (8008ca0 <prvInsertBlockIntoFreeList+0xac>)
 8008bfe:	60fb      	str	r3, [r7, #12]
 8008c00:	e002      	b.n	8008c08 <prvInsertBlockIntoFreeList+0x14>
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	60fb      	str	r3, [r7, #12]
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	687a      	ldr	r2, [r7, #4]
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	d8f7      	bhi.n	8008c02 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	68ba      	ldr	r2, [r7, #8]
 8008c1c:	4413      	add	r3, r2
 8008c1e:	687a      	ldr	r2, [r7, #4]
 8008c20:	429a      	cmp	r2, r3
 8008c22:	d108      	bne.n	8008c36 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	685a      	ldr	r2, [r3, #4]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	685b      	ldr	r3, [r3, #4]
 8008c2c:	441a      	add	r2, r3
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	68ba      	ldr	r2, [r7, #8]
 8008c40:	441a      	add	r2, r3
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	429a      	cmp	r2, r3
 8008c48:	d118      	bne.n	8008c7c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681a      	ldr	r2, [r3, #0]
 8008c4e:	4b15      	ldr	r3, [pc, #84]	@ (8008ca4 <prvInsertBlockIntoFreeList+0xb0>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	429a      	cmp	r2, r3
 8008c54:	d00d      	beq.n	8008c72 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	685a      	ldr	r2, [r3, #4]
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	441a      	add	r2, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	681a      	ldr	r2, [r3, #0]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	601a      	str	r2, [r3, #0]
 8008c70:	e008      	b.n	8008c84 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008c72:	4b0c      	ldr	r3, [pc, #48]	@ (8008ca4 <prvInsertBlockIntoFreeList+0xb0>)
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	601a      	str	r2, [r3, #0]
 8008c7a:	e003      	b.n	8008c84 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008c84:	68fa      	ldr	r2, [r7, #12]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	429a      	cmp	r2, r3
 8008c8a:	d002      	beq.n	8008c92 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c92:	bf00      	nop
 8008c94:	3714      	adds	r7, #20
 8008c96:	46bd      	mov	sp, r7
 8008c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9c:	4770      	bx	lr
 8008c9e:	bf00      	nop
 8008ca0:	20002bf0 	.word	0x20002bf0
 8008ca4:	20002bf8 	.word	0x20002bf8

08008ca8 <malloc>:
 8008ca8:	4b02      	ldr	r3, [pc, #8]	@ (8008cb4 <malloc+0xc>)
 8008caa:	4601      	mov	r1, r0
 8008cac:	6818      	ldr	r0, [r3, #0]
 8008cae:	f000 b82d 	b.w	8008d0c <_malloc_r>
 8008cb2:	bf00      	nop
 8008cb4:	20000010 	.word	0x20000010

08008cb8 <free>:
 8008cb8:	4b02      	ldr	r3, [pc, #8]	@ (8008cc4 <free+0xc>)
 8008cba:	4601      	mov	r1, r0
 8008cbc:	6818      	ldr	r0, [r3, #0]
 8008cbe:	f000 b95b 	b.w	8008f78 <_free_r>
 8008cc2:	bf00      	nop
 8008cc4:	20000010 	.word	0x20000010

08008cc8 <sbrk_aligned>:
 8008cc8:	b570      	push	{r4, r5, r6, lr}
 8008cca:	4e0f      	ldr	r6, [pc, #60]	@ (8008d08 <sbrk_aligned+0x40>)
 8008ccc:	460c      	mov	r4, r1
 8008cce:	6831      	ldr	r1, [r6, #0]
 8008cd0:	4605      	mov	r5, r0
 8008cd2:	b911      	cbnz	r1, 8008cda <sbrk_aligned+0x12>
 8008cd4:	f000 f8ae 	bl	8008e34 <_sbrk_r>
 8008cd8:	6030      	str	r0, [r6, #0]
 8008cda:	4621      	mov	r1, r4
 8008cdc:	4628      	mov	r0, r5
 8008cde:	f000 f8a9 	bl	8008e34 <_sbrk_r>
 8008ce2:	1c43      	adds	r3, r0, #1
 8008ce4:	d103      	bne.n	8008cee <sbrk_aligned+0x26>
 8008ce6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008cea:	4620      	mov	r0, r4
 8008cec:	bd70      	pop	{r4, r5, r6, pc}
 8008cee:	1cc4      	adds	r4, r0, #3
 8008cf0:	f024 0403 	bic.w	r4, r4, #3
 8008cf4:	42a0      	cmp	r0, r4
 8008cf6:	d0f8      	beq.n	8008cea <sbrk_aligned+0x22>
 8008cf8:	1a21      	subs	r1, r4, r0
 8008cfa:	4628      	mov	r0, r5
 8008cfc:	f000 f89a 	bl	8008e34 <_sbrk_r>
 8008d00:	3001      	adds	r0, #1
 8008d02:	d1f2      	bne.n	8008cea <sbrk_aligned+0x22>
 8008d04:	e7ef      	b.n	8008ce6 <sbrk_aligned+0x1e>
 8008d06:	bf00      	nop
 8008d08:	20002c10 	.word	0x20002c10

08008d0c <_malloc_r>:
 8008d0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d10:	1ccd      	adds	r5, r1, #3
 8008d12:	f025 0503 	bic.w	r5, r5, #3
 8008d16:	3508      	adds	r5, #8
 8008d18:	2d0c      	cmp	r5, #12
 8008d1a:	bf38      	it	cc
 8008d1c:	250c      	movcc	r5, #12
 8008d1e:	2d00      	cmp	r5, #0
 8008d20:	4606      	mov	r6, r0
 8008d22:	db01      	blt.n	8008d28 <_malloc_r+0x1c>
 8008d24:	42a9      	cmp	r1, r5
 8008d26:	d904      	bls.n	8008d32 <_malloc_r+0x26>
 8008d28:	230c      	movs	r3, #12
 8008d2a:	6033      	str	r3, [r6, #0]
 8008d2c:	2000      	movs	r0, #0
 8008d2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008e08 <_malloc_r+0xfc>
 8008d36:	f000 f869 	bl	8008e0c <__malloc_lock>
 8008d3a:	f8d8 3000 	ldr.w	r3, [r8]
 8008d3e:	461c      	mov	r4, r3
 8008d40:	bb44      	cbnz	r4, 8008d94 <_malloc_r+0x88>
 8008d42:	4629      	mov	r1, r5
 8008d44:	4630      	mov	r0, r6
 8008d46:	f7ff ffbf 	bl	8008cc8 <sbrk_aligned>
 8008d4a:	1c43      	adds	r3, r0, #1
 8008d4c:	4604      	mov	r4, r0
 8008d4e:	d158      	bne.n	8008e02 <_malloc_r+0xf6>
 8008d50:	f8d8 4000 	ldr.w	r4, [r8]
 8008d54:	4627      	mov	r7, r4
 8008d56:	2f00      	cmp	r7, #0
 8008d58:	d143      	bne.n	8008de2 <_malloc_r+0xd6>
 8008d5a:	2c00      	cmp	r4, #0
 8008d5c:	d04b      	beq.n	8008df6 <_malloc_r+0xea>
 8008d5e:	6823      	ldr	r3, [r4, #0]
 8008d60:	4639      	mov	r1, r7
 8008d62:	4630      	mov	r0, r6
 8008d64:	eb04 0903 	add.w	r9, r4, r3
 8008d68:	f000 f864 	bl	8008e34 <_sbrk_r>
 8008d6c:	4581      	cmp	r9, r0
 8008d6e:	d142      	bne.n	8008df6 <_malloc_r+0xea>
 8008d70:	6821      	ldr	r1, [r4, #0]
 8008d72:	1a6d      	subs	r5, r5, r1
 8008d74:	4629      	mov	r1, r5
 8008d76:	4630      	mov	r0, r6
 8008d78:	f7ff ffa6 	bl	8008cc8 <sbrk_aligned>
 8008d7c:	3001      	adds	r0, #1
 8008d7e:	d03a      	beq.n	8008df6 <_malloc_r+0xea>
 8008d80:	6823      	ldr	r3, [r4, #0]
 8008d82:	442b      	add	r3, r5
 8008d84:	6023      	str	r3, [r4, #0]
 8008d86:	f8d8 3000 	ldr.w	r3, [r8]
 8008d8a:	685a      	ldr	r2, [r3, #4]
 8008d8c:	bb62      	cbnz	r2, 8008de8 <_malloc_r+0xdc>
 8008d8e:	f8c8 7000 	str.w	r7, [r8]
 8008d92:	e00f      	b.n	8008db4 <_malloc_r+0xa8>
 8008d94:	6822      	ldr	r2, [r4, #0]
 8008d96:	1b52      	subs	r2, r2, r5
 8008d98:	d420      	bmi.n	8008ddc <_malloc_r+0xd0>
 8008d9a:	2a0b      	cmp	r2, #11
 8008d9c:	d917      	bls.n	8008dce <_malloc_r+0xc2>
 8008d9e:	1961      	adds	r1, r4, r5
 8008da0:	42a3      	cmp	r3, r4
 8008da2:	6025      	str	r5, [r4, #0]
 8008da4:	bf18      	it	ne
 8008da6:	6059      	strne	r1, [r3, #4]
 8008da8:	6863      	ldr	r3, [r4, #4]
 8008daa:	bf08      	it	eq
 8008dac:	f8c8 1000 	streq.w	r1, [r8]
 8008db0:	5162      	str	r2, [r4, r5]
 8008db2:	604b      	str	r3, [r1, #4]
 8008db4:	4630      	mov	r0, r6
 8008db6:	f000 f82f 	bl	8008e18 <__malloc_unlock>
 8008dba:	f104 000b 	add.w	r0, r4, #11
 8008dbe:	1d23      	adds	r3, r4, #4
 8008dc0:	f020 0007 	bic.w	r0, r0, #7
 8008dc4:	1ac2      	subs	r2, r0, r3
 8008dc6:	bf1c      	itt	ne
 8008dc8:	1a1b      	subne	r3, r3, r0
 8008dca:	50a3      	strne	r3, [r4, r2]
 8008dcc:	e7af      	b.n	8008d2e <_malloc_r+0x22>
 8008dce:	6862      	ldr	r2, [r4, #4]
 8008dd0:	42a3      	cmp	r3, r4
 8008dd2:	bf0c      	ite	eq
 8008dd4:	f8c8 2000 	streq.w	r2, [r8]
 8008dd8:	605a      	strne	r2, [r3, #4]
 8008dda:	e7eb      	b.n	8008db4 <_malloc_r+0xa8>
 8008ddc:	4623      	mov	r3, r4
 8008dde:	6864      	ldr	r4, [r4, #4]
 8008de0:	e7ae      	b.n	8008d40 <_malloc_r+0x34>
 8008de2:	463c      	mov	r4, r7
 8008de4:	687f      	ldr	r7, [r7, #4]
 8008de6:	e7b6      	b.n	8008d56 <_malloc_r+0x4a>
 8008de8:	461a      	mov	r2, r3
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	42a3      	cmp	r3, r4
 8008dee:	d1fb      	bne.n	8008de8 <_malloc_r+0xdc>
 8008df0:	2300      	movs	r3, #0
 8008df2:	6053      	str	r3, [r2, #4]
 8008df4:	e7de      	b.n	8008db4 <_malloc_r+0xa8>
 8008df6:	230c      	movs	r3, #12
 8008df8:	6033      	str	r3, [r6, #0]
 8008dfa:	4630      	mov	r0, r6
 8008dfc:	f000 f80c 	bl	8008e18 <__malloc_unlock>
 8008e00:	e794      	b.n	8008d2c <_malloc_r+0x20>
 8008e02:	6005      	str	r5, [r0, #0]
 8008e04:	e7d6      	b.n	8008db4 <_malloc_r+0xa8>
 8008e06:	bf00      	nop
 8008e08:	20002c14 	.word	0x20002c14

08008e0c <__malloc_lock>:
 8008e0c:	4801      	ldr	r0, [pc, #4]	@ (8008e14 <__malloc_lock+0x8>)
 8008e0e:	f000 b845 	b.w	8008e9c <__retarget_lock_acquire_recursive>
 8008e12:	bf00      	nop
 8008e14:	20002d50 	.word	0x20002d50

08008e18 <__malloc_unlock>:
 8008e18:	4801      	ldr	r0, [pc, #4]	@ (8008e20 <__malloc_unlock+0x8>)
 8008e1a:	f000 b840 	b.w	8008e9e <__retarget_lock_release_recursive>
 8008e1e:	bf00      	nop
 8008e20:	20002d50 	.word	0x20002d50

08008e24 <memset>:
 8008e24:	4402      	add	r2, r0
 8008e26:	4603      	mov	r3, r0
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d100      	bne.n	8008e2e <memset+0xa>
 8008e2c:	4770      	bx	lr
 8008e2e:	f803 1b01 	strb.w	r1, [r3], #1
 8008e32:	e7f9      	b.n	8008e28 <memset+0x4>

08008e34 <_sbrk_r>:
 8008e34:	b538      	push	{r3, r4, r5, lr}
 8008e36:	4d06      	ldr	r5, [pc, #24]	@ (8008e50 <_sbrk_r+0x1c>)
 8008e38:	2300      	movs	r3, #0
 8008e3a:	4604      	mov	r4, r0
 8008e3c:	4608      	mov	r0, r1
 8008e3e:	602b      	str	r3, [r5, #0]
 8008e40:	f000 f8e4 	bl	800900c <_sbrk>
 8008e44:	1c43      	adds	r3, r0, #1
 8008e46:	d102      	bne.n	8008e4e <_sbrk_r+0x1a>
 8008e48:	682b      	ldr	r3, [r5, #0]
 8008e4a:	b103      	cbz	r3, 8008e4e <_sbrk_r+0x1a>
 8008e4c:	6023      	str	r3, [r4, #0]
 8008e4e:	bd38      	pop	{r3, r4, r5, pc}
 8008e50:	20002d54 	.word	0x20002d54

08008e54 <__libc_init_array>:
 8008e54:	b570      	push	{r4, r5, r6, lr}
 8008e56:	4d0d      	ldr	r5, [pc, #52]	@ (8008e8c <__libc_init_array+0x38>)
 8008e58:	4c0d      	ldr	r4, [pc, #52]	@ (8008e90 <__libc_init_array+0x3c>)
 8008e5a:	1b64      	subs	r4, r4, r5
 8008e5c:	10a4      	asrs	r4, r4, #2
 8008e5e:	2600      	movs	r6, #0
 8008e60:	42a6      	cmp	r6, r4
 8008e62:	d109      	bne.n	8008e78 <__libc_init_array+0x24>
 8008e64:	4d0b      	ldr	r5, [pc, #44]	@ (8008e94 <__libc_init_array+0x40>)
 8008e66:	4c0c      	ldr	r4, [pc, #48]	@ (8008e98 <__libc_init_array+0x44>)
 8008e68:	f000 f8de 	bl	8009028 <_init>
 8008e6c:	1b64      	subs	r4, r4, r5
 8008e6e:	10a4      	asrs	r4, r4, #2
 8008e70:	2600      	movs	r6, #0
 8008e72:	42a6      	cmp	r6, r4
 8008e74:	d105      	bne.n	8008e82 <__libc_init_array+0x2e>
 8008e76:	bd70      	pop	{r4, r5, r6, pc}
 8008e78:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e7c:	4798      	blx	r3
 8008e7e:	3601      	adds	r6, #1
 8008e80:	e7ee      	b.n	8008e60 <__libc_init_array+0xc>
 8008e82:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e86:	4798      	blx	r3
 8008e88:	3601      	adds	r6, #1
 8008e8a:	e7f2      	b.n	8008e72 <__libc_init_array+0x1e>
 8008e8c:	080097f8 	.word	0x080097f8
 8008e90:	080097f8 	.word	0x080097f8
 8008e94:	080097f8 	.word	0x080097f8
 8008e98:	080097fc 	.word	0x080097fc

08008e9c <__retarget_lock_acquire_recursive>:
 8008e9c:	4770      	bx	lr

08008e9e <__retarget_lock_release_recursive>:
 8008e9e:	4770      	bx	lr

08008ea0 <_reclaim_reent>:
 8008ea0:	4b2d      	ldr	r3, [pc, #180]	@ (8008f58 <_reclaim_reent+0xb8>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4283      	cmp	r3, r0
 8008ea6:	b570      	push	{r4, r5, r6, lr}
 8008ea8:	4604      	mov	r4, r0
 8008eaa:	d053      	beq.n	8008f54 <_reclaim_reent+0xb4>
 8008eac:	69c3      	ldr	r3, [r0, #28]
 8008eae:	b31b      	cbz	r3, 8008ef8 <_reclaim_reent+0x58>
 8008eb0:	68db      	ldr	r3, [r3, #12]
 8008eb2:	b163      	cbz	r3, 8008ece <_reclaim_reent+0x2e>
 8008eb4:	2500      	movs	r5, #0
 8008eb6:	69e3      	ldr	r3, [r4, #28]
 8008eb8:	68db      	ldr	r3, [r3, #12]
 8008eba:	5959      	ldr	r1, [r3, r5]
 8008ebc:	b9b1      	cbnz	r1, 8008eec <_reclaim_reent+0x4c>
 8008ebe:	3504      	adds	r5, #4
 8008ec0:	2d80      	cmp	r5, #128	@ 0x80
 8008ec2:	d1f8      	bne.n	8008eb6 <_reclaim_reent+0x16>
 8008ec4:	69e3      	ldr	r3, [r4, #28]
 8008ec6:	4620      	mov	r0, r4
 8008ec8:	68d9      	ldr	r1, [r3, #12]
 8008eca:	f000 f855 	bl	8008f78 <_free_r>
 8008ece:	69e3      	ldr	r3, [r4, #28]
 8008ed0:	6819      	ldr	r1, [r3, #0]
 8008ed2:	b111      	cbz	r1, 8008eda <_reclaim_reent+0x3a>
 8008ed4:	4620      	mov	r0, r4
 8008ed6:	f000 f84f 	bl	8008f78 <_free_r>
 8008eda:	69e3      	ldr	r3, [r4, #28]
 8008edc:	689d      	ldr	r5, [r3, #8]
 8008ede:	b15d      	cbz	r5, 8008ef8 <_reclaim_reent+0x58>
 8008ee0:	4629      	mov	r1, r5
 8008ee2:	4620      	mov	r0, r4
 8008ee4:	682d      	ldr	r5, [r5, #0]
 8008ee6:	f000 f847 	bl	8008f78 <_free_r>
 8008eea:	e7f8      	b.n	8008ede <_reclaim_reent+0x3e>
 8008eec:	680e      	ldr	r6, [r1, #0]
 8008eee:	4620      	mov	r0, r4
 8008ef0:	f000 f842 	bl	8008f78 <_free_r>
 8008ef4:	4631      	mov	r1, r6
 8008ef6:	e7e1      	b.n	8008ebc <_reclaim_reent+0x1c>
 8008ef8:	6961      	ldr	r1, [r4, #20]
 8008efa:	b111      	cbz	r1, 8008f02 <_reclaim_reent+0x62>
 8008efc:	4620      	mov	r0, r4
 8008efe:	f000 f83b 	bl	8008f78 <_free_r>
 8008f02:	69e1      	ldr	r1, [r4, #28]
 8008f04:	b111      	cbz	r1, 8008f0c <_reclaim_reent+0x6c>
 8008f06:	4620      	mov	r0, r4
 8008f08:	f000 f836 	bl	8008f78 <_free_r>
 8008f0c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008f0e:	b111      	cbz	r1, 8008f16 <_reclaim_reent+0x76>
 8008f10:	4620      	mov	r0, r4
 8008f12:	f000 f831 	bl	8008f78 <_free_r>
 8008f16:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f18:	b111      	cbz	r1, 8008f20 <_reclaim_reent+0x80>
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	f000 f82c 	bl	8008f78 <_free_r>
 8008f20:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008f22:	b111      	cbz	r1, 8008f2a <_reclaim_reent+0x8a>
 8008f24:	4620      	mov	r0, r4
 8008f26:	f000 f827 	bl	8008f78 <_free_r>
 8008f2a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008f2c:	b111      	cbz	r1, 8008f34 <_reclaim_reent+0x94>
 8008f2e:	4620      	mov	r0, r4
 8008f30:	f000 f822 	bl	8008f78 <_free_r>
 8008f34:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008f36:	b111      	cbz	r1, 8008f3e <_reclaim_reent+0x9e>
 8008f38:	4620      	mov	r0, r4
 8008f3a:	f000 f81d 	bl	8008f78 <_free_r>
 8008f3e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008f40:	b111      	cbz	r1, 8008f48 <_reclaim_reent+0xa8>
 8008f42:	4620      	mov	r0, r4
 8008f44:	f000 f818 	bl	8008f78 <_free_r>
 8008f48:	6a23      	ldr	r3, [r4, #32]
 8008f4a:	b11b      	cbz	r3, 8008f54 <_reclaim_reent+0xb4>
 8008f4c:	4620      	mov	r0, r4
 8008f4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008f52:	4718      	bx	r3
 8008f54:	bd70      	pop	{r4, r5, r6, pc}
 8008f56:	bf00      	nop
 8008f58:	20000010 	.word	0x20000010

08008f5c <memcpy>:
 8008f5c:	440a      	add	r2, r1
 8008f5e:	4291      	cmp	r1, r2
 8008f60:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008f64:	d100      	bne.n	8008f68 <memcpy+0xc>
 8008f66:	4770      	bx	lr
 8008f68:	b510      	push	{r4, lr}
 8008f6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f72:	4291      	cmp	r1, r2
 8008f74:	d1f9      	bne.n	8008f6a <memcpy+0xe>
 8008f76:	bd10      	pop	{r4, pc}

08008f78 <_free_r>:
 8008f78:	b538      	push	{r3, r4, r5, lr}
 8008f7a:	4605      	mov	r5, r0
 8008f7c:	2900      	cmp	r1, #0
 8008f7e:	d041      	beq.n	8009004 <_free_r+0x8c>
 8008f80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f84:	1f0c      	subs	r4, r1, #4
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	bfb8      	it	lt
 8008f8a:	18e4      	addlt	r4, r4, r3
 8008f8c:	f7ff ff3e 	bl	8008e0c <__malloc_lock>
 8008f90:	4a1d      	ldr	r2, [pc, #116]	@ (8009008 <_free_r+0x90>)
 8008f92:	6813      	ldr	r3, [r2, #0]
 8008f94:	b933      	cbnz	r3, 8008fa4 <_free_r+0x2c>
 8008f96:	6063      	str	r3, [r4, #4]
 8008f98:	6014      	str	r4, [r2, #0]
 8008f9a:	4628      	mov	r0, r5
 8008f9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fa0:	f7ff bf3a 	b.w	8008e18 <__malloc_unlock>
 8008fa4:	42a3      	cmp	r3, r4
 8008fa6:	d908      	bls.n	8008fba <_free_r+0x42>
 8008fa8:	6820      	ldr	r0, [r4, #0]
 8008faa:	1821      	adds	r1, r4, r0
 8008fac:	428b      	cmp	r3, r1
 8008fae:	bf01      	itttt	eq
 8008fb0:	6819      	ldreq	r1, [r3, #0]
 8008fb2:	685b      	ldreq	r3, [r3, #4]
 8008fb4:	1809      	addeq	r1, r1, r0
 8008fb6:	6021      	streq	r1, [r4, #0]
 8008fb8:	e7ed      	b.n	8008f96 <_free_r+0x1e>
 8008fba:	461a      	mov	r2, r3
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	b10b      	cbz	r3, 8008fc4 <_free_r+0x4c>
 8008fc0:	42a3      	cmp	r3, r4
 8008fc2:	d9fa      	bls.n	8008fba <_free_r+0x42>
 8008fc4:	6811      	ldr	r1, [r2, #0]
 8008fc6:	1850      	adds	r0, r2, r1
 8008fc8:	42a0      	cmp	r0, r4
 8008fca:	d10b      	bne.n	8008fe4 <_free_r+0x6c>
 8008fcc:	6820      	ldr	r0, [r4, #0]
 8008fce:	4401      	add	r1, r0
 8008fd0:	1850      	adds	r0, r2, r1
 8008fd2:	4283      	cmp	r3, r0
 8008fd4:	6011      	str	r1, [r2, #0]
 8008fd6:	d1e0      	bne.n	8008f9a <_free_r+0x22>
 8008fd8:	6818      	ldr	r0, [r3, #0]
 8008fda:	685b      	ldr	r3, [r3, #4]
 8008fdc:	6053      	str	r3, [r2, #4]
 8008fde:	4408      	add	r0, r1
 8008fe0:	6010      	str	r0, [r2, #0]
 8008fe2:	e7da      	b.n	8008f9a <_free_r+0x22>
 8008fe4:	d902      	bls.n	8008fec <_free_r+0x74>
 8008fe6:	230c      	movs	r3, #12
 8008fe8:	602b      	str	r3, [r5, #0]
 8008fea:	e7d6      	b.n	8008f9a <_free_r+0x22>
 8008fec:	6820      	ldr	r0, [r4, #0]
 8008fee:	1821      	adds	r1, r4, r0
 8008ff0:	428b      	cmp	r3, r1
 8008ff2:	bf04      	itt	eq
 8008ff4:	6819      	ldreq	r1, [r3, #0]
 8008ff6:	685b      	ldreq	r3, [r3, #4]
 8008ff8:	6063      	str	r3, [r4, #4]
 8008ffa:	bf04      	itt	eq
 8008ffc:	1809      	addeq	r1, r1, r0
 8008ffe:	6021      	streq	r1, [r4, #0]
 8009000:	6054      	str	r4, [r2, #4]
 8009002:	e7ca      	b.n	8008f9a <_free_r+0x22>
 8009004:	bd38      	pop	{r3, r4, r5, pc}
 8009006:	bf00      	nop
 8009008:	20002c14 	.word	0x20002c14

0800900c <_sbrk>:
 800900c:	4a04      	ldr	r2, [pc, #16]	@ (8009020 <_sbrk+0x14>)
 800900e:	6811      	ldr	r1, [r2, #0]
 8009010:	4603      	mov	r3, r0
 8009012:	b909      	cbnz	r1, 8009018 <_sbrk+0xc>
 8009014:	4903      	ldr	r1, [pc, #12]	@ (8009024 <_sbrk+0x18>)
 8009016:	6011      	str	r1, [r2, #0]
 8009018:	6810      	ldr	r0, [r2, #0]
 800901a:	4403      	add	r3, r0
 800901c:	6013      	str	r3, [r2, #0]
 800901e:	4770      	bx	lr
 8009020:	20002d58 	.word	0x20002d58
 8009024:	20002d60 	.word	0x20002d60

08009028 <_init>:
 8009028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800902a:	bf00      	nop
 800902c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800902e:	bc08      	pop	{r3}
 8009030:	469e      	mov	lr, r3
 8009032:	4770      	bx	lr

08009034 <_fini>:
 8009034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009036:	bf00      	nop
 8009038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800903a:	bc08      	pop	{r3}
 800903c:	469e      	mov	lr, r3
 800903e:	4770      	bx	lr
