Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Wed Dec 02 08:23:10 2020
Info: Command: quartus_sh -t compile_project.tcl
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Dec 02 08:23:14 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ur_ear_fpga_sim -c ur_ear_fpga_sim_audioblade
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (16260): Previously generated files were detected in the Platform Designer file generation directory ("D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/").
Info (16261): Skipped generation of the Platform Designer file "D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll.qsys" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box.
Info (12021): Found 2 design units, including 1 entities, in source file audioblade.vhd
    Info (12022): Found design unit 1: Audioblade-Audioblade_Arch File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 217
    Info (12023): Found entity 1: Audioblade File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade.vhd Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_altera_avalon_st_adapter_180) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_irq_mapper_180/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_altera_irq_mapper_180) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_irq_mapper_180/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_altera_mm_interconnect_180) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_ur_ear_fpga_sim_10) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_pio_180/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_altera_avalon_pio_180) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_pio_180/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_iopll_180/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_altera_iopll_180) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_iopll_180/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/mux_ddr_10/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_mux_ddr_10) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_altera_avalon_mm_clock_crossing_bridge_180) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_altera_emif_a10_hps_180) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_emif_180/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_altera_emif_180) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_180/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_arria10_hps_180/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_altera_arria10_hps_180) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_hps_180/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/fe_qsys_ad1939_audio_blade_v1_10/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_fe_qsys_ad1939_audio_blade_v1_10) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/fe_fpga_microphone_encoder_decoder_10/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_fe_fpga_microphone_encoder_decoder_10) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/fe_ad7768_v1_10/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_fe_ad7768_v1_10) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD7768_v1_10/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/fe_ad5791_v1_10/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_fe_ad5791_v1_10) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/fe_ad4020_10/synth/audioblade_system_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_pkg (audioblade_system_fe_ad4020_10) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/audioblade_system_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_reset_controller_180/synth/audioblade_system_rst_controller_002_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_rst_controller_002_pkg (audioblade_system_altera_reset_controller_180) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_reset_controller_180/synth/audioblade_system_rst_controller_002_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_reset_controller_180/synth/audioblade_system_rst_controller_pkg.vhd
    Info (12022): Found design unit 1: audioblade_system_rst_controller_pkg (audioblade_system_altera_reset_controller_180) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_reset_controller_180/synth/audioblade_system_rst_controller_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/synth/audioblade_system_rst_controller.vhd
    Info (12022): Found design unit 1: audioblade_system_rst_controller-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system_rst_controller.vhd Line: 77
    Info (12023): Found entity 1: audioblade_system_rst_controller File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system_rst_controller.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/synth/audioblade_system_rst_controller_002.vhd
    Info (12022): Found design unit 1: audioblade_system_rst_controller_002-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system_rst_controller_002.vhd Line: 77
    Info (12023): Found entity 1: audioblade_system_rst_controller_002 File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system_rst_controller_002.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/synth/audioblade_system.vhd
    Info (12022): Found design unit 1: audioblade_system-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd Line: 258
    Info (12023): Found entity 1: audioblade_system File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/synth/audioblade_system.vhd Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v
    Info (12023): Found entity 1: audioblade_system_altera_mm_interconnect_180_alyigqi File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_mm_interconnect_180_alyigqi_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_alyigqi_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_traffic_limiter_180/synth/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_aogbhry.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_multiplexer_180_aogbhry File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_aogbhry.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_uoxykti.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_uoxykti File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_uoxykti.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_n6zzczq.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_multiplexer_180_n6zzczq File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_n6zzczq.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_sc_fifo_180/synth/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_sc_fifo_180/synth/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_yxpioly.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_yxpioly File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_yxpioly.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_6w2neaq.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_6w2neaq File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_6w2neaq.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_router_180_6yqffvy_default_decode File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv Line: 45
    Info (12023): Found entity 2: audioblade_system_altera_merlin_router_180_6yqffvy File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_slave_translator_180/synth/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_slave_translator_180/synth/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_slave_agent_180/synth/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_router_180_az2o3ti_default_decode File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv Line: 45
    Info (12023): Found entity 2: audioblade_system_altera_merlin_router_180_az2o3ti File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly.v
    Info (12023): Found entity 1: audioblade_system_altera_avalon_st_adapter_180_caevfly File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_avalon_st_adapter_180_caevfly_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_caevfly_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/error_adapter_180/synth/audioblade_system_error_adapter_180_ww4pkiq.sv
    Info (12023): Found entity 1: audioblade_system_error_adapter_180_ww4pkiq File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/error_adapter_180/synth/audioblade_system_error_adapter_180_ww4pkiq.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa.v
    Info (12023): Found entity 1: audioblade_system_altera_avalon_st_adapter_180_o2kdrqa File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_avalon_st_adapter_180_o2kdrqa_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_o2kdrqa_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_br73nbi.sv
    Info (12023): Found entity 1: audioblade_system_channel_adapter_180_br73nbi File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_br73nbi.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_irq_mapper_180/synth/audioblade_system_altera_irq_mapper_180_vrecy4a.sv
    Info (12023): Found entity 1: audioblade_system_altera_irq_mapper_180_vrecy4a File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_irq_mapper_180/synth/audioblade_system_altera_irq_mapper_180_vrecy4a.sv Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/fe_ad4020_10/synth/fe_ad4020_v1.vhd
    Info (12022): Found design unit 1: FE_AD4020_v1-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd Line: 54
    Info (12023): Found entity 1: FE_AD4020_v1 File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/fe_ad4020_10/synth/spi_abstract.vhd
    Info (12022): Found design unit 1: spi_abstract-Behavioral File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd Line: 105
    Info (12023): Found entity 1: spi_abstract File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_abstract.vhd Line: 82
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/fe_ad4020_10/synth/spi_commands.vhd
    Info (12022): Found design unit 1: spi_commands-Behavioral File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_commands.vhd Line: 196
    Info (12023): Found entity 1: spi_commands File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_commands.vhd Line: 162
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/fe_ad4020_10/synth/spi_clk_delay.vhd
    Info (12022): Found design unit 1: spi_clk_delay-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_clk_delay.vhd Line: 41
    Info (12023): Found entity 1: spi_clk_delay File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD4020_10/synth/spi_clk_delay.vhd Line: 32
Warning (10229): Verilog HDL Expression warning at mux_ddr.v(105): truncated literal to match 3 bits File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v Line: 105
Warning (10229): Verilog HDL Expression warning at mux_ddr.v(106): truncated literal to match 3 bits File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v Line: 106
Warning (10229): Verilog HDL Expression warning at mux_ddr.v(107): truncated literal to match 3 bits File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v Line: 107
Warning (10229): Verilog HDL Expression warning at mux_ddr.v(108): truncated literal to match 3 bits File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v Line: 108
Warning (10229): Verilog HDL Expression warning at mux_ddr.v(109): truncated literal to match 3 bits File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v Line: 109
Warning (10229): Verilog HDL Expression warning at mux_ddr.v(110): truncated literal to match 3 bits File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/mux_ddr_10/synth/mux_ddr.v
    Info (12023): Found entity 1: mux_ddr File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/mux_ddr_10/synth/mux_ddr.v Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/fe_ad7768_v1_10/synth/fe_ad7768_v1.vhd
    Info (12022): Found design unit 1: FE_AD7768_v1-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd Line: 51
    Info (12023): Found entity 1: FE_AD7768_v1 File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/fe_qsys_ad1939_audio_blade_v1_10/synth/ad1939_hps_audio_blade_v1.vhd
    Info (12022): Found design unit 1: AD1939_hps_audio_blade-behavioral File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd Line: 92
    Info (12023): Found entity 1: AD1939_hps_audio_blade File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/AD1939_hps_audio_blade_v1.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/fe_qsys_ad1939_audio_blade_v1_10/synth/parallel2serial_32bits.vhd
    Info (12022): Found design unit 1: parallel2serial_32bits-SYN File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Parallel2Serial_32bits.vhd Line: 54
    Info (12023): Found entity 1: Parallel2Serial_32bits File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Parallel2Serial_32bits.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/fe_qsys_ad1939_audio_blade_v1_10/synth/serial2parallel_32bits.vhd
    Info (12022): Found design unit 1: serial2parallel_32bits-SYN File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Serial2Parallel_32bits.vhd Line: 52
    Info (12023): Found entity 1: Serial2Parallel_32bits File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_Qsys_AD1939_Audio_Blade_v1_10/synth/Serial2Parallel_32bits.vhd Line: 42
Info (12021): Found 2 design units, including 0 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/fixed_resize_pkg.vhd
    Info (12022): Found design unit 1: fixed_resize_pkg (audioblade_system_ur_ear_fpga_sim_10) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/fixed_resize_pkg.vhd Line: 6
    Info (12022): Found design unit 2: fixed_resize_pkg-body File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/fixed_resize_pkg.vhd Line: 25
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_pkg.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_dataplane_pkg (audioblade_system_ur_ear_fpga_sim_10) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_pkg.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_calculate_wbout.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout.vhd Line: 29
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Calculate_wbout.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd Line: 33
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_matlab_function1.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd Line: 29
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1 File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_MATLAB_Function1.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_div_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_gain_pow2_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_pow_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_relop_single_block.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single.vhd Line: 34
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sincos_single.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_sub_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_nfp_uminus_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_third_order_iir_filter.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter.vhd Line: 35
    Info (12023): Found entity 1: ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/cp_wideband_gammatone_filter/ur_ear_fpga_sim_cp_wideband_gammatone_filter_Third_Order_IIR_Filter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_div_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_exp_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_sub_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_nfp_uminus_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nl_boltzman_function/ur_ear_fpga_sim_ohc_nl_boltzman_function_ohc_nl_boltzman_function.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_nfp_uminus_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_lowpass_filter/ur_ear_fpga_sim_ohc_lowpass_filter_ohc_lowpass_filter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_abs_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_div_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_exp_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_relop_single_block.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_nfp_uminus_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ohc_nonlinear_filter/ur_ear_fpga_sim_ohc_nonlinear_filter_ohc_nonlinear_filter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/outer_hair_cell/ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calculate_tauc1.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_Calculate_tauc1-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_Calculate_tauc1 File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauc1.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calculate_tauwb.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_Calculate_tauwb-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauwb.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_Calculate_tauwb File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_Calculate_tauwb.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_calc_tau-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd Line: 34
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_calc_tau File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_calc_tau.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_gain_groupdelay-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_gain_groupdelay File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_gain_groupdelay.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_en5.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5.vhd Line: 33
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5 File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_convert_single_to_fix_16_En5.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_cos_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_cos_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_cos_single.vhd Line: 33
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_cos_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_cos_single.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_div_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_div_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_div_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_div_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_div_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_floor_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_floor_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_floor_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_floor_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_floor_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_gain_pow2_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_recip_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_recip_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_recip_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_recip_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_recip_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_relop_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_relop_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_relop_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_relop_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_relop_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sqrt_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_sqrt_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sqrt_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_sqrt_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sqrt_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sub_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_nfp_sub_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sub_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_nfp_sub_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_nfp_sub_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_simpledualportram_generic.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic.vhd Line: 36
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_SimpleDualPortRAM_generic.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_write_address_generator.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_tau_write_address_generator-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_write_address_generator.vhd Line: 29
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_tau_write_address_generator File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_tau/ur_ear_fpga_sim_calc_tau_write_address_generator.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_control_path_control_path-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_control_path_control_path File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/control_path/ur_ear_fpga_sim_control_path_control_path.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_iir_10th_order_iir_10th_order-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd Line: 56
    Info (12023): Found entity 1: ur_ear_fpga_sim_iir_10th_order_iir_10th_order File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_iir_10th_order.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_iir_10th_order_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_iir_10th_order_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_iir_10th_order_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_iir_10th_order_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/iir_10th_order/ur_ear_fpga_sim_iir_10th_order_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_calc_phase_temp.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add2_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_phase_temp_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_atan_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_div_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_nfp_div_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_div_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_phase_temp_nfp_div_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_div_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_sub_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_phase_temp/ur_ear_fpga_sim_calc_phase_temp_nfp_uminus_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_coeff_calc_coeff-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd Line: 35
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_coeff_calc_coeff File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_calc_coeff.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_convert_double2single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_div_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_div_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_div_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_div_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_div_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_gain_pow2_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_pow_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_pow_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_pow_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_pow_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_pow_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_sub_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_sub_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_sub_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_sub_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_sub_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_uminus_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_coeff_nfp_uminus_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_uminus_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_coeff_nfp_uminus_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_coeff/ur_ear_fpga_sim_calc_coeff_nfp_uminus_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_temp_calc_temp-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd Line: 29
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_temp_calc_temp File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_calc_temp.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_temp_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_temp_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_convert_double2single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_temp_nfp_convert_double2single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_convert_double2single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_temp_nfp_convert_double2single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_convert_double2single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_pow_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_temp_nfp_pow_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_pow_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_temp_nfp_pow_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_pow_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_sub_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_temp_nfp_sub_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_sub_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_temp_nfp_sub_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_temp/ur_ear_fpga_sim_calc_temp_nfp_sub_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd Line: 42
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_calc_c1_coefficients.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add2_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_convert_double2single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_div_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_gain_pow2_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_sub_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_tan_single.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/calc_c1_coefficients/ur_ear_fpga_sim_calc_c1_coefficients_nfp_uminus_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_c1_chirp_filter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_calculate_c1filterout.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_Calculate_C1filterout.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c1_chirp_filter/ur_ear_fpga_sim_c1_chirp_filter_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_c2_wideband_filter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_calculate_c2filterout.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_Calculate_C2filterout.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_abs_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_div_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/c2_wideband_filter/ur_ear_fpga_sim_c2_wideband_filter_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd Line: 34
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_ihc_nl_log.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_abs_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_convert_double2single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_div_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_div_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_div_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_div_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_div_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_exp_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log10_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_log_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_log_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_log_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_relop_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_sub_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_nfp_uminus_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_subsystem.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_nl_log_Subsystem-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd Line: 35
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_nl_log_Subsystem File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_nl_log/ur_ear_fpga_sim_ihc_nl_log_Subsystem.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_ihc_lowpass_filter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_sub_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ihc_lowpass_filter/ur_ear_fpga_sim_ihc_lowpass_filter_nfp_uminus_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd Line: 34
    Info (12023): Found entity 1: ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_inner_hair_cell.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/inner_hair_cell/ur_ear_fpga_sim_inner_hair_cell_nfp_convert_double2single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_filter_path_filter_path-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd Line: 34
    Info (12023): Found entity 1: ur_ear_fpga_sim_filter_path_filter_path File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/filter_path/ur_ear_fpga_sim_filter_path_filter_path.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/auditory_nerve/ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_auditory_nerve_auditory_nerve-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/auditory_nerve/ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd Line: 34
    Info (12023): Found entity 1: ur_ear_fpga_sim_auditory_nerve_auditory_nerve File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/auditory_nerve/ur_ear_fpga_sim_auditory_nerve_auditory_nerve.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_middle_ear_filter_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_middle_ear_filter_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/middle_ear_filter/ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/accumulator/ur_ear_fpga_sim_accumulator_accumulator.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_accumulator_accumulator-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/accumulator/ur_ear_fpga_sim_accumulator_accumulator.vhd Line: 36
    Info (12023): Found entity 1: ur_ear_fpga_sim_accumulator_accumulator File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/accumulator/ur_ear_fpga_sim_accumulator_accumulator.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_initialize_signal.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_initialize_signal_initialize_signal-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_initialize_signal.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_initialize_signal_initialize_signal File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_initialize_signal.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_nfp_wire_double.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_initialize_signal_nfp_wire_double-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_nfp_wire_double.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_initialize_signal_nfp_wire_double File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/initialize_signal/ur_ear_fpga_sim_initialize_signal_nfp_wire_double.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_calc_tref.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_calc_Tref-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_calc_Tref.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_calc_Tref File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_calc_Tref.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_cal_trel_k.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_cal_trel_k-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_cal_trel_k.vhd Line: 29
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_cal_trel_k File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_cal_trel_k.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_current_refactory_component.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_Current_Refactory_Component-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Refactory_Component.vhd Line: 33
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_Current_Refactory_Component File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Refactory_Component.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_current_release_component.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_Current_Release_Component-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Release_Component.vhd Line: 35
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_Current_Release_Component File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Current_Release_Component.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_elapsed_time_component.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_abs_double-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_abs_double File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_abs_double.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_en0_to_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_en0.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0.vhd Line: 33
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0 File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_convert_single_to_fix_32_En0.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_div_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_div_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_div_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_div_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_div_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_log10_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_log10_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_log10_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_log10_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_log10_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_recip_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_recip_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_recip_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_recip_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_recip_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_double.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_relop_double-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_double.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_relop_double File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_double.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_relop_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_relop_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_relop_single_block-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_relop_single_block File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1 File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_relop_single_block1.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_round_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_round_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_round_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_round_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_round_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_sub_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_sub_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_sub_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_sub_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_sub_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_uminus_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_nfp_uminus_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_uminus_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_nfp_uminus_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_nfp_uminus_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_redocking_site-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd Line: 42
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_redocking_site File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redocking_site.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_redock_component.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_Redock_Component-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd Line: 33
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_Redock_Component File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Redock_Component.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_unitrateinterval_component.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_unitRateInterval_Component-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_unitRateInterval_Component.vhd Line: 33
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_unitRateInterval_Component File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_unitRateInterval_Component.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_xsum_component.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_redocking_site_Xsum_Component-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Xsum_Component.vhd Line: 34
    Info (12023): Found entity 1: ur_ear_fpga_sim_redocking_site_Xsum_Component File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/redocking_site/ur_ear_fpga_sim_redocking_site_Xsum_Component.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_correct_redocking_period.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period.vhd Line: 37
    Info (12023): Found entity 1: ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Correct_Redocking_Period.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_current_redock_component.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_spike_generator_Current_Redock_Component-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd Line: 38
    Info (12023): Found entity 1: ur_ear_fpga_sim_spike_generator_Current_Redock_Component File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Current_Redock_Component.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_abs_double-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_abs_double File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_abs_double.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_double2single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_convert_double2single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_double2single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_convert_double2single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_double2single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_en0_to_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_convert_fix_10_En0_to_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_div_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_div_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_div_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_div_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_div_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_sub_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_spike_generator_nfp_sub_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_sub_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_spike_generator_nfp_sub_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_nfp_sub_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_redocking_calculation.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_spike_generator_Redocking_Calculation-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Redocking_Calculation.vhd Line: 36
    Info (12023): Found entity 1: ur_ear_fpga_sim_spike_generator_Redocking_Calculation File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_Redocking_Calculation.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_spike_generator_spike_generator-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd Line: 46
    Info (12023): Found entity 1: ur_ear_fpga_sim_spike_generator_spike_generator File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/spike_generator/ur_ear_fpga_sim_spike_generator_spike_generator.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_abs_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_log10_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_pow10_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_relop_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nfp_signum_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_nl_pla_filter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_subsystem.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_nl_pla_filter_Subsystem-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd Line: 34
    Info (12023): Found entity 1: ur_ear_fpga_sim_nl_pla_filter_Subsystem File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/nl_pla_filter/ur_ear_fpga_sim_nl_pla_filter_Subsystem.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_fast_power_law.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Fast_Power_Law.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_add_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_power_law_adapter_nfp_add_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_add_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_power_law_adapter_nfp_add_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_add_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_gain_pow2_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_mul_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_power_law_adapter_nfp_mul_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_mul_single.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_power_law_adapter_nfp_mul_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_mul_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_relop_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_power_law_adapter_nfp_relop_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_relop_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_power_law_adapter_nfp_relop_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_relop_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_sub_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_power_law_adapter_nfp_sub_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_sub_single.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_power_law_adapter_nfp_sub_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_sub_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_nfp_uminus_single.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_power_law_adapter_power_law_adapter-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd Line: 32
    Info (12023): Found entity 1: ur_ear_fpga_sim_power_law_adapter_power_law_adapter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_power_law_adapter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_slow_power_law.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law.vhd Line: 31
    Info (12023): Found entity 1: ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/power_law_adapter/ur_ear_fpga_sim_power_law_adapter_Slow_Power_Law.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/synapse_model/ur_ear_fpga_sim_synapse_model_synapse_model.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_synapse_model_synapse_model-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/synapse_model/ur_ear_fpga_sim_synapse_model_synapse_model.vhd Line: 34
    Info (12023): Found entity 1: ur_ear_fpga_sim_synapse_model_synapse_model File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/synapse_model/ur_ear_fpga_sim_synapse_model_synapse_model.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd Line: 48
    Info (12023): Found entity 1: ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/synapse_spike_generator/ur_ear_fpga_sim_synapse_spike_generator_synapse_spike_generator.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_avalon_data_processing.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_Avalon_Data_Processing-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_Avalon_Data_Processing.vhd Line: 49
    Info (12023): Found entity 1: ur_ear_fpga_sim_Avalon_Data_Processing File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_Avalon_Data_Processing.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_dataplane-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane.vhd Line: 80
    Info (12023): Found entity 1: ur_ear_fpga_sim_dataplane File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_dataplane_avalon-ur_ear_fpga_sim_dataplane_avalon_arch File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd Line: 28
    Info (12023): Found entity 1: ur_ear_fpga_sim_dataplane_avalon File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_tc.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_dataplane_tc-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_tc.vhd Line: 38
    Info (12023): Found entity 1: ur_ear_fpga_sim_dataplane_tc File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_tc.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_double2single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_nfp_convert_double2single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_double2single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_nfp_convert_double2single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_double2single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_sfix_32_en28_to_single.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single.vhd Line: 30
    Info (12023): Found entity 1: ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_nfp_convert_sfix_32_En28_to_single.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_ur_ear_fpga.vhd
    Info (12022): Found design unit 1: ur_ear_fpga_sim_UR_EAR_FPGA-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_UR_EAR_FPGA.vhd Line: 49
    Info (12023): Found entity 1: ur_ear_fpga_sim_UR_EAR_FPGA File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_UR_EAR_FPGA.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v
    Info (12023): Found entity 1: audioblade_system_altera_iopll_180_bgd33sq File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_iopll_180/synth/audioblade_system_altera_iopll_180_bgd33sq.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea.v
    Info (12023): Found entity 1: audioblade_system_altera_avalon_st_adapter_180_cgdcaea File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_avalon_st_adapter_180_cgdcaea_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_cgdcaea_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_iipikvi.sv
    Info (12023): Found entity 1: audioblade_system_channel_adapter_180_iipikvi File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_iipikvi.sv Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/fe_ad5791_v1_10/synth/fe_ad5791_v1.vhd
    Info (12022): Found design unit 1: FE_AD5791_v1-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd Line: 67
    Info (12023): Found entity 1: FE_AD5791_v1 File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali.v
    Info (12023): Found entity 1: audioblade_system_altera_avalon_st_adapter_180_u2irali File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_avalon_st_adapter_180_u2irali_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_u2irali_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_wixceeq.sv
    Info (12023): Found entity 1: audioblade_system_channel_adapter_180_wixceeq File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_wixceeq.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy.v
    Info (12023): Found entity 1: audioblade_system_altera_emif_180_hqphmvy File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_emif_180_hqphmvy_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_180/synth/audioblade_system_altera_emif_180_hqphmvy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v
    Info (12023): Found entity 1: audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_cal_slave_nf_180/synth/audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_onchip_memory2_180/synth/audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v
    Info (12023): Found entity 1: audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_onchip_memory2_180/synth/audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_mm_bridge_180/synth/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_bridge_180/synth/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei.v
    Info (12023): Found entity 1: audioblade_system_altera_mm_interconnect_180_l5dmrei File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_mm_interconnect_180_l5dmrei_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_l5dmrei_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_master_translator_180/synth/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_master_translator_180/synth/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_reset_controller_180/synth/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_reset_controller_180/synth/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_reset_controller_180/synth/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_reset_controller_180/synth/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv
    Info (12023): Found entity 1: audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_top.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux.sv
    Info (12023): Found entity 1: audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi_io_aux.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv
    Info (12023): Found entity 1: audioblade_system_altera_emif_arch_nf_180_6fyzjwi File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_6fyzjwi.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_bufs File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_i.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_se_i File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_i.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_o.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_se_o File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_o.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_i.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_df_i File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_i.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_o.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_df_o File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_o.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_cp_i.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_cp_i File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_cp_i.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_df.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_bdir_df File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_df.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_se.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_bdir_se File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_se.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_unused.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_unused File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_unused.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_pll File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_fast_sim.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_pll_fast_sim File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_fast_sim.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_extra_clks.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_pll_extra_clks File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_extra_clks.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_oct.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_oct File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_oct.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_core_clks_rsts.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_core_clks_rsts File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_core_clks_rsts.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hps_clks_rsts.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hps_clks_rsts File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hps_clks_rsts.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_io_tiles_wrap File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_io_tiles File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles.sv Line: 448
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_abphy.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_io_tiles_abphy File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_abphy.sv Line: 344
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_abphy_mux.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_abphy_mux File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_abphy_mux.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_avl_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_avl_if File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_avl_if.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_sideband_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_sideband_if File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_sideband_if.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_mmr_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_mmr_if File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_mmr_if.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_amm_data_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_amm_data_if File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_amm_data_if.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_ast_data_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_ast_data_if File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_ast_data_if.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_afi_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_afi_if File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_afi_if.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_seq_if File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_regs.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_regs File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_regs.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_oct.sv
    Info (12023): Found entity 1: altera_oct File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_oct.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/altera_oct_um_fsm.sv
    Info (12023): Found entity 1: altera_oct_um_fsm File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/altera_oct_um_fsm.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v
    Info (12023): Found entity 1: audioblade_system_altera_mm_interconnect_180_2zdh4ci File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_mm_interconnect_180_2zdh4ci_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_2zdh4ci_cfg.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_router_180_dqbhvfa_default_decode File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv Line: 45
    Info (12023): Found entity 2: audioblade_system_altera_merlin_router_180_dqbhvfa File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_ay6xe7y.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_multiplexer_180_ay6xe7y File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_ay6xe7y.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_router_180_goyglzq_default_decode File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv Line: 45
    Info (12023): Found entity 2: audioblade_system_altera_merlin_router_180_goyglzq File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_width_adapter_180/synth/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_router_180_iv666ga_default_decode File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv Line: 45
    Info (12023): Found entity 2: audioblade_system_altera_merlin_router_180_iv666ga File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_router_180_lxmadiq_default_decode File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv Line: 45
    Info (12023): Found entity 2: audioblade_system_altera_merlin_router_180_lxmadiq File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_zd5hm5y.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_multiplexer_180_zd5hm5y File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_zd5hm5y.sv Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/fe_fpga_microphone_encoder_decoder_10/synth/fe_fpga_microphone_encoder_decoder.vhd
    Info (12022): Found design unit 1: FE_FPGA_Microphone_Encoder_Decoder-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd Line: 81
    Info (12023): Found entity 1: FE_FPGA_Microphone_Encoder_Decoder File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file audioblade_system/fe_fpga_microphone_encoder_decoder_10/synth/generic_shift_container.vhd
    Info (12022): Found design unit 1: Generic_Shift_Container-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/Generic_Shift_Container.vhd Line: 48
    Info (12023): Found entity 1: Generic_Shift_Container File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/Generic_Shift_Container.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy.v
    Info (12023): Found entity 1: audioblade_system_altera_avalon_st_adapter_180_bbxpcfy File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_avalon_st_adapter_180_bbxpcfy_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_bbxpcfy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_agpsntq.sv
    Info (12023): Found entity 1: audioblade_system_channel_adapter_180_agpsntq File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/channel_adapter_180/synth/audioblade_system_channel_adapter_180_agpsntq.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q.v
    Info (12023): Found entity 1: audioblade_system_altera_mm_interconnect_180_nzcyb6q File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_mm_interconnect_180_nzcyb6q_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_nzcyb6q_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_pio_180/synth/audioblade_system_altera_avalon_pio_180_4xcd3ea.v
    Info (12023): Found entity 1: audioblade_system_altera_avalon_pio_180_4xcd3ea File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_pio_180/synth/audioblade_system_altera_avalon_pio_180_4xcd3ea.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v
    Info (12023): Found entity 1: audioblade_system_altera_mm_interconnect_180_d4sniia File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_mm_interconnect_180_d4sniia_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_mm_interconnect_180/synth/audioblade_system_altera_mm_interconnect_180_d4sniia_cfg.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_router_180_gil3sua_default_decode File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv Line: 45
    Info (12023): Found entity 2: audioblade_system_altera_merlin_router_180_gil3sua File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_xdoo6gq.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_multiplexer_180_xdoo6gq File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_xdoo6gq.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_reioipy.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_demultiplexer_180_reioipy File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_demultiplexer_180/synth/audioblade_system_altera_merlin_demultiplexer_180_reioipy.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_router_180_jxs3q3q_default_decode File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv Line: 45
    Info (12023): Found entity 2: audioblade_system_altera_merlin_router_180_jxs3q3q File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_2q47q3i.sv
    Info (12023): Found entity 1: audioblade_system_altera_merlin_multiplexer_180_2q47q3i File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_multiplexer_180/synth/audioblade_system_altera_merlin_multiplexer_180_2q47q3i.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq.v
    Info (12023): Found entity 1: audioblade_system_altera_avalon_st_adapter_180_v3lgypq File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_avalon_st_adapter_180_v3lgypq_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_st_adapter_180/synth/audioblade_system_altera_avalon_st_adapter_180_v3lgypq_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/error_adapter_180/synth/audioblade_system_error_adapter_180_jats3da.sv
    Info (12023): Found entity 1: audioblade_system_error_adapter_180_jats3da File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/error_adapter_180/synth/audioblade_system_error_adapter_180_jats3da.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi.v
    Info (12023): Found entity 1: audioblade_system_altera_arria10_hps_180_zmlrihi File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_arria10_hps_180_zmlrihi_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_hps_180/synth/audioblade_system_altera_arria10_hps_180_zmlrihi_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv
    Info (12023): Found entity 1: audioblade_system_altera_arria10_interface_generator_140_hnufizi File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_hnufizi.sv Line: 14
Info (12021): Found 16 design units, including 16 entities, in source file audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v
    Info (12023): Found entity 1: hps_emif_interface_to_ddr File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 20
    Info (12023): Found entity 2: a10_hps_emif_interface File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 898
    Info (12023): Found entity 3: twentynm_hps_rl_interface_fpga2hps File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 969
    Info (12023): Found entity 4: twentynm_hps_rl_interface_hps2fpga File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1248
    Info (12023): Found entity 5: twentynm_hps_rl_interface_hps2fpga_light_weight File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1503
    Info (12023): Found entity 6: twentynm_hps_rl_mode0_fpga2sdram File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1748
    Info (12023): Found entity 7: twentynm_hps_rl_mode1_fpga2sdram File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 2583
    Info (12023): Found entity 8: twentynm_hps_rl_mode2_fpga2sdram File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 3421
    Info (12023): Found entity 9: twentynm_hps_rl_mode3_fpga2sdram File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 4016
    Info (12023): Found entity 10: s2f_rl_adp File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 4855
    Info (12023): Found entity 11: f2s_rl_adp File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5242
    Info (12023): Found entity 12: full_reg_slice File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5632
    Info (12023): Found entity 13: twentynm_hps_rl_mode0es_fpga2sdram File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5726
    Info (12023): Found entity 14: twentynm_hps_rl_mode1es_fpga2sdram File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 6327
    Info (12023): Found entity 15: f2s_rl_delay_adp File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 6936
    Info (12023): Found entity 16: alentar File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7207
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti.v
    Info (12023): Found entity 1: audioblade_system_altera_arria10_hps_io_180_of6hmti File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_arria10_hps_io_180_of6hmti_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_hps_io_180/synth/audioblade_system_altera_arria10_hps_io_180_of6hmti_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_62dhioi.sv
    Info (12023): Found entity 1: audioblade_system_altera_arria10_interface_generator_140_62dhioi File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_arria10_interface_generator_140/synth/audioblade_system_altera_arria10_interface_generator_140_62dhioi.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy.v
    Info (12023): Found entity 1: audioblade_system_altera_emif_a10_hps_180_ejzkfmy File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy_cfg.v
    Info (12022): Found design unit 1: audioblade_system_altera_emif_a10_hps_180_ejzkfmy_cfg:config File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_a10_hps_180/synth/audioblade_system_altera_emif_a10_hps_180_ejzkfmy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv
    Info (12023): Found entity 1: audioblade_system_altera_emif_arch_nf_180_es4upsa_top File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_top.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux.sv
    Info (12023): Found entity 1: audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa_io_aux.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv
    Info (12023): Found entity 1: audioblade_system_altera_emif_arch_nf_180_es4upsa File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_emif_arch_nf_180/synth/audioblade_system_altera_emif_arch_nf_180_es4upsa.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file pll/altera_iopll_180/synth/pll_pkg.vhd
    Info (12022): Found design unit 1: pll_pkg (pll_altera_iopll_180) File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/altera_iopll_180/synth/pll_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pll/synth/pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/synth/pll.vhd Line: 22
    Info (12023): Found entity 1: pll File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/synth/pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v
    Info (12023): Found entity 1: pll_altera_iopll_180_di77tzi File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/altera_iopll_180/synth/pll_altera_iopll_180_di77tzi.v Line: 2
Error (10476): VHDL error at ur_ear_fpga_sim_dataplane_avalon.vhd(68): type of identifier "avalon_sink_channel" does not agree with its usage as "std_logic_vector" type File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd Line: 68
Error (10476): VHDL error at ur_ear_fpga_sim_dataplane_avalon.vhd(73): type of identifier "avalon_source_channel" does not agree with its usage as "std_logic_vector" type File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd Line: 73
Error (10558): VHDL error at ur_ear_fpga_sim_dataplane_avalon.vhd(73): cannot associate formal port "avalon_source_channel" of mode "out" with an expression File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/ur_ear_fpga_sim_10/synth/ur_ear_fpga_sim_dataplane_avalon.vhd Line: 73
Info (144001): Generated suppressed messages file D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/output_files/ur_ear_fpga_sim_audioblade.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings
    Error: Peak virtual memory: 4968 megabytes
    Error: Processing ended: Wed Dec 02 08:23:40 2020
    Error: Elapsed time: 00:00:26
    Error: Total CPU time (on all processors): 00:00:36
Error (293001): Quartus Prime Full Compilation was unsuccessful. 5 errors, 7 warnings
------------------------------------------------
ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.

    while executing
"execute_flow -compile"
    (file "compile_project.tcl" line 7)
------------------------------------------------
Error (23031): Evaluation of Tcl script compile_project.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 10 errors, 7 warnings
    Error: Peak virtual memory: 4682 megabytes
    Error: Processing ended: Wed Dec 02 08:23:40 2020
    Error: Elapsed time: 00:00:30
    Error: Total CPU time (on all processors): 00:00:02
