

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Sat Sep  2 22:24:17 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   290377|   290377|  2.904 ms|  2.904 ms|  290377|  290377|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160            |Self_attention_Pipeline_l_mh_separate_i_s_l_j_s            |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174    |Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        |grp_Self_attention_Pipeline_l_j_init1_fu_179                          |Self_attention_Pipeline_l_j_init1                          |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184                   |Self_attention_Pipeline_VITIS_LOOP_105_1                   |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189                    |Self_attention_Pipeline_l_S_k_0_k1_l_j2                    |      781|      781|  7.810 us|  7.810 us|  781|  781|       no|
        |grp_Self_attention_Pipeline_l_j_back1_fu_197                          |Self_attention_Pipeline_l_j_back1                          |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_Self_attention_Pipeline_l_j3_fu_204                               |Self_attention_Pipeline_l_j3                               |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210                   |Self_attention_Pipeline_l_update_i3_l_j5                   |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217  |Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2  |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
        |grp_Self_attention_Pipeline_l_j4_fu_222                               |Self_attention_Pipeline_l_j4                               |       63|       63|  0.630 us|  0.630 us|   63|   63|       no|
        |grp_Self_attention_Pipeline_l_j_init2_fu_232                          |Self_attention_Pipeline_l_j_init2                          |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237               |Self_attention_Pipeline_l_mh_merge_i_m_l_j_m               |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
        |grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245                    |Self_attention_Pipeline_l_S_k_0_k2_l_j6                    |      781|      781|  7.810 us|  7.810 us|  781|  781|       no|
        |grp_Self_attention_Pipeline_l_j_back2_fu_253                          |Self_attention_Pipeline_l_j_back2                          |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h      |   290376|   290376|     24198|          -|          -|    12|        no|
        | + l_norm_i1     |    10032|    10032|       836|          -|          -|    12|        no|
        | + l_exp_sum_i2  |      804|      804|        67|          -|          -|    12|        no|
        | + l_gemm_i4     |    11028|    11028|       919|          -|          -|    12|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 12 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 
12 --> 13 
13 --> 14 17 
14 --> 15 
15 --> 16 
16 --> 13 
17 --> 18 
18 --> 19 24 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 18 
24 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 25 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%v64 = alloca i64 1" [kernel.cpp:142]   --->   Operation 26 'alloca' 'v64' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%inp_sumRow = alloca i64 1" [kernel.cpp:104]   --->   Operation 27 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%v28 = alloca i64 1" [kernel.cpp:70]   --->   Operation 28 'alloca' 'v28' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%Q_h = alloca i64 1" [kernel.cpp:173]   --->   Operation 29 'alloca' 'Q_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%K_h = alloca i64 1" [kernel.cpp:174]   --->   Operation 30 'alloca' 'K_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%V_h = alloca i64 1" [kernel.cpp:175]   --->   Operation 31 'alloca' 'V_h' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%v88 = alloca i64 1" [kernel.cpp:187]   --->   Operation 32 'alloca' 'v88' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%v89 = alloca i64 1" [kernel.cpp:189]   --->   Operation 33 'alloca' 'v89' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%v90 = alloca i64 1" [kernel.cpp:191]   --->   Operation 34 'alloca' 'v90' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln172 = store i4 0, i4 %h" [kernel.cpp:172]   --->   Operation 35 'store' 'store_ln172' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln172 = br void %l_mh_separate_i_s" [kernel.cpp:172]   --->   Operation 36 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.03>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [kernel.cpp:172]   --->   Operation 37 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln172 = icmp_eq  i4 %h_1, i4 12" [kernel.cpp:172]   --->   Operation 38 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln172 = add i4 %h_1, i4 1" [kernel.cpp:172]   --->   Operation 40 'add' 'add_ln172' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %l_mh_separate_i_s.split, void %for.end71" [kernel.cpp:172]   --->   Operation 41 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [kernel.cpp:172]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.73ns)   --->   "%call_ln172 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i32 %Q_h, i32 %K_h, i32 %V_h, i10 %tmp, i32 %v75, i32 %v76, i32 %v77" [kernel.cpp:172]   --->   Operation 43 'call' 'call_ln172' <Predicate = (!icmp_ln172)> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2, i32 %v88"   --->   Operation 44 'call' 'call_ln0' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [kernel.cpp:201]   --->   Operation 45 'ret' 'ret_ln201' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [kernel.cpp:173]   --->   Operation 46 'specloopname' 'specloopname_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln172 = call void @Self_attention_Pipeline_l_mh_separate_i_s_l_j_s, i32 %Q_h, i32 %K_h, i32 %V_h, i10 %tmp, i32 %v75, i32 %v76, i32 %v77" [kernel.cpp:172]   --->   Operation 47 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2, i32 %v88"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln69 = br void %l_j_init1.i" [kernel.cpp:69]   --->   Operation 49 'br' 'br_ln69' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%i1 = phi i4 %add_ln69, void %l_j_init1.i.split, i4 0, void %l_mh_separate_i_s.split" [kernel.cpp:69]   --->   Operation 50 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp_eq  i4 %i1, i4 12" [kernel.cpp:69]   --->   Operation 51 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_371 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 52 'speclooptripcount' 'empty_371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln69 = add i4 %i1, i4 1" [kernel.cpp:69]   --->   Operation 53 'add' 'add_ln69' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %l_j_init1.i.split, void %for.inc.i17.preheader" [kernel.cpp:69]   --->   Operation 54 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_j_init1, i32 %v28"   --->   Operation 55 'call' 'call_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_105_1, i32 %inp_sumRow"   --->   Operation 56 'call' 'call_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_j_init1, i32 %v28"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i1, i6 0" [kernel.cpp:69]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln69 = call void @Self_attention_Pipeline_l_S_k_0_k1_l_j2, i10 %tmp_s, i32 %Q_h, i32 %K_h, i32 %v28" [kernel.cpp:69]   --->   Operation 59 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln69 = call void @Self_attention_Pipeline_l_S_k_0_k1_l_j2, i10 %tmp_s, i32 %Q_h, i32 %K_h, i32 %v28" [kernel.cpp:69]   --->   Operation 60 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.91>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i1, i4 0" [kernel.cpp:89]   --->   Operation 61 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i1, i2 0" [kernel.cpp:89]   --->   Operation 62 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i6 %tmp_25" [kernel.cpp:89]   --->   Operation 63 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (1.91ns)   --->   "%sub_ln89 = sub i8 %tmp_24, i8 %zext_ln89" [kernel.cpp:89]   --->   Operation 64 'sub' 'sub_ln89' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln89 = call void @Self_attention_Pipeline_l_j_back1, i8 %sub_ln89, i32 %v88, i32 %v28" [kernel.cpp:89]   --->   Operation 65 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln89 = call void @Self_attention_Pipeline_l_j_back1, i8 %sub_ln89, i32 %v88, i32 %v28" [kernel.cpp:89]   --->   Operation 66 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.16>
ST_10 : Operation 67 [2/2] (5.16ns)   --->   "%call_ln89 = call void @Self_attention_Pipeline_l_j3, i8 %sub_ln89, i32 %v88" [kernel.cpp:89]   --->   Operation 67 'call' 'call_ln89' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [kernel.cpp:69]   --->   Operation 68 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln89 = call void @Self_attention_Pipeline_l_j3, i8 %sub_ln89, i32 %v88" [kernel.cpp:89]   --->   Operation 69 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln69 = br void %l_j_init1.i" [kernel.cpp:69]   --->   Operation 70 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.58>
ST_12 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_105_1, i32 %inp_sumRow"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln108 = br void %l_j4.i" [kernel.cpp:108]   --->   Operation 72 'br' 'br_ln108' <Predicate = true> <Delay = 1.58>

State 13 <SV = 5> <Delay = 2.32>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%i2 = phi i4 %add_ln108, void %l_j4.i.split, i4 0, void %for.inc.i17.preheader" [kernel.cpp:108]   --->   Operation 73 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (1.30ns)   --->   "%icmp_ln108 = icmp_eq  i4 %i2, i4 12" [kernel.cpp:108]   --->   Operation 74 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%empty_372 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 75 'speclooptripcount' 'empty_372' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln108 = add i4 %i2, i4 1" [kernel.cpp:108]   --->   Operation 76 'add' 'add_ln108' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %l_j4.i.split, void %for.inc49.i.preheader" [kernel.cpp:108]   --->   Operation 77 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i4 %i2" [kernel.cpp:108]   --->   Operation 78 'zext' 'zext_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln108" [kernel.cpp:108]   --->   Operation 79 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_13 : Operation 80 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [kernel.cpp:115]   --->   Operation 80 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln108)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i3_l_j5, i32 %inp_sumRow, i32 %v88, i32 %v89"   --->   Operation 81 'call' 'call_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2, i32 %v90"   --->   Operation 82 'call' 'call_ln0' <Predicate = (icmp_ln108)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 6> <Delay = 2.32>
ST_14 : Operation 83 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [kernel.cpp:115]   --->   Operation 83 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 15 <SV = 7> <Delay = 7.08>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i2, i4 0" [kernel.cpp:111]   --->   Operation 84 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i2, i2 0" [kernel.cpp:111]   --->   Operation 85 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i6 %tmp_27" [kernel.cpp:111]   --->   Operation 86 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (1.91ns)   --->   "%sub_ln111 = sub i8 %tmp_26, i8 %zext_ln111" [kernel.cpp:111]   --->   Operation 87 'sub' 'sub_ln111' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [2/2] (5.16ns)   --->   "%call_ln115 = call void @Self_attention_Pipeline_l_j4, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i2, i8 %sub_ln111, i32 %v88" [kernel.cpp:115]   --->   Operation 88 'call' 'call_ln115' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 8> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [kernel.cpp:108]   --->   Operation 89 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln115 = call void @Self_attention_Pipeline_l_j4, i32 %inp_sumRow_load, i32 %inp_sumRow, i4 %i2, i8 %sub_ln111, i32 %v88" [kernel.cpp:115]   --->   Operation 90 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln108 = br void %l_j4.i" [kernel.cpp:108]   --->   Operation 91 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 1.58>
ST_17 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i3_l_j5, i32 %inp_sumRow, i32 %v88, i32 %v89"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2, i32 %v90"   --->   Operation 93 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 94 [1/1] (1.58ns)   --->   "%br_ln141 = br void %l_j_init2.i" [kernel.cpp:141]   --->   Operation 94 'br' 'br_ln141' <Predicate = true> <Delay = 1.58>

State 18 <SV = 7> <Delay = 2.89>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%i4 = phi i4 %add_ln141, void %l_j_init2.i.split, i4 0, void %for.inc49.i.preheader" [kernel.cpp:141]   --->   Operation 95 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (1.30ns)   --->   "%icmp_ln141 = icmp_eq  i4 %i4, i4 12" [kernel.cpp:141]   --->   Operation 96 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%empty_373 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 97 'speclooptripcount' 'empty_373' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (1.73ns)   --->   "%add_ln141 = add i4 %i4, i4 1" [kernel.cpp:141]   --->   Operation 98 'add' 'add_ln141' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %l_j_init2.i.split, void %for.inc63.preheader" [kernel.cpp:141]   --->   Operation 99 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_j_init2, i32 %v64"   --->   Operation 100 'call' 'call_ln0' <Predicate = (!icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln172 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i32 %v90, i10 %tmp, i32 %v78" [kernel.cpp:172]   --->   Operation 101 'call' 'call_ln172' <Predicate = (icmp_ln141)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln172 = store i4 %add_ln172, i4 %h" [kernel.cpp:172]   --->   Operation 102 'store' 'store_ln172' <Predicate = (icmp_ln141)> <Delay = 1.58>

State 19 <SV = 8> <Delay = 0.00>
ST_19 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_j_init2, i32 %v64"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 9> <Delay = 1.91>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i4, i4 0" [kernel.cpp:141]   --->   Operation 104 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i4, i2 0" [kernel.cpp:141]   --->   Operation 105 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_58_cast = zext i6 %tmp_29" [kernel.cpp:141]   --->   Operation 106 'zext' 'tmp_58_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (1.91ns)   --->   "%empty_374 = sub i8 %tmp_28, i8 %tmp_58_cast" [kernel.cpp:141]   --->   Operation 107 'sub' 'empty_374' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln141 = call void @Self_attention_Pipeline_l_S_k_0_k2_l_j6, i8 %empty_374, i32 %v89, i32 %V_h, i32 %v64" [kernel.cpp:141]   --->   Operation 108 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 10> <Delay = 0.00>
ST_21 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln141 = call void @Self_attention_Pipeline_l_S_k_0_k2_l_j6, i8 %empty_374, i32 %v89, i32 %V_h, i32 %v64" [kernel.cpp:141]   --->   Operation 109 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 11> <Delay = 1.73>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i4, i6 0" [kernel.cpp:161]   --->   Operation 110 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [2/2] (1.73ns)   --->   "%call_ln161 = call void @Self_attention_Pipeline_l_j_back2, i10 %tmp_30, i32 %v90, i32 %v64" [kernel.cpp:161]   --->   Operation 111 'call' 'call_ln161' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 12> <Delay = 0.00>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [kernel.cpp:141]   --->   Operation 112 'specloopname' 'specloopname_ln141' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln161 = call void @Self_attention_Pipeline_l_j_back2, i10 %tmp_30, i32 %v90, i32 %v64" [kernel.cpp:161]   --->   Operation 113 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln141 = br void %l_j_init2.i" [kernel.cpp:141]   --->   Operation 114 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>

State 24 <SV = 8> <Delay = 0.00>
ST_24 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln172 = call void @Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, i32 %v90, i10 %tmp, i32 %v78" [kernel.cpp:172]   --->   Operation 115 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln172 = br void %l_mh_separate_i_s" [kernel.cpp:172]   --->   Operation 116 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v75]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v76]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v77]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v78]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                  (alloca           ) [ 0111111111111111111111111]
v64                (alloca           ) [ 0011111111111111111111111]
inp_sumRow         (alloca           ) [ 0011111111111111111111111]
v28                (alloca           ) [ 0011111111111111111111111]
Q_h                (alloca           ) [ 0011111111111111111111111]
K_h                (alloca           ) [ 0011111111111111111111111]
V_h                (alloca           ) [ 0011111111111111111111111]
v88                (alloca           ) [ 0011111111111111111111111]
v89                (alloca           ) [ 0011111111111111111111111]
v90                (alloca           ) [ 0011111111111111111111111]
store_ln172        (store            ) [ 0000000000000000000000000]
br_ln172           (br               ) [ 0000000000000000000000000]
h_1                (load             ) [ 0000000000000000000000000]
icmp_ln172         (icmp             ) [ 0011111111111111111111111]
empty              (speclooptripcount) [ 0000000000000000000000000]
add_ln172          (add              ) [ 0001111111111111111111110]
br_ln172           (br               ) [ 0000000000000000000000000]
tmp                (bitconcatenate   ) [ 0001111111111111111111111]
ret_ln201          (ret              ) [ 0000000000000000000000000]
specloopname_ln173 (specloopname     ) [ 0000000000000000000000000]
call_ln172         (call             ) [ 0000000000000000000000000]
call_ln0           (call             ) [ 0000000000000000000000000]
br_ln69            (br               ) [ 0011111111111111111111111]
i1                 (phi              ) [ 0000111110000000000000000]
icmp_ln69          (icmp             ) [ 0011111111111111111111111]
empty_371          (speclooptripcount) [ 0000000000000000000000000]
add_ln69           (add              ) [ 0011111111111111111111111]
br_ln69            (br               ) [ 0000000000000000000000000]
call_ln0           (call             ) [ 0000000000000000000000000]
tmp_s              (bitconcatenate   ) [ 0000000100000000000000000]
call_ln69          (call             ) [ 0000000000000000000000000]
tmp_24             (bitconcatenate   ) [ 0000000000000000000000000]
tmp_25             (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln89          (zext             ) [ 0000000000000000000000000]
sub_ln89           (sub              ) [ 0000000001110000000000000]
call_ln89          (call             ) [ 0000000000000000000000000]
specloopname_ln69  (specloopname     ) [ 0000000000000000000000000]
call_ln89          (call             ) [ 0000000000000000000000000]
br_ln69            (br               ) [ 0011111111111111111111111]
call_ln0           (call             ) [ 0000000000000000000000000]
br_ln108           (br               ) [ 0011111111111111111111111]
i2                 (phi              ) [ 0000000000000111100000000]
icmp_ln108         (icmp             ) [ 0011111111111111111111111]
empty_372          (speclooptripcount) [ 0000000000000000000000000]
add_ln108          (add              ) [ 0011111111111111111111111]
br_ln108           (br               ) [ 0000000000000000000000000]
zext_ln108         (zext             ) [ 0000000000000000000000000]
inp_sumRow_addr    (getelementptr    ) [ 0000000000000010000000000]
inp_sumRow_load    (load             ) [ 0000000000000001100000000]
tmp_26             (bitconcatenate   ) [ 0000000000000000000000000]
tmp_27             (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln111         (zext             ) [ 0000000000000000000000000]
sub_ln111          (sub              ) [ 0000000000000000100000000]
specloopname_ln108 (specloopname     ) [ 0000000000000000000000000]
call_ln115         (call             ) [ 0000000000000000000000000]
br_ln108           (br               ) [ 0011111111111111111111111]
call_ln0           (call             ) [ 0000000000000000000000000]
call_ln0           (call             ) [ 0000000000000000000000000]
br_ln141           (br               ) [ 0011111111111111111111111]
i4                 (phi              ) [ 0000000000000000001111100]
icmp_ln141         (icmp             ) [ 0011111111111111111111111]
empty_373          (speclooptripcount) [ 0000000000000000000000000]
add_ln141          (add              ) [ 0011111111111111111111111]
br_ln141           (br               ) [ 0000000000000000000000000]
store_ln172        (store            ) [ 0000000000000000000000000]
call_ln0           (call             ) [ 0000000000000000000000000]
tmp_28             (bitconcatenate   ) [ 0000000000000000000000000]
tmp_29             (bitconcatenate   ) [ 0000000000000000000000000]
tmp_58_cast        (zext             ) [ 0000000000000000000000000]
empty_374          (sub              ) [ 0000000000000000000001000]
call_ln141         (call             ) [ 0000000000000000000000000]
tmp_30             (bitconcatenate   ) [ 0000000000000000000000010]
specloopname_ln141 (specloopname     ) [ 0000000000000000000000000]
call_ln161         (call             ) [ 0000000000000000000000000]
br_ln141           (br               ) [ 0011111111111111111111111]
call_ln172         (call             ) [ 0000000000000000000000000]
br_ln172           (br               ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v75">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v75"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v76">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v76"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v77">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v77"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v78">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v78"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_separate_i_s_l_j_s"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_j_init1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_105_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_S_k_0_k1_l_j2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_j_back1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_j3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_update_i3_l_j5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_j4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_j_init2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_merge_i_m_l_j_m"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_S_k_0_k2_l_j6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_j_back2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="h_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v64_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v64/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="inp_sumRow_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_sumRow/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="v28_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v28/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="Q_h_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="K_h_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="V_h_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v88_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v88/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="v89_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v89/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="v90_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v90/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="inp_sumRow_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_sumRow_addr/13 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_sumRow_load/13 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i1_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="1"/>
<pin id="126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="i1_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i2_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="1"/>
<pin id="138" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="i2_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/13 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i4_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="1"/>
<pin id="150" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="i4_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/18 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="4" bw="10" slack="0"/>
<pin id="166" dir="0" index="5" bw="32" slack="0"/>
<pin id="167" dir="0" index="6" bw="32" slack="0"/>
<pin id="168" dir="0" index="7" bw="32" slack="0"/>
<pin id="169" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln172/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_Self_attention_Pipeline_l_j_init1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="10" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="195" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_Self_attention_Pipeline_l_j_back1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln89/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_Self_attention_Pipeline_l_j3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="2"/>
<pin id="207" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln89/10 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_Self_attention_Pipeline_l_j4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="3" bw="4" slack="2"/>
<pin id="227" dir="0" index="4" bw="8" slack="0"/>
<pin id="228" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="229" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln115/15 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_Self_attention_Pipeline_l_j_init2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/18 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="10" slack="6"/>
<pin id="241" dir="0" index="3" bw="32" slack="0"/>
<pin id="242" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln172/18 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="251" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln141/20 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_Self_attention_Pipeline_l_j_back2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="10" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln161/22 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln172_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="h_1_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="1"/>
<pin id="267" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln172_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln172_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln69_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="3" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln69_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="2"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_24_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="4"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_25_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="4"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln89_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sub_ln89_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="6" slack="0"/>
<pin id="333" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln89/8 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln108_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/13 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln108_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/13 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln108_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/13 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_26_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="2"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/15 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_27_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="2"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/15 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln111_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/15 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sub_ln111_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="6" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln111/15 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln141_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/18 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln141_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/18 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln172_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="6"/>
<pin id="395" dir="0" index="1" bw="4" slack="7"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/18 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_28_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="2"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/20 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_29_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="2"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/20 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_58_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58_cast/20 "/>
</bind>
</comp>

<comp id="417" class="1004" name="empty_374_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="6" slack="0"/>
<pin id="420" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_374/20 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_30_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="0" index="1" bw="4" slack="4"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/22 "/>
</bind>
</comp>

<comp id="433" class="1005" name="h_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="443" class="1005" name="add_ln172_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="6"/>
<pin id="445" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="add_ln172 "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="1"/>
<pin id="450" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="457" class="1005" name="add_ln69_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_s_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="1"/>
<pin id="464" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="467" class="1005" name="sub_ln89_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln89 "/>
</bind>
</comp>

<comp id="476" class="1005" name="add_ln108_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="481" class="1005" name="inp_sumRow_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="1"/>
<pin id="483" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_addr "/>
</bind>
</comp>

<comp id="486" class="1005" name="inp_sumRow_load_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_load "/>
</bind>
</comp>

<comp id="491" class="1005" name="sub_ln111_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="1"/>
<pin id="493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln111 "/>
</bind>
</comp>

<comp id="499" class="1005" name="add_ln141_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="0"/>
<pin id="501" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln141 "/>
</bind>
</comp>

<comp id="504" class="1005" name="empty_374_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="1"/>
<pin id="506" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_374 "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_30_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="1"/>
<pin id="511" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="136" pin="1"/><net_sink comp="222" pin=3"/></net>

<net id="236"><net_src comp="62" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="64" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="6" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="259"><net_src comp="68" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="265" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="265" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="288"><net_src comp="280" pin="3"/><net_sink comp="160" pin=4"/></net>

<net id="293"><net_src comp="128" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="128" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="20" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="22" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="124" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="309"><net_src comp="301" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="124" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="124" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="310" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="330" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="341"><net_src comp="140" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="14" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="140" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="20" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="140" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="359"><net_src comp="40" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="136" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="12" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="42" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="136" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="354" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="370" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="374" pin="2"/><net_sink comp="222" pin=4"/></net>

<net id="385"><net_src comp="152" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="14" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="152" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="20" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="402"><net_src comp="40" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="148" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="12" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="148" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="44" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="397" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="417" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="429"><net_src comp="22" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="148" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="24" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="432"><net_src comp="424" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="436"><net_src comp="72" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="446"><net_src comp="274" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="451"><net_src comp="280" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="460"><net_src comp="295" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="465"><net_src comp="301" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="470"><net_src comp="330" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="479"><net_src comp="343" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="484"><net_src comp="112" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="489"><net_src comp="118" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="494"><net_src comp="374" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="222" pin=4"/></net>

<net id="502"><net_src comp="387" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="507"><net_src comp="417" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="512"><net_src comp="424" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="253" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v78 | {18 24 }
 - Input state : 
	Port: Self_attention : v75 | {2 3 }
	Port: Self_attention : v76 | {2 3 }
	Port: Self_attention : v77 | {2 3 }
  - Chain level:
	State 1
		store_ln172 : 1
	State 2
		icmp_ln172 : 1
		add_ln172 : 1
		br_ln172 : 2
		tmp : 1
		call_ln172 : 2
	State 3
	State 4
		icmp_ln69 : 1
		add_ln69 : 1
		br_ln69 : 2
	State 5
	State 6
		call_ln69 : 1
	State 7
	State 8
		zext_ln89 : 1
		sub_ln89 : 2
		call_ln89 : 3
	State 9
	State 10
	State 11
	State 12
	State 13
		icmp_ln108 : 1
		add_ln108 : 1
		br_ln108 : 2
		zext_ln108 : 1
		inp_sumRow_addr : 2
		inp_sumRow_load : 3
	State 14
	State 15
		zext_ln111 : 1
		sub_ln111 : 2
		call_ln115 : 3
	State 16
	State 17
	State 18
		icmp_ln141 : 1
		add_ln141 : 1
		br_ln141 : 2
	State 19
	State 20
		tmp_58_cast : 1
		empty_374 : 2
		call_ln141 : 3
	State 21
	State 22
		call_ln161 : 1
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |      grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160      |    0    |  4.764  |    98   |   153   |
|          |  grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174  |    0    |    0    |    24   |    85   |
|          |             grp_Self_attention_Pipeline_l_j_init1_fu_179             |    0    |    0    |    4    |    22   |
|          |          grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184         |    0    |    0    |    4    |    22   |
|          |          grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189          |    5    |  4.764  |   575   |   835   |
|          |             grp_Self_attention_Pipeline_l_j_back1_fu_197             |    0    |  1.588  |    20   |    46   |
|   call   |                grp_Self_attention_Pipeline_l_j3_fu_204               |    3    |  1.588  |   220   |   367   |
|          |          grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210         |    0    |  3.176  |   197   |   103   |
|          | grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217 |    0    |    0    |    32   |    85   |
|          |                grp_Self_attention_Pipeline_l_j4_fu_222               |    9    |  3.176  |   700   |   1372  |
|          |             grp_Self_attention_Pipeline_l_j_init2_fu_232             |    0    |    0    |    7    |    24   |
|          |        grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237       |    0    |  1.588  |    63   |   135   |
|          |          grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245          |    5    |  3.176  |   573   |   829   |
|          |             grp_Self_attention_Pipeline_l_j_back2_fu_253             |    0    |  1.588  |    23   |    46   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           add_ln172_fu_274                           |    0    |    0    |    0    |    13   |
|    add   |                            add_ln69_fu_295                           |    0    |    0    |    0    |    13   |
|          |                           add_ln108_fu_343                           |    0    |    0    |    0    |    13   |
|          |                           add_ln141_fu_387                           |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            sub_ln89_fu_330                           |    0    |    0    |    0    |    15   |
|    sub   |                           sub_ln111_fu_374                           |    0    |    0    |    0    |    15   |
|          |                           empty_374_fu_417                           |    0    |    0    |    0    |    15   |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           icmp_ln172_fu_268                          |    0    |    0    |    0    |    9    |
|   icmp   |                           icmp_ln69_fu_289                           |    0    |    0    |    0    |    9    |
|          |                           icmp_ln108_fu_337                          |    0    |    0    |    0    |    9    |
|          |                           icmp_ln141_fu_381                          |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              tmp_fu_280                              |    0    |    0    |    0    |    0    |
|          |                             tmp_s_fu_301                             |    0    |    0    |    0    |    0    |
|          |                             tmp_24_fu_310                            |    0    |    0    |    0    |    0    |
|          |                             tmp_25_fu_318                            |    0    |    0    |    0    |    0    |
|bitconcatenate|                             tmp_26_fu_354                            |    0    |    0    |    0    |    0    |
|          |                             tmp_27_fu_362                            |    0    |    0    |    0    |    0    |
|          |                             tmp_28_fu_397                            |    0    |    0    |    0    |    0    |
|          |                             tmp_29_fu_405                            |    0    |    0    |    0    |    0    |
|          |                             tmp_30_fu_424                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           zext_ln89_fu_326                           |    0    |    0    |    0    |    0    |
|   zext   |                           zext_ln108_fu_349                          |    0    |    0    |    0    |    0    |
|          |                           zext_ln111_fu_370                          |    0    |    0    |    0    |    0    |
|          |                          tmp_58_cast_fu_413                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                      |    22   |  25.408 |   2540  |   4257  |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|    K_h   |    2   |    0   |    0   |    0   |
|    Q_h   |    2   |    0   |    0   |    0   |
|    V_h   |    2   |    0   |    0   |    0   |
|inp_sumRow|    0   |   32   |    6   |    0   |
|    v28   |    0   |   64   |    6   |    0   |
|    v64   |    2   |    0   |    0   |    0   |
|    v88   |    2   |    0   |    0   |    0   |
|    v89   |    1   |    0   |    0   |    0   |
|    v90   |    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   13   |   96   |   12   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln108_reg_476   |    4   |
|   add_ln141_reg_499   |    4   |
|   add_ln172_reg_443   |    4   |
|    add_ln69_reg_457   |    4   |
|   empty_374_reg_504   |    8   |
|       h_reg_433       |    4   |
|       i1_reg_124      |    4   |
|       i2_reg_136      |    4   |
|       i4_reg_148      |    4   |
|inp_sumRow_addr_reg_481|    4   |
|inp_sumRow_load_reg_486|   32   |
|   sub_ln111_reg_491   |    8   |
|    sub_ln89_reg_467   |    8   |
|     tmp_30_reg_509    |   10   |
|      tmp_reg_448      |   10   |
|     tmp_s_reg_462     |   10   |
+-----------------------+--------+
|         Total         |   122  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                      grp_access_fu_118                     |  p0  |   2  |   4  |    8   ||    9    |
|                         i1_reg_124                         |  p0  |   2  |   4  |    8   ||    9    |
|                         i2_reg_136                         |  p0  |   2  |   4  |    8   ||    9    |
|                         i4_reg_148                         |  p0  |   2  |   4  |    8   ||    9    |
| grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160 |  p4  |   2  |  10  |   20   ||    9    |
|     grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189     |  p1  |   2  |  10  |   20   ||    9    |
|        grp_Self_attention_Pipeline_l_j_back1_fu_197        |  p1  |   2  |   8  |   16   ||    9    |
|           grp_Self_attention_Pipeline_l_j4_fu_222          |  p4  |   2  |   8  |   16   ||    9    |
|     grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245     |  p1  |   2  |   8  |   16   ||    9    |
|        grp_Self_attention_Pipeline_l_j_back2_fu_253        |  p1  |   2  |  10  |   20   ||    9    |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                           |      |      |      |   140  ||  15.88  ||    90   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   22   |   25   |  2540  |  4257  |    -   |
|   Memory  |   13   |    -   |    -   |   96   |   12   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   90   |    -   |
|  Register |    -   |    -   |    -   |   122  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   13   |   22   |   41   |  2758  |  4359  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
