===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2340 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3368 ( 21.1%)    0.3368 ( 27.3%)  FIR Parser
    0.9522 ( 59.7%)    0.5926 ( 48.0%)  'firrtl.circuit' Pipeline
    0.1291 (  8.1%)    0.0669 (  5.4%)    'firrtl.module' Pipeline
    0.1291 (  8.1%)    0.0669 (  5.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0134 (  0.8%)    0.0134 (  1.1%)    InferWidths
    0.1335 (  8.4%)    0.1335 ( 10.8%)    LowerFIRRTLTypes
    0.6180 ( 38.8%)    0.3206 ( 26.0%)    'firrtl.module' Pipeline
    0.0942 (  5.9%)    0.0498 (  4.0%)      ExpandWhens
    0.5238 ( 32.9%)    0.2707 ( 21.9%)      Canonicalizer
    0.0238 (  1.5%)    0.0238 (  1.9%)    Inliner
    0.0343 (  2.2%)    0.0343 (  2.8%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1035 (  6.5%)    0.1035 (  8.4%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1140 (  7.2%)    0.1140 (  9.2%)  'hw.module' Pipeline
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWCleanup
    0.0516 (  3.2%)    0.0516 (  4.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0614 (  3.8%)    0.0614 (  5.0%)    Canonicalizer
    0.0055 (  0.3%)    0.0055 (  0.4%)  HWLegalizeNames
    0.0144 (  0.9%)    0.0144 (  1.2%)  'hw.module' Pipeline
    0.0144 (  0.9%)    0.0144 (  1.2%)    PrettifyVerilog
    0.0661 (  4.1%)    0.0661 (  5.4%)  Output
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.5937 (100.0%)    1.2340 (100.0%)  Total

{
  totalTime: 1.245,
  maxMemory: 71106560
}
