{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 10:54:52 2020 " "Info: Processing started: Thu Sep 17 10:54:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Boussole -c Boussole --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Boussole -c Boussole --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50M " "Info: Assuming node \"CLK_50M\" is an undefined clock" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "diviseur1ms:U0_div1000\|clk_Oo " "Info: Detected ripple clock \"diviseur1ms:U0_div1000\|clk_Oo\" as buffer" {  } { { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "diviseur1ms:U0_div1000\|clk_Oo" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50M register diviseur:U0_div1\|cpt\[7\] register diviseur:U0_div1\|cpt\[10\] 241.2 MHz 4.146 ns Internal " "Info: Clock \"CLK_50M\" has Internal fmax of 241.2 MHz between source register \"diviseur:U0_div1\|cpt\[7\]\" and destination register \"diviseur:U0_div1\|cpt\[10\]\" (period= 4.146 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.932 ns + Longest register register " "Info: + Longest register to register delay is 3.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns diviseur:U0_div1\|cpt\[7\] 1 REG LCFF_X55_Y18_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y18_N21; Fanout = 3; REG Node = 'diviseur:U0_div1\|cpt\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { diviseur:U0_div1|cpt[7] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.398 ns) 0.739 ns diviseur:U0_div1\|LessThan0~2 2 COMB LCCOMB_X55_Y18_N2 1 " "Info: 2: + IC(0.341 ns) + CELL(0.398 ns) = 0.739 ns; Loc. = LCCOMB_X55_Y18_N2; Fanout = 1; COMB Node = 'diviseur:U0_div1\|LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { diviseur:U0_div1|cpt[7] diviseur:U0_div1|LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.438 ns) 1.900 ns diviseur:U0_div1\|LessThan0~3 3 COMB LCCOMB_X55_Y17_N26 1 " "Info: 3: + IC(0.723 ns) + CELL(0.438 ns) = 1.900 ns; Loc. = LCCOMB_X55_Y17_N26; Fanout = 1; COMB Node = 'diviseur:U0_div1\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { diviseur:U0_div1|LessThan0~2 diviseur:U0_div1|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.149 ns) 2.295 ns diviseur:U0_div1\|LessThan0~6 4 COMB LCCOMB_X55_Y17_N28 2 " "Info: 4: + IC(0.246 ns) + CELL(0.149 ns) = 2.295 ns; Loc. = LCCOMB_X55_Y17_N28; Fanout = 2; COMB Node = 'diviseur:U0_div1\|LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { diviseur:U0_div1|LessThan0~3 diviseur:U0_div1|LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.699 ns diviseur:U0_div1\|LessThan0~7 5 COMB LCCOMB_X55_Y17_N30 26 " "Info: 5: + IC(0.254 ns) + CELL(0.150 ns) = 2.699 ns; Loc. = LCCOMB_X55_Y17_N30; Fanout = 26; COMB Node = 'diviseur:U0_div1\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { diviseur:U0_div1|LessThan0~6 diviseur:U0_div1|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.510 ns) 3.932 ns diviseur:U0_div1\|cpt\[10\] 6 REG LCFF_X55_Y18_N27 3 " "Info: 6: + IC(0.723 ns) + CELL(0.510 ns) = 3.932 ns; Loc. = LCFF_X55_Y18_N27; Fanout = 3; REG Node = 'diviseur:U0_div1\|cpt\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { diviseur:U0_div1|LessThan0~7 diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.645 ns ( 41.84 % ) " "Info: Total cell delay = 1.645 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.287 ns ( 58.16 % ) " "Info: Total interconnect delay = 2.287 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.932 ns" { diviseur:U0_div1|cpt[7] diviseur:U0_div1|LessThan0~2 diviseur:U0_div1|LessThan0~3 diviseur:U0_div1|LessThan0~6 diviseur:U0_div1|LessThan0~7 diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.932 ns" { diviseur:U0_div1|cpt[7] {} diviseur:U0_div1|LessThan0~2 {} diviseur:U0_div1|LessThan0~3 {} diviseur:U0_div1|LessThan0~6 {} diviseur:U0_div1|LessThan0~7 {} diviseur:U0_div1|cpt[10] {} } { 0.000ns 0.341ns 0.723ns 0.246ns 0.254ns 0.723ns } { 0.000ns 0.398ns 0.438ns 0.149ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M destination 2.661 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50M\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLK_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.092 ns CLK_50M~clkctrl 2 COMB CLKCTRL_G2 53 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = 'CLK_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50M CLK_50M~clkctrl } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.661 ns diviseur:U0_div1\|cpt\[10\] 3 REG LCFF_X55_Y18_N27 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X55_Y18_N27; Fanout = 3; REG Node = 'diviseur:U0_div1\|cpt\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK_50M~clkctrl diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 56.78 % ) " "Info: Total cell delay = 1.511 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.150 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK_50M CLK_50M~clkctrl diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} diviseur:U0_div1|cpt[10] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M source 2.661 ns - Longest register " "Info: - Longest clock path from clock \"CLK_50M\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLK_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.092 ns CLK_50M~clkctrl 2 COMB CLKCTRL_G2 53 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G2; Fanout = 53; COMB Node = 'CLK_50M~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50M CLK_50M~clkctrl } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.661 ns diviseur:U0_div1\|cpt\[7\] 3 REG LCFF_X55_Y18_N21 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X55_Y18_N21; Fanout = 3; REG Node = 'diviseur:U0_div1\|cpt\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK_50M~clkctrl diviseur:U0_div1|cpt[7] } "NODE_NAME" } } { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 56.78 % ) " "Info: Total cell delay = 1.511 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.150 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK_50M CLK_50M~clkctrl diviseur:U0_div1|cpt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} diviseur:U0_div1|cpt[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK_50M CLK_50M~clkctrl diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} diviseur:U0_div1|cpt[10] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK_50M CLK_50M~clkctrl diviseur:U0_div1|cpt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} diviseur:U0_div1|cpt[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.932 ns" { diviseur:U0_div1|cpt[7] diviseur:U0_div1|LessThan0~2 diviseur:U0_div1|LessThan0~3 diviseur:U0_div1|LessThan0~6 diviseur:U0_div1|LessThan0~7 diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.932 ns" { diviseur:U0_div1|cpt[7] {} diviseur:U0_div1|LessThan0~2 {} diviseur:U0_div1|LessThan0~3 {} diviseur:U0_div1|LessThan0~6 {} diviseur:U0_div1|LessThan0~7 {} diviseur:U0_div1|cpt[10] {} } { 0.000ns 0.341ns 0.723ns 0.246ns 0.254ns 0.723ns } { 0.000ns 0.398ns 0.438ns 0.149ns 0.150ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK_50M CLK_50M~clkctrl diviseur:U0_div1|cpt[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} diviseur:U0_div1|cpt[10] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLK_50M CLK_50M~clkctrl diviseur:U0_div1|cpt[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLK_50M {} CLK_50M~combout {} CLK_50M~clkctrl {} diviseur:U0_div1|cpt[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.974ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cptHigth\[0\] RAZ_N CLK_50M 1.142 ns register " "Info: tsu for register \"cptHigth\[0\]\" (data pin = \"RAZ_N\", clock pin = \"CLK_50M\") is 1.142 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.912 ns + Longest pin register " "Info: + Longest pin to register delay is 7.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns RAZ_N 1 PIN PIN_V2 18 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_V2; Fanout = 18; PIN Node = 'RAZ_N'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAZ_N } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.430 ns) + CELL(0.660 ns) 7.912 ns cptHigth\[0\] 2 REG LCFF_X59_Y1_N9 3 " "Info: 2: + IC(6.430 ns) + CELL(0.660 ns) = 7.912 ns; Loc. = LCFF_X59_Y1_N9; Fanout = 3; REG Node = 'cptHigth\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.090 ns" { RAZ_N cptHigth[0] } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 18.73 % ) " "Info: Total cell delay = 1.482 ns ( 18.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.430 ns ( 81.27 % ) " "Info: Total interconnect delay = 6.430 ns ( 81.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.912 ns" { RAZ_N cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.912 ns" { RAZ_N {} RAZ_N~combout {} cptHigth[0] {} } { 0.000ns 0.000ns 6.430ns } { 0.000ns 0.822ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M destination 6.734 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50M\" to destination register is 6.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLK_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(0.787 ns) 3.951 ns diviseur1ms:U0_div1000\|clk_Oo 2 REG LCFF_X24_Y35_N3 2 " "Info: 2: + IC(2.190 ns) + CELL(0.787 ns) = 3.951 ns; Loc. = LCFF_X24_Y35_N3; Fanout = 2; REG Node = 'diviseur1ms:U0_div1000\|clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.977 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo } "NODE_NAME" } } { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.000 ns) 5.159 ns diviseur1ms:U0_div1000\|clk_Oo~clkctrl 3 COMB CLKCTRL_G10 18 " "Info: 3: + IC(1.208 ns) + CELL(0.000 ns) = 5.159 ns; Loc. = CLKCTRL_G10; Fanout = 18; COMB Node = 'diviseur1ms:U0_div1000\|clk_Oo~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl } "NODE_NAME" } } { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 6.734 ns cptHigth\[0\] 4 REG LCFF_X59_Y1_N9 3 " "Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 6.734 ns; Loc. = LCFF_X59_Y1_N9; Fanout = 3; REG Node = 'cptHigth\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { diviseur1ms:U0_div1000|clk_Oo~clkctrl cptHigth[0] } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 34.13 % ) " "Info: Total cell delay = 2.298 ns ( 34.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.436 ns ( 65.87 % ) " "Info: Total interconnect delay = 4.436 ns ( 65.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { CLK_50M {} CLK_50M~combout {} diviseur1ms:U0_div1000|clk_Oo {} diviseur1ms:U0_div1000|clk_Oo~clkctrl {} cptHigth[0] {} } { 0.000ns 0.000ns 2.190ns 1.208ns 1.038ns } { 0.000ns 0.974ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.912 ns" { RAZ_N cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.912 ns" { RAZ_N {} RAZ_N~combout {} cptHigth[0] {} } { 0.000ns 0.000ns 6.430ns } { 0.000ns 0.822ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { CLK_50M {} CLK_50M~combout {} diviseur1ms:U0_div1000|clk_Oo {} diviseur1ms:U0_div1000|clk_Oo~clkctrl {} cptHigth[0] {} } { 0.000ns 0.000ns 2.190ns 1.208ns 1.038ns } { 0.000ns 0.974ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50M DATA_Compas\[8\] DATA_Compas\[8\]~reg0 11.737 ns register " "Info: tco from clock \"CLK_50M\" to destination pin \"DATA_Compas\[8\]\" through register \"DATA_Compas\[8\]~reg0\" is 11.737 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M source 6.734 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50M\" to source register is 6.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLK_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(0.787 ns) 3.951 ns diviseur1ms:U0_div1000\|clk_Oo 2 REG LCFF_X24_Y35_N3 2 " "Info: 2: + IC(2.190 ns) + CELL(0.787 ns) = 3.951 ns; Loc. = LCFF_X24_Y35_N3; Fanout = 2; REG Node = 'diviseur1ms:U0_div1000\|clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.977 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo } "NODE_NAME" } } { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.000 ns) 5.159 ns diviseur1ms:U0_div1000\|clk_Oo~clkctrl 3 COMB CLKCTRL_G10 18 " "Info: 3: + IC(1.208 ns) + CELL(0.000 ns) = 5.159 ns; Loc. = CLKCTRL_G10; Fanout = 18; COMB Node = 'diviseur1ms:U0_div1000\|clk_Oo~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl } "NODE_NAME" } } { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 6.734 ns DATA_Compas\[8\]~reg0 4 REG LCFF_X59_Y1_N31 1 " "Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 6.734 ns; Loc. = LCFF_X59_Y1_N31; Fanout = 1; REG Node = 'DATA_Compas\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { diviseur1ms:U0_div1000|clk_Oo~clkctrl DATA_Compas[8]~reg0 } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 34.13 % ) " "Info: Total cell delay = 2.298 ns ( 34.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.436 ns ( 65.87 % ) " "Info: Total interconnect delay = 4.436 ns ( 65.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl DATA_Compas[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { CLK_50M {} CLK_50M~combout {} diviseur1ms:U0_div1000|clk_Oo {} diviseur1ms:U0_div1000|clk_Oo~clkctrl {} DATA_Compas[8]~reg0 {} } { 0.000ns 0.000ns 2.190ns 1.208ns 1.038ns } { 0.000ns 0.974ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.753 ns + Longest register pin " "Info: + Longest register to pin delay is 4.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA_Compas\[8\]~reg0 1 REG LCFF_X59_Y1_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y1_N31; Fanout = 1; REG Node = 'DATA_Compas\[8\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_Compas[8]~reg0 } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.295 ns) + CELL(2.458 ns) 4.753 ns DATA_Compas\[8\] 2 PIN PIN_Y12 0 " "Info: 2: + IC(2.295 ns) + CELL(2.458 ns) = 4.753 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'DATA_Compas\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.753 ns" { DATA_Compas[8]~reg0 DATA_Compas[8] } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.458 ns ( 51.71 % ) " "Info: Total cell delay = 2.458 ns ( 51.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.295 ns ( 48.29 % ) " "Info: Total interconnect delay = 2.295 ns ( 48.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.753 ns" { DATA_Compas[8]~reg0 DATA_Compas[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.753 ns" { DATA_Compas[8]~reg0 {} DATA_Compas[8] {} } { 0.000ns 2.295ns } { 0.000ns 2.458ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl DATA_Compas[8]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { CLK_50M {} CLK_50M~combout {} diviseur1ms:U0_div1000|clk_Oo {} diviseur1ms:U0_div1000|clk_Oo~clkctrl {} DATA_Compas[8]~reg0 {} } { 0.000ns 0.000ns 2.190ns 1.208ns 1.038ns } { 0.000ns 0.974ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.753 ns" { DATA_Compas[8]~reg0 DATA_Compas[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.753 ns" { DATA_Compas[8]~reg0 {} DATA_Compas[8] {} } { 0.000ns 2.295ns } { 0.000ns 2.458ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "continu DATA_VALID 11.196 ns Longest " "Info: Longest tpd from source pin \"continu\" to destination pin \"DATA_VALID\" is 11.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.802 ns) 0.802 ns continu 1 PIN PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.802 ns) = 0.802 ns; Loc. = PIN_U4; Fanout = 1; PIN Node = 'continu'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { continu } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.068 ns) + CELL(0.438 ns) 7.308 ns DATA_VALID~0 2 COMB LCCOMB_X56_Y13_N16 1 " "Info: 2: + IC(6.068 ns) + CELL(0.438 ns) = 7.308 ns; Loc. = LCCOMB_X56_Y13_N16; Fanout = 1; COMB Node = 'DATA_VALID~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.506 ns" { continu DATA_VALID~0 } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(2.556 ns) 11.196 ns DATA_VALID 3 PIN PIN_V23 0 " "Info: 3: + IC(1.332 ns) + CELL(2.556 ns) = 11.196 ns; Loc. = PIN_V23; Fanout = 0; PIN Node = 'DATA_VALID'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.888 ns" { DATA_VALID~0 DATA_VALID } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.796 ns ( 33.90 % ) " "Info: Total cell delay = 3.796 ns ( 33.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 66.10 % ) " "Info: Total interconnect delay = 7.400 ns ( 66.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.196 ns" { continu DATA_VALID~0 DATA_VALID } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.196 ns" { continu {} continu~combout {} DATA_VALID~0 {} DATA_VALID {} } { 0.000ns 0.000ns 6.068ns 1.332ns } { 0.000ns 0.802ns 0.438ns 2.556ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cptHigth\[0\] IN_PWM_COMPAS CLK_50M 0.256 ns register " "Info: th for register \"cptHigth\[0\]\" (data pin = \"IN_PWM_COMPAS\", clock pin = \"CLK_50M\") is 0.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50M destination 6.734 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50M\" to destination register is 6.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CLK_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(0.787 ns) 3.951 ns diviseur1ms:U0_div1000\|clk_Oo 2 REG LCFF_X24_Y35_N3 2 " "Info: 2: + IC(2.190 ns) + CELL(0.787 ns) = 3.951 ns; Loc. = LCFF_X24_Y35_N3; Fanout = 2; REG Node = 'diviseur1ms:U0_div1000\|clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.977 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo } "NODE_NAME" } } { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.000 ns) 5.159 ns diviseur1ms:U0_div1000\|clk_Oo~clkctrl 3 COMB CLKCTRL_G10 18 " "Info: 3: + IC(1.208 ns) + CELL(0.000 ns) = 5.159 ns; Loc. = CLKCTRL_G10; Fanout = 18; COMB Node = 'diviseur1ms:U0_div1000\|clk_Oo~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl } "NODE_NAME" } } { "diviseur1ms.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/diviseur1ms.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 6.734 ns cptHigth\[0\] 4 REG LCFF_X59_Y1_N9 3 " "Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 6.734 ns; Loc. = LCFF_X59_Y1_N9; Fanout = 3; REG Node = 'cptHigth\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { diviseur1ms:U0_div1000|clk_Oo~clkctrl cptHigth[0] } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 34.13 % ) " "Info: Total cell delay = 2.298 ns ( 34.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.436 ns ( 65.87 % ) " "Info: Total interconnect delay = 4.436 ns ( 65.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { CLK_50M {} CLK_50M~combout {} diviseur1ms:U0_div1000|clk_Oo {} diviseur1ms:U0_div1000|clk_Oo~clkctrl {} cptHigth[0] {} } { 0.000ns 0.000ns 2.190ns 1.208ns 1.038ns } { 0.000ns 0.974ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.744 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns IN_PWM_COMPAS 1 PIN PIN_W23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_W23; Fanout = 18; PIN Node = 'IN_PWM_COMPAS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_PWM_COMPAS } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.422 ns) + CELL(0.510 ns) 6.744 ns cptHigth\[0\] 2 REG LCFF_X59_Y1_N9 3 " "Info: 2: + IC(5.422 ns) + CELL(0.510 ns) = 6.744 ns; Loc. = LCFF_X59_Y1_N9; Fanout = 3; REG Node = 'cptHigth\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { IN_PWM_COMPAS cptHigth[0] } "NODE_NAME" } } { "Boussole.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Boussole/Boussole.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.322 ns ( 19.60 % ) " "Info: Total cell delay = 1.322 ns ( 19.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.422 ns ( 80.40 % ) " "Info: Total interconnect delay = 5.422 ns ( 80.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.744 ns" { IN_PWM_COMPAS cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.744 ns" { IN_PWM_COMPAS {} IN_PWM_COMPAS~combout {} cptHigth[0] {} } { 0.000ns 0.000ns 5.422ns } { 0.000ns 0.812ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { CLK_50M diviseur1ms:U0_div1000|clk_Oo diviseur1ms:U0_div1000|clk_Oo~clkctrl cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { CLK_50M {} CLK_50M~combout {} diviseur1ms:U0_div1000|clk_Oo {} diviseur1ms:U0_div1000|clk_Oo~clkctrl {} cptHigth[0] {} } { 0.000ns 0.000ns 2.190ns 1.208ns 1.038ns } { 0.000ns 0.974ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.744 ns" { IN_PWM_COMPAS cptHigth[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.744 ns" { IN_PWM_COMPAS {} IN_PWM_COMPAS~combout {} cptHigth[0] {} } { 0.000ns 0.000ns 5.422ns } { 0.000ns 0.812ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 10:54:53 2020 " "Info: Processing ended: Thu Sep 17 10:54:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
