
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03LR-SP1
Install: C:\lscc\radiant\3.1\synpbase
OS: Windows 6.2

Hostname: DESKTOP-EQ342IA

Implementation : impl_1

# Written on Wed Mar 23 10:32:52 2022

##### DESIGN INFO #######################################################

Top View:                "lsc_ml_ice40_himax_signdet_top"
Constraint File(s):      "C:\Users\lunar\Desktop\iCE40 UltraPlus Hand Gesture Detection\iCE40 UltraPlus Hand Gesture Detection Design\hand_gesture_RTL\ice40_himax_upduino2_signdet\impl_1\ice40_himax_upduino2_signdet_impl_1_cpe.ldc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 1 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                              Ending                                                |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                System                                                |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                                lsc_ml_ice40_himax_signdet_top|clk_inferred_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                                lsc_ml_ice40_himax_signdet_top|cam_pclk               |     1000.000         |     No paths         |     No paths         |     No paths                         
lsc_ml_ice40_himax_signdet_top|clk_inferred_clock     System                                                |     1000.000         |     No paths         |     No paths         |     No paths                         
lsc_ml_ice40_himax_signdet_top|clk_inferred_clock     lsc_ml_ice40_himax_signdet_top|clk_inferred_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
lsc_ml_ice40_himax_signdet_top|clk_inferred_clock     lsc_ml_ice40_himax_signdet_top|cam_pclk               |     Diff grp         |     No paths         |     No paths         |     No paths                         
lsc_ml_ice40_himax_signdet_top|cam_pclk               System                                                |     1000.000         |     No paths         |     No paths         |     No paths                         
lsc_ml_ice40_himax_signdet_top|cam_pclk               lsc_ml_ice40_himax_signdet_top|clk_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
lsc_ml_ice40_himax_signdet_top|cam_pclk               lsc_ml_ice40_himax_signdet_top|cam_pclk               |     1000.000         |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:BLUn
p:GRNn
p:REDn
p:cam_data[0]
p:cam_data[1]
p:cam_data[2]
p:cam_data[3]
p:cam_hsync
p:cam_mclk
p:cam_scl
p:cam_sda (bidir end point)
p:cam_sda (bidir start point)
p:cam_trig
p:cam_vsync
p:debug_scl
p:debug_sda
p:lcd_resetn
p:lcd_spi_clk
p:lcd_spi_css
p:lcd_spi_gpo
p:lcd_spi_mosi
p:oled[0]
p:oled[1]
p:oled[2]
p:oled[3]
p:oled[4]
p:oled[5]
p:spi_clk (bidir end point)
p:spi_clk (bidir start point)
p:spi_css
p:spi_miso (bidir end point)
p:spi_miso (bidir start point)
p:spi_mosi
p:standby
p:strobe


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
