static void s5pc100_ide_cfg_gpios(unsigned int base, unsigned int nr)\r\n{\r\ns3c_gpio_cfgrange_nopull(base, nr, S3C_GPIO_SFN(4));\r\nfor (; nr > 0; nr--, base++)\r\ns5p_gpio_set_drvstr(base, S5P_GPIO_DRVSTR_LV4);\r\n}\r\nvoid s5pc100_ide_setup_gpio(void)\r\n{\r\nu32 reg;\r\nreg = readl(S5PC100_MEM_SYS_CFG) & (~0x3f);\r\nwritel(reg | MEM_SYS_CFG_EBI_FIX_PRI_CFCON, S5PC100_MEM_SYS_CFG);\r\ns5pc100_ide_cfg_gpios(S5PC100_GPJ0(0), 8);\r\ns5pc100_ide_cfg_gpios(S5PC100_GPJ2(0), 8);\r\ns5pc100_ide_cfg_gpios(S5PC100_GPJ3(0), 8);\r\ns5pc100_ide_cfg_gpios(S5PC100_GPJ4(0), 4);\r\ns3c_gpio_cfgpin_range(S5PC100_GPK0(6), 2, S3C_GPIO_SFN(0));\r\ns3c_gpio_cfgrange_nopull(S5PC100_GPK1(6), 8, S3C_GPIO_SFN(2));\r\ns3c_gpio_cfgpin(S5PC100_GPK3(5), S3C_GPIO_SFN(2));\r\ns3c_gpio_setpull(S5PC100_GPK3(5), S3C_GPIO_PULL_NONE);\r\n}
