Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr  8 19:21:13 2025
| Host         : DESKTOP-34C1KEP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file up_level_timing_summary_routed.rpt -pb up_level_timing_summary_routed.pb -rpx up_level_timing_summary_routed.rpx -warn_on_violation
| Design       : up_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
TIMING-18  Warning           Missing input or output delay   40          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (17)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: divide_clk/divided_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sort/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sort/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sort/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sort/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.751        0.000                      0                  681        0.150        0.000                      0                  681        4.500        0.000                       0                   360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_PIN  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_PIN         2.751        0.000                      0                  681        0.150        0.000                      0                  681        4.500        0.000                       0                   360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_PIN                 
(none)                      sys_clk_PIN   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_PIN
  To Clock:  sys_clk_PIN

Setup :            0  Failing Endpoints,  Worst Slack        2.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 sort/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_PIN rise@10.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 2.118ns (29.419%)  route 5.082ns (70.581%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.724     5.327    sort/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  sort/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  sort/j_reg[1]/Q
                         net (fo=147, routed)         2.227     8.009    sort/j[1]
    SLICE_X6Y81          LUT6 (Prop_lut6_I2_O)        0.124     8.133 f  sort/arr[1][4]_i_4/O
                         net (fo=1, routed)           0.807     8.941    sort/arr[1][4]_i_4_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.124     9.064 r  sort/arr[1][4]_i_2/O
                         net (fo=3, routed)           0.698     9.763    sort/arr[1][4]_i_2_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     9.887 r  sort/tmp20_carry_i_6/O
                         net (fo=1, routed)           0.000     9.887    sort/tmp20_carry_i_6_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.285 r  sort/tmp20_carry/CO[3]
                         net (fo=1, routed)           0.000    10.285    sort/tmp20_carry_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.556 f  sort/tmp20_carry__0/CO[0]
                         net (fo=1, routed)           0.462    11.018    sort/tmp20
    SLICE_X5Y87          LUT5 (Prop_lut5_I1_O)        0.373    11.391 r  sort/FSM_onehot_state[15]_i_6/O
                         net (fo=1, routed)           0.438    11.829    sort/FSM_onehot_state[15]_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.124    11.953 r  sort/FSM_onehot_state[15]_i_2/O
                         net (fo=2, routed)           0.450    12.402    sort/FSM_onehot_state[15]_i_2_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.124    12.526 r  sort/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000    12.526    sort/FSM_onehot_state[12]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  sort/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.602    15.025    sort/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  sort/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.029    15.277    sort/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 sort/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/FSM_onehot_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_PIN rise@10.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 2.118ns (29.431%)  route 5.079ns (70.569%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.724     5.327    sort/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  sort/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  sort/j_reg[1]/Q
                         net (fo=147, routed)         2.227     8.009    sort/j[1]
    SLICE_X6Y81          LUT6 (Prop_lut6_I2_O)        0.124     8.133 f  sort/arr[1][4]_i_4/O
                         net (fo=1, routed)           0.807     8.941    sort/arr[1][4]_i_4_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.124     9.064 r  sort/arr[1][4]_i_2/O
                         net (fo=3, routed)           0.698     9.763    sort/arr[1][4]_i_2_n_0
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.124     9.887 r  sort/tmp20_carry_i_6/O
                         net (fo=1, routed)           0.000     9.887    sort/tmp20_carry_i_6_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.285 r  sort/tmp20_carry/CO[3]
                         net (fo=1, routed)           0.000    10.285    sort/tmp20_carry_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.556 f  sort/tmp20_carry__0/CO[0]
                         net (fo=1, routed)           0.462    11.018    sort/tmp20
    SLICE_X5Y87          LUT5 (Prop_lut5_I1_O)        0.373    11.391 r  sort/FSM_onehot_state[15]_i_6/O
                         net (fo=1, routed)           0.438    11.829    sort/FSM_onehot_state[15]_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.124    11.953 r  sort/FSM_onehot_state[15]_i_2/O
                         net (fo=2, routed)           0.447    12.399    sort/FSM_onehot_state[15]_i_2_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.124    12.523 r  sort/FSM_onehot_state[15]_i_1/O
                         net (fo=1, routed)           0.000    12.523    sort/FSM_onehot_state[15]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  sort/FSM_onehot_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.602    15.025    sort/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  sort/FSM_onehot_state_reg[15]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.031    15.279    sort/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -12.523    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 sort/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_PIN rise@10.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.279ns (20.851%)  route 4.855ns (79.149%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.724     5.327    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  sort/FSM_onehot_state_reg[7]/Q
                         net (fo=9, routed)           1.044     6.826    sort/FSM_onehot_state_reg_n_0_[7]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124     6.950 r  sort/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.488     7.438    sort/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.119     7.557 r  sort/LED_OBUF[2]_inst_i_1/O
                         net (fo=38, routed)          1.242     8.799    sort/LED_OBUF[2]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.332     9.131 f  sort/arr[1][15]_i_3/O
                         net (fo=16, routed)          0.634     9.765    sort/arr[1][15]_i_3_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124     9.889 r  sort/arr[5][15]_i_2/O
                         net (fo=1, routed)           0.433    10.322    sort/arr[5][15]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124    10.446 r  sort/arr[5][15]_i_1/O
                         net (fo=16, routed)          1.015    11.461    sort/arr[5][15]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  sort/arr_reg[5][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.514    14.937    sort/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  sort/arr_reg[5][0]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y81          FDRE (Setup_fdre_C_CE)      -0.169    14.991    sort/arr_reg[5][0]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 sort/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_PIN rise@10.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.279ns (20.851%)  route 4.855ns (79.149%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.724     5.327    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  sort/FSM_onehot_state_reg[7]/Q
                         net (fo=9, routed)           1.044     6.826    sort/FSM_onehot_state_reg_n_0_[7]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124     6.950 r  sort/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.488     7.438    sort/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.119     7.557 r  sort/LED_OBUF[2]_inst_i_1/O
                         net (fo=38, routed)          1.242     8.799    sort/LED_OBUF[2]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.332     9.131 f  sort/arr[1][15]_i_3/O
                         net (fo=16, routed)          0.634     9.765    sort/arr[1][15]_i_3_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124     9.889 r  sort/arr[5][15]_i_2/O
                         net (fo=1, routed)           0.433    10.322    sort/arr[5][15]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124    10.446 r  sort/arr[5][15]_i_1/O
                         net (fo=16, routed)          1.015    11.461    sort/arr[5][15]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  sort/arr_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.514    14.937    sort/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  sort/arr_reg[5][4]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y81          FDRE (Setup_fdre_C_CE)      -0.169    14.991    sort/arr_reg[5][4]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 sort/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_PIN rise@10.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 1.155ns (19.009%)  route 4.921ns (80.991%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.724     5.327    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  sort/FSM_onehot_state_reg[7]/Q
                         net (fo=9, routed)           1.044     6.826    sort/FSM_onehot_state_reg_n_0_[7]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124     6.950 r  sort/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.488     7.438    sort/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.119     7.557 r  sort/LED_OBUF[2]_inst_i_1/O
                         net (fo=38, routed)          1.242     8.799    sort/LED_OBUF[2]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.332     9.131 f  sort/arr[1][15]_i_3/O
                         net (fo=16, routed)          1.251    10.382    sort/arr[1][15]_i_3_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I1_O)        0.124    10.506 r  sort/arr[0][15]_i_1/O
                         net (fo=16, routed)          0.896    11.403    sort/arr[0][15]_i_1_n_0
    SLICE_X9Y82          FDRE                                         r  sort/arr_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.516    14.939    sort/clk_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  sort/arr_reg[0][0]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.205    14.957    sort/arr_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 sort/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_PIN rise@10.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 1.155ns (19.009%)  route 4.921ns (80.991%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.724     5.327    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  sort/FSM_onehot_state_reg[7]/Q
                         net (fo=9, routed)           1.044     6.826    sort/FSM_onehot_state_reg_n_0_[7]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124     6.950 r  sort/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.488     7.438    sort/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.119     7.557 r  sort/LED_OBUF[2]_inst_i_1/O
                         net (fo=38, routed)          1.242     8.799    sort/LED_OBUF[2]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.332     9.131 f  sort/arr[1][15]_i_3/O
                         net (fo=16, routed)          1.251    10.382    sort/arr[1][15]_i_3_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I1_O)        0.124    10.506 r  sort/arr[0][15]_i_1/O
                         net (fo=16, routed)          0.896    11.403    sort/arr[0][15]_i_1_n_0
    SLICE_X9Y82          FDRE                                         r  sort/arr_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.516    14.939    sort/clk_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  sort/arr_reg[0][2]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.205    14.957    sort/arr_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 sort/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_PIN rise@10.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 1.155ns (19.009%)  route 4.921ns (80.991%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.724     5.327    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  sort/FSM_onehot_state_reg[7]/Q
                         net (fo=9, routed)           1.044     6.826    sort/FSM_onehot_state_reg_n_0_[7]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124     6.950 r  sort/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.488     7.438    sort/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.119     7.557 r  sort/LED_OBUF[2]_inst_i_1/O
                         net (fo=38, routed)          1.242     8.799    sort/LED_OBUF[2]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.332     9.131 f  sort/arr[1][15]_i_3/O
                         net (fo=16, routed)          1.251    10.382    sort/arr[1][15]_i_3_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I1_O)        0.124    10.506 r  sort/arr[0][15]_i_1/O
                         net (fo=16, routed)          0.896    11.403    sort/arr[0][15]_i_1_n_0
    SLICE_X9Y82          FDRE                                         r  sort/arr_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.516    14.939    sort/clk_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  sort/arr_reg[0][4]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.205    14.957    sort/arr_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 sort/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_PIN rise@10.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.279ns (21.004%)  route 4.810ns (78.996%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.724     5.327    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  sort/FSM_onehot_state_reg[7]/Q
                         net (fo=9, routed)           1.044     6.826    sort/FSM_onehot_state_reg_n_0_[7]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124     6.950 r  sort/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.488     7.438    sort/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.119     7.557 r  sort/LED_OBUF[2]_inst_i_1/O
                         net (fo=38, routed)          1.242     8.799    sort/LED_OBUF[2]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.332     9.131 f  sort/arr[1][15]_i_3/O
                         net (fo=16, routed)          0.634     9.765    sort/arr[1][15]_i_3_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124     9.889 r  sort/arr[5][15]_i_2/O
                         net (fo=1, routed)           0.433    10.322    sort/arr[5][15]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124    10.446 r  sort/arr[5][15]_i_1/O
                         net (fo=16, routed)          0.970    11.416    sort/arr[5][15]_i_1_n_0
    SLICE_X8Y85          FDRE                                         r  sort/arr_reg[5][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.519    14.942    sort/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  sort/arr_reg[5][12]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X8Y85          FDRE (Setup_fdre_C_CE)      -0.169    14.996    sort/arr_reg[5][12]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 sort/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_PIN rise@10.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.279ns (21.004%)  route 4.810ns (78.996%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.724     5.327    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  sort/FSM_onehot_state_reg[7]/Q
                         net (fo=9, routed)           1.044     6.826    sort/FSM_onehot_state_reg_n_0_[7]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124     6.950 r  sort/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.488     7.438    sort/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.119     7.557 r  sort/LED_OBUF[2]_inst_i_1/O
                         net (fo=38, routed)          1.242     8.799    sort/LED_OBUF[2]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.332     9.131 f  sort/arr[1][15]_i_3/O
                         net (fo=16, routed)          0.634     9.765    sort/arr[1][15]_i_3_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124     9.889 r  sort/arr[5][15]_i_2/O
                         net (fo=1, routed)           0.433    10.322    sort/arr[5][15]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124    10.446 r  sort/arr[5][15]_i_1/O
                         net (fo=16, routed)          0.970    11.416    sort/arr[5][15]_i_1_n_0
    SLICE_X8Y85          FDRE                                         r  sort/arr_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.519    14.942    sort/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  sort/arr_reg[5][2]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X8Y85          FDRE (Setup_fdre_C_CE)      -0.169    14.996    sort/arr_reg[5][2]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 sort/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_PIN rise@10.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.279ns (21.004%)  route 4.810ns (78.996%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.724     5.327    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  sort/FSM_onehot_state_reg[7]/Q
                         net (fo=9, routed)           1.044     6.826    sort/FSM_onehot_state_reg_n_0_[7]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124     6.950 r  sort/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.488     7.438    sort/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.119     7.557 r  sort/LED_OBUF[2]_inst_i_1/O
                         net (fo=38, routed)          1.242     8.799    sort/LED_OBUF[2]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.332     9.131 f  sort/arr[1][15]_i_3/O
                         net (fo=16, routed)          0.634     9.765    sort/arr[1][15]_i_3_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I3_O)        0.124     9.889 r  sort/arr[5][15]_i_2/O
                         net (fo=1, routed)           0.433    10.322    sort/arr[5][15]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124    10.446 r  sort/arr[5][15]_i_1/O
                         net (fo=16, routed)          0.970    11.416    sort/arr[5][15]_i_1_n_0
    SLICE_X8Y85          FDRE                                         r  sort/arr_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.519    14.942    sort/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  sort/arr_reg[5][6]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X8Y85          FDRE (Setup_fdre_C_CE)      -0.169    14.996    sort/arr_reg[5][6]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -11.416    
  -------------------------------------------------------------------
                         slack                                  3.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 btn_c_debouncer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_c_debouncer/OUT_SIGNAL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_PIN rise@0.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.603     1.522    btn_c_debouncer/clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  btn_c_debouncer/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  btn_c_debouncer/counter_reg[4]/Q
                         net (fo=2, routed)           0.069     1.732    btn_c_debouncer/counter_reg[4]
    SLICE_X4Y94          LUT5 (Prop_lut5_I3_O)        0.045     1.777 r  btn_c_debouncer/OUT_SIGNAL_i_1/O
                         net (fo=1, routed)           0.000     1.777    btn_c_debouncer/OUT_SIGNAL_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  btn_c_debouncer/OUT_SIGNAL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.874     2.039    btn_c_debouncer/clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  btn_c_debouncer/OUT_SIGNAL_reg/C
                         clock pessimism             -0.503     1.535    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.092     1.627    btn_c_debouncer/OUT_SIGNAL_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sort/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[15][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_PIN rise@0.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.811%)  route 0.105ns (36.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.600     1.519    sort/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  sort/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sort/x_reg[9]/Q
                         net (fo=3, routed)           0.105     1.766    sort/x_reg_n_0_[9]
    SLICE_X2Y83          LUT5 (Prop_lut5_I2_O)        0.045     1.811 r  sort/arr[1][9]_i_1/O
                         net (fo=16, routed)          0.000     1.811    sort/arr[1][9]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  sort/arr_reg[15][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.870     2.035    sort/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  sort/arr_reg[15][9]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.653    sort/arr_reg[15][9]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sort/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[10][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_PIN rise@0.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.597     1.516    sort/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  sort/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  sort/x_reg[7]/Q
                         net (fo=3, routed)           0.115     1.772    sort/x_reg_n_0_[7]
    SLICE_X3Y82          LUT5 (Prop_lut5_I2_O)        0.045     1.817 r  sort/arr[1][7]_i_1/O
                         net (fo=16, routed)          0.000     1.817    sort/arr[1][7]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  sort/arr_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.869     2.034    sort/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  sort/arr_reg[10][7]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.092     1.623    sort/arr_reg[10][7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sort/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_PIN rise@0.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.567%)  route 0.161ns (46.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.604     1.523    sort/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  sort/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sort/FSM_onehot_state_reg[3]/Q
                         net (fo=6, routed)           0.161     1.826    sort/FSM_onehot_state_reg_n_0_[3]
    SLICE_X2Y94          LUT6 (Prop_lut6_I2_O)        0.045     1.871 r  sort/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.871    sort/FSM_onehot_state[4]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  sort/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.877     2.042    sort/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  sort/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.121     1.660    sort/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sort/reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_PIN rise@0.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.603     1.522    sort/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  sort/reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  sort/reg_in_reg[1]/Q
                         net (fo=3, routed)           0.120     1.806    sort/reg_in_reg_n_0_[1]
    SLICE_X2Y91          FDRE                                         r  sort/n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.876     2.041    sort/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  sort/n_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.052     1.590    sort/n_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sort/arr_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_PIN rise@0.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.267ns (72.116%)  route 0.103ns (27.884%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.571     1.490    sort/clk_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  sort/arr_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  sort/arr_reg[8][2]/Q
                         net (fo=3, routed)           0.103     1.735    sort/arr_reg[8]_5[2]
    SLICE_X10Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  sort/x[2]_i_6/O
                         net (fo=1, routed)           0.000     1.780    sort/x[2]_i_6_n_0
    SLICE_X10Y84         MUXF7 (Prop_muxf7_I0_O)      0.062     1.842 r  sort/x_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     1.842    sort/x_reg[2]_i_3_n_0
    SLICE_X10Y84         MUXF8 (Prop_muxf8_I1_O)      0.019     1.861 r  sort/x_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    sort/arr__0[2]
    SLICE_X10Y84         FDRE                                         r  sort/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.840     2.005    sort/clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  sort/x_reg[2]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.134     1.637    sort/x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sort/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_PIN rise@0.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.860%)  route 0.147ns (44.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.604     1.523    sort/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  sort/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sort/i_reg[1]/Q
                         net (fo=83, routed)          0.147     1.811    sort/i_reg_n_0_[1]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  sort/i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.856    sort/next_i[2]
    SLICE_X3Y93          FDRE                                         r  sort/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.877     2.042    sort/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  sort/i_reg[2]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.091     1.630    sort/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sort/arr_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_PIN rise@0.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.283ns (81.777%)  route 0.063ns (18.223%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.598     1.517    sort/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  sort/arr_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sort/arr_reg[6][3]/Q
                         net (fo=3, routed)           0.063     1.721    sort/arr_reg[6]_3[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.766 r  sort/x[3]_i_5/O
                         net (fo=1, routed)           0.000     1.766    sort/x[3]_i_5_n_0
    SLICE_X5Y83          MUXF7 (Prop_muxf7_I1_O)      0.074     1.840 r  sort/x_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.840    sort/x_reg[3]_i_2_n_0
    SLICE_X5Y83          MUXF8 (Prop_muxf8_I0_O)      0.023     1.863 r  sort/x_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.863    sort/arr__0[3]
    SLICE_X5Y83          FDRE                                         r  sort/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.867     2.032    sort/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  sort/x_reg[3]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.105     1.635    sort/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 sort/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/j_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_PIN rise@0.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.081%)  route 0.171ns (47.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.604     1.523    sort/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  sort/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sort/FSM_onehot_state_reg[14]/Q
                         net (fo=10, routed)          0.171     1.835    sort/FSM_onehot_state_reg_n_0_[14]
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  sort/j[3]_i_2/O
                         net (fo=1, routed)           0.000     1.880    sort/next_j[3]
    SLICE_X5Y93          FDRE                                         r  sort/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.874     2.039    sort/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  sort/j_reg[3]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.092     1.651    sort/j_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_PIN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_PIN rise@0.000ns - sys_clk_PIN rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.603     1.522    btn_c_debouncer/clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/Q
                         net (fo=1, routed)           0.119     1.770    btn_c_debouncer/IN_SIGNAL_SYNCRON[0]
    SLICE_X4Y94          FDRE                                         r  btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.874     2.039    btn_c_debouncer/clk_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.017     1.539    btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_PIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     CLOK_ENABLE_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     btn_c_debouncer/OUT_SIGNAL_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     btn_c_debouncer/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     btn_c_debouncer/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     btn_c_debouncer/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     btn_c_debouncer/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     btn_c_debouncer/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     CLOK_ENABLE_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     CLOK_ENABLE_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     btn_c_debouncer/OUT_SIGNAL_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     btn_c_debouncer/OUT_SIGNAL_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     btn_c_debouncer/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     btn_c_debouncer/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     CLOK_ENABLE_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     CLOK_ENABLE_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     btn_c_debouncer/OUT_SIGNAL_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     btn_c_debouncer/OUT_SIGNAL_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     btn_c_debouncer/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     btn_c_debouncer/counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.373ns  (logic 4.484ns (47.839%)  route 4.889ns (52.161%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segments/digit_counter_reg[0]/Q
                         net (fo=11, routed)          0.902     1.358    sort/SEG[1][0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     1.482 r  sort/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.114     2.596    sort/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.119     2.715 r  sort/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.874     5.588    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785     9.373 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.373    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.194ns  (logic 4.450ns (48.404%)  route 4.744ns (51.596%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segments/digit_counter_reg[0]/Q
                         net (fo=11, routed)          0.902     1.358    sort/SEG[1][0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     1.482 r  sort/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.110     2.592    sort/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.118     2.710 r  sort/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.732     5.442    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     9.194 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.194    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.052ns  (logic 4.259ns (47.053%)  route 4.793ns (52.947%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segments/digit_counter_reg[0]/Q
                         net (fo=11, routed)          0.902     1.358    sort/SEG[1][0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     1.482 r  sort/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.110     2.592    sort/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.124     2.716 r  sort/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.781     5.497    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.052 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.052    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.772ns  (logic 4.238ns (48.305%)  route 4.535ns (51.695%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segments/digit_counter_reg[0]/Q
                         net (fo=11, routed)          0.902     1.358    sort/SEG[1][0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     1.482 r  sort/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.505     2.987    sort/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.124     3.111 r  sort/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.128     5.239    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.772 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.772    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.636ns  (logic 4.265ns (49.381%)  route 4.372ns (50.619%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segments/digit_counter_reg[0]/Q
                         net (fo=11, routed)          0.902     1.358    sort/SEG[1][0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     1.482 r  sort/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.114     2.596    sort/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.124     2.720 r  sort/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.356     5.076    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.636 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.636    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.169ns  (logic 4.290ns (52.518%)  route 3.879ns (47.482%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  segments/digit_counter_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segments/digit_counter_reg[2]/Q
                         net (fo=12, routed)          0.963     1.382    segments/Q[2]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.297     1.679 r  segments/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.916     4.595    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.169 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.169    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.032ns  (logic 4.469ns (55.647%)  route 3.562ns (44.353%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segments/digit_counter_reg[0]/Q
                         net (fo=11, routed)          0.902     1.358    sort/SEG[1][0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     1.482 r  sort/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.785     2.267    sort/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I4_O)        0.150     2.417 r  sort/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.875     4.292    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739     8.032 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.032    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.990ns  (logic 4.197ns (52.528%)  route 3.793ns (47.472%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segments/digit_counter_reg[0]/Q
                         net (fo=11, routed)          0.902     1.358    sort/SEG[1][0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I4_O)        0.124     1.482 f  sort/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.785     2.267    sort/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I4_O)        0.124     2.391 r  sort/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.106     4.497    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.990 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.990    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.502ns (57.354%)  route 3.348ns (42.646%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  segments/digit_counter_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segments/digit_counter_reg[2]/Q
                         net (fo=12, routed)          0.963     1.382    segments/Q[2]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.323     1.705 r  segments/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.384     4.090    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760     7.850 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.850    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.723ns  (logic 4.480ns (58.001%)  route 3.244ns (41.999%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  segments/digit_counter_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segments/digit_counter_reg[2]/Q
                         net (fo=12, routed)          0.974     1.393    segments/Q[2]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.323     1.716 r  segments/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.269     3.986    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     7.723 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.723    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments/digit_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.674%)  route 0.213ns (53.326%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  segments/digit_counter_reg[0]/Q
                         net (fo=11, routed)          0.213     0.354    segments/Q[0]
    SLICE_X3Y85          LUT1 (Prop_lut1_I0_O)        0.045     0.399 r  segments/digit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    segments/p_0_in[0]
    SLICE_X3Y85          FDRE                                         r  segments/digit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments/digit_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.184ns (42.064%)  route 0.253ns (57.936%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  segments/digit_counter_reg[1]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segments/digit_counter_reg[1]/Q
                         net (fo=10, routed)          0.253     0.394    segments/Q[1]
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.043     0.437 r  segments/digit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.437    segments/digit_counter[2]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  segments/digit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments/digit_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.186ns (42.327%)  route 0.253ns (57.673%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  segments/digit_counter_reg[1]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segments/digit_counter_reg[1]/Q
                         net (fo=10, routed)          0.253     0.394    segments/Q[1]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.045     0.439 r  segments/digit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.439    segments/p_0_in[1]
    SLICE_X0Y86          FDRE                                         r  segments/digit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.420ns (65.278%)  route 0.755ns (34.722%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  segments/digit_counter_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  segments/digit_counter_reg[2]/Q
                         net (fo=12, routed)          0.231     0.359    sort/SEG[1][2]
    SLICE_X1Y85          LUT5 (Prop_lut5_I1_O)        0.098     0.457 r  sort/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.525     0.981    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.176 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.176    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.523ns (69.877%)  route 0.657ns (30.123%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  segments/digit_counter_reg[2]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  segments/digit_counter_reg[2]/Q
                         net (fo=12, routed)          0.231     0.359    sort/SEG[1][2]
    SLICE_X1Y85          LUT5 (Prop_lut5_I1_O)        0.095     0.454 r  sort/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.426     0.880    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.300     2.180 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.180    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.422ns (64.317%)  route 0.789ns (35.683%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  segments/digit_counter_reg[0]/Q
                         net (fo=11, routed)          0.214     0.355    segments/Q[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.045     0.400 r  segments/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.575     0.975    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.212 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.212    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/err_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.429ns (64.035%)  route 0.803ns (35.965%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  sort/err_reg[0]/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sort/err_reg[0]/Q
                         net (fo=7, routed)           0.803     0.961    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.231 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.231    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/err_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.427ns (63.794%)  route 0.810ns (36.206%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  sort/err_reg[1]/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sort/err_reg[1]/Q
                         net (fo=7, routed)           0.810     0.968    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     2.238 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.238    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.487ns (64.964%)  route 0.802ns (35.036%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segments/digit_counter_reg[0]/Q
                         net (fo=11, routed)          0.214     0.355    segments/Q[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I2_O)        0.048     0.403 r  segments/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.588     0.991    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     2.289 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.289    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.510ns (64.627%)  route 0.826ns (35.373%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  segments/digit_counter_reg[0]/Q
                         net (fo=11, routed)          0.215     0.356    segments/Q[0]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.049     0.405 r  segments/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.611     1.016    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     2.336 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.336    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_PIN
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sort/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.797ns  (logic 4.652ns (47.486%)  route 5.145ns (52.514%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.719     5.322    sort/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  sort/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  sort/out_reg[6]/Q
                         net (fo=2, routed)           0.969     6.710    sort/arr_val[6]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.296     7.006 r  sort/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.302     8.308    sort/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I2_O)        0.152     8.460 r  sort/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.874    11.333    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    15.118 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.118    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.620ns  (logic 4.619ns (48.018%)  route 5.001ns (51.982%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.719     5.322    sort/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  sort/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  sort/out_reg[6]/Q
                         net (fo=2, routed)           0.969     6.710    sort/arr_val[6]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.296     7.006 r  sort/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.300     8.305    sort/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I2_O)        0.152     8.457 r  sort/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.732    11.189    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    14.942 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.942    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.444ns  (logic 4.394ns (46.530%)  route 5.050ns (53.470%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.719     5.322    sort/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  sort/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  sort/out_reg[6]/Q
                         net (fo=2, routed)           0.969     6.710    sort/arr_val[6]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.296     7.006 r  sort/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.300     8.305    sort/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.429 r  sort/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.781    11.211    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.766 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.766    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.276ns  (logic 4.484ns (48.344%)  route 4.792ns (51.656%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.719     5.322    sort/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  sort/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  sort/out_reg[8]/Q
                         net (fo=2, routed)           1.005     6.746    sort/arr_val[8]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.297     7.043 r  sort/LED_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.495     7.538    sort/LED_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.662 f  sort/LED_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.875     8.537    sort/LED_OBUF[0]_inst_i_3_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.661 r  sort/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.416    11.077    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    14.598 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.598    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.027ns  (logic 4.400ns (48.740%)  route 4.627ns (51.260%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.719     5.322    sort/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  sort/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  sort/out_reg[6]/Q
                         net (fo=2, routed)           0.969     6.710    sort/arr_val[6]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.296     7.006 r  sort/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.302     8.308    sort/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.432 r  sort/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.356    10.788    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.349 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.349    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.026ns  (logic 4.376ns (48.479%)  route 4.650ns (51.521%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.719     5.322    sort/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  sort/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  sort/out_reg[4]/Q
                         net (fo=2, routed)           1.017     6.758    sort/arr_val[4]
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.299     7.057 r  sort/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.505     8.562    sort/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.124     8.686 r  sort/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.128    10.814    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.347 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.347    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/err_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.924ns  (logic 1.455ns (16.305%)  route 7.469ns (83.695%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.725     5.328    sort/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  sort/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sort/i_reg[1]/Q
                         net (fo=83, routed)          4.503    10.287    sort/i_reg_n_0_[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I2_O)        0.124    10.411 r  sort/out[9]_i_7/O
                         net (fo=1, routed)           0.000    10.411    sort/out[9]_i_7_n_0
    SLICE_X0Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    10.628 r  sort/out_reg[9]_i_3/O
                         net (fo=1, routed)           0.000    10.628    sort/out_reg[9]_i_3_n_0
    SLICE_X0Y84          MUXF8 (Prop_muxf8_I1_O)      0.094    10.722 r  sort/out_reg[9]_i_1/O
                         net (fo=2, routed)           0.743    11.464    sort/out_reg[9]_i_1_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.316    11.780 r  sort/err_reg[1]_i_8/O
                         net (fo=1, routed)           0.934    12.714    sort/err_reg[1]_i_8_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124    12.838 r  sort/err_reg[1]_i_5/O
                         net (fo=1, routed)           0.959    13.797    sort/err_reg[1]_i_5_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I4_O)        0.124    13.921 r  sort/err_reg[1]_i_1/O
                         net (fo=1, routed)           0.330    14.251    sort/err_reg[1]_i_1_n_0
    SLICE_X0Y89          LDCE                                         r  sort/err_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.471ns (52.026%)  route 4.123ns (47.974%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.722     5.325    sort/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sort/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  sort/out_reg[15]/Q
                         net (fo=2, routed)           1.293     7.074    sort/arr_val[15]
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  sort/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.955     8.153    sort/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I0_O)        0.152     8.305 r  sort/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.875    10.180    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.919 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.919    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.551ns  (logic 4.197ns (49.083%)  route 4.354ns (50.917%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.722     5.325    sort/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  sort/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  sort/out_reg[15]/Q
                         net (fo=2, routed)           1.293     7.074    sort/arr_val[15]
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  sort/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.955     8.153    sort/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I0_O)        0.124     8.277 r  sort/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.106    10.383    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.876 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.876    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.505ns  (logic 4.460ns (52.434%)  route 4.045ns (47.566%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.724     5.327    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  sort/FSM_onehot_state_reg[7]/Q
                         net (fo=9, routed)           1.044     6.826    sort/FSM_onehot_state_reg_n_0_[7]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.124     6.950 r  sort/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.488     7.438    sort/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.119     7.557 r  sort/LED_OBUF[2]_inst_i_1/O
                         net (fo=38, routed)          2.514    10.071    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.761    13.832 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.832    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sort/reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/err_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.226ns (34.110%)  route 0.437ns (65.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.602     1.521    sort/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  sort/reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  sort/reg_in_reg[15]/Q
                         net (fo=2, routed)           0.102     1.751    sort/reg_in_reg_n_0_[15]
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.098     1.849 r  sort/err_reg[0]_i_1/O
                         net (fo=1, routed)           0.335     2.184    sort/err_reg[0]_i_1_n_0
    SLICE_X0Y89          LDCE                                         r  sort/err_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/err_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.082%)  route 0.476ns (71.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.603     1.522    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sort/FSM_onehot_state_reg[5]/Q
                         net (fo=6, routed)           0.366     2.029    sort/FSM_onehot_state_reg_n_0_[5]
    SLICE_X0Y88          LUT5 (Prop_lut5_I3_O)        0.045     2.074 r  sort/err_reg[1]_i_1/O
                         net (fo=1, routed)           0.110     2.185    sort/err_reg[1]_i_1_n_0
    SLICE_X0Y89          LDCE                                         r  sort/err_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.445ns (67.617%)  route 0.692ns (32.383%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.604     1.523    sort/clk_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  sort/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  sort/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.248     1.935    sort/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.045     1.980 r  sort/LED_OBUF[1]_inst_i_1/O
                         net (fo=21, routed)          0.444     2.424    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.661 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.661    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.448ns (65.895%)  route 0.750ns (34.105%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.599     1.518    sort/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  sort/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  sort/out_reg[4]/Q
                         net (fo=2, routed)           0.129     1.775    sort/arr_val[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I4_O)        0.099     1.874 r  sort/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.621     2.495    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.716 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.716    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/FSM_onehot_state_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.544ns (67.358%)  route 0.748ns (32.642%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.604     1.523    sort/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  sort/FSM_onehot_state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  sort/FSM_onehot_state_reg[13]/Q
                         net (fo=4, routed)           0.180     1.831    sort/FSM_onehot_state_reg_n_0_[13]
    SLICE_X0Y93          LUT5 (Prop_lut5_I2_O)        0.099     1.930 r  sort/LED_OBUF[4]_inst_i_1/O
                         net (fo=9, routed)           0.568     2.499    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.317     3.816 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.816    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.437ns (61.987%)  route 0.881ns (38.013%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.603     1.522    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sort/FSM_onehot_state_reg[6]/Q
                         net (fo=9, routed)           0.212     1.875    sort/FSM_onehot_state_reg_n_0_[6]
    SLICE_X0Y93          LUT6 (Prop_lut6_I2_O)        0.045     1.920 r  sort/LED_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           0.670     2.590    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.841 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.841    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.425ns (60.517%)  route 0.930ns (39.483%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.599     1.518    sort/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  sort/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sort/out_reg[1]/Q
                         net (fo=2, routed)           0.127     1.787    sort/arr_val[1]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  sort/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.278     2.110    sort/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.045     2.155 r  sort/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.679    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.874 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.874    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.530ns (64.803%)  route 0.831ns (35.197%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.599     1.518    sort/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  sort/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sort/out_reg[1]/Q
                         net (fo=2, routed)           0.127     1.787    sort/arr_val[1]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  sort/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.278     2.110    sort/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.044     2.154 r  sort/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.579    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.300     3.880 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.880    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.465ns (60.518%)  route 0.956ns (39.482%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.599     1.518    sort/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  sort/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  sort/out_reg[11]/Q
                         net (fo=2, routed)           0.158     1.817    sort/arr_val[11]
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.045     1.862 f  sort/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.246     2.108    sort/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y83          LUT5 (Prop_lut5_I0_O)        0.045     2.153 r  sort/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.705    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.940 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.940    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sort/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.503ns (62.053%)  route 0.919ns (37.947%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.603     1.522    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sort/FSM_onehot_state_reg[6]/Q
                         net (fo=9, routed)           0.121     1.784    sort/FSM_onehot_state_reg_n_0_[6]
    SLICE_X1Y92          LUT4 (Prop_lut4_I2_O)        0.048     1.832 r  sort/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.798     2.631    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.314     3.945 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.945    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_PIN

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            sort/reg_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.904ns  (logic 1.482ns (25.103%)  route 4.422ns (74.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.422     5.904    sort/D[9]
    SLICE_X0Y83          FDRE                                         r  sort/reg_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.598     5.021    sort/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  sort/reg_in_reg[9]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            sort/reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.681ns  (logic 1.497ns (26.352%)  route 4.184ns (73.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           4.184     5.681    sort/D[8]
    SLICE_X13Y82         FDRE                                         r  sort/reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.516     4.939    sort/clk_IBUF_BUFG
    SLICE_X13Y82         FDRE                                         r  sort/reg_in_reg[8]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            sort/reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.467ns (30.286%)  route 3.376ns (69.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           3.376     4.842    sort/D[12]
    SLICE_X9Y94          FDRE                                         r  sort/reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.524     4.947    sort/clk_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  sort/reg_in_reg[12]/C

Slack:                    inf
  Source:                 sort/err_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sort/i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.319ns  (logic 1.161ns (26.881%)  route 3.158ns (73.119%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  sort/err_reg[0]/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  sort/err_reg[0]/Q
                         net (fo=7, routed)           1.120     1.679    sort/LED_OBUF[6]
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.152     1.831 r  sort/FSM_onehot_state[0]_i_3/O
                         net (fo=2, routed)           0.814     2.645    sort/FSM_onehot_state[0]_i_3_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I4_O)        0.326     2.971 r  sort/i[3]_i_3/O
                         net (fo=1, routed)           0.544     3.515    sort/i[3]_i_3_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  sort/i[3]_i_1/O
                         net (fo=4, routed)           0.680     4.319    sort/i[3]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  sort/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.605     5.028    sort/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  sort/i_reg[2]/C

Slack:                    inf
  Source:                 sort/err_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sort/i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.319ns  (logic 1.161ns (26.881%)  route 3.158ns (73.119%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  sort/err_reg[0]/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  sort/err_reg[0]/Q
                         net (fo=7, routed)           1.120     1.679    sort/LED_OBUF[6]
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.152     1.831 r  sort/FSM_onehot_state[0]_i_3/O
                         net (fo=2, routed)           0.814     2.645    sort/FSM_onehot_state[0]_i_3_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I4_O)        0.326     2.971 r  sort/i[3]_i_3/O
                         net (fo=1, routed)           0.544     3.515    sort/i[3]_i_3_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  sort/i[3]_i_1/O
                         net (fo=4, routed)           0.680     4.319    sort/i[3]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  sort/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.605     5.028    sort/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  sort/i_reg[3]/C

Slack:                    inf
  Source:                 sort/err_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sort/i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 1.161ns (28.808%)  route 2.869ns (71.192%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  sort/err_reg[0]/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  sort/err_reg[0]/Q
                         net (fo=7, routed)           1.120     1.679    sort/LED_OBUF[6]
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.152     1.831 r  sort/FSM_onehot_state[0]_i_3/O
                         net (fo=2, routed)           0.814     2.645    sort/FSM_onehot_state[0]_i_3_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I4_O)        0.326     2.971 r  sort/i[3]_i_3/O
                         net (fo=1, routed)           0.544     3.515    sort/i[3]_i_3_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  sort/i[3]_i_1/O
                         net (fo=4, routed)           0.391     4.030    sort/i[3]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  sort/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.605     5.028    sort/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  sort/i_reg[0]/C

Slack:                    inf
  Source:                 sort/err_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sort/i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 1.161ns (28.808%)  route 2.869ns (71.192%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  sort/err_reg[0]/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  sort/err_reg[0]/Q
                         net (fo=7, routed)           1.120     1.679    sort/LED_OBUF[6]
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.152     1.831 r  sort/FSM_onehot_state[0]_i_3/O
                         net (fo=2, routed)           0.814     2.645    sort/FSM_onehot_state[0]_i_3_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I4_O)        0.326     2.971 r  sort/i[3]_i_3/O
                         net (fo=1, routed)           0.544     3.515    sort/i[3]_i_3_n_0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.124     3.639 r  sort/i[3]_i_1/O
                         net (fo=4, routed)           0.391     4.030    sort/i[3]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  sort/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.605     5.028    sort/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  sort/i_reg[1]/C

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            sort/reg_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.422ns  (logic 1.523ns (44.519%)  route 1.898ns (55.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           1.898     3.422    sort/D[13]
    SLICE_X0Y88          FDRE                                         r  sort/reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.602     5.025    sort/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  sort/reg_in_reg[13]/C

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            sort/reg_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.502ns (44.385%)  route 1.882ns (55.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           1.882     3.384    sort/D[11]
    SLICE_X0Y88          FDRE                                         r  sort/reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.602     5.025    sort/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  sort/reg_in_reg[11]/C

Slack:                    inf
  Source:                 sort/err_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sort/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.244ns  (logic 1.161ns (35.787%)  route 2.083ns (64.213%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  sort/err_reg[0]/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sort/err_reg[0]/Q
                         net (fo=7, routed)           1.120     1.679    sort/LED_OBUF[6]
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.152     1.831 f  sort/FSM_onehot_state[0]_i_3/O
                         net (fo=2, routed)           0.812     2.643    sort/FSM_onehot_state[0]_i_3_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.326     2.969 r  sort/FSM_onehot_state[0]_i_2/O
                         net (fo=1, routed)           0.151     3.120    sort/FSM_onehot_state[0]_i_2_n_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     3.244 r  sort/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.244    sort/FSM_onehot_state[0]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  sort/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.605     5.028    sort/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  sort/FSM_onehot_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sort/err_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sort/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.203ns (44.614%)  route 0.252ns (55.386%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  sort/err_reg[0]/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sort/err_reg[0]/Q
                         net (fo=7, routed)           0.252     0.410    sort/LED_OBUF[6]
    SLICE_X0Y92          LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  sort/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     0.455    sort/FSM_onehot_state[7]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.876     2.041    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[7]/C

Slack:                    inf
  Source:                 sort/err_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sort/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.203ns (44.457%)  route 0.254ns (55.543%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  sort/err_reg[1]/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sort/err_reg[1]/Q
                         net (fo=7, routed)           0.254     0.412    sort/LED_OBUF[7]
    SLICE_X0Y92          LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  sort/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.457    sort/FSM_onehot_state[6]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.876     2.041    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[6]/C

Slack:                    inf
  Source:                 sort/err_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sort/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.203ns (44.286%)  route 0.255ns (55.714%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  sort/err_reg[0]/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  sort/err_reg[0]/Q
                         net (fo=7, routed)           0.255     0.413    sort/LED_OBUF[6]
    SLICE_X0Y93          LUT5 (Prop_lut5_I3_O)        0.045     0.458 r  sort/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.458    sort/FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  sort/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.877     2.042    sort/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  sort/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            sort/reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.260ns (46.490%)  route 0.300ns (53.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.300     0.560    sort/D[4]
    SLICE_X0Y75          FDRE                                         r  sort/reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.861     2.026    sort/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  sort/reg_in_reg[4]/C

Slack:                    inf
  Source:                 sort/err_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sort/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.203ns (34.668%)  route 0.383ns (65.332%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  sort/err_reg[1]/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  sort/err_reg[1]/Q
                         net (fo=7, routed)           0.383     0.541    sort/LED_OBUF[7]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.045     0.586 r  sort/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.586    sort/FSM_onehot_state[5]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.876     2.041    sort/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  sort/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            sort/reg_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.275ns (44.839%)  route 0.339ns (55.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.339     0.614    sort/D[7]
    SLICE_X1Y88          FDRE                                         r  sort/reg_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.875     2.040    sort/clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  sort/reg_in_reg[7]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            sort/reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.247ns (39.173%)  route 0.384ns (60.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.384     0.632    sort/D[1]
    SLICE_X2Y92          FDRE                                         r  sort/reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.876     2.041    sort/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  sort/reg_in_reg[1]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            sort/reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.253ns (39.248%)  route 0.392ns (60.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.392     0.644    sort/D[2]
    SLICE_X0Y88          FDRE                                         r  sort/reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.875     2.040    sort/clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  sort/reg_in_reg[2]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            sort/reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.265ns (40.222%)  route 0.394ns (59.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.394     0.659    sort/D[6]
    SLICE_X0Y83          FDRE                                         r  sort/reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.870     2.035    sort/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  sort/reg_in_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            sort/reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_PIN  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.245ns (35.223%)  route 0.451ns (64.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.451     0.697    sort/D[0]
    SLICE_X2Y93          FDRE                                         r  sort/reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_PIN rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.877     2.042    sort/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  sort/reg_in_reg[0]/C





