

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s'
================================================================
* Date:           Mon Jul 31 18:00:37 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.768 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   262145|  9830401|  2.621 ms|  98.304 ms|  262145|  9830401|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ReadInputHeight_ReadInputWidth  |   262144|  9830400|   4 ~ 150|          -|          -|  65536|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 4 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer3_out, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer2_out, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln79 = store i17 0, i17 %indvar_flatten" [./nnet_utils/nnet_conv2d_stream.h:79->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 7 'store' 'store_ln79' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc.i" [./nnet_utils/nnet_conv2d_stream.h:79->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 8 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [./nnet_utils/nnet_conv2d_stream.h:79->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 9 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.12ns)   --->   "%icmp_ln79 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [./nnet_utils/nnet_conv2d_stream.h:79->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 10 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.12ns)   --->   "%add_ln79 = add i17 %indvar_flatten_load, i17 1" [./nnet_utils/nnet_conv2d_stream.h:79->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 11 'add' 'add_ln79' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc13.i, void %_ZN4nnet17conv_2d_buffer_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj32EEE7config3EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tE.exit" [./nnet_utils/nnet_conv2d_stream.h:79->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 12 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.72ns)   --->   "%layer2_out_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer2_out" [./nnet_utils/nnet_conv2d_stream.h:87->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 13 'read' 'layer2_out_read' <Predicate = (!icmp_ln79)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 65536> <FIFO>
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln87 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3>, i16 %layer2_out_read, i512 %layer3_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31, i16 %void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX_2, i32 %sY_2, i32 %pY_2, i32 %pX_2, i4 %outidx, i25 %w3" [./nnet_utils/nnet_conv2d_stream.h:87->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 14 'call' 'call_ln87' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln81 = store i17 %add_ln79, i17 %indvar_flatten" [./nnet_utils/nnet_conv2d_stream.h:81->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 15 'store' 'store_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.46>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [./nnet_utils/nnet_conv2d_stream.h:109]   --->   Operation 16 'ret' 'ret_ln109' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 17 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [./nnet_utils/nnet_conv2d_stream.h:81->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 19 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln87 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,32u>,config3>, i16 %layer2_out_read, i512 %layer3_out, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31, i16 %void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer_1, i16 %void_conv_2d_buffer_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX_2, i32 %sY_2, i32 %pY_2, i32 %pX_2, i4 %outidx, i25 %w3" [./nnet_utils/nnet_conv2d_stream.h:87->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 20 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc.i" [./nnet_utils/nnet_conv2d_stream.h:81->./nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 21 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [20]  (0.000 ns)
	'store' operation ('store_ln79', ./nnet_utils/nnet_conv2d_stream.h:79->./nnet_utils/nnet_conv2d_stream.h:103) of constant 0 on local variable 'indvar_flatten' [23]  (0.460 ns)

 <State 2>: 2.848ns
The critical path consists of the following:
	fifo read operation ('layer2_out_read', ./nnet_utils/nnet_conv2d_stream.h:87->./nnet_utils/nnet_conv2d_stream.h:103) on port 'layer2_out' (./nnet_utils/nnet_conv2d_stream.h:87->./nnet_utils/nnet_conv2d_stream.h:103) [34]  (1.726 ns)
	blocking operation 1.12231 ns on control path)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
