Timing Violation Report Max Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Fri Feb 28 20:43:15 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.404
  Slack (ns):              2.560
  Arrival (ns):            9.599
  Required (ns):          12.159
  Operating Conditions: slow_lv_ht

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_w_req:EN
  Delay (ns):              3.139
  Slack (ns):              2.643
  Arrival (ns):            9.635
  Required (ns):          12.278
  Operating Conditions: slow_lv_ht

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[5]:SLn
  Delay (ns):              3.215
  Slack (ns):              2.666
  Arrival (ns):            9.706
  Required (ns):          12.372
  Operating Conditions: slow_lv_ht

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[5]:SLn
  Delay (ns):              3.215
  Slack (ns):              2.667
  Arrival (ns):            9.705
  Required (ns):          12.372
  Operating Conditions: slow_lv_ht

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[1]:SLn
  Delay (ns):              3.215
  Slack (ns):              2.667
  Arrival (ns):            9.706
  Required (ns):          12.373
  Operating Conditions: slow_lv_ht

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[1]:SLn
  Delay (ns):              3.215
  Slack (ns):              2.668
  Arrival (ns):            9.705
  Required (ns):          12.373
  Operating Conditions: slow_lv_ht

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[6]:SLn
  Delay (ns):              3.212
  Slack (ns):              2.669
  Arrival (ns):            9.703
  Required (ns):          12.372
  Operating Conditions: slow_lv_ht

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[4]:SLn
  Delay (ns):              3.212
  Slack (ns):              2.670
  Arrival (ns):            9.703
  Required (ns):          12.373
  Operating Conditions: slow_lv_ht

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[2]:SLn
  Delay (ns):              3.212
  Slack (ns):              2.670
  Arrival (ns):            9.703
  Required (ns):          12.373
  Operating Conditions: slow_lv_ht

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[6]:SLn
  Delay (ns):              3.212
  Slack (ns):              2.670
  Arrival (ns):            9.702
  Required (ns):          12.372
  Operating Conditions: slow_lv_ht

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[2]:SLn
  Delay (ns):              3.212
  Slack (ns):              2.671
  Arrival (ns):            9.702
  Required (ns):          12.373
  Operating Conditions: slow_lv_ht

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[4]:SLn
  Delay (ns):              3.212
  Slack (ns):              2.671
  Arrival (ns):            9.702
  Required (ns):          12.373
  Operating Conditions: slow_lv_ht

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[5]:SLn
  Delay (ns):              3.206
  Slack (ns):              2.675
  Arrival (ns):            9.697
  Required (ns):          12.372
  Operating Conditions: slow_lv_ht

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[1]:SLn
  Delay (ns):              3.206
  Slack (ns):              2.676
  Arrival (ns):            9.697
  Required (ns):          12.373
  Operating Conditions: slow_lv_ht

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_w_req:EN
  Delay (ns):              3.104
  Slack (ns):              2.678
  Arrival (ns):            9.600
  Required (ns):          12.278
  Operating Conditions: slow_lv_ht

Path 16
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[55]:D
  Delay (ns):              6.286
  Slack (ns):              2.678
  Arrival (ns):            9.481
  Required (ns):          12.159
  Operating Conditions: slow_lv_ht

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[6]:SLn
  Delay (ns):              3.203
  Slack (ns):              2.678
  Arrival (ns):            9.694
  Required (ns):          12.372
  Operating Conditions: slow_lv_ht

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[2]:SLn
  Delay (ns):              3.203
  Slack (ns):              2.679
  Arrival (ns):            9.694
  Required (ns):          12.373
  Operating Conditions: slow_lv_ht

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_rd_ptr[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[4]:SLn
  Delay (ns):              3.203
  Slack (ns):              2.679
  Arrival (ns):            9.694
  Required (ns):          12.373
  Operating Conditions: slow_lv_ht

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.263
  Slack (ns):              2.680
  Arrival (ns):            9.742
  Required (ns):          12.422
  Operating Conditions: slow_lv_ht

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.263
  Slack (ns):              2.680
  Arrival (ns):            9.742
  Required (ns):          12.422
  Operating Conditions: slow_lv_ht

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[5]:EN
  Delay (ns):              3.102
  Slack (ns):              2.682
  Arrival (ns):            9.605
  Required (ns):          12.287
  Operating Conditions: slow_lv_ht

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              6.255
  Slack (ns):              2.682
  Arrival (ns):            9.450
  Required (ns):          12.132
  Operating Conditions: slow_lv_ht

Path 24
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              6.244
  Slack (ns):              2.693
  Arrival (ns):            9.439
  Required (ns):          12.132
  Operating Conditions: slow_lv_ht

Path 25
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              6.243
  Slack (ns):              2.693
  Arrival (ns):            9.438
  Required (ns):          12.131
  Operating Conditions: slow_lv_ht

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.176
  Slack (ns):              2.706
  Arrival (ns):            9.679
  Required (ns):          12.385
  Operating Conditions: slow_lv_ht

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.176
  Slack (ns):              2.706
  Arrival (ns):            9.679
  Required (ns):          12.385
  Operating Conditions: slow_lv_ht

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[5]:EN
  Delay (ns):              3.068
  Slack (ns):              2.708
  Arrival (ns):            9.579
  Required (ns):          12.287
  Operating Conditions: slow_lv_ht

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_b_sizerff_3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[5]:SLn
  Delay (ns):              3.179
  Slack (ns):              2.709
  Arrival (ns):            9.664
  Required (ns):          12.373
  Operating Conditions: slow_lv_ht

Path 30
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.254
  Slack (ns):              2.710
  Arrival (ns):            9.449
  Required (ns):          12.159
  Operating Conditions: slow_lv_ht

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_b_sizerff_3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[1]:SLn
  Delay (ns):              3.179
  Slack (ns):              2.710
  Arrival (ns):            9.664
  Required (ns):          12.374
  Operating Conditions: slow_lv_ht

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.231
  Slack (ns):              2.712
  Arrival (ns):            9.710
  Required (ns):          12.422
  Operating Conditions: slow_lv_ht

Path 33
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.251
  Slack (ns):              2.712
  Arrival (ns):            9.447
  Required (ns):          12.159
  Operating Conditions: slow_lv_ht

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_b_sizerff_3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[6]:SLn
  Delay (ns):              3.176
  Slack (ns):              2.712
  Arrival (ns):            9.661
  Required (ns):          12.373
  Operating Conditions: slow_lv_ht

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.231
  Slack (ns):              2.712
  Arrival (ns):            9.710
  Required (ns):          12.422
  Operating Conditions: slow_lv_ht

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_b_sizerff_3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[4]:SLn
  Delay (ns):              3.176
  Slack (ns):              2.713
  Arrival (ns):            9.661
  Required (ns):          12.374
  Operating Conditions: slow_lv_ht

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[5]:EN
  Delay (ns):              3.144
  Slack (ns):              2.714
  Arrival (ns):            9.623
  Required (ns):          12.337
  Operating Conditions: slow_lv_ht

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_b_sizerff_3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/wrtq_wr_count[2]:SLn
  Delay (ns):              3.175
  Slack (ns):              2.714
  Arrival (ns):            9.660
  Required (ns):          12.374
  Operating Conditions: slow_lv_ht

Path 39
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[57]:D
  Delay (ns):              6.210
  Slack (ns):              2.727
  Arrival (ns):            9.405
  Required (ns):          12.132
  Operating Conditions: slow_lv_ht

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[5]:EN
  Delay (ns):              3.046
  Slack (ns):              2.729
  Arrival (ns):            9.558
  Required (ns):          12.287
  Operating Conditions: slow_lv_ht

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.142
  Slack (ns):              2.732
  Arrival (ns):            9.653
  Required (ns):          12.385
  Operating Conditions: slow_lv_ht

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.142
  Slack (ns):              2.732
  Arrival (ns):            9.653
  Required (ns):          12.385
  Operating Conditions: slow_lv_ht

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[5]:EN
  Delay (ns):              3.123
  Slack (ns):              2.735
  Arrival (ns):            9.602
  Required (ns):          12.337
  Operating Conditions: slow_lv_ht

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[7]:EN
  Delay (ns):              3.048
  Slack (ns):              2.743
  Arrival (ns):            9.551
  Required (ns):          12.294
  Operating Conditions: slow_lv_ht

Path 45
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[56]:D
  Delay (ns):              6.220
  Slack (ns):              2.744
  Arrival (ns):            9.415
  Required (ns):          12.159
  Operating Conditions: slow_lv_ht

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.195
  Slack (ns):              2.748
  Arrival (ns):            9.674
  Required (ns):          12.422
  Operating Conditions: slow_lv_ht

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.195
  Slack (ns):              2.748
  Arrival (ns):            9.674
  Required (ns):          12.422
  Operating Conditions: slow_lv_ht

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[5]:EN
  Delay (ns):              3.109
  Slack (ns):              2.749
  Arrival (ns):            9.588
  Required (ns):          12.337
  Operating Conditions: slow_lv_ht

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/write_count[10]:D
  Delay (ns):              3.116
  Slack (ns):              2.750
  Arrival (ns):            9.620
  Required (ns):          12.370
  Operating Conditions: slow_lv_ht

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.123
  Slack (ns):              2.750
  Arrival (ns):            9.635
  Required (ns):          12.385
  Operating Conditions: slow_lv_ht

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.123
  Slack (ns):              2.750
  Arrival (ns):            9.635
  Required (ns):          12.385
  Operating Conditions: slow_lv_ht

Path 52
  From: DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:FAB_CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detected:EN
  Delay (ns):              2.869
  Slack (ns):              2.751
  Arrival (ns):            9.551
  Required (ns):          12.302
  Operating Conditions: slow_lv_ht

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.089
  Slack (ns):              2.752
  Arrival (ns):            9.568
  Required (ns):          12.320
  Operating Conditions: slow_lv_ht

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.089
  Slack (ns):              2.753
  Arrival (ns):            9.568
  Required (ns):          12.321
  Operating Conditions: slow_lv_ht

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_7/data_shifter_gen[1].data_shifter[1][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_w_req:EN
  Delay (ns):              3.088
  Slack (ns):              2.753
  Arrival (ns):            9.575
  Required (ns):          12.328
  Operating Conditions: slow_lv_ht

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.089
  Slack (ns):              2.753
  Arrival (ns):            9.568
  Required (ns):          12.321
  Operating Conditions: slow_lv_ht

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[5]:EN
  Delay (ns):              3.103
  Slack (ns):              2.755
  Arrival (ns):            9.582
  Required (ns):          12.337
  Operating Conditions: slow_lv_ht

Path 58
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[65]:D
  Delay (ns):              6.177
  Slack (ns):              2.760
  Arrival (ns):            9.372
  Required (ns):          12.132
  Operating Conditions: slow_lv_ht

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.183
  Slack (ns):              2.760
  Arrival (ns):            9.662
  Required (ns):          12.422
  Operating Conditions: slow_lv_ht

Path 60
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.183
  Slack (ns):              2.760
  Arrival (ns):            9.662
  Required (ns):          12.422
  Operating Conditions: slow_lv_ht

Path 61
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.201
  Slack (ns):              2.761
  Arrival (ns):            9.398
  Required (ns):          12.159
  Operating Conditions: slow_lv_ht

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[3]:D
  Delay (ns):              3.196
  Slack (ns):              2.761
  Arrival (ns):            9.675
  Required (ns):          12.436
  Operating Conditions: slow_lv_ht

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.084
  Slack (ns):              2.761
  Arrival (ns):            9.563
  Required (ns):          12.324
  Operating Conditions: slow_lv_ht

Path 64
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[53]:D
  Delay (ns):              6.202
  Slack (ns):              2.762
  Arrival (ns):            9.397
  Required (ns):          12.159
  Operating Conditions: slow_lv_ht

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[7]:EN
  Delay (ns):              3.090
  Slack (ns):              2.762
  Arrival (ns):            9.569
  Required (ns):          12.331
  Operating Conditions: slow_lv_ht

Path 66
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[7]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.199
  Slack (ns):              2.763
  Arrival (ns):            9.396
  Required (ns):          12.159
  Operating Conditions: slow_lv_ht

Path 67
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.198
  Slack (ns):              2.764
  Arrival (ns):            9.395
  Required (ns):          12.159
  Operating Conditions: slow_lv_ht

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/prch[0]:D
  Delay (ns):              3.203
  Slack (ns):              2.764
  Arrival (ns):            9.682
  Required (ns):          12.446
  Operating Conditions: slow_lv_ht

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[7]:EN
  Delay (ns):              3.014
  Slack (ns):              2.769
  Arrival (ns):            9.525
  Required (ns):          12.294
  Operating Conditions: slow_lv_ht

Path 70
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[51]:D
  Delay (ns):              6.194
  Slack (ns):              2.771
  Arrival (ns):            9.389
  Required (ns):          12.160
  Operating Conditions: slow_lv_ht

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[0]:D
  Delay (ns):              3.184
  Slack (ns):              2.772
  Arrival (ns):            9.663
  Required (ns):          12.435
  Operating Conditions: slow_lv_ht

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[1]:D
  Delay (ns):              3.182
  Slack (ns):              2.775
  Arrival (ns):            9.661
  Required (ns):          12.436
  Operating Conditions: slow_lv_ht

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_205/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/write_count[10]:D
  Delay (ns):              3.094
  Slack (ns):              2.776
  Arrival (ns):            9.594
  Required (ns):          12.370
  Operating Conditions: slow_lv_ht

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pchg_sb_ack[2]:D
  Delay (ns):              3.187
  Slack (ns):              2.781
  Arrival (ns):            9.666
  Required (ns):          12.447
  Operating Conditions: slow_lv_ht

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[7]:EN
  Delay (ns):              3.069
  Slack (ns):              2.783
  Arrival (ns):            9.548
  Required (ns):          12.331
  Operating Conditions: slow_lv_ht

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_chip_cs[0]:EN
  Delay (ns):              3.057
  Slack (ns):              2.784
  Arrival (ns):            9.536
  Required (ns):          12.320
  Operating Conditions: slow_lv_ht

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[5]:EN
  Delay (ns):              3.073
  Slack (ns):              2.785
  Arrival (ns):            9.552
  Required (ns):          12.337
  Operating Conditions: slow_lv_ht

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[0]:EN
  Delay (ns):              3.057
  Slack (ns):              2.785
  Arrival (ns):            9.536
  Required (ns):          12.321
  Operating Conditions: slow_lv_ht

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[1]:EN
  Delay (ns):              3.057
  Slack (ns):              2.785
  Arrival (ns):            9.536
  Required (ns):          12.321
  Operating Conditions: slow_lv_ht

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[7]:EN
  Delay (ns):              2.992
  Slack (ns):              2.790
  Arrival (ns):            9.504
  Required (ns):          12.294
  Operating Conditions: slow_lv_ht

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/dowrite_attr[0]:EN
  Delay (ns):              2.985
  Slack (ns):              2.793
  Arrival (ns):            9.488
  Required (ns):          12.281
  Operating Conditions: slow_lv_ht

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[3]:D
  Delay (ns):              3.164
  Slack (ns):              2.793
  Arrival (ns):            9.643
  Required (ns):          12.436
  Operating Conditions: slow_lv_ht

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/pch_bank_addr[2]:EN
  Delay (ns):              3.052
  Slack (ns):              2.793
  Arrival (ns):            9.531
  Required (ns):          12.324
  Operating Conditions: slow_lv_ht

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/prch[0]:D
  Delay (ns):              3.099
  Slack (ns):              2.794
  Arrival (ns):            9.602
  Required (ns):          12.396
  Operating Conditions: slow_lv_ht

Path 85
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[9]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.167
  Slack (ns):              2.795
  Arrival (ns):            9.364
  Required (ns):          12.159
  Operating Conditions: slow_lv_ht

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/prch[0]:D
  Delay (ns):              3.171
  Slack (ns):              2.796
  Arrival (ns):            9.650
  Required (ns):          12.446
  Operating Conditions: slow_lv_ht

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.147
  Slack (ns):              2.796
  Arrival (ns):            9.626
  Required (ns):          12.422
  Operating Conditions: slow_lv_ht

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.147
  Slack (ns):              2.796
  Arrival (ns):            9.626
  Required (ns):          12.422
  Operating Conditions: slow_lv_ht

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[3]:D
  Delay (ns):              3.100
  Slack (ns):              2.796
  Arrival (ns):            9.603
  Required (ns):          12.399
  Operating Conditions: slow_lv_ht

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[7]:EN
  Delay (ns):              3.055
  Slack (ns):              2.797
  Arrival (ns):            9.534
  Required (ns):          12.331
  Operating Conditions: slow_lv_ht

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/qm_active_index[2]:D
  Delay (ns):              3.159
  Slack (ns):              2.798
  Arrival (ns):            9.638
  Required (ns):          12.436
  Operating Conditions: slow_lv_ht

Path 92
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[1]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[50]:D
  Delay (ns):              6.166
  Slack (ns):              2.799
  Arrival (ns):            9.361
  Required (ns):          12.160
  Operating Conditions: slow_lv_ht

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_cs[0]:D
  Delay (ns):              3.130
  Slack (ns):              2.800
  Arrival (ns):            9.609
  Required (ns):          12.409
  Operating Conditions: slow_lv_ht

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_w_req:EN
  Delay (ns):              2.974
  Slack (ns):              2.800
  Arrival (ns):            9.478
  Required (ns):          12.278
  Operating Conditions: slow_lv_ht

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/rowaddr_act[5]:EN
  Delay (ns):              2.984
  Slack (ns):              2.800
  Arrival (ns):            9.487
  Required (ns):          12.287
  Operating Conditions: slow_lv_ht

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/write_count[10]:D
  Delay (ns):              3.066
  Slack (ns):              2.801
  Arrival (ns):            9.569
  Required (ns):          12.370
  Operating Conditions: slow_lv_ht

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[0]:D
  Delay (ns):              3.081
  Slack (ns):              2.801
  Arrival (ns):            9.584
  Required (ns):          12.385
  Operating Conditions: slow_lv_ht

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/init_sm[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/precharge_ob[1]:D
  Delay (ns):              3.081
  Slack (ns):              2.801
  Arrival (ns):            9.584
  Required (ns):          12.385
  Operating Conditions: slow_lv_ht

Path 99
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[52]:D
  Delay (ns):              6.163
  Slack (ns):              2.801
  Arrival (ns):            9.358
  Required (ns):          12.159
  Operating Conditions: slow_lv_ht

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/pending_cmd:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/write_count[10]:D
  Delay (ns):              3.065
  Slack (ns):              2.802
  Arrival (ns):            9.568
  Required (ns):          12.370
  Operating Conditions: slow_lv_ht

