# Single-Stage-Pipeline-Register-with-Back-Pressure
The single-stage pipeline register with valid-ready handshake provides a reliable method for data transfer with back-pressure support. Simulation results confirm correct behavior under normal and stalled conditions, making this design suitable for real-world digital systems.
Single Stage Pipeline Register (Validâ€“Ready Handshake)
# Introduction
A single-stage pipeline register is a basic building block used in digital pipelines to temporarily store data between two stages. It improves data flow control and prevents data loss when the next stage is slow or busy.
This design uses the validâ€“ready handshake protocol, which is widely used in modern interfaces such as AXI-Stream.
# Block Diagram
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚               â”‚
in_data â”€â”€â–º â”‚
in_valid â”€â–º PIPELINE REG â”‚â”€â”€â–º out_data
in_ready â—„â”€ â”‚â—„â”€â”€ out_ready
â”‚ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
## âœ¨ Features

- âœ” Single-stage pipeline buffer  
- âœ” Validâ€“Ready handshake protocol  
- âœ” Back-pressure support  
- âœ” No data loss or overwrite  
- âœ” Active-LOW reset  
- âœ” Fully synthesizable SystemVerilog RTL  
- âœ” Clean and simple design  
- âœ” Simulation verified
- 
Interface Description
input_valid / input_ready : Upstream handshake
out_valid / out_ready : Downstream handshake
Inputs
clk â€“ System clock

reset_n â€“ Active-low reset

input_data [DATA_WIDTH-1:0] â€“ Input data

input_valid â€“ Indicates valid input data

out_ready â€“ Downstream ready signal

Outputs
input_ready â€“ Pipeline ready to accept data

out_data [DATA_WIDTH-1:0] â€“ Stored output data

out_valid â€“ Indicates valid output data Data is accepted only when both input_valid and input_ready are high.

---

## âœ¨ Features

- âœ” Single-stage pipeline buffer  
- âœ” Validâ€“Ready handshake protocol  
- âœ” Back-pressure support  
- âœ” No data loss or overwrite  
- âœ” Active-LOW reset  
- âœ” Fully synthesizable SystemVerilog RTL  
- âœ” Clean and simple design  
- âœ” Simulation verified  

---

## ğŸ”Œ Interface Description

### Handshake Signals
- `in_valid / in_ready` â†’ Upstream handshake  
- `out_valid / out_ready` â†’ Downstream handshake  

---

### Inputs

| Signal | Description |
|--------|-------------|
| `clk` | System clock |
| `reset_n` | Active-low reset |
| `in_data [DATA_WIDTH-1:0]` | Input data |
| `in_valid` | Indicates valid input data |
| `out_ready` | Downstream ready signal |

---

### Outputs

| Signal | Description |
|--------|-------------|
| `in_ready` | Pipeline ready to accept data |
| `out_data [DATA_WIDTH-1:0]` | Stored output data |
| `out_valid` | Indicates valid output data |

---

## ğŸ”„ Working Principle

- Data is accepted **only when both** `in_valid = 1` and `in_ready = 1`
- Data is transferred **only when both** `out_valid = 1` and `out_ready = 1`
- If `out_ready = 0`, the pipeline **holds the data** (Back-pressure)
- During stall, `in_ready` goes LOW to **prevent overwrite**
- When `out_ready` becomes HIGH, stored data is released

---

## âš™ï¸ Core Logic

