--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DEA.twx DEA.ncd -o DEA.twr DEA.pcf -ucf DEA.ucf

Design file:              DEA.ncd
Physical constraint file: DEA.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7408 paths analyzed, 1241 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.706ns.
--------------------------------------------------------------------------------

Paths for end point Mram_result32/SP (SLICE_X14Y77.CI), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_userData (RAM)
  Destination:          Mram_result32/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.541ns (Levels of Logic = 1)
  Clock Path Skew:      -0.130ns (1.035 - 1.165)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mram_userData to Mram_result32/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y34.DO23    Trcko_DOB             1.846   Mram_userData
                                                       Mram_userData
    SLICE_X46Y84.D1      net (fanout=1)        1.257   byteOfUserData,byteOfKey<0>
    SLICE_X46Y84.D       Tilo                  0.097   Tx_Data<7>
                                                       Mxor_encrypt_Data_7_xo<0>1
    SLICE_X14Y77.CI      net (fanout=4)        1.095   encrypt_Data<7>
    SLICE_X14Y77.CLK     Tds                   0.246   N52
                                                       Mram_result32/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.541ns (2.189ns logic, 2.352ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               byteOfKey_7 (FF)
  Destination:          Mram_result32/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.472ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.569 - 0.609)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: byteOfKey_7 to Mram_result32/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y89.AQ      Tcko                  0.393   byteOfKey_6
                                                       byteOfKey_7
    SLICE_X46Y84.D4      net (fanout=1)        0.641   byteOfKey_7
    SLICE_X46Y84.D       Tilo                  0.097   Tx_Data<7>
                                                       Mxor_encrypt_Data_7_xo<0>1
    SLICE_X14Y77.CI      net (fanout=4)        1.095   encrypt_Data<7>
    SLICE_X14Y77.CLK     Tds                   0.246   N52
                                                       Mram_result32/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.736ns logic, 1.736ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result61/DP (SLICE_X12Y77.DI), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_userData (RAM)
  Destination:          Mram_result61/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 1)
  Clock Path Skew:      -0.130ns (1.035 - 1.165)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mram_userData to Mram_result61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y34.DO22    Trcko_DOB             1.846   Mram_userData
                                                       Mram_userData
    SLICE_X46Y84.C2      net (fanout=1)        1.233   byteOfUserData,byteOfKey<1>
    SLICE_X46Y84.C       Tilo                  0.097   Tx_Data<7>
                                                       Mxor_encrypt_Data_6_xo<0>1
    SLICE_X12Y77.DI      net (fanout=2)        0.960   encrypt_Data<6>
    SLICE_X12Y77.CLK     Tds                   0.327   N68
                                                       Mram_result61/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (2.270ns logic, 2.193ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               byteOfKey_6 (FF)
  Destination:          Mram_result61/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.569 - 0.609)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: byteOfKey_6 to Mram_result61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y89.BQ      Tcko                  0.393   byteOfKey_6
                                                       byteOfKey_6
    SLICE_X46Y84.C6      net (fanout=1)        0.361   byteOfKey_6
    SLICE_X46Y84.C       Tilo                  0.097   Tx_Data<7>
                                                       Mxor_encrypt_Data_6_xo<0>1
    SLICE_X12Y77.DI      net (fanout=2)        0.960   encrypt_Data<6>
    SLICE_X12Y77.CLK     Tds                   0.327   N68
                                                       Mram_result61/DP
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.817ns logic, 1.321ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result31/DP (SLICE_X14Y77.DI), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_userData (RAM)
  Destination:          Mram_result31/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.456ns (Levels of Logic = 1)
  Clock Path Skew:      -0.130ns (1.035 - 1.165)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mram_userData to Mram_result31/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y34.DO22    Trcko_DOB             1.846   Mram_userData
                                                       Mram_userData
    SLICE_X46Y84.C2      net (fanout=1)        1.233   byteOfUserData,byteOfKey<1>
    SLICE_X46Y84.C       Tilo                  0.097   Tx_Data<7>
                                                       Mxor_encrypt_Data_6_xo<0>1
    SLICE_X14Y77.DI      net (fanout=2)        0.953   encrypt_Data<6>
    SLICE_X14Y77.CLK     Tds                   0.327   N52
                                                       Mram_result31/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.456ns (2.270ns logic, 2.186ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               byteOfKey_6 (FF)
  Destination:          Mram_result31/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.569 - 0.609)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: byteOfKey_6 to Mram_result31/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y89.BQ      Tcko                  0.393   byteOfKey_6
                                                       byteOfKey_6
    SLICE_X46Y84.C6      net (fanout=1)        0.361   byteOfKey_6
    SLICE_X46Y84.C       Tilo                  0.097   Tx_Data<7>
                                                       Mxor_encrypt_Data_6_xo<0>1
    SLICE_X14Y77.DI      net (fanout=2)        0.953   encrypt_Data<6>
    SLICE_X14Y77.CLK     Tds                   0.327   N52
                                                       Mram_result31/DP
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (0.817ns logic, 1.314ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point receiver/tAck (SLICE_X52Y99.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Rx_Ack (FF)
  Destination:          receiver/tAck (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (0.778 - 0.516)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Rx_Ack to receiver/tAck
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y95.AQ      Tcko                  0.164   Rx_Ack
                                                       Rx_Ack
    SLICE_X52Y99.DX      net (fanout=2)        0.300   Rx_Ack
    SLICE_X52Y99.CLK     Tckdi       (-Th)     0.078   receiver/tAck
                                                       receiver/tAck
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.086ns logic, 0.300ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point Mram_userData (RAMB18_X1Y34.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Data_5 (FF)
  Destination:          Mram_userData (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.302ns (0.816 - 0.514)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Data_5 to Mram_userData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y94.BQ      Tcko                  0.141   receiver/Data<7>
                                                       receiver/Data_5
    RAMB18_X1Y34.DIADI5  net (fanout=6)        0.443   receiver/Data<5>
    RAMB18_X1Y34.RDCLK   Trckd_DIA   (-Th)     0.155   Mram_userData
                                                       Mram_userData
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (-0.014ns logic, 0.443ns route)
                                                       (-3.3% logic, 103.3% route)

--------------------------------------------------------------------------------

Paths for end point Mram_userData14_RAMA (SLICE_X30Y89.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               charCount_0 (FF)
  Destination:          Mram_userData14_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.145ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.085 - 0.070)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: charCount_0 to Mram_userData14_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.AQ      Tcko                  0.164   charCount<3>
                                                       charCount_0
    SLICE_X30Y89.D1      net (fanout=11)       0.291   charCount<0>
    SLICE_X30Y89.CLK     Tah         (-Th)     0.310   Mram_userData14_RAMD_O
                                                       Mram_userData14_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.145ns (-0.146ns logic, 0.291ns route)
                                                       (-100.7% logic, 200.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: Mram_userData/CLKARDCLK
  Logical resource: Mram_userData/CLKARDCLK
  Location pin: RAMB18_X1Y34.RDCLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: N34/CLK
  Logical resource: Mram_userData162/DP/CLK
  Location pin: SLICE_X10Y88.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.050ns (Tmpw)
  Physical resource: N34/CLK
  Logical resource: Mram_userData162/DP/CLK
  Location pin: SLICE_X10Y88.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    4.706|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7408 paths, 0 nets, and 1404 connections

Design statistics:
   Minimum period:   4.706ns{1}   (Maximum frequency: 212.495MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 19 09:51:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 775 MB



