
  This is reference design for Typhoon HIL [SFP Simulation link](https://www.typhoon-hil.com/documentation/typhoon-hil-software-manual/References/sfp_link.html) endpoint. It can be implemented on most Xilinx FPGA and SoC devices with gigabit transceivers. Endpoint reference design is for Xilinx [VC707](https://www.xilinx.com/products/boards-and-kits/ek-v7-vc707-g.html) development board. 
  It is recomanded to use Xilinx Vivado 2019.1.