# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab03_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/snow/Documents/projetos quartus/Lab03/lab03.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:47 on Mar 10,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/snow/Documents/projetos quartus/Lab03/lab03.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab03
# -- Compiling architecture bhv of lab03
# End time: 22:18:48 on Mar 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/snow/Documents/projetos quartus/Lab03/lab03.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:48 on Mar 10,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/snow/Documents/projetos quartus/Lab03/lab03.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab03
# -- Compiling architecture bhv of lab03
# End time: 22:18:48 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/snow/Documents/projetos quartus/Lab03/lab03_td.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:48 on Mar 10,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/snow/Documents/projetos quartus/Lab03/lab03_td.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab03_tb
# -- Compiling architecture tb of lab03_tb
# -- Loading entity lab03
# End time: 22:18:48 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  lab03_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" lab03_tb 
# Start time: 22:18:48 on Mar 10,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab03_tb(tb)
# Loading work.lab03(bhv)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 22:20:14 on Mar 10,2025, Elapsed time: 0:01:26
# Errors: 0, Warnings: 0
