module mux_4x1
(input [11:0] i0, i1, i2,i3,
input sel[1:0],
output reg [11:0] out);

always @(*)
	
	case(sel)
	
		2'b00: out= i0;
		2'b01: out= i1;
		2'b10: out= i2;
		2'b11: out= i3;
		default: out=i0;
		
endcase
	
	
	
 endmodule
