ISim log file
Running: F:\verilog\P5_assembly_line\P5_assembly_line\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb F:/verilog/P5_assembly_line/P5_assembly_line/test_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "F:/verilog/P5_assembly_line/P5_assembly_line/mips.v" Line 63.  For instance uut/f_b/, width 5 of formal port rt_ID_EX is not equal to width 1 of actual signal grf_frt.
WARNING: File "F:/verilog/P5_assembly_line/P5_assembly_line/mips.v" Line 63.  For instance uut/f_b/, width 2 of formal port forwarda is not equal to width 1 of actual signal forwardp.
WARNING: File "F:/verilog/P5_assembly_line/P5_assembly_line/mips.v" Line 63.  For instance uut/f_b/, width 2 of formal port forwardb is not equal to width 1 of actual signal forwardq.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
         5@00003000: $28 <= 00000000
         6@00003004: $29 <= 00000000
         7@00003008: $ 1 <= 00001010
         8@0000300c: $10 <= 00000000
         7@00003010: *00000000 <= 00000000
        10@00003014: $ 2 <= 87230000
        11@00003018: $ 3 <= 00007856
        12@0000301c: $ 4 <= 85ff0000
        13@00003020: $ 5 <= 00000001
        14@00003024: $ 6 <= ffff0000
        15@00003028: $ 7 <= 0000ffff
        16@0000302c: $ 1 <= 87231010
        17@00003030: $ 9 <= 87238866
        18@00003034: $ 8 <= 00001010
        27@00003000: $28 <= 00000000
        28@00003004: $29 <= 00000000
        29@00003008: $ 1 <= 0000ffff
        30@0000300c: $10 <= 00000000
        29@00003010: *00000000 <= 87231010
        32@00003014: $ 2 <= 87230000
        33@00003018: $ 3 <= 00007856
        34@0000301c: $ 4 <= 85ff0000
        35@00003020: $ 5 <= 00000001
        36@00003024: $ 6 <= ffff0000
        37@00003028: $ 7 <= 0000ffff
        38@0000302c: $ 1 <= 8723ffff
        39@00003030: $ 9 <= 87247855
        40@00003034: $ 8 <= 0000ffff
        49@00003000: $28 <= 00000000
        50@00003004: $29 <= 00000000
        51@00003008: $ 1 <= 0000ffff
        52@0000300c: $10 <= 87231010
        51@00003010: *00000000 <= 8723ffff
        54@00003014: $ 2 <= 87230000
        55@00003018: $ 3 <= 00007856
        56@0000301c: $ 4 <= 85ff0000
        57@00003020: $ 5 <= 00000001
        58@00003024: $ 6 <= ffff0000
        59@00003028: $ 7 <= 0000ffff
        60@0000302c: $ 1 <= 8723ffff
        61@00003030: $ 9 <= 87247855
        62@00003034: $ 8 <= 0000ffff
        71@00003000: $28 <= 00000000
        72@00003004: $29 <= 00000000
        73@00003008: $ 1 <= 0000ffff
        74@0000300c: $10 <= 8723ffff
        73@00003010: *00000000 <= 8723ffff
        76@00003014: $ 2 <= 87230000
        77@00003018: $ 3 <= 00007856
        78@0000301c: $ 4 <= 85ff0000
        79@00003020: $ 5 <= 00000001
        80@00003024: $ 6 <= ffff0000
        81@00003028: $ 7 <= 0000ffff
        82@0000302c: $ 1 <= 8723ffff
        83@00003030: $ 9 <= 87247855
        84@00003034: $ 8 <= 0000ffff
        93@00003000: $28 <= 00000000
        94@00003004: $29 <= 00000000
        95@00003008: $ 1 <= 0000ffff
        96@0000300c: $10 <= 8723ffff
        95@00003010: *00000000 <= 8723ffff
        98@00003014: $ 2 <= 87230000
        99@00003018: $ 3 <= 00007856
       100@0000301c: $ 4 <= 85ff0000
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
         5@00003000: $28 <= 00000000
         6@00003004: $29 <= 00000000
         7@00003008: $ 1 <= 00001010
         8@0000300c: $10 <= 00000000
         7@00003010: *00000000 <= 00000000
        10@00003014: $ 2 <= 87230000
        11@00003018: $ 3 <= 00007856
        12@0000301c: $ 4 <= 85ff0000
        13@00003020: $ 5 <= 00000001
        14@00003024: $ 6 <= ffff0000
        15@00003028: $ 7 <= 0000ffff
        16@0000302c: $ 1 <= 87231010
        17@00003030: $ 9 <= 87238866
        18@00003034: $ 8 <= 00001010
        27@00003000: $28 <= 00000000
        28@00003004: $29 <= 00000000
        29@00003008: $ 1 <= 0000ffff
        30@0000300c: $10 <= 00000000
        29@00003010: *00000000 <= 87231010
        32@00003014: $ 2 <= 87230000
        33@00003018: $ 3 <= 00007856
        34@0000301c: $ 4 <= 85ff0000
        35@00003020: $ 5 <= 00000001
        36@00003024: $ 6 <= ffff0000
        37@00003028: $ 7 <= 0000ffff
        38@0000302c: $ 1 <= 8723ffff
        39@00003030: $ 9 <= 87247855
        40@00003034: $ 8 <= 0000ffff
        49@00003000: $28 <= 00000000
        50@00003004: $29 <= 00000000
        51@00003008: $ 1 <= 0000ffff
        52@0000300c: $10 <= 87231010
        51@00003010: *00000000 <= 8723ffff
        54@00003014: $ 2 <= 87230000
        55@00003018: $ 3 <= 00007856
        56@0000301c: $ 4 <= 85ff0000
        57@00003020: $ 5 <= 00000001
        58@00003024: $ 6 <= ffff0000
        59@00003028: $ 7 <= 0000ffff
        60@0000302c: $ 1 <= 8723ffff
        61@00003030: $ 9 <= 87247855
        62@00003034: $ 8 <= 0000ffff
        71@00003000: $28 <= 00000000
        72@00003004: $29 <= 00000000
        73@00003008: $ 1 <= 0000ffff
        74@0000300c: $10 <= 8723ffff
        73@00003010: *00000000 <= 8723ffff
        76@00003014: $ 2 <= 87230000
        77@00003018: $ 3 <= 00007856
        78@0000301c: $ 4 <= 85ff0000
        79@00003020: $ 5 <= 00000001
        80@00003024: $ 6 <= ffff0000
        81@00003028: $ 7 <= 0000ffff
        82@0000302c: $ 1 <= 8723ffff
        83@00003030: $ 9 <= 87247855
        84@00003034: $ 8 <= 0000ffff
        93@00003000: $28 <= 00000000
        94@00003004: $29 <= 00000000
        95@00003008: $ 1 <= 0000ffff
        96@0000300c: $10 <= 8723ffff
        95@00003010: *00000000 <= 8723ffff
        98@00003014: $ 2 <= 87230000
        99@00003018: $ 3 <= 00007856
       100@0000301c: $ 4 <= 85ff0000
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
         5@00003000: $28 <= 00000000
         6@00003004: $29 <= 00000000
         7@00003008: $ 1 <= 00001010
         8@0000300c: $10 <= 00000000
         7@00003010: *00000000 <= 00000000
        10@00003014: $ 2 <= 87230000
        11@00003018: $ 3 <= 00007856
        12@0000301c: $ 4 <= 85ff0000
        13@00003020: $ 5 <= 00000001
        14@00003024: $ 6 <= ffff0000
        15@00003028: $ 7 <= 0000ffff
        16@0000302c: $ 1 <= 87231010
        17@00003030: $ 9 <= 87238866
        18@00003034: $ 8 <= 00001010
        27@00003000: $28 <= 00000000
        28@00003004: $29 <= 00000000
        29@00003008: $ 1 <= 0000ffff
        30@0000300c: $10 <= 00000000
        29@00003010: *00000000 <= 87231010
        32@00003014: $ 2 <= 87230000
        33@00003018: $ 3 <= 00007856
        34@0000301c: $ 4 <= 85ff0000
        35@00003020: $ 5 <= 00000001
        36@00003024: $ 6 <= ffff0000
        37@00003028: $ 7 <= 0000ffff
        38@0000302c: $ 1 <= 8723ffff
        39@00003030: $ 9 <= 87247855
        40@00003034: $ 8 <= 0000ffff
        49@00003000: $28 <= 00000000
        50@00003004: $29 <= 00000000
        51@00003008: $ 1 <= 0000ffff
        52@0000300c: $10 <= 87231010
        51@00003010: *00000000 <= 8723ffff
        54@00003014: $ 2 <= 87230000
        55@00003018: $ 3 <= 00007856
        56@0000301c: $ 4 <= 85ff0000
        57@00003020: $ 5 <= 00000001
        58@00003024: $ 6 <= ffff0000
        59@00003028: $ 7 <= 0000ffff
        60@0000302c: $ 1 <= 8723ffff
        61@00003030: $ 9 <= 87247855
        62@00003034: $ 8 <= 0000ffff
        71@00003000: $28 <= 00000000
        72@00003004: $29 <= 00000000
        73@00003008: $ 1 <= 0000ffff
        74@0000300c: $10 <= 8723ffff
        73@00003010: *00000000 <= 8723ffff
        76@00003014: $ 2 <= 87230000
        77@00003018: $ 3 <= 00007856
        78@0000301c: $ 4 <= 85ff0000
        79@00003020: $ 5 <= 00000001
        80@00003024: $ 6 <= ffff0000
        81@00003028: $ 7 <= 0000ffff
        82@0000302c: $ 1 <= 8723ffff
        83@00003030: $ 9 <= 87247855
        84@00003034: $ 8 <= 0000ffff
        93@00003000: $28 <= 00000000
        94@00003004: $29 <= 00000000
        95@00003008: $ 1 <= 0000ffff
        96@0000300c: $10 <= 8723ffff
        95@00003010: *00000000 <= 8723ffff
        98@00003014: $ 2 <= 87230000
        99@00003018: $ 3 <= 00007856
       100@0000301c: $ 4 <= 85ff0000
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "F:/verilog/P5_assembly_line/P5_assembly_line/mips.v" Line 63.  For instance uut/f_b/, width 5 of formal port rt_ID_EX is not equal to width 1 of actual signal grf_frt.
WARNING: File "F:/verilog/P5_assembly_line/P5_assembly_line/mips.v" Line 63.  For instance uut/f_b/, width 2 of formal port forwarda is not equal to width 1 of actual signal forwardp.
WARNING: File "F:/verilog/P5_assembly_line/P5_assembly_line/mips.v" Line 63.  For instance uut/f_b/, width 2 of formal port forwardb is not equal to width 1 of actual signal forwardq.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
         5@00003000: $28 <= 00000000
         6@00003004: $29 <= 00000000
         7@00003008: $ 1 <= 00001010
         8@0000300c: $10 <= 00000000
         7@00003010: *00000000 <= 00000000
        10@00003014: $ 2 <= 87230000
        11@00003018: $ 3 <= 00007856
        12@0000301c: $ 4 <= 85ff0000
        13@00003020: $ 5 <= 00000001
        14@00003024: $ 6 <= ffff0000
        15@00003028: $ 7 <= 0000ffff
        16@0000302c: $ 1 <= 87231010
        17@00003030: $ 9 <= 87238866
        18@00003034: $ 8 <= 00001010
        27@00003000: $28 <= 00000000
        28@00003004: $29 <= 00000000
        29@00003008: $ 1 <= 0000ffff
        30@0000300c: $10 <= 00000000
        29@00003010: *00000000 <= 87231010
        32@00003014: $ 2 <= 87230000
        33@00003018: $ 3 <= 00007856
        34@0000301c: $ 4 <= 85ff0000
        35@00003020: $ 5 <= 00000001
        36@00003024: $ 6 <= ffff0000
        37@00003028: $ 7 <= 0000ffff
        38@0000302c: $ 1 <= 8723ffff
        39@00003030: $ 9 <= 87247855
        40@00003034: $ 8 <= 0000ffff
        49@00003000: $28 <= 00000000
        50@00003004: $29 <= 00000000
        51@00003008: $ 1 <= 0000ffff
        52@0000300c: $10 <= 87231010
        51@00003010: *00000000 <= 8723ffff
        54@00003014: $ 2 <= 87230000
        55@00003018: $ 3 <= 00007856
        56@0000301c: $ 4 <= 85ff0000
        57@00003020: $ 5 <= 00000001
        58@00003024: $ 6 <= ffff0000
        59@00003028: $ 7 <= 0000ffff
        60@0000302c: $ 1 <= 8723ffff
        61@00003030: $ 9 <= 87247855
        62@00003034: $ 8 <= 0000ffff
        71@00003000: $28 <= 00000000
        72@00003004: $29 <= 00000000
        73@00003008: $ 1 <= 0000ffff
        74@0000300c: $10 <= 8723ffff
        73@00003010: *00000000 <= 8723ffff
        76@00003014: $ 2 <= 87230000
        77@00003018: $ 3 <= 00007856
        78@0000301c: $ 4 <= 85ff0000
        79@00003020: $ 5 <= 00000001
        80@00003024: $ 6 <= ffff0000
        81@00003028: $ 7 <= 0000ffff
        82@0000302c: $ 1 <= 8723ffff
        83@00003030: $ 9 <= 87247855
        84@00003034: $ 8 <= 0000ffff
        93@00003000: $28 <= 00000000
        94@00003004: $29 <= 00000000
        95@00003008: $ 1 <= 0000ffff
        96@0000300c: $10 <= 8723ffff
        95@00003010: *00000000 <= 8723ffff
        98@00003014: $ 2 <= 87230000
        99@00003018: $ 3 <= 00007856
       100@0000301c: $ 4 <= 85ff0000
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
         5@00003000: $28 <= 00000000
         6@00003004: $29 <= 00000000
         7@00003008: $ 1 <= 00001010
         8@0000300c: $10 <= 00000000
         7@00003010: *00000000 <= 00000000
        10@00003014: $ 2 <= 87230000
        11@00003018: $ 3 <= 00007856
        12@0000301c: $ 4 <= 85ff0000
        13@00003020: $ 5 <= 00000001
        14@00003024: $ 6 <= ffff0000
        15@00003028: $ 7 <= 0000ffff
        16@0000302c: $ 1 <= 87231010
        17@00003030: $ 9 <= 87238866
        18@00003034: $ 8 <= 00001010
        27@00003000: $28 <= 00000000
        28@00003004: $29 <= 00000000
        29@00003008: $ 1 <= 0000ffff
        30@0000300c: $10 <= 00000000
        29@00003010: *00000000 <= 87231010
        32@00003014: $ 2 <= 87230000
        33@00003018: $ 3 <= 00007856
        34@0000301c: $ 4 <= 85ff0000
        35@00003020: $ 5 <= 00000001
        36@00003024: $ 6 <= ffff0000
        37@00003028: $ 7 <= 0000ffff
        38@0000302c: $ 1 <= 8723ffff
        39@00003030: $ 9 <= 87247855
        40@00003034: $ 8 <= 0000ffff
        49@00003000: $28 <= 00000000
        50@00003004: $29 <= 00000000
        51@00003008: $ 1 <= 0000ffff
        52@0000300c: $10 <= 87231010
        51@00003010: *00000000 <= 8723ffff
        54@00003014: $ 2 <= 87230000
        55@00003018: $ 3 <= 00007856
        56@0000301c: $ 4 <= 85ff0000
        57@00003020: $ 5 <= 00000001
        58@00003024: $ 6 <= ffff0000
        59@00003028: $ 7 <= 0000ffff
        60@0000302c: $ 1 <= 8723ffff
        61@00003030: $ 9 <= 87247855
        62@00003034: $ 8 <= 0000ffff
        71@00003000: $28 <= 00000000
        72@00003004: $29 <= 00000000
        73@00003008: $ 1 <= 0000ffff
        74@0000300c: $10 <= 8723ffff
        73@00003010: *00000000 <= 8723ffff
        76@00003014: $ 2 <= 87230000
        77@00003018: $ 3 <= 00007856
        78@0000301c: $ 4 <= 85ff0000
        79@00003020: $ 5 <= 00000001
        80@00003024: $ 6 <= ffff0000
        81@00003028: $ 7 <= 0000ffff
        82@0000302c: $ 1 <= 8723ffff
        83@00003030: $ 9 <= 87247855
        84@00003034: $ 8 <= 0000ffff
        93@00003000: $28 <= 00000000
        94@00003004: $29 <= 00000000
        95@00003008: $ 1 <= 0000ffff
        96@0000300c: $10 <= 8723ffff
        95@00003010: *00000000 <= 8723ffff
        98@00003014: $ 2 <= 87230000
        99@00003018: $ 3 <= 00007856
       100@0000301c: $ 4 <= 85ff0000
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
         5@00003000: $28 <= 00000000
         6@00003004: $29 <= 00000000
         7@00003008: $ 1 <= 00001010
         8@0000300c: $10 <= 00000000
         7@00003010: *00000000 <= 00000000
        10@00003014: $ 2 <= 87230000
        11@00003018: $ 3 <= 00007856
        12@0000301c: $ 4 <= 85ff0000
        13@00003020: $ 5 <= 00000001
        14@00003024: $ 6 <= ffff0000
        15@00003028: $ 7 <= 0000ffff
        16@0000302c: $ 1 <= 87231010
        17@00003030: $ 9 <= 87238866
        18@00003034: $ 8 <= 00001010
        27@00003000: $28 <= 00000000
        28@00003004: $29 <= 00000000
        29@00003008: $ 1 <= 0000ffff
        30@0000300c: $10 <= 00000000
        29@00003010: *00000000 <= 87231010
        32@00003014: $ 2 <= 87230000
        33@00003018: $ 3 <= 00007856
        34@0000301c: $ 4 <= 85ff0000
        35@00003020: $ 5 <= 00000001
        36@00003024: $ 6 <= ffff0000
        37@00003028: $ 7 <= 0000ffff
        38@0000302c: $ 1 <= 8723ffff
        39@00003030: $ 9 <= 87247855
        40@00003034: $ 8 <= 0000ffff
        49@00003000: $28 <= 00000000
        50@00003004: $29 <= 00000000
        51@00003008: $ 1 <= 0000ffff
        52@0000300c: $10 <= 87231010
        51@00003010: *00000000 <= 8723ffff
        54@00003014: $ 2 <= 87230000
        55@00003018: $ 3 <= 00007856
        56@0000301c: $ 4 <= 85ff0000
        57@00003020: $ 5 <= 00000001
        58@00003024: $ 6 <= ffff0000
        59@00003028: $ 7 <= 0000ffff
        60@0000302c: $ 1 <= 8723ffff
        61@00003030: $ 9 <= 87247855
        62@00003034: $ 8 <= 0000ffff
        71@00003000: $28 <= 00000000
        72@00003004: $29 <= 00000000
        73@00003008: $ 1 <= 0000ffff
        74@0000300c: $10 <= 8723ffff
        73@00003010: *00000000 <= 8723ffff
        76@00003014: $ 2 <= 87230000
        77@00003018: $ 3 <= 00007856
        78@0000301c: $ 4 <= 85ff0000
        79@00003020: $ 5 <= 00000001
        80@00003024: $ 6 <= ffff0000
        81@00003028: $ 7 <= 0000ffff
        82@0000302c: $ 1 <= 8723ffff
        83@00003030: $ 9 <= 87247855
        84@00003034: $ 8 <= 0000ffff
        93@00003000: $28 <= 00000000
        94@00003004: $29 <= 00000000
        95@00003008: $ 1 <= 0000ffff
        96@0000300c: $10 <= 8723ffff
        95@00003010: *00000000 <= 8723ffff
        98@00003014: $ 2 <= 87230000
        99@00003018: $ 3 <= 00007856
       100@0000301c: $ 4 <= 85ff0000
