module bus(
	input [15:0] num1,num2,
	input valid,
	input clk,
	output ready,
	output [31:0] result);
	
	reg [31:0] regs[31:0];
	
	always@(posedge clk) begin
	
	end
	
endmodule 