============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.14-s110_1
  Generated on:           Oct 20 2021  08:17:10 pm
  Module:                 top
  Technology library:     sky130_fd_sc_hd__tt_025C_1v80 1.0000000000
  Operating conditions:   tt_025C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

          Instance                    Module           Cell Count  Cell Area  Net Area   Total Area  Wireload     
------------------------------------------------------------------------------------------------------------------
top                                                         33631 248158.003     0.000   248158.003    <none> (D) 
  fma_inst                  fma_WIDTH64                     32074 224485.299     0.000   224485.299    <none> (T) 
    mul                     multiplication                  18366 113989.324     0.000   113989.324    <none> (T) 
      mul53                 multiplier53Booth_WIDTH53       10401  71255.840     0.000    71255.840    <none> (T) 
        genblk1[26].pp_bEnc boothEnc_26                         4     20.019     0.000       20.019    <none> (T) 
      se1                   signExpMul_3_6464                 630   3464.573     0.000     3464.573    <none> (T) 
      se2                   signExpMul_3_6465                 606   3404.515     0.000     3404.515    <none> (T) 
      se0                   signExpMul                        624   3397.008     0.000     3397.008    <none> (T) 
      se3                   signExpMul_3                      586   3300.666     0.000     3300.666    <none> (T) 
    add                     addition                         7417  38469.395     0.000    38469.395    <none> (T) 
      add                   adder_WIDTH106_CWIDTH29          1575   7443.389     0.000     7443.389    <none> (T) 
      comp                  comp3to2                          574   3256.874     0.000     3256.874    <none> (T) 
      LoD                   lod                               473   2149.562     0.000     2149.562    <none> (T) 
      expadd3               expAdd_3                           34    233.974     0.000      233.974    <none> (T) 
      expadd2               expAdd_3_4768                      34    233.974     0.000      233.974    <none> (T) 
      expadd1               expAdd_3_4767                      34    233.974     0.000      233.974    <none> (T) 
      expadd0               expAdd                             31    228.970     0.000      228.970    <none> (T) 
    nnround                 normnround                       3729  21393.018     0.000    21393.018    <none> (T) 
    regs                    register_WIDTH375                 356   8887.274     0.000     8887.274    <none> (T) 
    regm3                   register_WIDTH192_19956           193   4808.362     0.000     4808.362    <none> (T) 
    regm2                   register_WIDTH192_19957           193   4808.362     0.000     4808.362    <none> (T) 
    regm1                   register_WIDTH192_19958           193   4808.362     0.000     4808.362    <none> (T) 
    regm0                   register_WIDTH192                 193   4808.362     0.000     4808.362    <none> (T) 
    regn                    register_WIDTH110                 111   2758.896     0.000     2758.896    <none> (T) 
    regc1                   register_WIDTH72                   73   1805.482     0.000     1805.482    <none> (T) 
    rego3                   register_WIDTH64_19964             65   1605.290     0.000     1605.290    <none> (T) 
    rego2                   register_WIDTH64_19965             65   1605.290     0.000     1605.290    <none> (T) 
    rego1                   register_WIDTH64_19966             65   1605.290     0.000     1605.290    <none> (T) 
    rego0                   register_WIDTH64                   65   1605.290     0.000     1605.290    <none> (T) 
    regc2                   register_WIDTH76                   49   1204.906     0.000     1204.906    <none> (T) 
    regs0                   register_WIDTH39                   34    829.546     0.000      829.546    <none> (T) 
    regc4                   register_WIDTH24_1                 25    604.330     0.000      604.330    <none> (T) 
    regc3                   register_WIDTH56                   25    604.330     0.000      604.330    <none> (T) 
    regn1                   register_WIDTH27_19961             24    579.306     0.000      579.306    <none> (T) 
    regn0                   register_WIDTH27                   24    579.306     0.000      579.306    <none> (T) 
    regn3                   register_WIDTH27_19959             23    554.282     0.000      554.282    <none> (T) 
    regn2                   register_WIDTH27_19960             23    554.282     0.000      554.282    <none> (T) 
    rego                    register_WIDTH24                   13    304.042     0.000      304.042    <none> (T) 
    regs3                   register_WIDTH39_3                 12    279.018     0.000      279.018    <none> (T) 
    regs2                   register_WIDTH39_3_19963           12    279.018     0.000      279.018    <none> (T) 
    regs1                   register_WIDTH39_3_19962           12    279.018     0.000      279.018    <none> (T) 
    regm                    register_WIDTH6                     7    153.898     0.000      153.898    <none> (T) 
  in                        sipo                              186   4903.453     0.000     4903.453    <none> (T) 
  out                       piso                              277   3467.075     0.000     3467.075    <none> (T) 

 (T) = wireload mode is 'top'
 (D) = wireload is default in technology library
