#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2858210 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28583a0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2861ff0 .functor NOT 1, L_0x288bf10, C4<0>, C4<0>, C4<0>;
L_0x288bca0 .functor XOR 1, L_0x288bb60, L_0x288bc00, C4<0>, C4<0>;
L_0x288be00 .functor XOR 1, L_0x288bca0, L_0x288bd60, C4<0>, C4<0>;
v0x28887f0_0 .net *"_ivl_10", 0 0, L_0x288bd60;  1 drivers
v0x28888f0_0 .net *"_ivl_12", 0 0, L_0x288be00;  1 drivers
v0x28889d0_0 .net *"_ivl_2", 0 0, L_0x288bac0;  1 drivers
v0x2888a90_0 .net *"_ivl_4", 0 0, L_0x288bb60;  1 drivers
v0x2888b70_0 .net *"_ivl_6", 0 0, L_0x288bc00;  1 drivers
v0x2888ca0_0 .net *"_ivl_8", 0 0, L_0x288bca0;  1 drivers
v0x2888d80_0 .net "a", 0 0, v0x2886560_0;  1 drivers
v0x2888e20_0 .net "b", 0 0, v0x2886600_0;  1 drivers
v0x2888ec0_0 .net "c", 0 0, v0x28866a0_0;  1 drivers
v0x2888f60_0 .var "clk", 0 0;
v0x2889000_0 .net "d", 0 0, v0x2886810_0;  1 drivers
v0x28890a0_0 .net "out_dut", 0 0, L_0x288b8d0;  1 drivers
v0x2889140_0 .net "out_ref", 0 0, L_0x288a110;  1 drivers
v0x28891e0_0 .var/2u "stats1", 159 0;
v0x2889280_0 .var/2u "strobe", 0 0;
v0x2889320_0 .net "tb_match", 0 0, L_0x288bf10;  1 drivers
v0x28893e0_0 .net "tb_mismatch", 0 0, L_0x2861ff0;  1 drivers
v0x28895b0_0 .net "wavedrom_enable", 0 0, v0x2886900_0;  1 drivers
v0x2889650_0 .net "wavedrom_title", 511 0, v0x28869a0_0;  1 drivers
L_0x288bac0 .concat [ 1 0 0 0], L_0x288a110;
L_0x288bb60 .concat [ 1 0 0 0], L_0x288a110;
L_0x288bc00 .concat [ 1 0 0 0], L_0x288b8d0;
L_0x288bd60 .concat [ 1 0 0 0], L_0x288a110;
L_0x288bf10 .cmp/eeq 1, L_0x288bac0, L_0x288be00;
S_0x2858530 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x28583a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2858cb0 .functor NOT 1, v0x28866a0_0, C4<0>, C4<0>, C4<0>;
L_0x28628b0 .functor NOT 1, v0x2886600_0, C4<0>, C4<0>, C4<0>;
L_0x2889860 .functor AND 1, L_0x2858cb0, L_0x28628b0, C4<1>, C4<1>;
L_0x2889900 .functor NOT 1, v0x2886810_0, C4<0>, C4<0>, C4<0>;
L_0x2889a30 .functor NOT 1, v0x2886560_0, C4<0>, C4<0>, C4<0>;
L_0x2889b30 .functor AND 1, L_0x2889900, L_0x2889a30, C4<1>, C4<1>;
L_0x2889c10 .functor OR 1, L_0x2889860, L_0x2889b30, C4<0>, C4<0>;
L_0x2889cd0 .functor AND 1, v0x2886560_0, v0x28866a0_0, C4<1>, C4<1>;
L_0x2889d90 .functor AND 1, L_0x2889cd0, v0x2886810_0, C4<1>, C4<1>;
L_0x2889e50 .functor OR 1, L_0x2889c10, L_0x2889d90, C4<0>, C4<0>;
L_0x2889fc0 .functor AND 1, v0x2886600_0, v0x28866a0_0, C4<1>, C4<1>;
L_0x288a030 .functor AND 1, L_0x2889fc0, v0x2886810_0, C4<1>, C4<1>;
L_0x288a110 .functor OR 1, L_0x2889e50, L_0x288a030, C4<0>, C4<0>;
v0x2862260_0 .net *"_ivl_0", 0 0, L_0x2858cb0;  1 drivers
v0x2862300_0 .net *"_ivl_10", 0 0, L_0x2889b30;  1 drivers
v0x2884d50_0 .net *"_ivl_12", 0 0, L_0x2889c10;  1 drivers
v0x2884e10_0 .net *"_ivl_14", 0 0, L_0x2889cd0;  1 drivers
v0x2884ef0_0 .net *"_ivl_16", 0 0, L_0x2889d90;  1 drivers
v0x2885020_0 .net *"_ivl_18", 0 0, L_0x2889e50;  1 drivers
v0x2885100_0 .net *"_ivl_2", 0 0, L_0x28628b0;  1 drivers
v0x28851e0_0 .net *"_ivl_20", 0 0, L_0x2889fc0;  1 drivers
v0x28852c0_0 .net *"_ivl_22", 0 0, L_0x288a030;  1 drivers
v0x28853a0_0 .net *"_ivl_4", 0 0, L_0x2889860;  1 drivers
v0x2885480_0 .net *"_ivl_6", 0 0, L_0x2889900;  1 drivers
v0x2885560_0 .net *"_ivl_8", 0 0, L_0x2889a30;  1 drivers
v0x2885640_0 .net "a", 0 0, v0x2886560_0;  alias, 1 drivers
v0x2885700_0 .net "b", 0 0, v0x2886600_0;  alias, 1 drivers
v0x28857c0_0 .net "c", 0 0, v0x28866a0_0;  alias, 1 drivers
v0x2885880_0 .net "d", 0 0, v0x2886810_0;  alias, 1 drivers
v0x2885940_0 .net "out", 0 0, L_0x288a110;  alias, 1 drivers
S_0x2885aa0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x28583a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2886560_0 .var "a", 0 0;
v0x2886600_0 .var "b", 0 0;
v0x28866a0_0 .var "c", 0 0;
v0x2886770_0 .net "clk", 0 0, v0x2888f60_0;  1 drivers
v0x2886810_0 .var "d", 0 0;
v0x2886900_0 .var "wavedrom_enable", 0 0;
v0x28869a0_0 .var "wavedrom_title", 511 0;
S_0x2885d40 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x2885aa0;
 .timescale -12 -12;
v0x2885fa0_0 .var/2s "count", 31 0;
E_0x2853160/0 .event negedge, v0x2886770_0;
E_0x2853160/1 .event posedge, v0x2886770_0;
E_0x2853160 .event/or E_0x2853160/0, E_0x2853160/1;
E_0x28533b0 .event negedge, v0x2886770_0;
E_0x283d9f0 .event posedge, v0x2886770_0;
S_0x28860a0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2885aa0;
 .timescale -12 -12;
v0x28862a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2886380 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2885aa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2886b00 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x28583a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x288a270 .functor AND 1, v0x2886560_0, v0x2886600_0, C4<1>, C4<1>;
L_0x288a380 .functor AND 1, L_0x288a270, L_0x288a2e0, C4<1>, C4<1>;
L_0x288a550 .functor AND 1, v0x2886560_0, L_0x288a4b0, C4<1>, C4<1>;
L_0x288a610 .functor AND 1, L_0x288a550, v0x28866a0_0, C4<1>, C4<1>;
L_0x288a810 .functor OR 1, L_0x288a380, L_0x288a610, C4<0>, C4<0>;
L_0x288aad0 .functor AND 1, L_0x288a920, v0x2886600_0, C4<1>, C4<1>;
L_0x288ace0 .functor AND 1, L_0x288aad0, v0x28866a0_0, C4<1>, C4<1>;
L_0x288ada0 .functor OR 1, L_0x288a810, L_0x288ace0, C4<0>, C4<0>;
L_0x288af00 .functor AND 1, v0x2886560_0, v0x2886600_0, C4<1>, C4<1>;
L_0x288af70 .functor AND 1, L_0x288af00, v0x28866a0_0, C4<1>, C4<1>;
L_0x288b160 .functor AND 1, L_0x288af70, L_0x288b090, C4<1>, C4<1>;
L_0x288b220 .functor OR 1, L_0x288ada0, L_0x288b160, C4<0>, C4<0>;
L_0x288b440 .functor AND 1, v0x2886560_0, L_0x288b3a0, C4<1>, C4<1>;
L_0x288b5e0 .functor AND 1, L_0x288b440, L_0x288b500, C4<1>, C4<1>;
L_0x288b330 .functor AND 1, L_0x288b5e0, v0x2886810_0, C4<1>, C4<1>;
L_0x288b8d0 .functor OR 1, L_0x288b220, L_0x288b330, C4<0>, C4<0>;
v0x2886df0_0 .net *"_ivl_0", 0 0, L_0x288a270;  1 drivers
v0x2886ed0_0 .net *"_ivl_10", 0 0, L_0x288a610;  1 drivers
v0x2886fb0_0 .net *"_ivl_12", 0 0, L_0x288a810;  1 drivers
v0x28870a0_0 .net *"_ivl_15", 0 0, L_0x288a920;  1 drivers
v0x2887160_0 .net *"_ivl_16", 0 0, L_0x288aad0;  1 drivers
v0x2887290_0 .net *"_ivl_18", 0 0, L_0x288ace0;  1 drivers
v0x2887370_0 .net *"_ivl_20", 0 0, L_0x288ada0;  1 drivers
v0x2887450_0 .net *"_ivl_22", 0 0, L_0x288af00;  1 drivers
v0x2887530_0 .net *"_ivl_24", 0 0, L_0x288af70;  1 drivers
v0x2887610_0 .net *"_ivl_27", 0 0, L_0x288b090;  1 drivers
v0x28876d0_0 .net *"_ivl_28", 0 0, L_0x288b160;  1 drivers
v0x28877b0_0 .net *"_ivl_3", 0 0, L_0x288a2e0;  1 drivers
v0x2887870_0 .net *"_ivl_30", 0 0, L_0x288b220;  1 drivers
v0x2887950_0 .net *"_ivl_33", 0 0, L_0x288b3a0;  1 drivers
v0x2887a10_0 .net *"_ivl_34", 0 0, L_0x288b440;  1 drivers
v0x2887af0_0 .net *"_ivl_37", 0 0, L_0x288b500;  1 drivers
v0x2887bb0_0 .net *"_ivl_38", 0 0, L_0x288b5e0;  1 drivers
v0x2887da0_0 .net *"_ivl_4", 0 0, L_0x288a380;  1 drivers
v0x2887e80_0 .net *"_ivl_40", 0 0, L_0x288b330;  1 drivers
v0x2887f60_0 .net *"_ivl_7", 0 0, L_0x288a4b0;  1 drivers
v0x2888020_0 .net *"_ivl_8", 0 0, L_0x288a550;  1 drivers
v0x2888100_0 .net "a", 0 0, v0x2886560_0;  alias, 1 drivers
v0x28881a0_0 .net "b", 0 0, v0x2886600_0;  alias, 1 drivers
v0x2888290_0 .net "c", 0 0, v0x28866a0_0;  alias, 1 drivers
v0x2888380_0 .net "d", 0 0, v0x2886810_0;  alias, 1 drivers
v0x2888470_0 .net "out", 0 0, L_0x288b8d0;  alias, 1 drivers
L_0x288a2e0 .reduce/nor v0x28866a0_0;
L_0x288a4b0 .reduce/nor v0x2886600_0;
L_0x288a920 .reduce/nor v0x2886560_0;
L_0x288b090 .reduce/nor v0x2886810_0;
L_0x288b3a0 .reduce/nor v0x2886600_0;
L_0x288b500 .reduce/nor v0x28866a0_0;
S_0x28885d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x28583a0;
 .timescale -12 -12;
E_0x2852f00 .event anyedge, v0x2889280_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2889280_0;
    %nor/r;
    %assign/vec4 v0x2889280_0, 0;
    %wait E_0x2852f00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2885aa0;
T_3 ;
    %fork t_1, S_0x2885d40;
    %jmp t_0;
    .scope S_0x2885d40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2885fa0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2886810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28866a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2886600_0, 0;
    %assign/vec4 v0x2886560_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x283d9f0;
    %load/vec4 v0x2885fa0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x2885fa0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2886810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28866a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2886600_0, 0;
    %assign/vec4 v0x2886560_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x28533b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2886380;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2853160;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2886560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2886600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28866a0_0, 0;
    %assign/vec4 v0x2886810_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x2885aa0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x28583a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2888f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2889280_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28583a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2888f60_0;
    %inv;
    %store/vec4 v0x2888f60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28583a0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2886770_0, v0x28893e0_0, v0x2888d80_0, v0x2888e20_0, v0x2888ec0_0, v0x2889000_0, v0x2889140_0, v0x28890a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28583a0;
T_7 ;
    %load/vec4 v0x28891e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28891e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28891e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28891e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28891e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28891e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28891e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28583a0;
T_8 ;
    %wait E_0x2853160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28891e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28891e0_0, 4, 32;
    %load/vec4 v0x2889320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28891e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28891e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28891e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28891e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2889140_0;
    %load/vec4 v0x2889140_0;
    %load/vec4 v0x28890a0_0;
    %xor;
    %load/vec4 v0x2889140_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28891e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28891e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28891e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28891e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/kmap2/iter0/response2/top_module.sv";
