<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\Git\oscilloscope-fpga\fpga_project\src\adc_controller.vhd<br>
G:\Git\oscilloscope-fpga\fpga_project\src\dual_adc_bram\dual_adc_bram.vhd<br>
G:\Git\oscilloscope-fpga\fpga_project\src\gowin_dcs\clock_sel.vhd<br>
G:\Git\oscilloscope-fpga\fpga_project\src\gowin_osc\gowin_osc.vhd<br>
G:\Git\oscilloscope-fpga\fpga_project\src\gowin_rpll\gowin_rpll.vhd<br>
G:\Git\oscilloscope-fpga\fpga_project\src\gowin_sdpb\dual_bram.vhd<br>
G:\Git\oscilloscope-fpga\fpga_project\src\line_drawer.vhd<br>
G:\Git\oscilloscope-fpga\fpga_project\src\top_level.vhd<br>
G:\Git\oscilloscope-fpga\fpga_project\src\vga_controller.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jul 26 12:07:28 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top_level</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.207s, Peak memory usage = 118.797MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 118.797MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 118.797MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.048s, Peak memory usage = 118.797MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 118.797MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 118.797MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 118.797MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 118.797MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.036s, Peak memory usage = 118.797MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 118.797MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 118.797MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.718s, Elapsed time = 0h 0m 0.775s, Peak memory usage = 118.797MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.08s, Peak memory usage = 118.797MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 118.797MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 118.797MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>31</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>21</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>288</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>193</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>57</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>371</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>90</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>231</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>170</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>170</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>557(387 LUTs, 170 ALUs) / 1152</td>
<td>48%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>288 / 945</td>
<td>30%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 945</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>288 / 945</td>
<td>30%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>3 / 4</td>
<td>75%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Base</td>
<td>41.667</td>
<td>24.0</td>
<td>0.000</td>
<td>20.833</td>
<td> </td>
<td> </td>
<td>CLOCK_IN_ibuf/I </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.252</td>
<td>444.0</td>
<td>0.000</td>
<td>1.126</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.252</td>
<td>444.0</td>
<td>0.000</td>
<td>1.126</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>22.523</td>
<td>44.4</td>
<td>0.000</td>
<td>11.261</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>6.757</td>
<td>148.0</td>
<td>0.000</td>
<td>3.378</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>44.4(MHz)</td>
<td>97.3(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>148.0(MHz)</td>
<td>143.2(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>2.084</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_1_6_s0/CLK</td>
</tr>
<tr>
<td>2.543</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_1_6_s0/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n79_s/I1</td>
</tr>
<tr>
<td>4.068</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n79_s/COUT</td>
</tr>
<tr>
<td>4.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n78_s/CIN</td>
</tr>
<tr>
<td>4.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n78_s/COUT</td>
</tr>
<tr>
<td>4.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n77_s/CIN</td>
</tr>
<tr>
<td>4.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n77_s/COUT</td>
</tr>
<tr>
<td>4.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n76_s/CIN</td>
</tr>
<tr>
<td>4.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n76_s/COUT</td>
</tr>
<tr>
<td>4.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n75_s/CIN</td>
</tr>
<tr>
<td>4.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n75_s/COUT</td>
</tr>
<tr>
<td>4.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n74_s/CIN</td>
</tr>
<tr>
<td>4.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n74_s/COUT</td>
</tr>
<tr>
<td>4.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n73_s/CIN</td>
</tr>
<tr>
<td>4.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n73_s/COUT</td>
</tr>
<tr>
<td>4.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n72_s/CIN</td>
</tr>
<tr>
<td>4.467</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n72_s/COUT</td>
</tr>
<tr>
<td>4.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n71_s/CIN</td>
</tr>
<tr>
<td>5.030</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n71_s/SUM</td>
</tr>
<tr>
<td>5.510</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n577_s12/I1</td>
</tr>
<tr>
<td>6.609</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n577_s12/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n577_s14/I1</td>
</tr>
<tr>
<td>8.188</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n577_s14/F</td>
</tr>
<tr>
<td>8.668</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_sum_14_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.478</td>
<td>1.721</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.841</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_sum_14_s1/CLK</td>
</tr>
<tr>
<td>8.441</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>line_draw/addr_y_value_mult_sum_14_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.205, 63.873%; route: 1.920, 29.165%; tC2Q: 0.458, 6.962%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>2.084</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>display/rst_frame_buffer_count_11_s1/CLK</td>
</tr>
<tr>
<td>2.543</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>display/rst_frame_buffer_count_11_s1/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>display/n358_s6/I1</td>
</tr>
<tr>
<td>4.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>display/n358_s6/F</td>
</tr>
<tr>
<td>4.602</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>display/rst_data_addr_14_s3/I3</td>
</tr>
<tr>
<td>5.228</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>5.708</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>display/n356_s13/I2</td>
</tr>
<tr>
<td>6.530</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>display/n356_s13/F</td>
</tr>
<tr>
<td>7.010</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>display/n356_s6/I0</td>
</tr>
<tr>
<td>8.042</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>display/n356_s6/F</td>
</tr>
<tr>
<td>8.522</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>display/rst_state_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.478</td>
<td>1.721</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.841</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>display/rst_state_0_s1/CLK</td>
</tr>
<tr>
<td>8.441</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>display/rst_state_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.579, 55.597%; route: 2.400, 37.283%; tC2Q: 0.458, 7.120%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>2.084</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_1_6_s0/CLK</td>
</tr>
<tr>
<td>2.543</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_1_6_s0/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n79_s/I1</td>
</tr>
<tr>
<td>4.068</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n79_s/COUT</td>
</tr>
<tr>
<td>4.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n78_s/CIN</td>
</tr>
<tr>
<td>4.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n78_s/COUT</td>
</tr>
<tr>
<td>4.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n77_s/CIN</td>
</tr>
<tr>
<td>4.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n77_s/COUT</td>
</tr>
<tr>
<td>4.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n76_s/CIN</td>
</tr>
<tr>
<td>4.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n76_s/COUT</td>
</tr>
<tr>
<td>4.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n75_s/CIN</td>
</tr>
<tr>
<td>4.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n75_s/COUT</td>
</tr>
<tr>
<td>4.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n74_s/CIN</td>
</tr>
<tr>
<td>4.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n74_s/COUT</td>
</tr>
<tr>
<td>4.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n73_s/CIN</td>
</tr>
<tr>
<td>4.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n73_s/COUT</td>
</tr>
<tr>
<td>4.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n72_s/CIN</td>
</tr>
<tr>
<td>4.973</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n72_s/SUM</td>
</tr>
<tr>
<td>5.453</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n579_s10/I1</td>
</tr>
<tr>
<td>6.552</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n579_s10/F</td>
</tr>
<tr>
<td>7.032</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n579_s9/I2</td>
</tr>
<tr>
<td>7.854</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n579_s9/F</td>
</tr>
<tr>
<td>8.334</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_sum_13_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.478</td>
<td>1.721</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.841</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_sum_13_s1/CLK</td>
</tr>
<tr>
<td>8.441</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>line_draw/addr_y_value_mult_sum_13_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.871, 61.943%; route: 1.920, 30.723%; tC2Q: 0.458, 7.334%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>2.084</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_1_6_s0/CLK</td>
</tr>
<tr>
<td>2.543</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_1_6_s0/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n79_s/I1</td>
</tr>
<tr>
<td>4.068</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n79_s/COUT</td>
</tr>
<tr>
<td>4.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n78_s/CIN</td>
</tr>
<tr>
<td>4.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n78_s/COUT</td>
</tr>
<tr>
<td>4.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n77_s/CIN</td>
</tr>
<tr>
<td>4.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n77_s/COUT</td>
</tr>
<tr>
<td>4.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n76_s/CIN</td>
</tr>
<tr>
<td>4.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n76_s/COUT</td>
</tr>
<tr>
<td>4.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n75_s/CIN</td>
</tr>
<tr>
<td>4.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n75_s/COUT</td>
</tr>
<tr>
<td>4.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n74_s/CIN</td>
</tr>
<tr>
<td>4.353</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n74_s/COUT</td>
</tr>
<tr>
<td>4.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n73_s/CIN</td>
</tr>
<tr>
<td>4.916</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n73_s/SUM</td>
</tr>
<tr>
<td>5.396</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n581_s10/I1</td>
</tr>
<tr>
<td>6.495</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n581_s10/F</td>
</tr>
<tr>
<td>6.975</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n581_s9/I2</td>
</tr>
<tr>
<td>7.797</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n581_s9/F</td>
</tr>
<tr>
<td>8.277</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_sum_12_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.478</td>
<td>1.721</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.841</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_sum_12_s1/CLK</td>
</tr>
<tr>
<td>8.441</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>line_draw/addr_y_value_mult_sum_12_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.814, 61.592%; route: 1.920, 31.006%; tC2Q: 0.458, 7.402%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.721</td>
<td>1.721</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>2.084</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_1_6_s0/CLK</td>
</tr>
<tr>
<td>2.543</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_1_6_s0/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n79_s/I1</td>
</tr>
<tr>
<td>4.068</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n79_s/COUT</td>
</tr>
<tr>
<td>4.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n78_s/CIN</td>
</tr>
<tr>
<td>4.125</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n78_s/COUT</td>
</tr>
<tr>
<td>4.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n77_s/CIN</td>
</tr>
<tr>
<td>4.182</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n77_s/COUT</td>
</tr>
<tr>
<td>4.182</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n76_s/CIN</td>
</tr>
<tr>
<td>4.239</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n76_s/COUT</td>
</tr>
<tr>
<td>4.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n75_s/CIN</td>
</tr>
<tr>
<td>4.296</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n75_s/COUT</td>
</tr>
<tr>
<td>4.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>line_draw/n74_s/CIN</td>
</tr>
<tr>
<td>4.859</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n74_s/SUM</td>
</tr>
<tr>
<td>5.339</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n583_s10/I1</td>
</tr>
<tr>
<td>6.438</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n583_s10/F</td>
</tr>
<tr>
<td>6.918</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n583_s9/I2</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>line_draw/n583_s9/F</td>
</tr>
<tr>
<td>8.220</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_sum_11_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.478</td>
<td>1.721</td>
<td>tCL</td>
<td>RR</td>
<td>270</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.841</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>line_draw/addr_y_value_mult_sum_11_s1/CLK</td>
</tr>
<tr>
<td>8.441</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>line_draw/addr_y_value_mult_sum_11_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.757, 61.236%; route: 1.920, 31.294%; tC2Q: 0.458, 7.470%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
