Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto dc67a2b4c77b4062b605826cc54b169a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_full_adder_simulation_behav xil_defaultlib.my_full_adder_simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.my_2_bit_adder
Compiling module xil_defaultlib.my_full_adder_simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_full_adder_simulation_behav
