// Seed: 1420524059
module module_0;
  assign id_1 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always_comb @(posedge 1 or id_2 - 1) assign id_4 = id_2;
  wire id_6, id_7;
  or (id_1, id_2, id_6, id_7);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2[1+!1] = 1;
  module_0();
endmodule
