// Seed: 614158530
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply0 id_8,
    output tri0 id_9,
    output uwire id_10,
    input wire id_11,
    input uwire id_12,
    input uwire id_13,
    input wor id_14,
    input supply0 id_15,
    output supply0 id_16
);
  logic id_18;
  assign module_1._id_8 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd22,
    parameter id_8 = 32'd58
) (
    input supply1 id_0,
    output wire id_1,
    input wor id_2,
    output wand id_3
    , id_22,
    input tri0 id_4,
    input wire id_5,
    output tri0 id_6,
    input tri0 _id_7,
    input supply0 _id_8,
    input tri1 id_9,
    output tri0 id_10,
    input tri id_11,
    input tri id_12,
    output uwire id_13,
    input supply1 id_14,
    input uwire id_15,
    input supply0 id_16,
    output wand id_17,
    output tri id_18,
    input tri1 id_19
    , id_23,
    output supply1 id_20
);
  wire id_24 = id_11;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_1,
      id_19,
      id_9,
      id_20,
      id_17,
      id_11,
      id_5,
      id_13,
      id_3,
      id_15,
      id_2,
      id_0,
      id_0,
      id_15,
      id_10
  );
  wire id_25;
  assign id_18 = 1;
  wire id_26;
  logic [id_8 : id_7] id_27;
endmodule
