/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire [5:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [20:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [16:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_62z = ~(celloutsig_0_29z[11] & celloutsig_0_2z);
  assign celloutsig_0_31z = !(celloutsig_0_5z[4] ? celloutsig_0_27z : celloutsig_0_3z);
  assign celloutsig_0_32z = !(celloutsig_0_17z ? celloutsig_0_24z : celloutsig_0_27z);
  assign celloutsig_0_8z = !(celloutsig_0_6z ? celloutsig_0_2z : celloutsig_0_3z);
  assign celloutsig_0_18z = !(celloutsig_0_13z[2] ? celloutsig_0_12z : celloutsig_0_17z);
  assign celloutsig_0_19z = !(celloutsig_0_9z[4] ? celloutsig_0_4z : celloutsig_0_8z);
  assign celloutsig_0_26z = !(celloutsig_0_24z ? celloutsig_0_24z : celloutsig_0_22z);
  assign celloutsig_0_33z = ~_00_;
  assign celloutsig_0_6z = ~celloutsig_0_5z[1];
  assign celloutsig_0_34z = ~((celloutsig_0_11z | celloutsig_0_1z[4]) & celloutsig_0_4z);
  assign celloutsig_0_14z = ~((celloutsig_0_1z[3] | celloutsig_0_7z) & celloutsig_0_4z);
  assign celloutsig_0_27z = ~((celloutsig_0_22z | _01_) & celloutsig_0_26z);
  assign celloutsig_0_37z = celloutsig_0_3z | ~(celloutsig_0_21z);
  assign celloutsig_0_82z = _02_ | ~(celloutsig_0_71z);
  assign celloutsig_0_45z = celloutsig_0_25z[9] | celloutsig_0_4z;
  assign celloutsig_1_11z = celloutsig_1_2z | celloutsig_1_0z;
  assign celloutsig_0_10z = celloutsig_0_0z | celloutsig_0_3z;
  assign celloutsig_0_2z = celloutsig_0_1z[0] | celloutsig_0_0z;
  assign celloutsig_1_14z = celloutsig_1_11z ^ celloutsig_1_0z;
  assign celloutsig_0_30z = celloutsig_0_22z ^ celloutsig_0_21z;
  assign celloutsig_0_3z = ~(in_data[37] ^ celloutsig_0_2z);
  assign celloutsig_0_39z = ~(celloutsig_0_2z ^ celloutsig_0_15z);
  assign celloutsig_1_13z = ~(celloutsig_1_9z ^ celloutsig_1_6z[3]);
  assign celloutsig_1_17z = ~(celloutsig_1_6z[0] ^ celloutsig_1_13z);
  assign celloutsig_0_15z = ~(celloutsig_0_13z[2] ^ celloutsig_0_9z[4]);
  assign celloutsig_0_24z = ~(celloutsig_0_9z[4] ^ celloutsig_0_22z);
  reg [4:0] _31_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _31_ <= 5'h00;
    else _31_ <= { celloutsig_0_1z[5:2], celloutsig_0_15z };
  assign { _03_[4:3], _00_, _03_[1:0] } = _31_;
  reg [5:0] _32_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _32_ <= 6'h00;
    else _32_ <= celloutsig_0_5z[6:1];
  assign { _04_[5], _02_, _01_, _04_[2:0] } = _32_;
  assign celloutsig_1_0z = in_data[180:178] >= in_data[122:120];
  assign celloutsig_1_1z = { in_data[145:139], celloutsig_1_0z, celloutsig_1_0z } >= in_data[168:160];
  assign celloutsig_1_7z = in_data[171:167] >= { celloutsig_1_6z[2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z } >= in_data[159:155];
  assign celloutsig_1_10z = { celloutsig_1_6z[3:0], celloutsig_1_9z, celloutsig_1_6z } >= { in_data[179:175], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_10z } >= { in_data[124:123], celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_14z };
  assign celloutsig_0_22z = { _04_[2:0], celloutsig_0_10z } >= { _01_, _04_[2], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_61z = { celloutsig_0_35z[3], celloutsig_0_44z, celloutsig_0_10z, celloutsig_0_45z, celloutsig_0_6z, celloutsig_0_21z } && { celloutsig_0_25z[2:1], celloutsig_0_34z, celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_39z };
  assign celloutsig_1_4z = { in_data[155:143], celloutsig_1_0z, celloutsig_1_2z } && in_data[111:97];
  assign celloutsig_0_71z = ! { celloutsig_0_42z[13:1], celloutsig_0_35z, celloutsig_0_52z, celloutsig_0_41z, celloutsig_0_26z, celloutsig_0_3z };
  assign celloutsig_1_2z = ! { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_21z = ! { in_data[56:55], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_68z = celloutsig_0_12z & ~(celloutsig_0_3z);
  assign celloutsig_0_17z = celloutsig_0_1z[5] & ~(celloutsig_0_12z);
  assign celloutsig_0_35z = { celloutsig_0_33z, celloutsig_0_0z, celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_2z } % { 1'h1, celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_12z, celloutsig_0_30z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[139:137] };
  assign celloutsig_1_8z = { celloutsig_1_6z[4:1], celloutsig_1_1z } % { 1'h1, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_25z = { in_data[7:5], celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_6z } % { 1'h1, celloutsig_0_1z[4], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_1_6z = celloutsig_1_4z ? { celloutsig_1_5z[3:2], celloutsig_1_3z, celloutsig_1_0z, 1'h1 } : in_data[116:112];
  assign celloutsig_0_9z = celloutsig_0_5z[1] ? { in_data[41:40], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z } : celloutsig_0_1z[7:3];
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[7:0] : in_data[49:42];
  assign celloutsig_0_13z = celloutsig_0_0z ? celloutsig_0_9z[4:2] : { 1'h0, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_4z = { in_data[90:88], celloutsig_0_0z } != { in_data[80], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_41z = { celloutsig_0_9z[3:2], celloutsig_0_26z } != { celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_7z = celloutsig_0_4z != celloutsig_0_6z;
  assign celloutsig_1_3z = { in_data[137:136], celloutsig_1_0z } != { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_6z[1], celloutsig_1_4z, celloutsig_1_10z } != celloutsig_1_5z[2:0];
  assign celloutsig_0_44z = | { celloutsig_0_26z, celloutsig_0_41z, celloutsig_0_39z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_37z };
  assign celloutsig_0_12z = | { celloutsig_0_1z[6:1], celloutsig_0_0z };
  assign celloutsig_0_52z = | celloutsig_0_25z[9:0];
  assign celloutsig_1_19z = | in_data[122:113];
  assign celloutsig_0_11z = | { celloutsig_0_7z, celloutsig_0_5z[9:1], celloutsig_0_2z };
  assign celloutsig_0_0z = ^ in_data[17:14];
  assign celloutsig_0_29z = { celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_28z } >>> { celloutsig_0_28z[1], celloutsig_0_15z, celloutsig_0_4z, _03_[4:3], _00_, _03_[1:0], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_42z = { _04_[5], _02_, _01_, _04_[2], celloutsig_0_37z, celloutsig_0_8z, celloutsig_0_17z, _04_[5], _02_, _01_, _04_[2:0], celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_17z, celloutsig_0_21z } - { in_data[36:26], celloutsig_0_32z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_5z = in_data[88:79] - { in_data[65:59], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_81z = { celloutsig_0_35z[2:0], celloutsig_0_68z, celloutsig_0_32z, celloutsig_0_61z, celloutsig_0_62z, celloutsig_0_3z, celloutsig_0_32z } - { celloutsig_0_29z[12:5], celloutsig_0_12z };
  assign celloutsig_0_28z = { celloutsig_0_18z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_6z } - { celloutsig_0_1z[6:5], celloutsig_0_26z, celloutsig_0_4z };
  assign _03_[2] = _00_;
  assign _04_[4:3] = { _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
