
Clock Cycle 1:
addi
addi$t2,$t0,1072
$t2 = 1072

Clock Cycle 2:
addi
addi$t3,$t0,3064
$t3 = 3064

Clock Cycle 3:
sw
DRAM Request(Write) Issued for sw 1964 3064 on Line 3

Clock Cycle 4:

Started sw 1964 3064 on Line 3
Row 1 will be activated
Completed 1/12
add
add$t4,$t4,$t2
$t4 = 1072

Clock Cycle 5:

Completed 2/12
add
add$t3,$t0,$t0
$t3 = 0

Clock Cycle 6:

Completed 3/12
add
add$t4,$t3,$t4
$t4 = 1072

Clock Cycle 7:

Completed 4/12
addi
addi$t4,$t1,2740
$t4 = 2740

Clock Cycle 8:

Completed 5/12
addi
addi$t3,$t4,3632
$t3 = 6372

Clock Cycle 9:

Completed 6/12
slt
slt$t2,$t0,$t4
$t2 = 1

Clock Cycle 10:

Completed 7/12
mul
mul$t2,$t4,$t0
$t2 = 0

Clock Cycle 11:

Completed 8/12
mul
mul$t4,$t2,$t0
$t4 = 0

Clock Cycle 12:

Completed 9/12
lw
DRAM Request(Read) Issued for lw 76 $t1 on Line 12

Clock Cycle 13:
$t1 -> 1, 
Completed 10/12
sub
sub$t0,$t3,$t3
$t0 = 0

Clock Cycle 14:
$t1 -> 1, 
Completed 11/12
slt
slt$t2,$t0,$t3
$t2 = 1

Clock Cycle 15:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 1964 3064 on Line 3
mul
mul$t3,$t2,$t4
$t3 = 0

Clock Cycle 16:
$t1 -> 1, 
Started lw 76 $t1 on Line 12
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3524 0 on Line 16

Clock Cycle 17:
$t1 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 2964 0 on Line 17

Clock Cycle 18:
$t1 -> 1, 
Completed 3/22

Clock Cycle 19:
$t1 -> 1, 
Completed 4/22

Clock Cycle 20:
$t1 -> 1, 
Completed 5/22

Clock Cycle 21:
$t1 -> 1, 
Completed 6/22

Clock Cycle 22:
$t1 -> 1, 
Completed 7/22

Clock Cycle 23:
$t1 -> 1, 
Completed 8/22

Clock Cycle 24:
$t1 -> 1, 
Completed 9/22

Clock Cycle 25:
$t1 -> 1, 
Completed 10/22
Memory at 1964 = 3064

Clock Cycle 26:
$t1 -> 1, 
Completed 11/22

Clock Cycle 27:
$t1 -> 1, 
Completed 12/22

Clock Cycle 28:
$t1 -> 1, 
Completed 13/22

Clock Cycle 29:
$t1 -> 1, 
Completed 14/22

Clock Cycle 30:
$t1 -> 1, 
Completed 15/22

Clock Cycle 31:
$t1 -> 1, 
Completed 16/22

Clock Cycle 32:
$t1 -> 1, 
Completed 17/22

Clock Cycle 33:
$t1 -> 1, 
Completed 18/22

Clock Cycle 34:
$t1 -> 1, 
Completed 19/22

Clock Cycle 35:
$t1 -> 1, 
Completed 20/22

Clock Cycle 36:
$t1 -> 1, 
Completed 21/22

Clock Cycle 37:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 76 $t1 on Line 12

Clock Cycle 38:

Started sw 3524 0 on Line 16
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sub
sub$t1,$t1,$t0
$t1 = 0

Clock Cycle 39:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1416 $t0 on Line 19

Clock Cycle 40:
$t0 -> 1, 
Completed 3/12

Clock Cycle 41:
$t0 -> 1, 
Completed 4/12

Clock Cycle 42:
$t0 -> 1, 
Completed 5/12

Clock Cycle 43:
$t0 -> 1, 
Completed 6/12

Clock Cycle 44:
$t0 -> 1, 
Completed 7/12

Clock Cycle 45:
$t0 -> 1, 
Completed 8/12

Clock Cycle 46:
$t0 -> 1, 
Completed 9/12

Clock Cycle 47:
$t0 -> 1, 
Completed 10/12

Clock Cycle 48:
$t0 -> 1, 
Completed 11/12

Clock Cycle 49:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3524 0 on Line 16

Clock Cycle 50:
$t0 -> 1, 
Started sw 2964 0 on Line 17
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 51:
$t0 -> 1, 
Completed 2/22

Clock Cycle 52:
$t0 -> 1, 
Completed 3/22

Clock Cycle 53:
$t0 -> 1, 
Completed 4/22

Clock Cycle 54:
$t0 -> 1, 
Completed 5/22

Clock Cycle 55:
$t0 -> 1, 
Completed 6/22

Clock Cycle 56:
$t0 -> 1, 
Completed 7/22

Clock Cycle 57:
$t0 -> 1, 
Completed 8/22

Clock Cycle 58:
$t0 -> 1, 
Completed 9/22

Clock Cycle 59:
$t0 -> 1, 
Completed 10/22

Clock Cycle 60:
$t0 -> 1, 
Completed 11/22

Clock Cycle 61:
$t0 -> 1, 
Completed 12/22

Clock Cycle 62:
$t0 -> 1, 
Completed 13/22

Clock Cycle 63:
$t0 -> 1, 
Completed 14/22

Clock Cycle 64:
$t0 -> 1, 
Completed 15/22

Clock Cycle 65:
$t0 -> 1, 
Completed 16/22

Clock Cycle 66:
$t0 -> 1, 
Completed 17/22

Clock Cycle 67:
$t0 -> 1, 
Completed 18/22

Clock Cycle 68:
$t0 -> 1, 
Completed 19/22

Clock Cycle 69:
$t0 -> 1, 
Completed 20/22

Clock Cycle 70:
$t0 -> 1, 
Completed 21/22

Clock Cycle 71:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2964 0 on Line 17

Clock Cycle 72:
$t0 -> 1, 
Started lw 1416 $t0 on Line 19
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 73:
$t0 -> 1, 
Completed 2/22

Clock Cycle 74:
$t0 -> 1, 
Completed 3/22

Clock Cycle 75:
$t0 -> 1, 
Completed 4/22

Clock Cycle 76:
$t0 -> 1, 
Completed 5/22

Clock Cycle 77:
$t0 -> 1, 
Completed 6/22

Clock Cycle 78:
$t0 -> 1, 
Completed 7/22

Clock Cycle 79:
$t0 -> 1, 
Completed 8/22

Clock Cycle 80:
$t0 -> 1, 
Completed 9/22

Clock Cycle 81:
$t0 -> 1, 
Completed 10/22

Clock Cycle 82:
$t0 -> 1, 
Completed 11/22

Clock Cycle 83:
$t0 -> 1, 
Completed 12/22

Clock Cycle 84:
$t0 -> 1, 
Completed 13/22

Clock Cycle 85:
$t0 -> 1, 
Completed 14/22

Clock Cycle 86:
$t0 -> 1, 
Completed 15/22

Clock Cycle 87:
$t0 -> 1, 
Completed 16/22

Clock Cycle 88:
$t0 -> 1, 
Completed 17/22

Clock Cycle 89:
$t0 -> 1, 
Completed 18/22

Clock Cycle 90:
$t0 -> 1, 
Completed 19/22

Clock Cycle 91:
$t0 -> 1, 
Completed 20/22

Clock Cycle 92:
$t0 -> 1, 
Completed 21/22

Clock Cycle 93:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1416 $t0 on Line 19

Clock Cycle 94:
mul
mul$t0,$t1,$t4
$t0 = 0

Clock Cycle 95:
mul
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 96:
addi
addi$t1,$t3,1176
$t1 = 1176

Clock Cycle 97:
slt
slt$t1,$t3,$t3
$t1 = 0

Clock Cycle 98:
lw
DRAM Request(Read) Issued for lw 1208 $t0 on Line 24

Clock Cycle 99:
$t0 -> 1, 
Started lw 1208 $t0 on Line 24
Completed 1/2
mul
mul$t3,$t1,$t3
$t3 = 0

Clock Cycle 100:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1208 $t0 on Line 24

Clock Cycle 101:
add
add$t2,$t0,$t4
$t2 = 0

Clock Cycle 102:
add
add$t4,$t3,$t2
$t4 = 0

Clock Cycle 103:
sub
sub$t2,$t1,$t2
$t2 = 0

Clock Cycle 104:
mul
mul$t2,$t3,$t3
$t2 = 0

Clock Cycle 105:
mul
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 106:
sub
sub$t4,$t4,$t1
$t4 = 0

Clock Cycle 107:
sw
DRAM Request(Write) Issued for sw 3544 0 on Line 32

Clock Cycle 108:

Started sw 3544 0 on Line 32
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t4,$t3,3740
$t4 = 3740

Clock Cycle 109:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1128 $t1 on Line 34

Clock Cycle 110:
$t1 -> 1, 
Completed 3/12

Clock Cycle 111:
$t1 -> 1, 
Completed 4/12

Clock Cycle 112:
$t1 -> 1, 
Completed 5/12

Clock Cycle 113:
$t1 -> 1, 
Completed 6/12

Clock Cycle 114:
$t1 -> 1, 
Completed 7/12

Clock Cycle 115:
$t1 -> 1, 
Completed 8/12

Clock Cycle 116:
$t1 -> 1, 
Completed 9/12

Clock Cycle 117:
$t1 -> 1, 
Completed 10/12

Clock Cycle 118:
$t1 -> 1, 
Completed 11/12

Clock Cycle 119:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3544 0 on Line 32

Clock Cycle 120:
$t1 -> 1, 
Started lw 1128 $t1 on Line 34
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 121:
$t1 -> 1, 
Completed 2/22

Clock Cycle 122:
$t1 -> 1, 
Completed 3/22

Clock Cycle 123:
$t1 -> 1, 
Completed 4/22

Clock Cycle 124:
$t1 -> 1, 
Completed 5/22

Clock Cycle 125:
$t1 -> 1, 
Completed 6/22

Clock Cycle 126:
$t1 -> 1, 
Completed 7/22

Clock Cycle 127:
$t1 -> 1, 
Completed 8/22

Clock Cycle 128:
$t1 -> 1, 
Completed 9/22

Clock Cycle 129:
$t1 -> 1, 
Completed 10/22

Clock Cycle 130:
$t1 -> 1, 
Completed 11/22

Clock Cycle 131:
$t1 -> 1, 
Completed 12/22

Clock Cycle 132:
$t1 -> 1, 
Completed 13/22

Clock Cycle 133:
$t1 -> 1, 
Completed 14/22

Clock Cycle 134:
$t1 -> 1, 
Completed 15/22

Clock Cycle 135:
$t1 -> 1, 
Completed 16/22

Clock Cycle 136:
$t1 -> 1, 
Completed 17/22

Clock Cycle 137:
$t1 -> 1, 
Completed 18/22

Clock Cycle 138:
$t1 -> 1, 
Completed 19/22

Clock Cycle 139:
$t1 -> 1, 
Completed 20/22

Clock Cycle 140:
$t1 -> 1, 
Completed 21/22

Clock Cycle 141:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1128 $t1 on Line 34

Clock Cycle 142:
sub
sub$t2,$t4,$t1
$t2 = 3740

Clock Cycle 143:
addi
addi$t4,$t1,1208
$t4 = 1208

Clock Cycle 144:
lw
DRAM Request(Read) Issued for lw 2312 $t4 on Line 37

Clock Cycle 145:
$t4 -> 1, 
Started lw 2312 $t4 on Line 37
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 146:
$t4 -> 1, 
Completed 2/12

Clock Cycle 147:
$t4 -> 1, 
Completed 3/12

Clock Cycle 148:
$t4 -> 1, 
Completed 4/12

Clock Cycle 149:
$t4 -> 1, 
Completed 5/12

Clock Cycle 150:
$t4 -> 1, 
Completed 6/12

Clock Cycle 151:
$t4 -> 1, 
Completed 7/12

Clock Cycle 152:
$t4 -> 1, 
Completed 8/12

Clock Cycle 153:
$t4 -> 1, 
Completed 9/12

Clock Cycle 154:
$t4 -> 1, 
Completed 10/12

Clock Cycle 155:
$t4 -> 1, 
Completed 11/12

Clock Cycle 156:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2312 $t4 on Line 37

Clock Cycle 157:
sw
DRAM Request(Write) Issued for sw 1024 0 on Line 38

Clock Cycle 158:

Started sw 1024 0 on Line 38
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt
slt$t3,$t3,$t0
$t3 = 0

Clock Cycle 159:

Completed 2/12
sub
sub$t0,$t3,$t2
$t0 = -3740

Clock Cycle 160:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 2736 0 on Line 41

Clock Cycle 161:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 3976 $t1 on Line 42

Clock Cycle 162:
$t1 -> 1, 
Completed 5/12

Clock Cycle 163:
$t1 -> 1, 
Completed 6/12

Clock Cycle 164:
$t1 -> 1, 
Completed 7/12

Clock Cycle 165:
$t1 -> 1, 
Completed 8/12

Clock Cycle 166:
$t1 -> 1, 
Completed 9/12

Clock Cycle 167:
$t1 -> 1, 
Completed 10/12

Clock Cycle 168:
$t1 -> 1, 
Completed 11/12

Clock Cycle 169:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 1024 0 on Line 38

Clock Cycle 170:
$t1 -> 1, 
Started sw 2736 0 on Line 41
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 171:
$t1 -> 1, 
Completed 2/22

Clock Cycle 172:
$t1 -> 1, 
Completed 3/22

Clock Cycle 173:
$t1 -> 1, 
Completed 4/22

Clock Cycle 174:
$t1 -> 1, 
Completed 5/22

Clock Cycle 175:
$t1 -> 1, 
Completed 6/22

Clock Cycle 176:
$t1 -> 1, 
Completed 7/22

Clock Cycle 177:
$t1 -> 1, 
Completed 8/22

Clock Cycle 178:
$t1 -> 1, 
Completed 9/22

Clock Cycle 179:
$t1 -> 1, 
Completed 10/22

Clock Cycle 180:
$t1 -> 1, 
Completed 11/22

Clock Cycle 181:
$t1 -> 1, 
Completed 12/22

Clock Cycle 182:
$t1 -> 1, 
Completed 13/22

Clock Cycle 183:
$t1 -> 1, 
Completed 14/22

Clock Cycle 184:
$t1 -> 1, 
Completed 15/22

Clock Cycle 185:
$t1 -> 1, 
Completed 16/22

Clock Cycle 186:
$t1 -> 1, 
Completed 17/22

Clock Cycle 187:
$t1 -> 1, 
Completed 18/22

Clock Cycle 188:
$t1 -> 1, 
Completed 19/22

Clock Cycle 189:
$t1 -> 1, 
Completed 20/22

Clock Cycle 190:
$t1 -> 1, 
Completed 21/22

Clock Cycle 191:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2736 0 on Line 41

Clock Cycle 192:
$t1 -> 1, 
Started lw 3976 $t1 on Line 42
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 193:
$t1 -> 1, 
Completed 2/22

Clock Cycle 194:
$t1 -> 1, 
Completed 3/22

Clock Cycle 195:
$t1 -> 1, 
Completed 4/22

Clock Cycle 196:
$t1 -> 1, 
Completed 5/22

Clock Cycle 197:
$t1 -> 1, 
Completed 6/22

Clock Cycle 198:
$t1 -> 1, 
Completed 7/22

Clock Cycle 199:
$t1 -> 1, 
Completed 8/22

Clock Cycle 200:
$t1 -> 1, 
Completed 9/22

Clock Cycle 201:
$t1 -> 1, 
Completed 10/22

Clock Cycle 202:
$t1 -> 1, 
Completed 11/22

Clock Cycle 203:
$t1 -> 1, 
Completed 12/22

Clock Cycle 204:
$t1 -> 1, 
Completed 13/22

Clock Cycle 205:
$t1 -> 1, 
Completed 14/22

Clock Cycle 206:
$t1 -> 1, 
Completed 15/22

Clock Cycle 207:
$t1 -> 1, 
Completed 16/22

Clock Cycle 208:
$t1 -> 1, 
Completed 17/22

Clock Cycle 209:
$t1 -> 1, 
Completed 18/22

Clock Cycle 210:
$t1 -> 1, 
Completed 19/22

Clock Cycle 211:
$t1 -> 1, 
Completed 20/22

Clock Cycle 212:
$t1 -> 1, 
Completed 21/22

Clock Cycle 213:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3976 $t1 on Line 42

Clock Cycle 214:
sub
sub$t0,$t1,$t4
$t0 = 0

Clock Cycle 215:
sub
sub$t3,$t3,$t0
$t3 = 0

Clock Cycle 216:
sw
DRAM Request(Write) Issued for sw 2988 0 on Line 45

Clock Cycle 217:

Started sw 2988 0 on Line 45
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
mul
mul$t0,$t4,$t1
$t0 = 0

Clock Cycle 218:

Completed 2/12
slt
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 219:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 2500 0 on Line 48

Clock Cycle 220:

Completed 4/12
addi
addi$t1,$t1,4
$t1 = 4

Clock Cycle 221:

Completed 5/12
slt
slt$t0,$t0,$t3
$t0 = 0

Clock Cycle 222:

Completed 6/12
slt
slt$t1,$t1,$t0
$t1 = 0

Clock Cycle 223:

Completed 7/12
addi
addi$t4,$t1,3892
$t4 = 3892

Clock Cycle 224:

Completed 8/12
addi
addi$t2,$t4,56
$t2 = 3948

Clock Cycle 225:

Completed 9/12
add
add$t4,$t2,$t3
$t4 = 3948

Clock Cycle 226:

Completed 10/12
sub
sub$t0,$t4,$t3
$t0 = 3948

Clock Cycle 227:

Completed 11/12
add
add$t2,$t0,$t2
$t2 = 7896

Clock Cycle 228:

Completed 12/12
Finished Instruction sw 2988 0 on Line 45
lw
DRAM Request(Read) Issued for lw 1884 $t4 on Line 57

Clock Cycle 229:
$t4 -> 1, 
Started sw 2500 0 on Line 48
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3072 0 on Line 58

Clock Cycle 230:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 2500 0 on Line 48

Clock Cycle 231:
$t4 -> 1, 
Started lw 1884 $t4 on Line 57
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 232:
$t4 -> 1, 
Completed 2/22

Clock Cycle 233:
$t4 -> 1, 
Completed 3/22

Clock Cycle 234:
$t4 -> 1, 
Completed 4/22

Clock Cycle 235:
$t4 -> 1, 
Completed 5/22

Clock Cycle 236:
$t4 -> 1, 
Completed 6/22

Clock Cycle 237:
$t4 -> 1, 
Completed 7/22

Clock Cycle 238:
$t4 -> 1, 
Completed 8/22

Clock Cycle 239:
$t4 -> 1, 
Completed 9/22

Clock Cycle 240:
$t4 -> 1, 
Completed 10/22

Clock Cycle 241:
$t4 -> 1, 
Completed 11/22

Clock Cycle 242:
$t4 -> 1, 
Completed 12/22

Clock Cycle 243:
$t4 -> 1, 
Completed 13/22

Clock Cycle 244:
$t4 -> 1, 
Completed 14/22

Clock Cycle 245:
$t4 -> 1, 
Completed 15/22

Clock Cycle 246:
$t4 -> 1, 
Completed 16/22

Clock Cycle 247:
$t4 -> 1, 
Completed 17/22

Clock Cycle 248:
$t4 -> 1, 
Completed 18/22

Clock Cycle 249:
$t4 -> 1, 
Completed 19/22

Clock Cycle 250:
$t4 -> 1, 
Completed 20/22

Clock Cycle 251:
$t4 -> 1, 
Completed 21/22

Clock Cycle 252:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1884 $t4 on Line 57

Clock Cycle 253:

Started sw 3072 0 on Line 58
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t2,$t4,3624
$t2 = 3624

Clock Cycle 254:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 1660 0 on Line 60

Clock Cycle 255:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 2732 0 on Line 61

Clock Cycle 256:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 1520 $t1 on Line 62

Clock Cycle 257:
$t1 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 1264 0 on Line 63

Clock Cycle 258:
$t1 -> 1, 
Completed 6/12
mul
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 259:
$t1 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 112 $t3 on Line 65

Clock Cycle 260:
$t1 -> 1, $t3 -> 1, 
Completed 8/12
lw
DRAM Request(Read) Issued for lw 2848 $t2 on Line 66

Clock Cycle 261:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 262:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 263:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 264:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 3072 0 on Line 58

Clock Cycle 265:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started sw 1660 0 on Line 60
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 266:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 267:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 268:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 269:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 270:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 271:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 272:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 273:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 274:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 275:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 276:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 277:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 278:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 279:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 280:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 281:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 282:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 283:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 284:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 285:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 286:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1660 0 on Line 60

Clock Cycle 287:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 1520 $t1 on Line 62
Completed 1/2

Clock Cycle 288:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1520 $t1 on Line 62

Clock Cycle 289:
$t2 -> 1, $t3 -> 1, 
Started sw 1264 0 on Line 63
Completed 1/2

Clock Cycle 290:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1264 0 on Line 63

Clock Cycle 291:
$t2 -> 1, $t3 -> 1, 
Started sw 2732 0 on Line 61
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 292:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 293:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 294:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 295:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 296:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 297:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 298:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 299:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 300:
$t2 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 301:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 302:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 303:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 304:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 305:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 306:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 307:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 308:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 309:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 310:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 311:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 312:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2732 0 on Line 61

Clock Cycle 313:
$t2 -> 1, $t3 -> 1, 
Started lw 2848 $t2 on Line 66
Completed 1/2

Clock Cycle 314:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2848 $t2 on Line 66

Clock Cycle 315:
$t3 -> 1, 
Started lw 112 $t3 on Line 65
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sub
sub$t2,$t2,$t4
$t2 = 0

Clock Cycle 316:
$t3 -> 1, 
Completed 2/22
slt
slt$t4,$t2,$t2
$t4 = 0

Clock Cycle 317:
$t3 -> 1, 
Completed 3/22

Clock Cycle 318:
$t3 -> 1, 
Completed 4/22

Clock Cycle 319:
$t3 -> 1, 
Completed 5/22

Clock Cycle 320:
$t3 -> 1, 
Completed 6/22

Clock Cycle 321:
$t3 -> 1, 
Completed 7/22

Clock Cycle 322:
$t3 -> 1, 
Completed 8/22

Clock Cycle 323:
$t3 -> 1, 
Completed 9/22

Clock Cycle 324:
$t3 -> 1, 
Completed 10/22

Clock Cycle 325:
$t3 -> 1, 
Completed 11/22

Clock Cycle 326:
$t3 -> 1, 
Completed 12/22

Clock Cycle 327:
$t3 -> 1, 
Completed 13/22

Clock Cycle 328:
$t3 -> 1, 
Completed 14/22

Clock Cycle 329:
$t3 -> 1, 
Completed 15/22

Clock Cycle 330:
$t3 -> 1, 
Completed 16/22

Clock Cycle 331:
$t3 -> 1, 
Completed 17/22

Clock Cycle 332:
$t3 -> 1, 
Completed 18/22

Clock Cycle 333:
$t3 -> 1, 
Completed 19/22

Clock Cycle 334:
$t3 -> 1, 
Completed 20/22

Clock Cycle 335:
$t3 -> 1, 
Completed 21/22

Clock Cycle 336:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 112 $t3 on Line 65

Clock Cycle 337:
add
add$t0,$t3,$t4
$t0 = 0

Clock Cycle 338:
sw
DRAM Request(Write) Issued for sw 3864 0 on Line 70

Clock Cycle 339:

Started sw 3864 0 on Line 70
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2048 $t0 on Line 71

Clock Cycle 340:
$t0 -> 1, 
Completed 2/12

Clock Cycle 341:
$t0 -> 1, 
Completed 3/12

Clock Cycle 342:
$t0 -> 1, 
Completed 4/12

Clock Cycle 343:
$t0 -> 1, 
Completed 5/12

Clock Cycle 344:
$t0 -> 1, 
Completed 6/12

Clock Cycle 345:
$t0 -> 1, 
Completed 7/12

Clock Cycle 346:
$t0 -> 1, 
Completed 8/12

Clock Cycle 347:
$t0 -> 1, 
Completed 9/12

Clock Cycle 348:
$t0 -> 1, 
Completed 10/12

Clock Cycle 349:
$t0 -> 1, 
Completed 11/12

Clock Cycle 350:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3864 0 on Line 70

Clock Cycle 351:
$t0 -> 1, 
Started lw 2048 $t0 on Line 71
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 352:
$t0 -> 1, 
Completed 2/22

Clock Cycle 353:
$t0 -> 1, 
Completed 3/22

Clock Cycle 354:
$t0 -> 1, 
Completed 4/22

Clock Cycle 355:
$t0 -> 1, 
Completed 5/22

Clock Cycle 356:
$t0 -> 1, 
Completed 6/22

Clock Cycle 357:
$t0 -> 1, 
Completed 7/22

Clock Cycle 358:
$t0 -> 1, 
Completed 8/22

Clock Cycle 359:
$t0 -> 1, 
Completed 9/22

Clock Cycle 360:
$t0 -> 1, 
Completed 10/22

Clock Cycle 361:
$t0 -> 1, 
Completed 11/22

Clock Cycle 362:
$t0 -> 1, 
Completed 12/22

Clock Cycle 363:
$t0 -> 1, 
Completed 13/22

Clock Cycle 364:
$t0 -> 1, 
Completed 14/22

Clock Cycle 365:
$t0 -> 1, 
Completed 15/22

Clock Cycle 366:
$t0 -> 1, 
Completed 16/22

Clock Cycle 367:
$t0 -> 1, 
Completed 17/22

Clock Cycle 368:
$t0 -> 1, 
Completed 18/22

Clock Cycle 369:
$t0 -> 1, 
Completed 19/22

Clock Cycle 370:
$t0 -> 1, 
Completed 20/22

Clock Cycle 371:
$t0 -> 1, 
Completed 21/22

Clock Cycle 372:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2048 $t0 on Line 71

Clock Cycle 373:
mul
mul$t0,$t2,$t1
$t0 = 0

Clock Cycle 374:
addi
addi$t4,$t0,928
$t4 = 928

Clock Cycle 375:
sub
sub$t2,$t3,$t2
$t2 = 0

Clock Cycle 376:
mul
mul$t4,$t4,$t0
$t4 = 0

Clock Cycle 377:
lw
DRAM Request(Read) Issued for lw 3520 $t2 on Line 76

Clock Cycle 378:
$t2 -> 1, 
Started lw 3520 $t2 on Line 76
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 379:
$t2 -> 1, 
Completed 2/12

Clock Cycle 380:
$t2 -> 1, 
Completed 3/12

Clock Cycle 381:
$t2 -> 1, 
Completed 4/12

Clock Cycle 382:
$t2 -> 1, 
Completed 5/12

Clock Cycle 383:
$t2 -> 1, 
Completed 6/12

Clock Cycle 384:
$t2 -> 1, 
Completed 7/12

Clock Cycle 385:
$t2 -> 1, 
Completed 8/12

Clock Cycle 386:
$t2 -> 1, 
Completed 9/12

Clock Cycle 387:
$t2 -> 1, 
Completed 10/12

Clock Cycle 388:
$t2 -> 1, 
Completed 11/12

Clock Cycle 389:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3520 $t2 on Line 76

Clock Cycle 390:
mul
mul$t0,$t3,$t2
$t0 = 0

Clock Cycle 391:
sub
sub$t4,$t4,$t0
$t4 = 0

Clock Cycle 392:
lw
DRAM Request(Read) Issued for lw 816 $t1 on Line 79

Clock Cycle 393:
$t1 -> 1, 
Started lw 816 $t1 on Line 79
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t0,$t2,$t3
$t0 = 0

Clock Cycle 394:
$t1 -> 1, 
Completed 2/12
sub
sub$t4,$t2,$t4
$t4 = 0

Clock Cycle 395:
$t1 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 1776 $t3 on Line 82

Clock Cycle 396:
$t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 397:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 398:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 399:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 400:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 401:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 402:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 403:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 404:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 816 $t1 on Line 79

Clock Cycle 405:
$t3 -> 1, 
Started lw 1776 $t3 on Line 82
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub
sub$t0,$t0,$t1
$t0 = 0

Clock Cycle 406:
$t3 -> 1, 
Completed 2/12
addi
addi$t2,$t2,2384
$t2 = 2384

Clock Cycle 407:
$t3 -> 1, 
Completed 3/12

Clock Cycle 408:
$t3 -> 1, 
Completed 4/12

Clock Cycle 409:
$t3 -> 1, 
Completed 5/12

Clock Cycle 410:
$t3 -> 1, 
Completed 6/12

Clock Cycle 411:
$t3 -> 1, 
Completed 7/12

Clock Cycle 412:
$t3 -> 1, 
Completed 8/12

Clock Cycle 413:
$t3 -> 1, 
Completed 9/12

Clock Cycle 414:
$t3 -> 1, 
Completed 10/12

Clock Cycle 415:
$t3 -> 1, 
Completed 11/12

Clock Cycle 416:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1776 $t3 on Line 82

Clock Cycle 417:
mul
mul$t3,$t2,$t2
$t3 = 5683456

Clock Cycle 418:
mul
mul$t1,$t1,$t3
$t1 = 0

Clock Cycle 419:
addi
addi$t2,$t4,1296
$t2 = 1296

Clock Cycle 420:
mul
mul$t3,$t3,$t3
$t3 = -776929280

Clock Cycle 421:
sub
sub$t0,$t1,$t4
$t0 = 0

Clock Cycle 422:
sub
sub$t3,$t0,$t3
$t3 = 776929280

Clock Cycle 423:
add
add$t3,$t0,$t2
$t3 = 1296

Clock Cycle 424:
slt
slt$t0,$t0,$t4
$t0 = 0

Clock Cycle 425:
add
add$t1,$t0,$t0
$t1 = 0

Clock Cycle 426:
slt
slt$t0,$t2,$t1
$t0 = 0

Clock Cycle 427:
slt
slt$t0,$t4,$t0
$t0 = 0

Clock Cycle 428:
lw
DRAM Request(Read) Issued for lw 3264 $t3 on Line 96

Clock Cycle 429:
$t3 -> 1, 
Started lw 3264 $t3 on Line 96
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 430:
$t3 -> 1, 
Completed 2/12

Clock Cycle 431:
$t3 -> 1, 
Completed 3/12

Clock Cycle 432:
$t3 -> 1, 
Completed 4/12

Clock Cycle 433:
$t3 -> 1, 
Completed 5/12

Clock Cycle 434:
$t3 -> 1, 
Completed 6/12

Clock Cycle 435:
$t3 -> 1, 
Completed 7/12

Clock Cycle 436:
$t3 -> 1, 
Completed 8/12

Clock Cycle 437:
$t3 -> 1, 
Completed 9/12

Clock Cycle 438:
$t3 -> 1, 
Completed 10/12

Clock Cycle 439:
$t3 -> 1, 
Completed 11/12

Clock Cycle 440:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 3264 $t3 on Line 96

Clock Cycle 441:
addi
addi$t0,$t3,3772
$t0 = 3772

Clock Cycle 442:
lw
DRAM Request(Read) Issued for lw 1884 $t3 on Line 98

Clock Cycle 443:
$t3 -> 1, 
Started lw 1884 $t3 on Line 98
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 444:
$t3 -> 1, 
Completed 2/12

Clock Cycle 445:
$t3 -> 1, 
Completed 3/12

Clock Cycle 446:
$t3 -> 1, 
Completed 4/12

Clock Cycle 447:
$t3 -> 1, 
Completed 5/12

Clock Cycle 448:
$t3 -> 1, 
Completed 6/12

Clock Cycle 449:
$t3 -> 1, 
Completed 7/12

Clock Cycle 450:
$t3 -> 1, 
Completed 8/12

Clock Cycle 451:
$t3 -> 1, 
Completed 9/12

Clock Cycle 452:
$t3 -> 1, 
Completed 10/12

Clock Cycle 453:
$t3 -> 1, 
Completed 11/12

Clock Cycle 454:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1884 $t3 on Line 98

Clock Cycle 455:
slt
slt$t0,$t3,$t2
$t0 = 1

Clock Cycle 456:
slt
slt$t0,$t2,$t0
$t0 = 0

Clock Cycle 457:
slt
slt$t3,$t0,$t1
$t3 = 0

Clock Cycle 458:
slt
slt$t0,$t2,$t0
$t0 = 0

Clock Cycle 459:
lw
DRAM Request(Read) Issued for lw 2868 $t2 on Line 103

Clock Cycle 460:
$t2 -> 1, 
Started lw 2868 $t2 on Line 103
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3300 $t4 on Line 104

Clock Cycle 461:
$t2 -> 1, $t4 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 176 0 on Line 105

Clock Cycle 462:
$t2 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 463:
$t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 464:
$t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 465:
$t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 466:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 467:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 468:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 469:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 470:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 471:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 2868 $t2 on Line 103

Clock Cycle 472:
$t4 -> 1, 
Started lw 3300 $t4 on Line 104
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 473:
$t4 -> 1, 
Completed 2/12

Clock Cycle 474:
$t4 -> 1, 
Completed 3/12

Clock Cycle 475:
$t4 -> 1, 
Completed 4/12

Clock Cycle 476:
$t4 -> 1, 
Completed 5/12

Clock Cycle 477:
$t4 -> 1, 
Completed 6/12

Clock Cycle 478:
$t4 -> 1, 
Completed 7/12

Clock Cycle 479:
$t4 -> 1, 
Completed 8/12

Clock Cycle 480:
$t4 -> 1, 
Completed 9/12

Clock Cycle 481:
$t4 -> 1, 
Completed 10/12

Clock Cycle 482:
$t4 -> 1, 
Completed 11/12

Clock Cycle 483:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3300 $t4 on Line 104

Clock Cycle 484:

Started sw 176 0 on Line 105
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t4,$t2,2368
$t4 = 2368

Clock Cycle 485:

Completed 2/12
add
add$t1,$t3,$t4
$t1 = 2368

Clock Cycle 486:

Completed 3/12
sub
sub$t0,$t0,$t1
$t0 = -2368

Clock Cycle 487:

Completed 4/12
addi
addi$t0,$t2,308
$t0 = 308

Clock Cycle 488:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 1824 308 on Line 110

Clock Cycle 489:

Completed 6/12
slt
slt$t3,$t4,$t1
$t3 = 0

Clock Cycle 490:

Completed 7/12
lw
DRAM Request(Read) Issued for lw 2036 $t0 on Line 112

Clock Cycle 491:
$t0 -> 1, 
Completed 8/12

Clock Cycle 492:
$t0 -> 1, 
Completed 9/12

Clock Cycle 493:
$t0 -> 1, 
Completed 10/12

Clock Cycle 494:
$t0 -> 1, 
Completed 11/12

Clock Cycle 495:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 176 0 on Line 105

Clock Cycle 496:
$t0 -> 1, 
Started sw 1824 308 on Line 110
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 497:
$t0 -> 1, 
Completed 2/22

Clock Cycle 498:
$t0 -> 1, 
Completed 3/22

Clock Cycle 499:
$t0 -> 1, 
Completed 4/22

Clock Cycle 500:
$t0 -> 1, 
Completed 5/22

Clock Cycle 501:
$t0 -> 1, 
Completed 6/22

Clock Cycle 502:
$t0 -> 1, 
Completed 7/22

Clock Cycle 503:
$t0 -> 1, 
Completed 8/22

Clock Cycle 504:
$t0 -> 1, 
Completed 9/22

Clock Cycle 505:
$t0 -> 1, 
Completed 10/22

Clock Cycle 506:
$t0 -> 1, 
Completed 11/22

Clock Cycle 507:
$t0 -> 1, 
Completed 12/22

Clock Cycle 508:
$t0 -> 1, 
Completed 13/22

Clock Cycle 509:
$t0 -> 1, 
Completed 14/22

Clock Cycle 510:
$t0 -> 1, 
Completed 15/22

Clock Cycle 511:
$t0 -> 1, 
Completed 16/22

Clock Cycle 512:
$t0 -> 1, 
Completed 17/22

Clock Cycle 513:
$t0 -> 1, 
Completed 18/22

Clock Cycle 514:
$t0 -> 1, 
Completed 19/22

Clock Cycle 515:
$t0 -> 1, 
Completed 20/22

Clock Cycle 516:
$t0 -> 1, 
Completed 21/22

Clock Cycle 517:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1824 308 on Line 110

Clock Cycle 518:
$t0 -> 1, 
Started lw 2036 $t0 on Line 112
Completed 1/2

Clock Cycle 519:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2036 $t0 on Line 112

Clock Cycle 520:
add
add$t0,$t4,$t3
$t0 = 2368

Clock Cycle 521:
lw
DRAM Request(Read) Issued for lw 2832 $t1 on Line 114

Clock Cycle 522:
$t1 -> 1, 
Started lw 2832 $t1 on Line 114
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub
sub$t2,$t4,$t0
$t2 = 0

Clock Cycle 523:
$t1 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 1712 0 on Line 116

Clock Cycle 524:
$t1 -> 1, 
Completed 3/22
addi
addi$t3,$t3,3068
$t3 = 3068

Clock Cycle 525:
$t1 -> 1, 
Completed 4/22
addi
addi$t0,$t0,3236
$t0 = 5604

Clock Cycle 526:
$t1 -> 1, 
Completed 5/22
addi
addi$t4,$t4,684
$t4 = 3052

Clock Cycle 527:
$t1 -> 1, 
Completed 6/22
mul
mul$t0,$t0,$t0
$t0 = 31404816

Clock Cycle 528:
$t1 -> 1, 
Completed 7/22
sw
DRAM Request(Write) Issued for sw 276 0 on Line 121

Clock Cycle 529:
$t1 -> 1, 
Completed 8/22

Clock Cycle 530:
$t1 -> 1, 
Completed 9/22

Clock Cycle 531:
$t1 -> 1, 
Completed 10/22
Memory at 1824 = 308

Clock Cycle 532:
$t1 -> 1, 
Completed 11/22

Clock Cycle 533:
$t1 -> 1, 
Completed 12/22

Clock Cycle 534:
$t1 -> 1, 
Completed 13/22

Clock Cycle 535:
$t1 -> 1, 
Completed 14/22

Clock Cycle 536:
$t1 -> 1, 
Completed 15/22

Clock Cycle 537:
$t1 -> 1, 
Completed 16/22

Clock Cycle 538:
$t1 -> 1, 
Completed 17/22

Clock Cycle 539:
$t1 -> 1, 
Completed 18/22

Clock Cycle 540:
$t1 -> 1, 
Completed 19/22

Clock Cycle 541:
$t1 -> 1, 
Completed 20/22

Clock Cycle 542:
$t1 -> 1, 
Completed 21/22

Clock Cycle 543:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2832 $t1 on Line 114

Clock Cycle 544:

Started sw 1712 0 on Line 116
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
add
add$t1,$t3,$t1
$t1 = 3068

Clock Cycle 545:

Completed 2/12
mul
mul$t3,$t3,$t2
$t3 = 0

Clock Cycle 546:

Completed 3/12
sub
sub$t0,$t1,$t4
$t0 = 16

Clock Cycle 547:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 1756 $t2 on Line 125

Clock Cycle 548:
$t2 -> 1, 
Completed 5/12
addi
addi$t0,$t1,3540
$t0 = 6608

Clock Cycle 549:
$t2 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 1864 $t3 on Line 127

Clock Cycle 550:
$t2 -> 1, $t3 -> 1, 
Completed 7/12
sub
sub$t1,$t1,$t0
$t1 = -3540

Clock Cycle 551:
$t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 552:
$t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 553:
$t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 554:
$t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 555:
$t2 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 1712 0 on Line 116

Clock Cycle 556:
$t2 -> 1, $t3 -> 1, 
Started lw 1756 $t2 on Line 125
Completed 1/2

Clock Cycle 557:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1756 $t2 on Line 125

Clock Cycle 558:
$t3 -> 1, 
Started lw 1864 $t3 on Line 127
Completed 1/2
add
add$t1,$t2,$t2
$t1 = 0

Clock Cycle 559:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1864 $t3 on Line 127
slt
slt$t0,$t1,$t4
$t0 = 1

Clock Cycle 560:

Started sw 276 0 on Line 121
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sub
sub$t4,$t0,$t1
$t4 = 1

Clock Cycle 561:

Completed 2/22
add
add$t0,$t0,$t0
$t0 = 2

Clock Cycle 562:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 2000 0 on Line 133

Clock Cycle 563:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 3428 $t2 on Line 134

Clock Cycle 564:
$t2 -> 1, 
Completed 5/22
slt
slt$t4,$t0,$t1
$t4 = 0

Clock Cycle 565:
$t2 -> 1, 
Completed 6/22
sub
sub$t0,$t4,$t0
$t0 = -2

Clock Cycle 566:
$t2 -> 1, 
Completed 7/22
slt
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 567:
$t2 -> 1, 
Completed 8/22
addi
addi$t0,$t1,2112
$t0 = 2112

Clock Cycle 568:
$t2 -> 1, 
Completed 9/22
add
add$t3,$t1,$t0
$t3 = 2112

Clock Cycle 569:
$t2 -> 1, 
Completed 10/22

Clock Cycle 570:
$t2 -> 1, 
Completed 11/22

Clock Cycle 571:
$t2 -> 1, 
Completed 12/22

Clock Cycle 572:
$t2 -> 1, 
Completed 13/22

Clock Cycle 573:
$t2 -> 1, 
Completed 14/22

Clock Cycle 574:
$t2 -> 1, 
Completed 15/22

Clock Cycle 575:
$t2 -> 1, 
Completed 16/22

Clock Cycle 576:
$t2 -> 1, 
Completed 17/22

Clock Cycle 577:
$t2 -> 1, 
Completed 18/22

Clock Cycle 578:
$t2 -> 1, 
Completed 19/22

Clock Cycle 579:
$t2 -> 1, 
Completed 20/22

Clock Cycle 580:
$t2 -> 1, 
Completed 21/22

Clock Cycle 581:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 276 0 on Line 121

Clock Cycle 582:
$t2 -> 1, 
Started sw 2000 0 on Line 133
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 583:
$t2 -> 1, 
Completed 2/22

Clock Cycle 584:
$t2 -> 1, 
Completed 3/22

Clock Cycle 585:
$t2 -> 1, 
Completed 4/22

Clock Cycle 586:
$t2 -> 1, 
Completed 5/22

Clock Cycle 587:
$t2 -> 1, 
Completed 6/22

Clock Cycle 588:
$t2 -> 1, 
Completed 7/22

Clock Cycle 589:
$t2 -> 1, 
Completed 8/22

Clock Cycle 590:
$t2 -> 1, 
Completed 9/22

Clock Cycle 591:
$t2 -> 1, 
Completed 10/22

Clock Cycle 592:
$t2 -> 1, 
Completed 11/22

Clock Cycle 593:
$t2 -> 1, 
Completed 12/22

Clock Cycle 594:
$t2 -> 1, 
Completed 13/22

Clock Cycle 595:
$t2 -> 1, 
Completed 14/22

Clock Cycle 596:
$t2 -> 1, 
Completed 15/22

Clock Cycle 597:
$t2 -> 1, 
Completed 16/22

Clock Cycle 598:
$t2 -> 1, 
Completed 17/22

Clock Cycle 599:
$t2 -> 1, 
Completed 18/22

Clock Cycle 600:
$t2 -> 1, 
Completed 19/22

Clock Cycle 601:
$t2 -> 1, 
Completed 20/22

Clock Cycle 602:
$t2 -> 1, 
Completed 21/22

Clock Cycle 603:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2000 0 on Line 133

Clock Cycle 604:
$t2 -> 1, 
Started lw 3428 $t2 on Line 134
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 605:
$t2 -> 1, 
Completed 2/22

Clock Cycle 606:
$t2 -> 1, 
Completed 3/22

Clock Cycle 607:
$t2 -> 1, 
Completed 4/22

Clock Cycle 608:
$t2 -> 1, 
Completed 5/22

Clock Cycle 609:
$t2 -> 1, 
Completed 6/22

Clock Cycle 610:
$t2 -> 1, 
Completed 7/22

Clock Cycle 611:
$t2 -> 1, 
Completed 8/22

Clock Cycle 612:
$t2 -> 1, 
Completed 9/22

Clock Cycle 613:
$t2 -> 1, 
Completed 10/22

Clock Cycle 614:
$t2 -> 1, 
Completed 11/22

Clock Cycle 615:
$t2 -> 1, 
Completed 12/22

Clock Cycle 616:
$t2 -> 1, 
Completed 13/22

Clock Cycle 617:
$t2 -> 1, 
Completed 14/22

Clock Cycle 618:
$t2 -> 1, 
Completed 15/22

Clock Cycle 619:
$t2 -> 1, 
Completed 16/22

Clock Cycle 620:
$t2 -> 1, 
Completed 17/22

Clock Cycle 621:
$t2 -> 1, 
Completed 18/22

Clock Cycle 622:
$t2 -> 1, 
Completed 19/22

Clock Cycle 623:
$t2 -> 1, 
Completed 20/22

Clock Cycle 624:
$t2 -> 1, 
Completed 21/22

Clock Cycle 625:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3428 $t2 on Line 134

Clock Cycle 626:
lw
DRAM Request(Read) Issued for lw 3344 $t2 on Line 140

Clock Cycle 627:
$t2 -> 1, 
Started lw 3344 $t2 on Line 140
Completed 1/2
mul
mul$t1,$t3,$t4
$t1 = 0

Clock Cycle 628:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3344 $t2 on Line 140

Clock Cycle 629:
mul
mul$t3,$t3,$t2
$t3 = 0

Clock Cycle 630:
add
add$t2,$t3,$t3
$t2 = 0

Clock Cycle 631:
lw
DRAM Request(Read) Issued for lw 176 $t1 on Line 144

Clock Cycle 632:
$t1 -> 1, 
Started lw 176 $t1 on Line 144
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 633:
$t1 -> 1, 
Completed 2/12

Clock Cycle 634:
$t1 -> 1, 
Completed 3/12

Clock Cycle 635:
$t1 -> 1, 
Completed 4/12

Clock Cycle 636:
$t1 -> 1, 
Completed 5/12

Clock Cycle 637:
$t1 -> 1, 
Completed 6/12

Clock Cycle 638:
$t1 -> 1, 
Completed 7/12

Clock Cycle 639:
$t1 -> 1, 
Completed 8/12

Clock Cycle 640:
$t1 -> 1, 
Completed 9/12

Clock Cycle 641:
$t1 -> 1, 
Completed 10/12

Clock Cycle 642:
$t1 -> 1, 
Completed 11/12

Clock Cycle 643:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 176 $t1 on Line 144

Clock Cycle 644:
slt
slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 645:
slt
slt$t1,$t3,$t0
$t1 = 0

Clock Cycle 646:
slt
slt$t0,$t3,$t4
$t0 = 0

Clock Cycle 647:
slt
slt$t0,$t2,$t3
$t0 = 0

Clock Cycle 648:
slt
slt$t3,$t4,$t3
$t3 = 0

Clock Cycle 649:
sub
sub$t1,$t1,$t2
$t1 = 0

Clock Cycle 650:
lw
DRAM Request(Read) Issued for lw 1372 $t0 on Line 151

Clock Cycle 651:
$t0 -> 1, 
Started lw 1372 $t0 on Line 151
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 652:
$t0 -> 1, 
Completed 2/12

Clock Cycle 653:
$t0 -> 1, 
Completed 3/12

Clock Cycle 654:
$t0 -> 1, 
Completed 4/12

Clock Cycle 655:
$t0 -> 1, 
Completed 5/12

Clock Cycle 656:
$t0 -> 1, 
Completed 6/12

Clock Cycle 657:
$t0 -> 1, 
Completed 7/12

Clock Cycle 658:
$t0 -> 1, 
Completed 8/12

Clock Cycle 659:
$t0 -> 1, 
Completed 9/12

Clock Cycle 660:
$t0 -> 1, 
Completed 10/12

Clock Cycle 661:
$t0 -> 1, 
Completed 11/12

Clock Cycle 662:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1372 $t0 on Line 151

Clock Cycle 663:
mul
mul$t4,$t0,$t0
$t4 = 0

Clock Cycle 664:
mul
mul$t1,$t1,$t0
$t1 = 0

Clock Cycle 665:
mul
mul$t0,$t1,$t0
$t0 = 0

Clock Cycle 666:
addi
addi$t0,$t2,976
$t0 = 976

Clock Cycle 667:
sw
DRAM Request(Write) Issued for sw 3820 976 on Line 156

Clock Cycle 668:

Started sw 3820 976 on Line 156
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t4,$t1,1864
$t4 = 1864

Clock Cycle 669:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2012 0 on Line 158

Clock Cycle 670:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 3344 $t3 on Line 159

Clock Cycle 671:
$t3 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 1072 976 on Line 160

Clock Cycle 672:
$t3 -> 1, 
Completed 5/12
slt
slt$t4,$t0,$t2
$t4 = 0

Clock Cycle 673:
$t3 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 476 $t1 on Line 162

Clock Cycle 674:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 675:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 676:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 677:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 678:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 679:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 3820 976 on Line 156

Clock Cycle 680:
$t1 -> 1, $t3 -> 1, 
Started lw 3344 $t3 on Line 159
Completed 1/2

Clock Cycle 681:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3344 $t3 on Line 159

Clock Cycle 682:
$t1 -> 1, 
Started sw 2012 0 on Line 158
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3040 $t3 on Line 163

Clock Cycle 683:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 684:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 685:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 686:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 687:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 688:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 689:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 690:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 691:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3820 = 976

Clock Cycle 692:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 693:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 694:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 695:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 696:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 697:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 698:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 699:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 700:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 701:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 702:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 703:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2012 0 on Line 158

Clock Cycle 704:
$t1 -> 1, $t3 -> 1, 
Started sw 1072 976 on Line 160
Completed 1/2

Clock Cycle 705:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1072 976 on Line 160

Clock Cycle 706:
$t1 -> 1, $t3 -> 1, 
Started lw 476 $t1 on Line 162
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 707:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 708:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 709:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 710:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 711:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 712:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 713:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 714:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 715:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1072 = 976

Clock Cycle 716:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 717:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 718:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 719:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 720:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 721:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 722:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 723:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 724:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 725:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 726:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 727:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 476 $t1 on Line 162

Clock Cycle 728:
$t3 -> 1, 
Started lw 3040 $t3 on Line 163
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 729:
$t3 -> 1, 
Completed 2/12

Clock Cycle 730:
$t3 -> 1, 
Completed 3/12

Clock Cycle 731:
$t3 -> 1, 
Completed 4/12

Clock Cycle 732:
$t3 -> 1, 
Completed 5/12

Clock Cycle 733:
$t3 -> 1, 
Completed 6/12

Clock Cycle 734:
$t3 -> 1, 
Completed 7/12

Clock Cycle 735:
$t3 -> 1, 
Completed 8/12

Clock Cycle 736:
$t3 -> 1, 
Completed 9/12

Clock Cycle 737:
$t3 -> 1, 
Completed 10/12

Clock Cycle 738:
$t3 -> 1, 
Completed 11/12

Clock Cycle 739:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 3040 $t3 on Line 163

Clock Cycle 740:
mul
mul$t2,$t3,$t2
$t2 = 0

Clock Cycle 741:
sw
DRAM Request(Write) Issued for sw 1644 0 on Line 166

Clock Cycle 742:

Started sw 1644 0 on Line 166
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub
sub$t0,$t2,$t1
$t0 = 0

Clock Cycle 743:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 1780 0 on Line 168

Clock Cycle 744:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 2332 $t4 on Line 169

Clock Cycle 745:
$t4 -> 1, 
Completed 4/12

Clock Cycle 746:
$t4 -> 1, 
Completed 5/12

Clock Cycle 747:
$t4 -> 1, 
Completed 6/12

Clock Cycle 748:
$t4 -> 1, 
Completed 7/12

Clock Cycle 749:
$t4 -> 1, 
Completed 8/12

Clock Cycle 750:
$t4 -> 1, 
Completed 9/12

Clock Cycle 751:
$t4 -> 1, 
Completed 10/12

Clock Cycle 752:
$t4 -> 1, 
Completed 11/12

Clock Cycle 753:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 1644 0 on Line 166

Clock Cycle 754:
$t4 -> 1, 
Started sw 1780 0 on Line 168
Completed 1/2

Clock Cycle 755:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 1780 0 on Line 168

Clock Cycle 756:
$t4 -> 1, 
Started lw 2332 $t4 on Line 169
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 757:
$t4 -> 1, 
Completed 2/22

Clock Cycle 758:
$t4 -> 1, 
Completed 3/22

Clock Cycle 759:
$t4 -> 1, 
Completed 4/22

Clock Cycle 760:
$t4 -> 1, 
Completed 5/22

Clock Cycle 761:
$t4 -> 1, 
Completed 6/22

Clock Cycle 762:
$t4 -> 1, 
Completed 7/22

Clock Cycle 763:
$t4 -> 1, 
Completed 8/22

Clock Cycle 764:
$t4 -> 1, 
Completed 9/22

Clock Cycle 765:
$t4 -> 1, 
Completed 10/22

Clock Cycle 766:
$t4 -> 1, 
Completed 11/22

Clock Cycle 767:
$t4 -> 1, 
Completed 12/22

Clock Cycle 768:
$t4 -> 1, 
Completed 13/22

Clock Cycle 769:
$t4 -> 1, 
Completed 14/22

Clock Cycle 770:
$t4 -> 1, 
Completed 15/22

Clock Cycle 771:
$t4 -> 1, 
Completed 16/22

Clock Cycle 772:
$t4 -> 1, 
Completed 17/22

Clock Cycle 773:
$t4 -> 1, 
Completed 18/22

Clock Cycle 774:
$t4 -> 1, 
Completed 19/22

Clock Cycle 775:
$t4 -> 1, 
Completed 20/22

Clock Cycle 776:
$t4 -> 1, 
Completed 21/22

Clock Cycle 777:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2332 $t4 on Line 169

Clock Cycle 778:
add
add$t2,$t2,$t4
$t2 = 0

Clock Cycle 779:
addi
addi$t4,$t2,940
$t4 = 940

Clock Cycle 780:
sub
sub$t0,$t0,$t3
$t0 = 0

Clock Cycle 781:
sw
DRAM Request(Write) Issued for sw 3848 0 on Line 173

Clock Cycle 782:

Started sw 3848 0 on Line 173
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t3,$t3,1612
$t3 = 1612

Clock Cycle 783:

Completed 2/12
slt
slt$t1,$t0,$t1
$t1 = 0

Clock Cycle 784:

Completed 3/12
slt
slt$t0,$t4,$t3
$t0 = 1

Clock Cycle 785:

Completed 4/12
slt
slt$t4,$t0,$t2
$t4 = 0

Clock Cycle 786:

Completed 5/12
sub
sub$t2,$t2,$t3
$t2 = -1612

Clock Cycle 787:

Completed 6/12
addi
addi$t3,$t0,2864
$t3 = 2865

Clock Cycle 788:

Completed 7/12
sw
DRAM Request(Write) Issued for sw 764 1 on Line 180

Clock Cycle 789:

Completed 8/12
sw
DRAM Request(Write) Issued for sw 1816 -1612 on Line 181

Clock Cycle 790:

Completed 9/12
addi
addi$t2,$t2,104
$t2 = -1508

Clock Cycle 791:

Completed 10/12
slt
slt$t4,$t1,$t1
$t4 = 0

Clock Cycle 792:

Completed 11/12
lw
DRAM Request(Read) Issued for lw 3872 $t0 on Line 184

Clock Cycle 793:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3848 0 on Line 173
sw
DRAM Request(Write) Issued for sw 624 0 on Line 185

Clock Cycle 794:
$t0 -> 1, 
Started lw 3872 $t0 on Line 184
Completed 1/2

Clock Cycle 795:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3872 $t0 on Line 184

Clock Cycle 796:

Started sw 764 1 on Line 180
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
add
add$t2,$t2,$t0
$t2 = -1508

Clock Cycle 797:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3396 $t4 on Line 187

Clock Cycle 798:
$t4 -> 1, 
Completed 3/22

Clock Cycle 799:
$t4 -> 1, 
Completed 4/22

Clock Cycle 800:
$t4 -> 1, 
Completed 5/22

Clock Cycle 801:
$t4 -> 1, 
Completed 6/22

Clock Cycle 802:
$t4 -> 1, 
Completed 7/22

Clock Cycle 803:
$t4 -> 1, 
Completed 8/22

Clock Cycle 804:
$t4 -> 1, 
Completed 9/22

Clock Cycle 805:
$t4 -> 1, 
Completed 10/22

Clock Cycle 806:
$t4 -> 1, 
Completed 11/22

Clock Cycle 807:
$t4 -> 1, 
Completed 12/22

Clock Cycle 808:
$t4 -> 1, 
Completed 13/22

Clock Cycle 809:
$t4 -> 1, 
Completed 14/22

Clock Cycle 810:
$t4 -> 1, 
Completed 15/22

Clock Cycle 811:
$t4 -> 1, 
Completed 16/22

Clock Cycle 812:
$t4 -> 1, 
Completed 17/22

Clock Cycle 813:
$t4 -> 1, 
Completed 18/22

Clock Cycle 814:
$t4 -> 1, 
Completed 19/22

Clock Cycle 815:
$t4 -> 1, 
Completed 20/22

Clock Cycle 816:
$t4 -> 1, 
Completed 21/22

Clock Cycle 817:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 764 1 on Line 180

Clock Cycle 818:
$t4 -> 1, 
Started sw 624 0 on Line 185
Completed 1/2

Clock Cycle 819:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 624 0 on Line 185

Clock Cycle 820:
$t4 -> 1, 
Started sw 1816 -1612 on Line 181
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 821:
$t4 -> 1, 
Completed 2/22

Clock Cycle 822:
$t4 -> 1, 
Completed 3/22

Clock Cycle 823:
$t4 -> 1, 
Completed 4/22

Clock Cycle 824:
$t4 -> 1, 
Completed 5/22

Clock Cycle 825:
$t4 -> 1, 
Completed 6/22

Clock Cycle 826:
$t4 -> 1, 
Completed 7/22

Clock Cycle 827:
$t4 -> 1, 
Completed 8/22

Clock Cycle 828:
$t4 -> 1, 
Completed 9/22

Clock Cycle 829:
$t4 -> 1, 
Completed 10/22
Memory at 764 = 1

Clock Cycle 830:
$t4 -> 1, 
Completed 11/22

Clock Cycle 831:
$t4 -> 1, 
Completed 12/22

Clock Cycle 832:
$t4 -> 1, 
Completed 13/22

Clock Cycle 833:
$t4 -> 1, 
Completed 14/22

Clock Cycle 834:
$t4 -> 1, 
Completed 15/22

Clock Cycle 835:
$t4 -> 1, 
Completed 16/22

Clock Cycle 836:
$t4 -> 1, 
Completed 17/22

Clock Cycle 837:
$t4 -> 1, 
Completed 18/22

Clock Cycle 838:
$t4 -> 1, 
Completed 19/22

Clock Cycle 839:
$t4 -> 1, 
Completed 20/22

Clock Cycle 840:
$t4 -> 1, 
Completed 21/22

Clock Cycle 841:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1816 -1612 on Line 181

Clock Cycle 842:
$t4 -> 1, 
Started lw 3396 $t4 on Line 187
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 843:
$t4 -> 1, 
Completed 2/22

Clock Cycle 844:
$t4 -> 1, 
Completed 3/22

Clock Cycle 845:
$t4 -> 1, 
Completed 4/22

Clock Cycle 846:
$t4 -> 1, 
Completed 5/22

Clock Cycle 847:
$t4 -> 1, 
Completed 6/22

Clock Cycle 848:
$t4 -> 1, 
Completed 7/22

Clock Cycle 849:
$t4 -> 1, 
Completed 8/22

Clock Cycle 850:
$t4 -> 1, 
Completed 9/22

Clock Cycle 851:
$t4 -> 1, 
Completed 10/22
Memory at 1816 = -1612

Clock Cycle 852:
$t4 -> 1, 
Completed 11/22

Clock Cycle 853:
$t4 -> 1, 
Completed 12/22

Clock Cycle 854:
$t4 -> 1, 
Completed 13/22

Clock Cycle 855:
$t4 -> 1, 
Completed 14/22

Clock Cycle 856:
$t4 -> 1, 
Completed 15/22

Clock Cycle 857:
$t4 -> 1, 
Completed 16/22

Clock Cycle 858:
$t4 -> 1, 
Completed 17/22

Clock Cycle 859:
$t4 -> 1, 
Completed 18/22

Clock Cycle 860:
$t4 -> 1, 
Completed 19/22

Clock Cycle 861:
$t4 -> 1, 
Completed 20/22

Clock Cycle 862:
$t4 -> 1, 
Completed 21/22

Clock Cycle 863:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3396 $t4 on Line 187

Clock Cycle 864:
mul
mul$t4,$t1,$t4
$t4 = 0

Clock Cycle 865:
add
add$t2,$t2,$t2
$t2 = -3016

Clock Cycle 866:
lw
DRAM Request(Read) Issued for lw 132 $t3 on Line 190

Clock Cycle 867:
$t3 -> 1, 
Started lw 132 $t3 on Line 190
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub
sub$t1,$t0,$t4
$t1 = 0

Clock Cycle 868:
$t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3952 -3016 on Line 192

Clock Cycle 869:
$t3 -> 1, 
Completed 3/12
mul
mul$t1,$t0,$t2
$t1 = 0

Clock Cycle 870:
$t3 -> 1, 
Completed 4/12
mul
mul$t2,$t1,$t2
$t2 = 0

Clock Cycle 871:
$t3 -> 1, 
Completed 5/12

Clock Cycle 872:
$t3 -> 1, 
Completed 6/12

Clock Cycle 873:
$t3 -> 1, 
Completed 7/12

Clock Cycle 874:
$t3 -> 1, 
Completed 8/12

Clock Cycle 875:
$t3 -> 1, 
Completed 9/12

Clock Cycle 876:
$t3 -> 1, 
Completed 10/12

Clock Cycle 877:
$t3 -> 1, 
Completed 11/12

Clock Cycle 878:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 132 $t3 on Line 190

Clock Cycle 879:

Started sw 3952 -3016 on Line 192
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt
slt$t4,$t3,$t2
$t4 = 0

Clock Cycle 880:

Completed 2/12
sub
sub$t1,$t4,$t0
$t1 = 0

Clock Cycle 881:

Completed 3/12
mul
mul$t2,$t3,$t2
$t2 = 0

Clock Cycle 882:

Completed 4/12
addi
addi$t1,$t2,1604
$t1 = 1604

Clock Cycle 883:

Completed 5/12
add
add$t0,$t2,$t3
$t0 = 0

Clock Cycle 884:

Completed 6/12
mul
mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 885:

Completed 7/12
sub
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 886:

Completed 8/12
slt
slt$t0,$t4,$t1
$t0 = 0

Clock Cycle 887:

Completed 9/12
sw
DRAM Request(Write) Issued for sw 2512 0 on Line 203

Clock Cycle 888:

Completed 10/12
slt
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 889:

Completed 11/12
sw
DRAM Request(Write) Issued for sw 3032 0 on Line 205

Clock Cycle 890:

Completed 12/12
Finished Instruction sw 3952 -3016 on Line 192
add
add$t2,$t3,$t2
$t2 = 0

Clock Cycle 891:

Started sw 2512 0 on Line 203
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt
slt$t3,$t0,$t1
$t3 = 0

Clock Cycle 892:

Completed 2/22
sub
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 893:

Completed 3/22
addi
addi$t0,$t0,2016
$t0 = 2016

Clock Cycle 894:

Completed 4/22
sub
sub$t0,$t2,$t2
$t0 = 0

Clock Cycle 895:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 904 0 on Line 211

Clock Cycle 896:

Completed 6/22
add
add$t2,$t2,$t2
$t2 = 0

Clock Cycle 897:

Completed 7/22
lw
DRAM Request(Read) Issued for lw 2080 $t3 on Line 213

Clock Cycle 898:
$t3 -> 1, 
Completed 8/22
addi
addi$t2,$t4,3564
$t2 = 3564

Clock Cycle 899:
$t3 -> 1, 
Completed 9/22
sw
DRAM Request(Write) Issued for sw 1632 3564 on Line 215

Clock Cycle 900:
$t3 -> 1, 
Completed 10/22
Memory at 3952 = -3016
sw
DRAM Request(Write) Issued for sw 1916 0 on Line 216

Clock Cycle 901:
$t3 -> 1, 
Completed 11/22

Clock Cycle 902:
$t3 -> 1, 
Completed 12/22

Clock Cycle 903:
$t3 -> 1, 
Completed 13/22

Clock Cycle 904:
$t3 -> 1, 
Completed 14/22

Clock Cycle 905:
$t3 -> 1, 
Completed 15/22

Clock Cycle 906:
$t3 -> 1, 
Completed 16/22

Clock Cycle 907:
$t3 -> 1, 
Completed 17/22

Clock Cycle 908:
$t3 -> 1, 
Completed 18/22

Clock Cycle 909:
$t3 -> 1, 
Completed 19/22

Clock Cycle 910:
$t3 -> 1, 
Completed 20/22

Clock Cycle 911:
$t3 -> 1, 
Completed 21/22

Clock Cycle 912:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2512 0 on Line 203

Clock Cycle 913:
$t3 -> 1, 
Started sw 3032 0 on Line 205
Completed 1/2

Clock Cycle 914:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3032 0 on Line 205

Clock Cycle 915:
$t3 -> 1, 
Started lw 2080 $t3 on Line 213
Completed 1/2

Clock Cycle 916:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2080 $t3 on Line 213

Clock Cycle 917:

Started sw 904 0 on Line 211
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
add
add$t1,$t1,$t3
$t1 = 0

Clock Cycle 918:

Completed 2/22
addi
addi$t4,$t0,3792
$t4 = 3792

Clock Cycle 919:

Completed 3/22
addi
addi$t2,$t0,2496
$t2 = 2496

Clock Cycle 920:

Completed 4/22
sub
sub$t4,$t3,$t0
$t4 = 0

Clock Cycle 921:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 1048 0 on Line 221

Clock Cycle 922:

Completed 6/22
sub
sub$t3,$t3,$t2
$t3 = -2496

Clock Cycle 923:

Completed 7/22
slt
slt$t3,$t4,$t0
$t3 = 0

Clock Cycle 924:

Completed 8/22
add
add$t1,$t3,$t1
$t1 = 0

Clock Cycle 925:

Completed 9/22
mul
mul$t4,$t1,$t1
$t4 = 0

Clock Cycle 926:

Completed 10/22
sub
sub$t1,$t4,$t1
$t1 = 0

Clock Cycle 927:

Completed 11/22
lw
DRAM Request(Read) Issued for lw 312 $t3 on Line 227

Clock Cycle 928:
$t3 -> 1, 
Completed 12/22
lw
DRAM Request(Read) Issued for lw 2380 $t4 on Line 228

Clock Cycle 929:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 930:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 931:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 932:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 933:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 934:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 935:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 936:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 937:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 938:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 904 0 on Line 211

Clock Cycle 939:
$t3 -> 1, $t4 -> 1, 
Started lw 312 $t3 on Line 227
Completed 1/2

Clock Cycle 940:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 312 $t3 on Line 227

Clock Cycle 941:
$t4 -> 1, 
Started sw 1632 3564 on Line 215
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t0,$t3,3792
$t0 = 3792

Clock Cycle 942:
$t4 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 2716 $t1 on Line 230

Clock Cycle 943:
$t1 -> 1, $t4 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 3140 0 on Line 231

Clock Cycle 944:
$t1 -> 1, $t4 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 2904 2496 on Line 232

Clock Cycle 945:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 946:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 947:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 948:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 949:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 950:
$t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 951:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 952:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 953:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 954:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 955:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 956:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 957:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 958:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 959:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 960:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 961:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 962:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1632 3564 on Line 215

Clock Cycle 963:
$t1 -> 1, $t4 -> 1, 
Started sw 1916 0 on Line 216
Completed 1/2

Clock Cycle 964:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1916 0 on Line 216

Clock Cycle 965:
$t1 -> 1, $t4 -> 1, 
Started sw 1048 0 on Line 221
Completed 1/2

Clock Cycle 966:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1048 0 on Line 221

Clock Cycle 967:
$t1 -> 1, $t4 -> 1, 
Started lw 2380 $t4 on Line 228
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 968:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 969:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 970:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 971:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 972:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 973:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 974:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 975:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 976:
$t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1632 = 3564

Clock Cycle 977:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 978:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 979:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 980:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 981:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 982:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 983:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 984:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 985:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 986:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 987:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 988:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2380 $t4 on Line 228

Clock Cycle 989:
$t1 -> 1, 
Started lw 2716 $t1 on Line 230
Completed 1/2

Clock Cycle 990:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2716 $t1 on Line 230

Clock Cycle 991:

Started sw 2904 2496 on Line 232
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2784 $t1 on Line 233

Clock Cycle 992:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 2904 2496 on Line 232

Clock Cycle 993:
$t1 -> 1, 
Started lw 2784 $t1 on Line 233
Completed 1/2

Clock Cycle 994:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2784 $t1 on Line 233

Clock Cycle 995:

Started sw 3140 0 on Line 231
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sub
sub$t3,$t3,$t1
$t3 = 0

Clock Cycle 996:

Completed 2/22
add
add$t4,$t4,$t1
$t4 = 0

Clock Cycle 997:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 1636 2496 on Line 236

Clock Cycle 998:

Completed 4/22
slt
slt$t2,$t3,$t1
$t2 = 0

Clock Cycle 999:

Completed 5/22
add
add$t2,$t4,$t3
$t2 = 0

Clock Cycle 1000:

Completed 6/22
slt
slt$t4,$t1,$t0
$t4 = 1

Clock Cycle 1001:

Completed 7/22
mul
mul$t3,$t1,$t2
$t3 = 0

Clock Cycle 1002:

Completed 8/22
mul
mul$t2,$t4,$t1
$t2 = 0

Clock Cycle 1003:

Completed 9/22
sub
sub$t0,$t1,$t0
$t0 = -3792

Clock Cycle 1004:

Completed 10/22
Memory at 2904 = 2496
sub
sub$t3,$t0,$t0
$t3 = 0

Clock Cycle 1005:

Completed 11/22
sub
sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 1006:

Completed 12/22
sub
sub$t2,$t4,$t1
$t2 = 0

Clock Cycle 1007:

Completed 13/22
add
add$t0,$t1,$t0
$t0 = -3792

Clock Cycle 1008:

Completed 14/22
addi
addi$t1,$t2,3136
$t1 = 3136

Clock Cycle 1009:

Completed 15/22
lw
DRAM Request(Read) Issued for lw 344 $t0 on Line 248

Clock Cycle 1010:
$t0 -> 1, 
Completed 16/22
sw
DRAM Request(Write) Issued for sw 2708 3136 on Line 249

Clock Cycle 1011:
$t0 -> 1, 
Completed 17/22
add
add$t3,$t3,$t3
$t3 = 0

Clock Cycle 1012:
$t0 -> 1, 
Completed 18/22
sw
DRAM Request(Write) Issued for sw 2616 0 on Line 251

Clock Cycle 1013:
$t0 -> 1, 
Completed 19/22
addi
addi$t2,$t4,3292
$t2 = 3292

Clock Cycle 1014:
$t0 -> 1, 
Completed 20/22
slt
slt$t1,$t4,$t2
$t1 = 1

Clock Cycle 1015:
$t0 -> 1, 
Completed 21/22
sub
sub$t2,$t4,$t4
$t2 = 0

Clock Cycle 1016:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3140 0 on Line 231
slt
slt$t3,$t2,$t4
$t3 = 0

Clock Cycle 1017:
$t0 -> 1, 
Started sw 1636 2496 on Line 236
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub
sub$t4,$t1,$t2
$t4 = 1

Clock Cycle 1018:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1019:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1020:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1021:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1022:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1023:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1024:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1025:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1026:
$t0 -> 1, 
Completed 10/22

Clock Cycle 1027:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1028:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1029:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1030:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1031:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1032:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1033:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1034:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1035:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1036:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1037:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1038:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1636 2496 on Line 236

Clock Cycle 1039:
$t0 -> 1, 
Started lw 344 $t0 on Line 248
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1040:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1041:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1042:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1043:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1044:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1045:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1046:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1047:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1048:
$t0 -> 1, 
Completed 10/22
Memory at 1636 = 2496

Clock Cycle 1049:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1050:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1051:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1052:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1053:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1054:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1055:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1056:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1057:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1058:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1059:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1060:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 344 $t0 on Line 248

Clock Cycle 1061:

Started sw 2708 3136 on Line 249
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt
slt$t0,$t0,$t4
$t0 = 1

Clock Cycle 1062:

Completed 2/12
mul
mul$t2,$t1,$t1
$t2 = 1

Clock Cycle 1063:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 3876 $t2 on Line 259

Clock Cycle 1064:
$t2 -> 1, 
Completed 4/12
add
add$t3,$t4,$t3
$t3 = 1

Clock Cycle 1065:
$t2 -> 1, 
Completed 5/12
addi
addi$t4,$t4,3804
$t4 = 3805

Clock Cycle 1066:
$t2 -> 1, 
Completed 6/12
add
add$t1,$t4,$t4
$t1 = 7610

Clock Cycle 1067:
$t2 -> 1, 
Completed 7/12

Clock Cycle 1068:
$t2 -> 1, 
Completed 8/12

Clock Cycle 1069:
$t2 -> 1, 
Completed 9/12

Clock Cycle 1070:
$t2 -> 1, 
Completed 10/12

Clock Cycle 1071:
$t2 -> 1, 
Completed 11/12

Clock Cycle 1072:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 2708 3136 on Line 249

Clock Cycle 1073:
$t2 -> 1, 
Started sw 2616 0 on Line 251
Completed 1/2

Clock Cycle 1074:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 2616 0 on Line 251

Clock Cycle 1075:
$t2 -> 1, 
Started lw 3876 $t2 on Line 259
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1076:
$t2 -> 1, 
Completed 2/22

Clock Cycle 1077:
$t2 -> 1, 
Completed 3/22

Clock Cycle 1078:
$t2 -> 1, 
Completed 4/22

Clock Cycle 1079:
$t2 -> 1, 
Completed 5/22

Clock Cycle 1080:
$t2 -> 1, 
Completed 6/22

Clock Cycle 1081:
$t2 -> 1, 
Completed 7/22

Clock Cycle 1082:
$t2 -> 1, 
Completed 8/22

Clock Cycle 1083:
$t2 -> 1, 
Completed 9/22

Clock Cycle 1084:
$t2 -> 1, 
Completed 10/22
Memory at 2708 = 3136

Clock Cycle 1085:
$t2 -> 1, 
Completed 11/22

Clock Cycle 1086:
$t2 -> 1, 
Completed 12/22

Clock Cycle 1087:
$t2 -> 1, 
Completed 13/22

Clock Cycle 1088:
$t2 -> 1, 
Completed 14/22

Clock Cycle 1089:
$t2 -> 1, 
Completed 15/22

Clock Cycle 1090:
$t2 -> 1, 
Completed 16/22

Clock Cycle 1091:
$t2 -> 1, 
Completed 17/22

Clock Cycle 1092:
$t2 -> 1, 
Completed 18/22

Clock Cycle 1093:
$t2 -> 1, 
Completed 19/22

Clock Cycle 1094:
$t2 -> 1, 
Completed 20/22

Clock Cycle 1095:
$t2 -> 1, 
Completed 21/22

Clock Cycle 1096:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3876 $t2 on Line 259

Clock Cycle 1097:
slt
slt$t2,$t0,$t4
$t2 = 1

Clock Cycle 1098:
sw
DRAM Request(Write) Issued for sw 3696 7610 on Line 264

Clock Cycle 1099:

Started sw 3696 7610 on Line 264
Completed 1/2
add
add$t0,$t3,$t2
$t0 = 2

Clock Cycle 1100:

Completed 2/2
Finished Instruction sw 3696 7610 on Line 264
add
add$t0,$t1,$t1
$t0 = 15220

Clock Cycle 1101:
lw
DRAM Request(Read) Issued for lw 3936 $t4 on Line 267

Clock Cycle 1102:
$t4 -> 1, 
Started lw 3936 $t4 on Line 267
Completed 1/2

Clock Cycle 1103:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3936 $t4 on Line 267

Clock Cycle 1104:
mul
mul$t2,$t4,$t0
$t2 = 0

Clock Cycle 1105:
sub
sub$t3,$t1,$t4
$t3 = 7610

Clock Cycle 1106:
sub
sub$t0,$t0,$t2
$t0 = 15220

Clock Cycle 1107:
addi
addi$t2,$t0,3284
$t2 = 18504

Clock Cycle 1108:
sw
DRAM Request(Write) Issued for sw 2544 0 on Line 272

Clock Cycle 1109:

Started sw 2544 0 on Line 272
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt
slt$t0,$t2,$t0
$t0 = 0

Clock Cycle 1110:

Completed 2/22
mul
mul$t0,$t0,$t4
$t0 = 0

Clock Cycle 1111:

Completed 3/22
addi
addi$t0,$t3,3584
$t0 = 11194

Clock Cycle 1112:

Completed 4/22
mul
mul$t1,$t1,$t4
$t1 = 0

Clock Cycle 1113:

Completed 5/22
sub
sub$t4,$t3,$t4
$t4 = 7610

Clock Cycle 1114:

Completed 6/22
sw
DRAM Request(Write) Issued for sw 380 11194 on Line 278

Clock Cycle 1115:

Completed 7/22
slt
slt$t0,$t0,$t3
$t0 = 0

Clock Cycle 1116:

Completed 8/22
sub
sub$t2,$t2,$t1
$t2 = 18504

Clock Cycle 1117:

Completed 9/22
addi
addi$t2,$t2,2192
$t2 = 20696

Clock Cycle 1118:

Completed 10/22
Memory at 3696 = 7610
mul
mul$t1,$t4,$t3
$t1 = 57912100

Clock Cycle 1119:

Completed 11/22
sw
DRAM Request(Write) Issued for sw 2116 7610 on Line 283

Clock Cycle 1120:

Completed 12/22
addi
addi$t4,$t0,3548
$t4 = 3548

Clock Cycle 1121:

Completed 13/22
slt
slt$t0,$t3,$t0
$t0 = 0

Clock Cycle 1122:

Completed 14/22
add
add$t4,$t0,$t4
$t4 = 3548

Clock Cycle 1123:

Completed 15/22
add
add$t3,$t2,$t2
$t3 = 41392

Clock Cycle 1124:

Completed 16/22
sw
DRAM Request(Write) Issued for sw 192 3548 on Line 288

Clock Cycle 1125:

Completed 17/22
lw
DRAM Request(Read) Issued for lw 2656 $t1 on Line 289

Clock Cycle 1126:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1127:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1128:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1129:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1130:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2544 0 on Line 272

Clock Cycle 1131:
$t1 -> 1, 
Started sw 2116 7610 on Line 283
Completed 1/2

Clock Cycle 1132:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 2116 7610 on Line 283

Clock Cycle 1133:
$t1 -> 1, 
Started lw 2656 $t1 on Line 289
Completed 1/2

Clock Cycle 1134:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2656 $t1 on Line 289

Clock Cycle 1135:

Started sw 380 11194 on Line 278
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
add
add$t1,$t4,$t1
$t1 = 3548

Clock Cycle 1136:

Completed 2/22
sub
sub$t2,$t4,$t0
$t2 = 3548

Clock Cycle 1137:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 2468 3548 on Line 292

Clock Cycle 1138:

Completed 4/22
mul
mul$t4,$t3,$t1
$t4 = 146858816

Clock Cycle 1139:

Completed 5/22
slt
slt$t4,$t2,$t4
$t4 = 1

Clock Cycle 1140:

Completed 6/22
mul
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 1141:

Completed 7/22
sw
DRAM Request(Write) Issued for sw 3600 0 on Line 296

Clock Cycle 1142:

Completed 8/22
mul
mul$t4,$t3,$t2
$t4 = 146858816

Clock Cycle 1143:

Completed 9/22
sub
sub$t2,$t1,$t0
$t2 = 0

Clock Cycle 1144:

Completed 10/22
Memory at 2116 = 7610
sw
DRAM Request(Write) Issued for sw 1716 0 on Line 299

Clock Cycle 1145:

Completed 11/22
mul
mul$t0,$t3,$t4
$t0 = 1401388032

Clock Cycle 1146:

Completed 12/22
mul
mul$t3,$t3,$t4
$t3 = 1401388032

Clock Cycle 1147:

Completed 13/22
sub
sub$t3,$t3,$t2
$t3 = 1401388032

Clock Cycle 1148:

Completed 14/22
mul
mul$t0,$t4,$t2
$t0 = 0

Clock Cycle 1149:

Completed 15/22
lw
DRAM Request(Read) Issued for lw 1364 $t3 on Line 304

Clock Cycle 1150:
$t3 -> 1, 
Completed 16/22
slt
slt$t2,$t2,$t2
$t2 = 0

Clock Cycle 1151:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1152:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1153:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1154:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1155:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1156:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 380 11194 on Line 278

Clock Cycle 1157:
$t3 -> 1, 
Started sw 192 3548 on Line 288
Completed 1/2

Clock Cycle 1158:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 192 3548 on Line 288

Clock Cycle 1159:
$t3 -> 1, 
Started sw 2468 3548 on Line 292
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1160:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1161:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1162:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1163:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1164:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1165:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1166:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1167:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1168:
$t3 -> 1, 
Completed 10/22
Memory at 192 = 3548
Memory at 380 = 11194

Clock Cycle 1169:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1170:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1171:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1172:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1173:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1174:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1175:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1176:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1177:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1178:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1179:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1180:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2468 3548 on Line 292

Clock Cycle 1181:
$t3 -> 1, 
Started sw 3600 0 on Line 296
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1182:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1183:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1184:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1185:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1186:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1187:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1188:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1189:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1190:
$t3 -> 1, 
Completed 10/22
Memory at 2468 = 3548

Clock Cycle 1191:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1192:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1193:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1194:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1195:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1196:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1197:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1198:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1199:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1200:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1201:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1202:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3600 0 on Line 296

Clock Cycle 1203:
$t3 -> 1, 
Started sw 1716 0 on Line 299
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1204:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1205:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1206:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1207:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1208:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1209:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1210:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1211:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1212:
$t3 -> 1, 
Completed 10/22

Clock Cycle 1213:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1214:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1215:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1216:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1217:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1218:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1219:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1220:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1221:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1222:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1223:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1224:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1716 0 on Line 299

Clock Cycle 1225:
$t3 -> 1, 
Started lw 1364 $t3 on Line 304
Completed 1/2

Clock Cycle 1226:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1364 $t3 on Line 304

Clock Cycle 1227:
addi
addi$t3,$t2,2956
$t3 = 2956

Clock Cycle 1228:
lw
DRAM Request(Read) Issued for lw 1456 $t2 on Line 307

Clock Cycle 1229:
$t2 -> 1, 
Started lw 1456 $t2 on Line 307
Completed 1/2

Clock Cycle 1230:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1456 $t2 on Line 307

Clock Cycle 1231:
slt
slt$t1,$t1,$t2
$t1 = 0

Clock Cycle 1232:
mul
mul$t1,$t2,$t1
$t1 = 0

Clock Cycle 1233:
sub
sub$t3,$t2,$t4
$t3 = -146858816

Clock Cycle 1234:
slt
slt$t0,$t1,$t3
$t0 = 0

Clock Cycle 1235:
addi
addi$t3,$t0,3384
$t3 = 3384

Clock Cycle 1236:
slt
slt$t2,$t2,$t1
$t2 = 0

Clock Cycle 1237:
add
add$t2,$t3,$t2
$t2 = 3384

Clock Cycle 1238:
sub
sub$t2,$t0,$t4
$t2 = -146858816

Clock Cycle 1239:
slt
slt$t2,$t4,$t3
$t2 = 0

Clock Cycle 1240:
add
add$t0,$t0,$t2
$t0 = 0

Clock Cycle 1241:
lw
DRAM Request(Read) Issued for lw 1696 $t3 on Line 318

Clock Cycle 1242:
$t3 -> 1, 
Started lw 1696 $t3 on Line 318
Completed 1/2

Clock Cycle 1243:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1696 $t3 on Line 318

Clock Cycle 1244:
sw
DRAM Request(Write) Issued for sw 528 0 on Line 319

Clock Cycle 1245:

Started sw 528 0 on Line 319
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t3,$t3,2220
$t3 = 2220

Clock Cycle 1246:

Completed 2/22
mul
mul$t2,$t0,$t1
$t2 = 0

Clock Cycle 1247:

Completed 3/22
sub
sub$t2,$t2,$t1
$t2 = 0

Clock Cycle 1248:

Completed 4/22
add
add$t0,$t2,$t3
$t0 = 2220

Clock Cycle 1249:

Completed 5/22
addi
addi$t1,$t3,1836
$t1 = 4056

Clock Cycle 1250:

Completed 6/22
add
add$t3,$t4,$t0
$t3 = 146861036

Clock Cycle 1251:

Completed 7/22
sw
DRAM Request(Write) Issued for sw 1448 2220 on Line 326

Clock Cycle 1252:

Completed 8/22
sub
sub$t0,$t1,$t0
$t0 = 1836

Clock Cycle 1253:

Completed 9/22
addi
addi$t2,$t2,2612
$t2 = 2612

Clock Cycle 1254:

Completed 10/22
mul
mul$t4,$t1,$t3
$t4 = -1332092128

Clock Cycle 1255:

Completed 11/22
sub
sub$t1,$t4,$t2
$t1 = -1332094740

Clock Cycle 1256:

Completed 12/22
lw
DRAM Request(Read) Issued for lw 2144 $t4 on Line 331

Clock Cycle 1257:
$t4 -> 1, 
Completed 13/22
lw
DRAM Request(Read) Issued for lw 2360 $t3 on Line 332

Clock Cycle 1258:
$t3 -> 1, $t4 -> 1, 
Completed 14/22
sw
DRAM Request(Write) Issued for sw 3112 2612 on Line 333

Clock Cycle 1259:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1260:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1261:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1262:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1263:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1264:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1265:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1266:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 528 0 on Line 319

Clock Cycle 1267:
$t3 -> 1, $t4 -> 1, 
Started sw 1448 2220 on Line 326
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1268:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1269:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1270:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1271:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1272:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1273:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1274:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1275:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1276:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 1277:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1278:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1279:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1280:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1281:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1282:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1283:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1284:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1285:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1286:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1287:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1288:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1448 2220 on Line 326

Clock Cycle 1289:
$t3 -> 1, $t4 -> 1, 
Started lw 2144 $t4 on Line 331
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1290:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1291:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1292:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1293:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1294:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1295:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1296:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1297:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1298:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1448 = 2220

Clock Cycle 1299:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1300:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1301:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1302:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1303:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1304:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1305:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1306:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1307:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1308:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1309:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1310:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2144 $t4 on Line 331

Clock Cycle 1311:
$t3 -> 1, 
Started lw 2360 $t3 on Line 332
Completed 1/2

Clock Cycle 1312:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2360 $t3 on Line 332

Clock Cycle 1313:

Started sw 3112 2612 on Line 333
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t3,$t2,580
$t3 = 3192

Clock Cycle 1314:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 3088 2612 on Line 335

Clock Cycle 1315:

Completed 3/12
add
add$t1,$t2,$t4
$t1 = 2612

Clock Cycle 1316:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 2224 $t0 on Line 337

Clock Cycle 1317:
$t0 -> 1, 
Completed 5/12
slt
slt$t2,$t3,$t2
$t2 = 0

Clock Cycle 1318:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1319:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1320:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1321:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1322:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1323:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1324:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3112 2612 on Line 333

Clock Cycle 1325:
$t0 -> 1, 
Started sw 3088 2612 on Line 335
Completed 1/2

Clock Cycle 1326:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 3088 2612 on Line 335

Clock Cycle 1327:
$t0 -> 1, 
Started lw 2224 $t0 on Line 337
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1328:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1329:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1330:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1331:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1332:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1333:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1334:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1335:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1336:
$t0 -> 1, 
Completed 10/22
Memory at 3088 = 2612
Memory at 3112 = 2612

Clock Cycle 1337:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1338:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1339:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1340:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1341:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1342:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1343:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1344:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1345:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1346:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1347:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1348:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2224 $t0 on Line 337

Clock Cycle 1349:
slt
slt$t0,$t0,$t2
$t0 = 0

Clock Cycle 1350:
sub
sub$t1,$t1,$t2
$t1 = 2612

Clock Cycle 1351:
lw
DRAM Request(Read) Issued for lw 940 $t4 on Line 341

Clock Cycle 1352:
$t4 -> 1, 
Started lw 940 $t4 on Line 341
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add
add$t3,$t2,$t2
$t3 = 0

Clock Cycle 1353:
$t4 -> 1, 
Completed 2/12
add
add$t0,$t3,$t2
$t0 = 0

Clock Cycle 1354:
$t4 -> 1, 
Completed 3/12
addi
addi$t0,$t2,816
$t0 = 816

Clock Cycle 1355:
$t4 -> 1, 
Completed 4/12
add
add$t1,$t1,$t3
$t1 = 2612

Clock Cycle 1356:
$t4 -> 1, 
Completed 5/12
add
add$t3,$t2,$t2
$t3 = 0

Clock Cycle 1357:
$t4 -> 1, 
Completed 6/12

Clock Cycle 1358:
$t4 -> 1, 
Completed 7/12

Clock Cycle 1359:
$t4 -> 1, 
Completed 8/12

Clock Cycle 1360:
$t4 -> 1, 
Completed 9/12

Clock Cycle 1361:
$t4 -> 1, 
Completed 10/12

Clock Cycle 1362:
$t4 -> 1, 
Completed 11/12

Clock Cycle 1363:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 940 $t4 on Line 341

Clock Cycle 1364:
sub
sub$t4,$t3,$t4
$t4 = 0

Clock Cycle 1365:
lw
DRAM Request(Read) Issued for lw 1156 $t4 on Line 348

Clock Cycle 1366:
$t4 -> 1, 
Started lw 1156 $t4 on Line 348
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub
sub$t3,$t3,$t3
$t3 = 0

Clock Cycle 1367:
$t4 -> 1, 
Completed 2/12
mul
mul$t2,$t2,$t2
$t2 = 0

Clock Cycle 1368:
$t4 -> 1, 
Completed 3/12
sub
sub$t0,$t2,$t3
$t0 = 0

Clock Cycle 1369:
$t4 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 2900 $t0 on Line 352

Clock Cycle 1370:
$t0 -> 1, $t4 -> 1, 
Completed 5/12
addi
addi$t2,$t1,2096
$t2 = 4708

Clock Cycle 1371:
$t0 -> 1, $t4 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 2848 0 on Line 354

Clock Cycle 1372:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 1373:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 1374:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 1375:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 1376:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 1377:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1156 $t4 on Line 348

Clock Cycle 1378:
$t0 -> 1, 
Started lw 2900 $t0 on Line 352
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
add
add$t1,$t4,$t2
$t1 = 4708

Clock Cycle 1379:
$t0 -> 1, 
Completed 2/12
addi
addi$t4,$t1,2776
$t4 = 7484

Clock Cycle 1380:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1796 7484 on Line 357

Clock Cycle 1381:
$t0 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 760 4708 on Line 358

Clock Cycle 1382:
$t0 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 3140 $t3 on Line 359

Clock Cycle 1383:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 1384:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 1385:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 1386:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 1387:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 1388:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 1389:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2900 $t0 on Line 352

Clock Cycle 1390:
$t3 -> 1, 
Started sw 2848 0 on Line 354
Completed 1/2
slt
slt$t4,$t0,$t4
$t4 = 1

Clock Cycle 1391:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2848 0 on Line 354
sw
DRAM Request(Write) Issued for sw 3916 0 on Line 361

Clock Cycle 1392:
$t3 -> 1, 
Started sw 1796 7484 on Line 357
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub
sub$t4,$t4,$t1
$t4 = -4707

Clock Cycle 1393:
$t3 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 2176 4708 on Line 363

Clock Cycle 1394:
$t3 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 1744 $t1 on Line 364

Clock Cycle 1395:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 1396:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 1397:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 1398:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 1399:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 1400:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 1401:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 1402:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 1403:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 1404:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 1405:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 1406:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 1407:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 1408:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 1409:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 1410:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 1411:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 1412:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 1413:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1796 7484 on Line 357

Clock Cycle 1414:
$t1 -> 1, $t3 -> 1, 
Started lw 1744 $t1 on Line 364
Completed 1/2

Clock Cycle 1415:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1744 $t1 on Line 364

Clock Cycle 1416:
$t3 -> 1, 
Started sw 760 4708 on Line 358
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1417:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1418:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1419:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1420:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1421:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1422:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1423:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1424:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1425:
$t3 -> 1, 
Completed 10/22
Memory at 1796 = 7484

Clock Cycle 1426:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1427:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1428:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1429:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1430:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1431:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1432:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1433:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1434:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1435:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1436:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1437:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 760 4708 on Line 358

Clock Cycle 1438:
$t3 -> 1, 
Started lw 3140 $t3 on Line 359
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1439:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1440:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1441:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1442:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1443:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1444:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1445:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1446:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1447:
$t3 -> 1, 
Completed 10/22
Memory at 760 = 4708

Clock Cycle 1448:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1449:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1450:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1451:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1452:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1453:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1454:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1455:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1456:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1457:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1458:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1459:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3140 $t3 on Line 359

Clock Cycle 1460:

Started sw 3916 0 on Line 361
Completed 1/2
sub
sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 1461:

Completed 2/2
Finished Instruction sw 3916 0 on Line 361
sw
DRAM Request(Write) Issued for sw 1232 0 on Line 366

Clock Cycle 1462:

Started sw 2176 4708 on Line 363
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt
slt$t2,$t1,$t2
$t2 = 1

Clock Cycle 1463:

Completed 2/22
addi
addi$t0,$t2,1364
$t0 = 1365

Clock Cycle 1464:

Completed 3/22
mul
mul$t1,$t1,$t2
$t1 = 0

Clock Cycle 1465:

Completed 4/22
addi
addi$t1,$t1,3464
$t1 = 3464

Clock Cycle 1466:

Completed 5/22
addi
addi$t3,$t3,2128
$t3 = 2128

Clock Cycle 1467:

Completed 6/22
lw
DRAM Request(Read) Issued for lw 1356 $t1 on Line 372

Clock Cycle 1468:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1469:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1470:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1471:
$t1 -> 1, 
Completed 10/22

Clock Cycle 1472:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1473:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1474:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1475:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1476:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1477:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1478:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1479:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1480:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1481:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1482:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1483:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2176 4708 on Line 363

Clock Cycle 1484:
$t1 -> 1, 
Started sw 1232 0 on Line 366
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1485:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1486:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1487:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1488:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1489:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1490:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1491:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1492:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1493:
$t1 -> 1, 
Completed 10/22
Memory at 2176 = 4708

Clock Cycle 1494:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1495:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1496:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1497:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1498:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1499:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1500:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1501:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1502:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1503:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1504:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1505:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 1232 0 on Line 366

Clock Cycle 1506:
$t1 -> 1, 
Started lw 1356 $t1 on Line 372
Completed 1/2

Clock Cycle 1507:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1356 $t1 on Line 372

Clock Cycle 1508:
lw
DRAM Request(Read) Issued for lw 3664 $t1 on Line 373

Clock Cycle 1509:
$t1 -> 1, 
Started lw 3664 $t1 on Line 373
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3504 $t4 on Line 374

Clock Cycle 1510:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1511:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1512:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1513:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1514:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1515:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1516:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1517:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1518:
$t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 1519:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1520:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1521:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1522:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1523:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1524:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1525:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1526:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1527:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1528:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1529:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1530:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3664 $t1 on Line 373

Clock Cycle 1531:
$t4 -> 1, 
Started lw 3504 $t4 on Line 374
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3992 0 on Line 375

Clock Cycle 1532:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3504 $t4 on Line 374

Clock Cycle 1533:

Started sw 3992 0 on Line 375
Completed 1/2
slt
slt$t2,$t4,$t0
$t2 = 1

Clock Cycle 1534:

Completed 2/2
Finished Instruction sw 3992 0 on Line 375
slt
slt$t0,$t4,$t1
$t0 = 0

Clock Cycle 1535:
slt
slt$t4,$t1,$t3
$t4 = 1

Clock Cycle 1536:
sub
sub$t2,$t2,$t3
$t2 = -2127

Clock Cycle 1537:
sw
DRAM Request(Write) Issued for sw 24 2128 on Line 380

Clock Cycle 1538:

Started sw 24 2128 on Line 380
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t3,$t3,3528
$t3 = 5656

Clock Cycle 1539:

Completed 2/22
slt
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 1540:

Completed 3/22
add
add$t1,$t0,$t3
$t1 = 5656

Clock Cycle 1541:

Completed 4/22
sub
sub$t0,$t1,$t0
$t0 = 5656

Clock Cycle 1542:

Completed 5/22
slt
slt$t1,$t0,$t1
$t1 = 0

Clock Cycle 1543:

Completed 6/22
add
add$t4,$t4,$t1
$t4 = 1

Clock Cycle 1544:

Completed 7/22
sub
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 1545:

Completed 8/22
sw
DRAM Request(Write) Issued for sw 2512 1 on Line 388

Clock Cycle 1546:

Completed 9/22
add
add$t4,$t2,$t3
$t4 = -2127

Clock Cycle 1547:

Completed 10/22
slt
slt$t1,$t2,$t3
$t1 = 1

Clock Cycle 1548:

Completed 11/22
lw
DRAM Request(Read) Issued for lw 2440 $t4 on Line 391

Clock Cycle 1549:
$t4 -> 1, 
Completed 12/22
addi
addi$t3,$t3,3608
$t3 = 3608

Clock Cycle 1550:
$t4 -> 1, 
Completed 13/22
addi
addi$t2,$t3,3668
$t2 = 7276

Clock Cycle 1551:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1552:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1553:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1554:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1555:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1556:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1557:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1558:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1559:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 24 2128 on Line 380

Clock Cycle 1560:
$t4 -> 1, 
Started sw 2512 1 on Line 388
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1561:
$t4 -> 1, 
Completed 2/22

Clock Cycle 1562:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1563:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1564:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1565:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1566:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1567:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1568:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1569:
$t4 -> 1, 
Completed 10/22
Memory at 24 = 2128

Clock Cycle 1570:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1571:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1572:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1573:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1574:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1575:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1576:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1577:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1578:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1579:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1580:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1581:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 2512 1 on Line 388

Clock Cycle 1582:
$t4 -> 1, 
Started lw 2440 $t4 on Line 391
Completed 1/2

Clock Cycle 1583:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2440 $t4 on Line 391

Clock Cycle 1584:
add
add$t4,$t3,$t0
$t4 = 9264

Clock Cycle 1585:
sw
DRAM Request(Write) Issued for sw 776 3608 on Line 395

Clock Cycle 1586:

Started sw 776 3608 on Line 395
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
add
add$t3,$t4,$t0
$t3 = 14920

Clock Cycle 1587:

Completed 2/22
mul
mul$t1,$t4,$t3
$t1 = 138218880

Clock Cycle 1588:

Completed 3/22
addi
addi$t4,$t1,548
$t4 = 138219428

Clock Cycle 1589:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 1080 $t4 on Line 399

Clock Cycle 1590:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1591:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1592:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1593:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1594:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1595:
$t4 -> 1, 
Completed 10/22
Memory at 2512 = 1

Clock Cycle 1596:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1597:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1598:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1599:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1600:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1601:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1602:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1603:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1604:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1605:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1606:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1607:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 776 3608 on Line 395

Clock Cycle 1608:
$t4 -> 1, 
Started lw 1080 $t4 on Line 399
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1609:
$t4 -> 1, 
Completed 2/22

Clock Cycle 1610:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1611:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1612:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1613:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1614:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1615:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1616:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1617:
$t4 -> 1, 
Completed 10/22
Memory at 776 = 3608

Clock Cycle 1618:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1619:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1620:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1621:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1622:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1623:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1624:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1625:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1626:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1627:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1628:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1629:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1080 $t4 on Line 399

Clock Cycle 1630:
lw
DRAM Request(Read) Issued for lw 3252 $t4 on Line 400

Clock Cycle 1631:
$t4 -> 1, 
Started lw 3252 $t4 on Line 400
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 608 $t2 on Line 401

Clock Cycle 1632:
$t2 -> 1, $t4 -> 1, 
Completed 2/12
addi
addi$t3,$t1,1524
$t3 = 138220404

Clock Cycle 1633:
$t2 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 1634:
$t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 1635:
$t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 1636:
$t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 1637:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 1638:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 1639:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 1640:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 1641:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 1642:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3252 $t4 on Line 400

Clock Cycle 1643:
$t2 -> 1, 
Started lw 608 $t2 on Line 401
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
mul
mul$t4,$t0,$t0
$t4 = 31990336

Clock Cycle 1644:
$t2 -> 1, 
Completed 2/12
add
add$t1,$t4,$t4
$t1 = 63980672

Clock Cycle 1645:
$t2 -> 1, 
Completed 3/12

Clock Cycle 1646:
$t2 -> 1, 
Completed 4/12

Clock Cycle 1647:
$t2 -> 1, 
Completed 5/12

Clock Cycle 1648:
$t2 -> 1, 
Completed 6/12

Clock Cycle 1649:
$t2 -> 1, 
Completed 7/12

Clock Cycle 1650:
$t2 -> 1, 
Completed 8/12

Clock Cycle 1651:
$t2 -> 1, 
Completed 9/12

Clock Cycle 1652:
$t2 -> 1, 
Completed 10/12

Clock Cycle 1653:
$t2 -> 1, 
Completed 11/12

Clock Cycle 1654:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 608 $t2 on Line 401

Clock Cycle 1655:
addi
addi$t4,$t2,2564
$t4 = 2564

Clock Cycle 1656:
sw
DRAM Request(Write) Issued for sw 2356 0 on Line 406

Clock Cycle 1657:

Started sw 2356 0 on Line 406
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 428 63980672 on Line 407

Clock Cycle 1658:

Completed 2/12
addi
addi$t2,$t2,3020
$t2 = 3020

Clock Cycle 1659:

Completed 3/12
add
add$t4,$t3,$t2
$t4 = 138223424

Clock Cycle 1660:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 3440 138223424 on Line 410

Clock Cycle 1661:

Completed 5/12
sub
sub$t0,$t3,$t1
$t0 = 74239732

Clock Cycle 1662:

Completed 6/12
sub
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 1663:

Completed 7/12
sub
sub$t3,$t4,$t1
$t3 = 74242752

Clock Cycle 1664:

Completed 8/12
mul
mul$t4,$t0,$t3
$t4 = 415694592

Clock Cycle 1665:

Completed 9/12
lw
DRAM Request(Read) Issued for lw 1924 $t0 on Line 415

Clock Cycle 1666:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1667:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1668:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 2356 0 on Line 406

Clock Cycle 1669:
$t0 -> 1, 
Started sw 428 63980672 on Line 407
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1670:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1671:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1672:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1673:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1674:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1675:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1676:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1677:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1678:
$t0 -> 1, 
Completed 10/22

Clock Cycle 1679:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1680:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1681:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1682:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1683:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1684:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1685:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1686:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1687:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1688:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1689:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1690:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 428 63980672 on Line 407

Clock Cycle 1691:
$t0 -> 1, 
Started sw 3440 138223424 on Line 410
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1692:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1693:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1694:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1695:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1696:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1697:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1698:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1699:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1700:
$t0 -> 1, 
Completed 10/22
Memory at 428 = 63980672

Clock Cycle 1701:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1702:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1703:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1704:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1705:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1706:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1707:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1708:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1709:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1710:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1711:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1712:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3440 138223424 on Line 410

Clock Cycle 1713:
$t0 -> 1, 
Started lw 1924 $t0 on Line 415
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1714:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1715:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1716:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1717:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1718:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1719:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1720:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1721:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1722:
$t0 -> 1, 
Completed 10/22
Memory at 3440 = 138223424

Clock Cycle 1723:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1724:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1725:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1726:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1727:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1728:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1729:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1730:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1731:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1732:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1733:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1734:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1924 $t0 on Line 415

Clock Cycle 1735:
slt
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 1736:
sub
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 1737:
sub
sub$t3,$t0,$t1
$t3 = -63980672

Clock Cycle 1738:
addi
addi$t0,$t0,792
$t0 = 792

Clock Cycle 1739:
sub
sub$t2,$t1,$t0
$t2 = 63979880

Clock Cycle 1740:
addi
addi$t1,$t4,2784
$t1 = 415697376

Clock Cycle 1741:
add
add$t4,$t4,$t0
$t4 = 415695384

Clock Cycle 1742:
lw
DRAM Request(Read) Issued for lw 2828 $t4 on Line 423

Clock Cycle 1743:
$t4 -> 1, 
Started lw 2828 $t4 on Line 423
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1180 $t0 on Line 424

Clock Cycle 1744:
$t0 -> 1, $t4 -> 1, 
Completed 2/12
slt
slt$t2,$t1,$t3
$t2 = 0

Clock Cycle 1745:
$t0 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 1746:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 1747:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 1748:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 1749:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 1750:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 1751:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 1752:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 1753:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 1754:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2828 $t4 on Line 423

Clock Cycle 1755:
$t0 -> 1, 
Started lw 1180 $t0 on Line 424
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 1756:
$t0 -> 1, 
Completed 2/12

Clock Cycle 1757:
$t0 -> 1, 
Completed 3/12

Clock Cycle 1758:
$t0 -> 1, 
Completed 4/12

Clock Cycle 1759:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1760:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1761:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1762:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1763:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1764:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1765:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1766:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1180 $t0 on Line 424

Clock Cycle 1767:
sub
sub$t0,$t3,$t1
$t0 = -479678048

Clock Cycle 1768:
addi
addi$t3,$t1,1812
$t3 = 415699188

Clock Cycle 1769:
sw
DRAM Request(Write) Issued for sw 156 415697376 on Line 428

Clock Cycle 1770:

Started sw 156 415697376 on Line 428
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1520 -479678048 on Line 429

Clock Cycle 1771:

Completed 2/12
add
add$t3,$t4,$t4
$t3 = 0

Clock Cycle 1772:

Completed 3/12
mul
mul$t3,$t4,$t2
$t3 = 0

Clock Cycle 1773:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 2188 -479678048 on Line 432

Clock Cycle 1774:

Completed 5/12
addi
addi$t3,$t2,1476
$t3 = 1476

Clock Cycle 1775:

Completed 6/12
sw
DRAM Request(Write) Issued for sw 1448 0 on Line 434

Clock Cycle 1776:

Completed 7/12
mul
mul$t3,$t3,$t4
$t3 = 0

Clock Cycle 1777:

Completed 8/12
addi
addi$t3,$t1,384
$t3 = 415697760

Clock Cycle 1778:

Completed 9/12
sw
DRAM Request(Write) Issued for sw 1896 415697760 on Line 437

Clock Cycle 1779:

Completed 10/12
sub
sub$t2,$t0,$t0
$t2 = 0

Clock Cycle 1780:

Completed 11/12
addi
addi$t4,$t0,3736
$t4 = -479674312

Clock Cycle 1781:

Completed 12/12
Finished Instruction sw 156 415697376 on Line 428
add
add$t0,$t4,$t1
$t0 = -63976936

Clock Cycle 1782:

Started sw 1520 -479678048 on Line 429
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add
add$t0,$t0,$t2
$t0 = -63976936

Clock Cycle 1783:

Completed 2/22
add
add$t4,$t1,$t0
$t4 = 351720440

Clock Cycle 1784:

Completed 3/22
slt
slt$t1,$t2,$t0
$t1 = 0

Clock Cycle 1785:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 1536 $t0 on Line 444

Clock Cycle 1786:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1787:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1788:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1789:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1790:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1791:
$t0 -> 1, 
Completed 10/22
Memory at 156 = 415697376

Clock Cycle 1792:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1793:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1794:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1795:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1796:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1797:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1798:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1799:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1800:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1801:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1802:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1803:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1520 -479678048 on Line 429

Clock Cycle 1804:
$t0 -> 1, 
Started sw 1448 0 on Line 434
Completed 1/2

Clock Cycle 1805:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1448 0 on Line 434

Clock Cycle 1806:
$t0 -> 1, 
Started sw 1896 415697760 on Line 437
Completed 1/2

Clock Cycle 1807:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1896 415697760 on Line 437

Clock Cycle 1808:
$t0 -> 1, 
Started lw 1536 $t0 on Line 444
Completed 1/2

Clock Cycle 1809:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1536 $t0 on Line 444

Clock Cycle 1810:

Started sw 2188 -479678048 on Line 432
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt
slt$t0,$t0,$t3
$t0 = 1

Clock Cycle 1811:

Completed 2/22
slt
slt$t1,$t2,$t2
$t1 = 0

Clock Cycle 1812:

Completed 3/22
mul
mul$t3,$t2,$t4
$t3 = 0

Clock Cycle 1813:

Completed 4/22
addi
addi$t2,$t4,248
$t2 = 351720688

Clock Cycle 1814:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 3280 0 on Line 449

Clock Cycle 1815:

Completed 6/22
add
add$t3,$t1,$t2
$t3 = 351720688

Clock Cycle 1816:

Completed 7/22
sub
sub$t2,$t2,$t2
$t2 = 0

Clock Cycle 1817:

Completed 8/22
slt
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 1818:

Completed 9/22
slt
slt$t1,$t2,$t3
$t1 = 1

Clock Cycle 1819:

Completed 10/22
Memory at 1448 = 0
Memory at 1520 = -479678048
Memory at 1896 = 415697760
sub
sub$t3,$t1,$t3
$t3 = -351720687

Clock Cycle 1820:

Completed 11/22
mul
mul$t3,$t0,$t0
$t3 = 1

Clock Cycle 1821:

Completed 12/22
add
add$t2,$t3,$t0
$t2 = 2

Clock Cycle 1822:

Completed 13/22
lw
DRAM Request(Read) Issued for lw 1640 $t4 on Line 457

Clock Cycle 1823:
$t4 -> 1, 
Completed 14/22
add
add$t3,$t1,$t3
$t3 = 2

Clock Cycle 1824:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1825:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1826:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1827:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1828:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1829:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1830:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1831:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 2188 -479678048 on Line 432

Clock Cycle 1832:
$t4 -> 1, 
Started sw 3280 0 on Line 449
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1833:
$t4 -> 1, 
Completed 2/22

Clock Cycle 1834:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1835:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1836:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1837:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1838:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1839:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1840:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1841:
$t4 -> 1, 
Completed 10/22
Memory at 2188 = -479678048

Clock Cycle 1842:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1843:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1844:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1845:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1846:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1847:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1848:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1849:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1850:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1851:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1852:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1853:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 3280 0 on Line 449

Clock Cycle 1854:
$t4 -> 1, 
Started lw 1640 $t4 on Line 457
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1855:
$t4 -> 1, 
Completed 2/22

Clock Cycle 1856:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1857:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1858:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1859:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1860:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1861:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1862:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1863:
$t4 -> 1, 
Completed 10/22

Clock Cycle 1864:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1865:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1866:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1867:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1868:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1869:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1870:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1871:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1872:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1873:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1874:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1875:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1640 $t4 on Line 457

Clock Cycle 1876:
slt
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 1877:
sw
DRAM Request(Write) Issued for sw 2504 1 on Line 460

Clock Cycle 1878:

Started sw 2504 1 on Line 460
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2524 $t1 on Line 461

Clock Cycle 1879:
$t1 -> 1, 
Completed 2/12

Clock Cycle 1880:
$t1 -> 1, 
Completed 3/12

Clock Cycle 1881:
$t1 -> 1, 
Completed 4/12

Clock Cycle 1882:
$t1 -> 1, 
Completed 5/12

Clock Cycle 1883:
$t1 -> 1, 
Completed 6/12

Clock Cycle 1884:
$t1 -> 1, 
Completed 7/12

Clock Cycle 1885:
$t1 -> 1, 
Completed 8/12

Clock Cycle 1886:
$t1 -> 1, 
Completed 9/12

Clock Cycle 1887:
$t1 -> 1, 
Completed 10/12

Clock Cycle 1888:
$t1 -> 1, 
Completed 11/12

Clock Cycle 1889:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 2504 1 on Line 460

Clock Cycle 1890:
$t1 -> 1, 
Started lw 2524 $t1 on Line 461
Completed 1/2

Clock Cycle 1891:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2524 $t1 on Line 461

Clock Cycle 1892:
mul
mul$t0,$t0,$t1
$t0 = 0

Clock Cycle 1893:
sw
DRAM Request(Write) Issued for sw 3836 0 on Line 463

Clock Cycle 1894:

Started sw 3836 0 on Line 463
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
mul
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 1895:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 2824 0 on Line 465

Clock Cycle 1896:

Completed 3/22
add
add$t4,$t4,$t4
$t4 = 0

Clock Cycle 1897:

Completed 4/22
mul
mul$t2,$t3,$t0
$t2 = 0

Clock Cycle 1898:

Completed 5/22
mul
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 1899:

Completed 6/22
lw
DRAM Request(Read) Issued for lw 3676 $t0 on Line 469

Clock Cycle 1900:
$t0 -> 1, 
Completed 7/22
add
add$t4,$t2,$t3
$t4 = 0

Clock Cycle 1901:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1902:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1903:
$t0 -> 1, 
Completed 10/22
Memory at 2504 = 1

Clock Cycle 1904:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1905:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1906:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1907:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1908:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1909:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1910:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1911:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1912:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1913:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1914:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1915:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3836 0 on Line 463

Clock Cycle 1916:
$t0 -> 1, 
Started lw 3676 $t0 on Line 469
Completed 1/2

Clock Cycle 1917:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3676 $t0 on Line 469

Clock Cycle 1918:

Started sw 2824 0 on Line 465
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt
slt$t0,$t0,$t3
$t0 = 0

Clock Cycle 1919:

Completed 2/22
addi
addi$t0,$t0,2288
$t0 = 2288

Clock Cycle 1920:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 2552 0 on Line 473

Clock Cycle 1921:

Completed 4/22
add
add$t4,$t3,$t1
$t4 = 0

Clock Cycle 1922:

Completed 5/22
add
add$t1,$t2,$t4
$t1 = 0

Clock Cycle 1923:

Completed 6/22
addi
addi$t3,$t2,1812
$t3 = 1812

Clock Cycle 1924:

Completed 7/22
addi
addi$t4,$t2,1424
$t4 = 1424

Clock Cycle 1925:

Completed 8/22
slt
slt$t2,$t1,$t0
$t2 = 1

Clock Cycle 1926:

Completed 9/22
sub
sub$t1,$t2,$t1
$t1 = 1

Clock Cycle 1927:

Completed 10/22
sub
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 1928:

Completed 11/22
add
add$t3,$t0,$t3
$t3 = 1812

Clock Cycle 1929:

Completed 12/22
lw
DRAM Request(Read) Issued for lw 3140 $t0 on Line 482

Clock Cycle 1930:
$t0 -> 1, 
Completed 13/22
addi
addi$t2,$t3,2868
$t2 = 4680

Clock Cycle 1931:
$t0 -> 1, 
Completed 14/22
addi
addi$t1,$t1,840
$t1 = 841

Clock Cycle 1932:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1933:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1934:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1935:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1936:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1937:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1938:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1939:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2824 0 on Line 465

Clock Cycle 1940:
$t0 -> 1, 
Started sw 2552 0 on Line 473
Completed 1/2

Clock Cycle 1941:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2552 0 on Line 473

Clock Cycle 1942:
$t0 -> 1, 
Started lw 3140 $t0 on Line 482
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1943:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1944:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1945:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1946:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1947:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1948:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1949:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1950:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1951:
$t0 -> 1, 
Completed 10/22

Clock Cycle 1952:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1953:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1954:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1955:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1956:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1957:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1958:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1959:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1960:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1961:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1962:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1963:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3140 $t0 on Line 482

Clock Cycle 1964:
slt
slt$t0,$t2,$t2
$t0 = 0

Clock Cycle 1965:
sub
sub$t4,$t2,$t0
$t4 = 4680

Clock Cycle 1966:
sub
sub$t1,$t0,$t3
$t1 = -1812

Clock Cycle 1967:
addi
addi$t2,$t3,1632
$t2 = 3444

Clock Cycle 1968:
add
add$t3,$t4,$t2
$t3 = 8124

Clock Cycle 1969:
mul
mul$t1,$t2,$t2
$t1 = 11861136

Clock Cycle 1970:
slt
slt$t2,$t2,$t0
$t2 = 0

Clock Cycle 1971:
lw
DRAM Request(Read) Issued for lw 3080 $t3 on Line 492

Clock Cycle 1972:
$t3 -> 1, 
Started lw 3080 $t3 on Line 492
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2132 4680 on Line 493

Clock Cycle 1973:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3080 $t3 on Line 492
sub
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 1974:

Started sw 2132 4680 on Line 493
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3312 0 on Line 495

Clock Cycle 1975:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 3564 0 on Line 496

Clock Cycle 1976:

Completed 3/12
slt
slt$t4,$t4,$t3
$t4 = 0

Clock Cycle 1977:

Completed 4/12
mul
mul$t3,$t4,$t4
$t3 = 0

Clock Cycle 1978:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 2900 0 on Line 499

Clock Cycle 1979:

Completed 6/12
mul
mul$t2,$t4,$t4
$t2 = 0

Clock Cycle 1980:

Completed 7/12
sub
sub$t4,$t2,$t4
$t4 = 0

Clock Cycle 1981:

Completed 8/12
sub
sub$t2,$t4,$t0
$t2 = 0

Clock Cycle 1982:

Completed 9/12
lw
DRAM Request(Read) Issued for lw 1752 $t2 on Line 503

Clock Cycle 1983:
$t2 -> 1, 
Completed 10/12
sw
DRAM Request(Write) Issued for sw 416 0 on Line 504

Clock Cycle 1984:
$t2 -> 1, 
Completed 11/12
sw
DRAM Request(Write) Issued for sw 3932 0 on Line 505

Clock Cycle 1985:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 2132 4680 on Line 493

Clock Cycle 1986:
$t2 -> 1, 
Started sw 2900 0 on Line 499
Completed 1/2

Clock Cycle 1987:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 2900 0 on Line 499

Clock Cycle 1988:
$t2 -> 1, 
Started sw 3312 0 on Line 495
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1989:
$t2 -> 1, 
Completed 2/22

Clock Cycle 1990:
$t2 -> 1, 
Completed 3/22

Clock Cycle 1991:
$t2 -> 1, 
Completed 4/22

Clock Cycle 1992:
$t2 -> 1, 
Completed 5/22

Clock Cycle 1993:
$t2 -> 1, 
Completed 6/22

Clock Cycle 1994:
$t2 -> 1, 
Completed 7/22

Clock Cycle 1995:
$t2 -> 1, 
Completed 8/22

Clock Cycle 1996:
$t2 -> 1, 
Completed 9/22

Clock Cycle 1997:
$t2 -> 1, 
Completed 10/22
Memory at 2132 = 4680

Clock Cycle 1998:
$t2 -> 1, 
Completed 11/22

Clock Cycle 1999:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2000:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2001:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2002:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2003:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2004:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2005:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2006:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2007:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2008:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2009:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3312 0 on Line 495

Clock Cycle 2010:
$t2 -> 1, 
Started sw 3564 0 on Line 496
Completed 1/2

Clock Cycle 2011:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3564 0 on Line 496

Clock Cycle 2012:
$t2 -> 1, 
Started sw 3932 0 on Line 505
Completed 1/2

Clock Cycle 2013:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3932 0 on Line 505

Clock Cycle 2014:
$t2 -> 1, 
Started lw 1752 $t2 on Line 503
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2015:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2016:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2017:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2018:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2019:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2020:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2021:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2022:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2023:
$t2 -> 1, 
Completed 10/22

Clock Cycle 2024:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2025:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2026:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2027:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2028:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2029:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2030:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2031:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2032:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2033:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2034:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2035:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1752 $t2 on Line 503

Clock Cycle 2036:

Started sw 416 0 on Line 504
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub
sub$t2,$t3,$t2
$t2 = 0

Clock Cycle 2037:

Completed 2/12
addi
addi$t3,$t3,2688
$t3 = 2688

Clock Cycle 2038:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 428 2688 on Line 508

Clock Cycle 2039:

Completed 4/12
sub
sub$t3,$t3,$t1
$t3 = 2688

Clock Cycle 2040:

Completed 5/12
add
add$t4,$t0,$t1
$t4 = 0

Clock Cycle 2041:

Completed 6/12
add
add$t2,$t4,$t2
$t2 = 0

Clock Cycle 2042:

Completed 7/12
sub
sub$t2,$t4,$t1
$t2 = 0

Clock Cycle 2043:

Completed 8/12
sw
DRAM Request(Write) Issued for sw 2360 0 on Line 513

Clock Cycle 2044:

Completed 9/12
sw
DRAM Request(Write) Issued for sw 3084 0 on Line 514

Clock Cycle 2045:

Completed 10/12
mul
mul$t3,$t2,$t3
$t3 = 0

Clock Cycle 2046:

Completed 11/12
lw
DRAM Request(Read) Issued for lw 1612 $t2 on Line 516

Clock Cycle 2047:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 416 0 on Line 504
lw
DRAM Request(Read) Issued for lw 156 $t0 on Line 517

Clock Cycle 2048:
$t0 -> 1, $t2 -> 1, 
Started sw 428 2688 on Line 508
Completed 1/2
lw
DRAM Request(Read) Issued for lw 348 $t3 on Line 518

Clock Cycle 2049:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 428 2688 on Line 508

Clock Cycle 2050:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 156 $t0 on Line 517
Completed 1/2

Clock Cycle 2051:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 415697376
Finished Instruction lw 156 $t0 on Line 517

Clock Cycle 2052:
$t2 -> 1, $t3 -> 1, 
Started lw 348 $t3 on Line 518
Completed 1/2
mul
mul$t0,$t1,$t4
$t0 = 0

Clock Cycle 2053:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 348 $t3 on Line 518

Clock Cycle 2054:
$t2 -> 1, 
Started sw 2360 0 on Line 513
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2055:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2056:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2057:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2058:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2059:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2060:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2061:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2062:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2063:
$t2 -> 1, 
Completed 10/22
Memory at 428 = 2688

Clock Cycle 2064:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2065:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2066:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2067:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2068:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2069:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2070:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2071:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2072:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2073:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2074:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2075:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2360 0 on Line 513

Clock Cycle 2076:
$t2 -> 1, 
Started sw 3084 0 on Line 514
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2077:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2078:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2079:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2080:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2081:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2082:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2083:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2084:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2085:
$t2 -> 1, 
Completed 10/22

Clock Cycle 2086:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2087:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2088:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2089:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2090:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2091:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2092:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2093:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2094:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2095:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2096:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2097:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3084 0 on Line 514

Clock Cycle 2098:
$t2 -> 1, 
Started lw 1612 $t2 on Line 516
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2099:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2100:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2101:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2102:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2103:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2104:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2105:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2106:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2107:
$t2 -> 1, 
Completed 10/22

Clock Cycle 2108:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2109:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2110:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2111:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2112:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2113:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2114:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2115:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2116:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2117:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2118:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2119:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1612 $t2 on Line 516

Clock Cycle 2120:
slt
slt$t4,$t3,$t2
$t4 = 0

Clock Cycle 2121:
sw
DRAM Request(Write) Issued for sw 3868 0 on Line 521

Clock Cycle 2122:

Started sw 3868 0 on Line 521
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3548 $t2 on Line 522

Clock Cycle 2123:
$t2 -> 1, 
Completed 2/12
sub
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 2124:
$t2 -> 1, 
Completed 3/12

Clock Cycle 2125:
$t2 -> 1, 
Completed 4/12

Clock Cycle 2126:
$t2 -> 1, 
Completed 5/12

Clock Cycle 2127:
$t2 -> 1, 
Completed 6/12

Clock Cycle 2128:
$t2 -> 1, 
Completed 7/12

Clock Cycle 2129:
$t2 -> 1, 
Completed 8/12

Clock Cycle 2130:
$t2 -> 1, 
Completed 9/12

Clock Cycle 2131:
$t2 -> 1, 
Completed 10/12

Clock Cycle 2132:
$t2 -> 1, 
Completed 11/12

Clock Cycle 2133:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 3868 0 on Line 521

Clock Cycle 2134:
$t2 -> 1, 
Started lw 3548 $t2 on Line 522
Completed 1/2

Clock Cycle 2135:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3548 $t2 on Line 522

Clock Cycle 2136:
addi
addi$t2,$t1,3292
$t2 = 3292

Clock Cycle 2137:
add
add$t0,$t3,$t1
$t0 = 0

Clock Cycle 2138:
sw
DRAM Request(Write) Issued for sw 344 0 on Line 526

Clock Cycle 2139:

Started sw 344 0 on Line 526
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
slt
slt$t3,$t0,$t3
$t3 = 0

Clock Cycle 2140:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 2004 0 on Line 528

Clock Cycle 2141:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 372 0 on Line 529

Clock Cycle 2142:

Completed 4/22
add
add$t0,$t3,$t2
$t0 = 3292

Clock Cycle 2143:

Completed 5/22
slt
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 2144:

Completed 6/22
mul
mul$t4,$t0,$t4
$t4 = 0

Clock Cycle 2145:

Completed 7/22
mul
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 2146:

Completed 8/22
sw
DRAM Request(Write) Issued for sw 1692 3292 on Line 534

Clock Cycle 2147:

Completed 9/22
sub
sub$t0,$t2,$t4
$t0 = 3292

Clock Cycle 2148:

Completed 10/22
add
add$t4,$t2,$t0
$t4 = 6584

Clock Cycle 2149:

Completed 11/22
lw
DRAM Request(Read) Issued for lw 700 $t4 on Line 537

Clock Cycle 2150:
$t4 -> 1, 
Completed 12/22
sub
sub$t0,$t3,$t2
$t0 = -3292

Clock Cycle 2151:
$t4 -> 1, 
Completed 13/22

Clock Cycle 2152:
$t4 -> 1, 
Completed 14/22

Clock Cycle 2153:
$t4 -> 1, 
Completed 15/22

Clock Cycle 2154:
$t4 -> 1, 
Completed 16/22

Clock Cycle 2155:
$t4 -> 1, 
Completed 17/22

Clock Cycle 2156:
$t4 -> 1, 
Completed 18/22

Clock Cycle 2157:
$t4 -> 1, 
Completed 19/22

Clock Cycle 2158:
$t4 -> 1, 
Completed 20/22

Clock Cycle 2159:
$t4 -> 1, 
Completed 21/22

Clock Cycle 2160:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 344 0 on Line 526

Clock Cycle 2161:
$t4 -> 1, 
Started sw 372 0 on Line 529
Completed 1/2

Clock Cycle 2162:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 372 0 on Line 529

Clock Cycle 2163:
$t4 -> 1, 
Started lw 700 $t4 on Line 537
Completed 1/2

Clock Cycle 2164:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 700 $t4 on Line 537

Clock Cycle 2165:

Started sw 2004 0 on Line 528
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
slt
slt$t2,$t4,$t2
$t2 = 1

Clock Cycle 2166:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 1592 0 on Line 540

Clock Cycle 2167:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 3208 $t2 on Line 541

Clock Cycle 2168:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2169:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2170:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2171:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2172:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2173:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2174:
$t2 -> 1, 
Completed 10/22

Clock Cycle 2175:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2176:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2177:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2178:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2179:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2180:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2181:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2182:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2183:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2184:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2185:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2186:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2004 0 on Line 528

Clock Cycle 2187:
$t2 -> 1, 
Started sw 1692 3292 on Line 534
Completed 1/2

Clock Cycle 2188:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1692 3292 on Line 534

Clock Cycle 2189:
$t2 -> 1, 
Started sw 1592 0 on Line 540
Completed 1/2

Clock Cycle 2190:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1592 0 on Line 540

Clock Cycle 2191:
$t2 -> 1, 
Started lw 3208 $t2 on Line 541
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2192:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2193:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2194:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2195:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2196:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2197:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2198:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2199:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2200:
$t2 -> 1, 
Completed 10/22
Memory at 1692 = 3292

Clock Cycle 2201:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2202:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2203:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2204:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2205:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2206:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2207:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2208:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2209:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2210:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2211:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2212:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3208 $t2 on Line 541

Clock Cycle 2213:
sub
sub$t0,$t4,$t2
$t0 = 0

Clock Cycle 2214:
slt
slt$t4,$t0,$t1
$t4 = 0

Clock Cycle 2215:
slt
slt$t4,$t2,$t0
$t4 = 0

Clock Cycle 2216:
add
add$t3,$t3,$t2
$t3 = 0

Clock Cycle 2217:
sw
DRAM Request(Write) Issued for sw 3824 0 on Line 546

Clock Cycle 2218:

Started sw 3824 0 on Line 546
Completed 1/2
lw
DRAM Request(Read) Issued for lw 396 $t2 on Line 547

Clock Cycle 2219:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3824 0 on Line 546
slt
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 2220:
$t2 -> 1, 
Started lw 396 $t2 on Line 547
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2476 $t3 on Line 549

Clock Cycle 2221:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 2222:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 2223:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 2224:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 2225:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 2226:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2227:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2228:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2229:
$t2 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 2230:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2231:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2232:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2233:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2234:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2235:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2236:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2237:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2238:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2239:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2240:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2241:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 396 $t2 on Line 547

Clock Cycle 2242:
$t3 -> 1, 
Started lw 2476 $t3 on Line 549
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt
slt$t4,$t2,$t0
$t4 = 0

Clock Cycle 2243:
$t3 -> 1, 
Completed 2/12
slt
slt$t4,$t4,$t2
$t4 = 0

Clock Cycle 2244:
$t3 -> 1, 
Completed 3/12

Clock Cycle 2245:
$t3 -> 1, 
Completed 4/12

Clock Cycle 2246:
$t3 -> 1, 
Completed 5/12

Clock Cycle 2247:
$t3 -> 1, 
Completed 6/12

Clock Cycle 2248:
$t3 -> 1, 
Completed 7/12

Clock Cycle 2249:
$t3 -> 1, 
Completed 8/12

Clock Cycle 2250:
$t3 -> 1, 
Completed 9/12

Clock Cycle 2251:
$t3 -> 1, 
Completed 10/12

Clock Cycle 2252:
$t3 -> 1, 
Completed 11/12

Clock Cycle 2253:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2476 $t3 on Line 549

Clock Cycle 2254:
sub
sub$t2,$t3,$t3
$t2 = 0

Clock Cycle 2255:
addi
addi$t1,$t0,3624
$t1 = 3624

Clock Cycle 2256:
add
add$t1,$t0,$t1
$t1 = 3624

Clock Cycle 2257:
mul
mul$t1,$t2,$t3
$t1 = 0

Clock Cycle 2258:
slt
slt$t4,$t3,$t4
$t4 = 0

Clock Cycle 2259:
sub
sub$t1,$t4,$t2
$t1 = 0

Clock Cycle 2260:
sub
sub$t0,$t3,$t0
$t0 = 0

Clock Cycle 2261:
lw
DRAM Request(Read) Issued for lw 3236 $t3 on Line 559

Clock Cycle 2262:
$t3 -> 1, 
Started lw 3236 $t3 on Line 559
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 980 $t4 on Line 560

Clock Cycle 2263:
$t3 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 2264:
$t3 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 2265:
$t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 2266:
$t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 2267:
$t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 2268:
$t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 2269:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 2270:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 2271:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 2272:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 2273:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 3236 $t3 on Line 559

Clock Cycle 2274:
$t4 -> 1, 
Started lw 980 $t4 on Line 560
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 2275:
$t4 -> 1, 
Completed 2/12

Clock Cycle 2276:
$t4 -> 1, 
Completed 3/12

Clock Cycle 2277:
$t4 -> 1, 
Completed 4/12

Clock Cycle 2278:
$t4 -> 1, 
Completed 5/12

Clock Cycle 2279:
$t4 -> 1, 
Completed 6/12

Clock Cycle 2280:
$t4 -> 1, 
Completed 7/12

Clock Cycle 2281:
$t4 -> 1, 
Completed 8/12

Clock Cycle 2282:
$t4 -> 1, 
Completed 9/12

Clock Cycle 2283:
$t4 -> 1, 
Completed 10/12

Clock Cycle 2284:
$t4 -> 1, 
Completed 11/12

Clock Cycle 2285:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 980 $t4 on Line 560

Clock Cycle 2286:
mul
mul$t4,$t4,$t0
$t4 = 0

Clock Cycle 2287:
sub
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 2288:
slt
slt$t4,$t2,$t1
$t4 = 0

Clock Cycle 2289:
mul
mul$t1,$t2,$t4
$t1 = 0

Clock Cycle 2290:
sw
DRAM Request(Write) Issued for sw 824 0 on Line 565

Clock Cycle 2291:

Started sw 824 0 on Line 565
Completed 1/2
add
add$t4,$t3,$t4
$t4 = 0

Clock Cycle 2292:

Completed 2/2
Finished Instruction sw 824 0 on Line 565
sw
DRAM Request(Write) Issued for sw 2656 0 on Line 567

Clock Cycle 2293:

Started sw 2656 0 on Line 567
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1724 0 on Line 568

Clock Cycle 2294:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3864 $t3 on Line 569

Clock Cycle 2295:
$t3 -> 1, 
Completed 3/22
add
add$t2,$t0,$t1
$t2 = 0

Clock Cycle 2296:
$t3 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 3364 $t4 on Line 571

Clock Cycle 2297:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 2298:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2299:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2300:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2301:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2302:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 2303:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2304:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2305:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2306:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2307:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2308:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2309:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2310:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2311:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2312:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2313:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2314:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2656 0 on Line 567

Clock Cycle 2315:
$t3 -> 1, $t4 -> 1, 
Started sw 1724 0 on Line 568
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2316:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 2317:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 2318:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 2319:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 2320:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2321:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2322:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2323:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2324:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 2325:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2326:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2327:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2328:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2329:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2330:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2331:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2332:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2333:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2334:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2335:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2336:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1724 0 on Line 568

Clock Cycle 2337:
$t3 -> 1, $t4 -> 1, 
Started lw 3864 $t3 on Line 569
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2338:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 2339:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 2340:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 2341:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 2342:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2343:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2344:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2345:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2346:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 2347:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2348:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2349:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2350:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2351:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2352:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2353:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2354:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2355:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2356:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2357:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2358:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3864 $t3 on Line 569

Clock Cycle 2359:
$t4 -> 1, 
Started lw 3364 $t4 on Line 571
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2532 0 on Line 572

Clock Cycle 2360:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3364 $t4 on Line 571
sub
sub$t2,$t0,$t3
$t2 = 0

Clock Cycle 2361:

Started sw 2532 0 on Line 572
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t2,$t4,1504
$t2 = 1504

Clock Cycle 2362:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 280 0 on Line 575

Clock Cycle 2363:

Completed 3/12
slt
slt$t4,$t1,$t2
$t4 = 1

Clock Cycle 2364:

Completed 4/12
mul
mul$t3,$t1,$t1
$t3 = 0

Clock Cycle 2365:

Completed 5/12
add
add$t2,$t3,$t4
$t2 = 1

Clock Cycle 2366:

Completed 6/12
mul
mul$t1,$t4,$t0
$t1 = 0

Clock Cycle 2367:

Completed 7/12
add
add$t1,$t1,$t2
$t1 = 1

Clock Cycle 2368:

Completed 8/12
sub
sub$t3,$t4,$t3
$t3 = 1

Clock Cycle 2369:

Completed 9/12
sub
sub$t4,$t4,$t4
$t4 = 0

Clock Cycle 2370:

Completed 10/12
mul
mul$t4,$t2,$t1
$t4 = 1

Clock Cycle 2371:

Completed 11/12
sub
sub$t2,$t3,$t2
$t2 = 0

Clock Cycle 2372:

Completed 12/12
Finished Instruction sw 2532 0 on Line 572
mul
mul$t4,$t3,$t0
$t4 = 0

Clock Cycle 2373:

Started sw 280 0 on Line 575
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul
mul$t1,$t2,$t2
$t1 = 0

Clock Cycle 2374:

Completed 2/22
mul
mul$t2,$t3,$t3
$t2 = 1

Clock Cycle 2375:

Completed 3/22
add
add$t1,$t3,$t0
$t1 = 1

Clock Cycle 2376:

Completed 4/22
sub
sub$t3,$t1,$t3
$t3 = 0

Clock Cycle 2377:

Completed 5/22
sub
sub$t4,$t3,$t0
$t4 = 0

Clock Cycle 2378:

Completed 6/22
addi
addi$t2,$t4,2392
$t2 = 2392

Clock Cycle 2379:

Completed 7/22
mul
mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 2380:

Completed 8/22
slt
slt$t3,$t0,$t3
$t3 = 0

Clock Cycle 2381:

Completed 9/22
addi
addi$t4,$t0,1868
$t4 = 1868

Clock Cycle 2382:

Completed 10/22
addi
addi$t2,$t2,2608
$t2 = 5000

Clock Cycle 2383:

Completed 11/22
addi
addi$t0,$t3,3932
$t0 = 3932

Clock Cycle 2384:

Completed 12/22
sub
sub$t4,$t0,$t3
$t4 = 3932

Clock Cycle 2385:

Completed 13/22
add
add$t3,$t0,$t0
$t3 = 7864

Clock Cycle 2386:

Completed 14/22
add
add$t4,$t4,$t4
$t4 = 7864

Clock Cycle 2387:

Completed 15/22
slt
slt$t2,$t4,$t0
$t2 = 0

Clock Cycle 2388:

Completed 16/22
add
add$t2,$t3,$t4
$t2 = 15728

Clock Cycle 2389:

Completed 17/22
add
add$t4,$t2,$t1
$t4 = 15729

Clock Cycle 2390:

Completed 18/22
lw
DRAM Request(Read) Issued for lw 172 $t1 on Line 603

Clock Cycle 2391:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2392:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2393:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2394:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 280 0 on Line 575

Clock Cycle 2395:
$t1 -> 1, 
Started lw 172 $t1 on Line 603
Completed 1/2

Clock Cycle 2396:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 172 $t1 on Line 603

Clock Cycle 2397:
slt
slt$t1,$t0,$t0
$t1 = 0

Clock Cycle 2398:
sub
sub$t0,$t0,$t3
$t0 = -3932

Clock Cycle 2399:
mul
mul$t2,$t2,$t3
$t2 = 123684992

Clock Cycle 2400:
mul
mul$t3,$t0,$t3
$t3 = -30921248

Clock Cycle 2401:
addi
addi$t1,$t2,916
$t1 = 123685908

Clock Cycle 2402:
sw
DRAM Request(Write) Issued for sw 2272 -3932 on Line 609

Clock Cycle 2403:

Started sw 2272 -3932 on Line 609
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
mul
mul$t3,$t3,$t1
$t3 = -287173248

Clock Cycle 2404:

Completed 2/22
slt
slt$t0,$t1,$t3
$t0 = 0

Clock Cycle 2405:

Completed 3/22
addi
addi$t3,$t2,1660
$t3 = 123686652

Clock Cycle 2406:

Completed 4/22
addi
addi$t4,$t3,3368
$t4 = 123690020

Clock Cycle 2407:

Completed 5/22
sub
sub$t0,$t2,$t4
$t0 = -5028

Clock Cycle 2408:

Completed 6/22
addi
addi$t1,$t1,856
$t1 = 123686764

Clock Cycle 2409:

Completed 7/22
sw
DRAM Request(Write) Issued for sw 100 123686652 on Line 616

Clock Cycle 2410:

Completed 8/22
add
add$t3,$t3,$t2
$t3 = 247371644

Clock Cycle 2411:

Completed 9/22
slt
slt$t0,$t0,$t3
$t0 = 1

Clock Cycle 2412:

Completed 10/22
slt
slt$t1,$t0,$t1
$t1 = 1

Clock Cycle 2413:

Completed 11/22
sw
DRAM Request(Write) Issued for sw 2888 123684992 on Line 620

Clock Cycle 2414:

Completed 12/22
mul
mul$t1,$t1,$t3
$t1 = 247371644

Clock Cycle 2415:

Completed 13/22
slt
slt$t1,$t4,$t3
$t1 = 1

Clock Cycle 2416:

Completed 14/22
slt
slt$t1,$t2,$t3
$t1 = 1

Clock Cycle 2417:

Completed 15/22
lw
DRAM Request(Read) Issued for lw 2296 $t3 on Line 624

Clock Cycle 2418:
$t3 -> 1, 
Completed 16/22
lw
DRAM Request(Read) Issued for lw 512 $t0 on Line 625

Clock Cycle 2419:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2420:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2421:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2422:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2423:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2424:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2272 -3932 on Line 609

Clock Cycle 2425:
$t0 -> 1, $t3 -> 1, 
Started sw 2888 123684992 on Line 620
Completed 1/2

Clock Cycle 2426:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 2888 123684992 on Line 620

Clock Cycle 2427:
$t0 -> 1, $t3 -> 1, 
Started lw 2296 $t3 on Line 624
Completed 1/2

Clock Cycle 2428:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2296 $t3 on Line 624

Clock Cycle 2429:
$t0 -> 1, 
Started sw 100 123686652 on Line 616
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1864 0 on Line 626

Clock Cycle 2430:
$t0 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 1088 1 on Line 627

Clock Cycle 2431:
$t0 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 164 1 on Line 628

Clock Cycle 2432:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2433:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2434:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2435:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2436:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2437:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2438:
$t0 -> 1, 
Completed 10/22
Memory at 2272 = -3932
Memory at 2888 = 123684992

Clock Cycle 2439:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2440:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2441:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2442:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2443:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2444:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2445:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2446:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2447:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2448:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2449:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2450:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 100 123686652 on Line 616

Clock Cycle 2451:
$t0 -> 1, 
Started lw 512 $t0 on Line 625
Completed 1/2

Clock Cycle 2452:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 512 $t0 on Line 625

Clock Cycle 2453:

Started sw 164 1 on Line 628
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3076 0 on Line 629

Clock Cycle 2454:

Completed 2/2
Finished Instruction sw 164 1 on Line 628
mul
mul$t2,$t1,$t3
$t2 = 0

Clock Cycle 2455:

Started sw 1864 0 on Line 626
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t2,2940
$t2 = 2940

Clock Cycle 2456:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 2284 $t1 on Line 632

Clock Cycle 2457:
$t1 -> 1, 
Completed 3/22
addi
addi$t0,$t2,3400
$t0 = 6340

Clock Cycle 2458:
$t1 -> 1, 
Completed 4/22

Clock Cycle 2459:
$t1 -> 1, 
Completed 5/22

Clock Cycle 2460:
$t1 -> 1, 
Completed 6/22

Clock Cycle 2461:
$t1 -> 1, 
Completed 7/22

Clock Cycle 2462:
$t1 -> 1, 
Completed 8/22

Clock Cycle 2463:
$t1 -> 1, 
Completed 9/22

Clock Cycle 2464:
$t1 -> 1, 
Completed 10/22
Memory at 100 = 123686652
Memory at 164 = 1

Clock Cycle 2465:
$t1 -> 1, 
Completed 11/22

Clock Cycle 2466:
$t1 -> 1, 
Completed 12/22

Clock Cycle 2467:
$t1 -> 1, 
Completed 13/22

Clock Cycle 2468:
$t1 -> 1, 
Completed 14/22

Clock Cycle 2469:
$t1 -> 1, 
Completed 15/22

Clock Cycle 2470:
$t1 -> 1, 
Completed 16/22

Clock Cycle 2471:
$t1 -> 1, 
Completed 17/22

Clock Cycle 2472:
$t1 -> 1, 
Completed 18/22

Clock Cycle 2473:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2474:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2475:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2476:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 1864 0 on Line 626

Clock Cycle 2477:
$t1 -> 1, 
Started sw 1088 1 on Line 627
Completed 1/2

Clock Cycle 2478:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 1088 1 on Line 627

Clock Cycle 2479:
$t1 -> 1, 
Started sw 3076 0 on Line 629
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2480:
$t1 -> 1, 
Completed 2/22

Clock Cycle 2481:
$t1 -> 1, 
Completed 3/22

Clock Cycle 2482:
$t1 -> 1, 
Completed 4/22

Clock Cycle 2483:
$t1 -> 1, 
Completed 5/22

Clock Cycle 2484:
$t1 -> 1, 
Completed 6/22

Clock Cycle 2485:
$t1 -> 1, 
Completed 7/22

Clock Cycle 2486:
$t1 -> 1, 
Completed 8/22

Clock Cycle 2487:
$t1 -> 1, 
Completed 9/22

Clock Cycle 2488:
$t1 -> 1, 
Completed 10/22
Memory at 1088 = 1

Clock Cycle 2489:
$t1 -> 1, 
Completed 11/22

Clock Cycle 2490:
$t1 -> 1, 
Completed 12/22

Clock Cycle 2491:
$t1 -> 1, 
Completed 13/22

Clock Cycle 2492:
$t1 -> 1, 
Completed 14/22

Clock Cycle 2493:
$t1 -> 1, 
Completed 15/22

Clock Cycle 2494:
$t1 -> 1, 
Completed 16/22

Clock Cycle 2495:
$t1 -> 1, 
Completed 17/22

Clock Cycle 2496:
$t1 -> 1, 
Completed 18/22

Clock Cycle 2497:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2498:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2499:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2500:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3076 0 on Line 629

Clock Cycle 2501:
$t1 -> 1, 
Started lw 2284 $t1 on Line 632
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2502:
$t1 -> 1, 
Completed 2/22

Clock Cycle 2503:
$t1 -> 1, 
Completed 3/22

Clock Cycle 2504:
$t1 -> 1, 
Completed 4/22

Clock Cycle 2505:
$t1 -> 1, 
Completed 5/22

Clock Cycle 2506:
$t1 -> 1, 
Completed 6/22

Clock Cycle 2507:
$t1 -> 1, 
Completed 7/22

Clock Cycle 2508:
$t1 -> 1, 
Completed 8/22

Clock Cycle 2509:
$t1 -> 1, 
Completed 9/22

Clock Cycle 2510:
$t1 -> 1, 
Completed 10/22

Clock Cycle 2511:
$t1 -> 1, 
Completed 11/22

Clock Cycle 2512:
$t1 -> 1, 
Completed 12/22

Clock Cycle 2513:
$t1 -> 1, 
Completed 13/22

Clock Cycle 2514:
$t1 -> 1, 
Completed 14/22

Clock Cycle 2515:
$t1 -> 1, 
Completed 15/22

Clock Cycle 2516:
$t1 -> 1, 
Completed 16/22

Clock Cycle 2517:
$t1 -> 1, 
Completed 17/22

Clock Cycle 2518:
$t1 -> 1, 
Completed 18/22

Clock Cycle 2519:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2520:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2521:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2522:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2284 $t1 on Line 632

Clock Cycle 2523:
slt
slt$t2,$t1,$t1
$t2 = 0

Clock Cycle 2524:
lw
DRAM Request(Read) Issued for lw 92 $t0 on Line 635

Clock Cycle 2525:
$t0 -> 1, 
Started lw 92 $t0 on Line 635
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t4,$t2,$t1
$t4 = 0

Clock Cycle 2526:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 24 0 on Line 637

Clock Cycle 2527:
$t0 -> 1, 
Completed 3/12
add
add$t4,$t4,$t3
$t4 = 0

Clock Cycle 2528:
$t0 -> 1, 
Completed 4/12
slt
slt$t1,$t3,$t1
$t1 = 0

Clock Cycle 2529:
$t0 -> 1, 
Completed 5/12

Clock Cycle 2530:
$t0 -> 1, 
Completed 6/12

Clock Cycle 2531:
$t0 -> 1, 
Completed 7/12

Clock Cycle 2532:
$t0 -> 1, 
Completed 8/12

Clock Cycle 2533:
$t0 -> 1, 
Completed 9/12

Clock Cycle 2534:
$t0 -> 1, 
Completed 10/12

Clock Cycle 2535:
$t0 -> 1, 
Completed 11/12

Clock Cycle 2536:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 92 $t0 on Line 635

Clock Cycle 2537:

Started sw 24 0 on Line 637
Completed 1/2
slt
slt$t2,$t1,$t0
$t2 = 0

Clock Cycle 2538:

Completed 2/2
Finished Instruction sw 24 0 on Line 637
lw
DRAM Request(Read) Issued for lw 924 $t4 on Line 641

Clock Cycle 2539:
$t4 -> 1, 
Started lw 924 $t4 on Line 641
Completed 1/2
slt
slt$t2,$t3,$t0
$t2 = 0

Clock Cycle 2540:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 924 $t4 on Line 641
mul
mul$t2,$t0,$t2
$t2 = 0

Clock Cycle 2541:
mul
mul$t3,$t4,$t2
$t3 = 0

Clock Cycle 2542:
add
add$t2,$t3,$t2
$t2 = 0

Clock Cycle 2543:
add
add$t3,$t2,$t0
$t3 = 0

Clock Cycle 2544:
sw
DRAM Request(Write) Issued for sw 2384 0 on Line 647

Clock Cycle 2545:

Started sw 2384 0 on Line 647
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub
sub$t4,$t3,$t0
$t4 = 0

Clock Cycle 2546:

Completed 2/22
addi
addi$t4,$t2,396
$t4 = 396

Clock Cycle 2547:

Completed 3/22
addi
addi$t0,$t0,1004
$t0 = 1004

Clock Cycle 2548:

Completed 4/22
addi
addi$t1,$t1,248
$t1 = 248

Clock Cycle 2549:

Completed 5/22
sub
sub$t0,$t0,$t4
$t0 = 608

Clock Cycle 2550:

Completed 6/22
sw
DRAM Request(Write) Issued for sw 256 608 on Line 653

Clock Cycle 2551:

Completed 7/22
addi
addi$t4,$t0,2276
$t4 = 2884

Clock Cycle 2552:

Completed 8/22
sub
sub$t4,$t4,$t0
$t4 = 2276

Clock Cycle 2553:

Completed 9/22
lw
DRAM Request(Read) Issued for lw 2968 $t4 on Line 656

Clock Cycle 2554:
$t4 -> 1, 
Completed 10/22
Memory at 24 = 0
lw
DRAM Request(Read) Issued for lw 3780 $t2 on Line 657

Clock Cycle 2555:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2556:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2557:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2558:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2559:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2560:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2561:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2562:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2563:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2564:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2565:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2566:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2384 0 on Line 647

Clock Cycle 2567:
$t2 -> 1, $t4 -> 1, 
Started lw 2968 $t4 on Line 656
Completed 1/2

Clock Cycle 2568:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2968 $t4 on Line 656

Clock Cycle 2569:
$t2 -> 1, 
Started sw 256 608 on Line 653
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul
mul$t4,$t1,$t1
$t4 = 61504

Clock Cycle 2570:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2571:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2572:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2573:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2574:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2575:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2576:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2577:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2578:
$t2 -> 1, 
Completed 10/22

Clock Cycle 2579:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2580:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2581:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2582:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2583:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2584:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2585:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2586:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2587:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2588:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2589:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2590:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 256 608 on Line 653

Clock Cycle 2591:
$t2 -> 1, 
Started lw 3780 $t2 on Line 657
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2592:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2593:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2594:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2595:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2596:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2597:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2598:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2599:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2600:
$t2 -> 1, 
Completed 10/22
Memory at 256 = 608

Clock Cycle 2601:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2602:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2603:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2604:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2605:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2606:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2607:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2608:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2609:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2610:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2611:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2612:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3780 $t2 on Line 657

Clock Cycle 2613:
sub
sub$t2,$t0,$t3
$t2 = 608

Clock Cycle 2614:
addi
addi$t0,$t4,3444
$t0 = 64948

Clock Cycle 2615:
addi
addi$t0,$t1,3460
$t0 = 3708

Clock Cycle 2616:
sw
DRAM Request(Write) Issued for sw 3612 3708 on Line 662

Clock Cycle 2617:

Started sw 3612 3708 on Line 662
Completed 1/2
add
add$t2,$t2,$t3
$t2 = 608

Clock Cycle 2618:

Completed 2/2
Finished Instruction sw 3612 3708 on Line 662
addi
addi$t3,$t2,3828
$t3 = 4436

Clock Cycle 2619:
slt
slt$t0,$t2,$t0
$t0 = 1

Clock Cycle 2620:
sub
sub$t1,$t2,$t4
$t1 = -60896

Clock Cycle 2621:
slt
slt$t4,$t0,$t4
$t4 = 1

Clock Cycle 2622:
lw
DRAM Request(Read) Issued for lw 832 $t3 on Line 668

Clock Cycle 2623:
$t3 -> 1, 
Started lw 832 $t3 on Line 668
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2624:
$t3 -> 1, 
Completed 2/22

Clock Cycle 2625:
$t3 -> 1, 
Completed 3/22

Clock Cycle 2626:
$t3 -> 1, 
Completed 4/22

Clock Cycle 2627:
$t3 -> 1, 
Completed 5/22

Clock Cycle 2628:
$t3 -> 1, 
Completed 6/22

Clock Cycle 2629:
$t3 -> 1, 
Completed 7/22

Clock Cycle 2630:
$t3 -> 1, 
Completed 8/22

Clock Cycle 2631:
$t3 -> 1, 
Completed 9/22

Clock Cycle 2632:
$t3 -> 1, 
Completed 10/22
Memory at 3612 = 3708

Clock Cycle 2633:
$t3 -> 1, 
Completed 11/22

Clock Cycle 2634:
$t3 -> 1, 
Completed 12/22

Clock Cycle 2635:
$t3 -> 1, 
Completed 13/22

Clock Cycle 2636:
$t3 -> 1, 
Completed 14/22

Clock Cycle 2637:
$t3 -> 1, 
Completed 15/22

Clock Cycle 2638:
$t3 -> 1, 
Completed 16/22

Clock Cycle 2639:
$t3 -> 1, 
Completed 17/22

Clock Cycle 2640:
$t3 -> 1, 
Completed 18/22

Clock Cycle 2641:
$t3 -> 1, 
Completed 19/22

Clock Cycle 2642:
$t3 -> 1, 
Completed 20/22

Clock Cycle 2643:
$t3 -> 1, 
Completed 21/22

Clock Cycle 2644:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 832 $t3 on Line 668

Clock Cycle 2645:
lw
DRAM Request(Read) Issued for lw 684 $t3 on Line 669

Clock Cycle 2646:
$t3 -> 1, 
Started lw 684 $t3 on Line 669
Completed 1/2
sub
sub$t4,$t2,$t1
$t4 = 61504

Clock Cycle 2647:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 684 $t3 on Line 669

Clock Cycle 2648:
addi
addi$t4,$t3,2564
$t4 = 2564

Clock Cycle 2649:
mul
mul$t2,$t1,$t2
$t2 = -37024768

Clock Cycle 2650:
slt
slt$t0,$t4,$t3
$t0 = 0

Clock Cycle 2651:
sub
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 2652:
add
add$t2,$t2,$t3
$t2 = -37024768

Clock Cycle 2653:
lw
DRAM Request(Read) Issued for lw 3240 $t4 on Line 676

Clock Cycle 2654:
$t4 -> 1, 
Started lw 3240 $t4 on Line 676
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 2655:
$t4 -> 1, 
Completed 2/12

Clock Cycle 2656:
$t4 -> 1, 
Completed 3/12

Clock Cycle 2657:
$t4 -> 1, 
Completed 4/12

Clock Cycle 2658:
$t4 -> 1, 
Completed 5/12

Clock Cycle 2659:
$t4 -> 1, 
Completed 6/12

Clock Cycle 2660:
$t4 -> 1, 
Completed 7/12

Clock Cycle 2661:
$t4 -> 1, 
Completed 8/12

Clock Cycle 2662:
$t4 -> 1, 
Completed 9/12

Clock Cycle 2663:
$t4 -> 1, 
Completed 10/12

Clock Cycle 2664:
$t4 -> 1, 
Completed 11/12

Clock Cycle 2665:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3240 $t4 on Line 676

Clock Cycle 2666:
lw
DRAM Request(Read) Issued for lw 584 $t4 on Line 677

Clock Cycle 2667:
$t4 -> 1, 
Started lw 584 $t4 on Line 677
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 2668:
$t4 -> 1, 
Completed 2/12

Clock Cycle 2669:
$t4 -> 1, 
Completed 3/12

Clock Cycle 2670:
$t4 -> 1, 
Completed 4/12

Clock Cycle 2671:
$t4 -> 1, 
Completed 5/12

Clock Cycle 2672:
$t4 -> 1, 
Completed 6/12

Clock Cycle 2673:
$t4 -> 1, 
Completed 7/12

Clock Cycle 2674:
$t4 -> 1, 
Completed 8/12

Clock Cycle 2675:
$t4 -> 1, 
Completed 9/12

Clock Cycle 2676:
$t4 -> 1, 
Completed 10/12

Clock Cycle 2677:
$t4 -> 1, 
Completed 11/12

Clock Cycle 2678:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 584 $t4 on Line 677

Clock Cycle 2679:
sub
sub$t1,$t0,$t4
$t1 = 0

Clock Cycle 2680:
slt
slt$t2,$t3,$t2
$t2 = 0

Clock Cycle 2681:
mul
mul$t2,$t3,$t2
$t2 = 0

Clock Cycle 2682:
sub
sub$t2,$t1,$t1
$t2 = 0

Clock Cycle 2683:
add
add$t2,$t0,$t2
$t2 = 0

Clock Cycle 2684:
slt
slt$t3,$t2,$t1
$t3 = 0

Clock Cycle 2685:
mul
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 2686:
mul
mul$t1,$t3,$t1
$t1 = 0

Clock Cycle 2687:
lw
DRAM Request(Read) Issued for lw 820 $t3 on Line 686

Clock Cycle 2688:
$t3 -> 1, 
Started lw 820 $t3 on Line 686
Completed 1/2
addi
addi$t1,$t4,1596
$t1 = 1596

Clock Cycle 2689:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 820 $t3 on Line 686
addi
addi$t2,$t1,628
$t2 = 2224

Clock Cycle 2690:
sub
sub$t4,$t4,$t2
$t4 = -2224

Clock Cycle 2691:
lw
DRAM Request(Read) Issued for lw 860 $t2 on Line 690

Clock Cycle 2692:
$t2 -> 1, 
Started lw 860 $t2 on Line 690
Completed 1/2

Clock Cycle 2693:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 860 $t2 on Line 690

Clock Cycle 2694:
add
add$t1,$t1,$t2
$t1 = 1596

Clock Cycle 2695:
slt
slt$t1,$t4,$t4
$t1 = 0

Clock Cycle 2696:
addi
addi$t3,$t4,1828
$t3 = -396

Clock Cycle 2697:
lw
DRAM Request(Read) Issued for lw 3404 $t1 on Line 694

Clock Cycle 2698:
$t1 -> 1, 
Started lw 3404 $t1 on Line 694
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add
add$t4,$t4,$t3
$t4 = -2620

Clock Cycle 2699:
$t1 -> 1, 
Completed 2/12
sub
sub$t4,$t3,$t2
$t4 = -396

Clock Cycle 2700:
$t1 -> 1, 
Completed 3/12

Clock Cycle 2701:
$t1 -> 1, 
Completed 4/12

Clock Cycle 2702:
$t1 -> 1, 
Completed 5/12

Clock Cycle 2703:
$t1 -> 1, 
Completed 6/12

Clock Cycle 2704:
$t1 -> 1, 
Completed 7/12

Clock Cycle 2705:
$t1 -> 1, 
Completed 8/12

Clock Cycle 2706:
$t1 -> 1, 
Completed 9/12

Clock Cycle 2707:
$t1 -> 1, 
Completed 10/12

Clock Cycle 2708:
$t1 -> 1, 
Completed 11/12

Clock Cycle 2709:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 3404 $t1 on Line 694

Clock Cycle 2710:
sub
sub$t0,$t1,$t0
$t0 = 0

Clock Cycle 2711:
lw
DRAM Request(Read) Issued for lw 1252 $t4 on Line 698

Clock Cycle 2712:
$t4 -> 1, 
Started lw 1252 $t4 on Line 698
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2872 0 on Line 699

Clock Cycle 2713:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 1736 $t0 on Line 700

Clock Cycle 2714:
$t0 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 2715:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 2716:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 2717:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 2718:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 2719:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 2720:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 2721:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 2722:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 2723:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1252 $t4 on Line 698

Clock Cycle 2724:
$t0 -> 1, 
Started lw 1736 $t0 on Line 700
Completed 1/2

Clock Cycle 2725:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1736 $t0 on Line 700

Clock Cycle 2726:

Started sw 2872 0 on Line 699
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
mul
mul$t4,$t0,$t1
$t4 = 0

Clock Cycle 2727:

Completed 2/12
mul
mul$t1,$t3,$t3
$t1 = 156816

Clock Cycle 2728:

Completed 3/12
sub
sub$t4,$t4,$t4
$t4 = 0

Clock Cycle 2729:

Completed 4/12
addi
addi$t1,$t2,3156
$t1 = 3156

Clock Cycle 2730:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 3688 0 on Line 705

Clock Cycle 2731:

Completed 6/12
addi
addi$t3,$t2,856
$t3 = 856

Clock Cycle 2732:

Completed 7/12
mul
mul$t4,$t2,$t0
$t4 = 0

Clock Cycle 2733:

Completed 8/12
sw
DRAM Request(Write) Issued for sw 296 3156 on Line 708

Clock Cycle 2734:

Completed 9/12
add
add$t2,$t2,$t1
$t2 = 3156

Clock Cycle 2735:

Completed 10/12
addi
addi$t4,$t2,1452
$t4 = 4608

Clock Cycle 2736:

Completed 11/12
sw
DRAM Request(Write) Issued for sw 1400 4608 on Line 711

Clock Cycle 2737:

Completed 12/12
Finished Instruction sw 2872 0 on Line 699
addi
addi$t3,$t4,1652
$t3 = 6260

Clock Cycle 2738:

Started sw 3688 0 on Line 705
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sub
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 2739:

Completed 2/22
addi
addi$t1,$t3,3524
$t1 = 9784

Clock Cycle 2740:

Completed 3/22
sub
sub$t1,$t1,$t3
$t1 = 3524

Clock Cycle 2741:

Completed 4/22
addi
addi$t3,$t4,3240
$t3 = 7848

Clock Cycle 2742:

Completed 5/22
add
add$t0,$t4,$t1
$t0 = 8132

Clock Cycle 2743:

Completed 6/22
sub
sub$t4,$t0,$t1
$t4 = 4608

Clock Cycle 2744:

Completed 7/22
mul
mul$t1,$t4,$t0
$t1 = 37472256

Clock Cycle 2745:

Completed 8/22
lw
DRAM Request(Read) Issued for lw 3612 $t1 on Line 720

Clock Cycle 2746:
$t1 -> 1, 
Completed 9/22

Clock Cycle 2747:
$t1 -> 1, 
Completed 10/22

Clock Cycle 2748:
$t1 -> 1, 
Completed 11/22

Clock Cycle 2749:
$t1 -> 1, 
Completed 12/22

Clock Cycle 2750:
$t1 -> 1, 
Completed 13/22

Clock Cycle 2751:
$t1 -> 1, 
Completed 14/22

Clock Cycle 2752:
$t1 -> 1, 
Completed 15/22

Clock Cycle 2753:
$t1 -> 1, 
Completed 16/22

Clock Cycle 2754:
$t1 -> 1, 
Completed 17/22

Clock Cycle 2755:
$t1 -> 1, 
Completed 18/22

Clock Cycle 2756:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2757:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2758:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2759:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3688 0 on Line 705

Clock Cycle 2760:
$t1 -> 1, 
Started lw 3612 $t1 on Line 720
Completed 1/2

Clock Cycle 2761:
$t1 -> 1, 
Completed 2/2
$t1 = 3708
Finished Instruction lw 3612 $t1 on Line 720

Clock Cycle 2762:

Started sw 296 3156 on Line 708
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul
mul$t1,$t1,$t4
$t1 = 17086464

Clock Cycle 2763:

Completed 2/22
add
add$t2,$t1,$t4
$t2 = 17091072

Clock Cycle 2764:

Completed 3/22
mul
mul$t3,$t4,$t4
$t3 = 21233664

Clock Cycle 2765:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 1140 17091072 on Line 724

Clock Cycle 2766:

Completed 5/22
addi
addi$t3,$t4,2868
$t3 = 7476

Clock Cycle 2767:

Completed 6/22
addi
addi$t1,$t3,1932
$t1 = 9408

Clock Cycle 2768:

Completed 7/22
addi
addi$t4,$t1,2400
$t4 = 11808

Clock Cycle 2769:

Completed 8/22
sub
sub$t0,$t4,$t2
$t0 = -17079264

Clock Cycle 2770:

Completed 9/22
lw
DRAM Request(Read) Issued for lw 2744 $t3 on Line 729

Clock Cycle 2771:
$t3 -> 1, 
Completed 10/22
addi
addi$t0,$t2,2040
$t0 = 17093112

Clock Cycle 2772:
$t3 -> 1, 
Completed 11/22
add
add$t4,$t0,$t4
$t4 = 17104920

Clock Cycle 2773:
$t3 -> 1, 
Completed 12/22
slt
slt$t0,$t2,$t4
$t0 = 1

Clock Cycle 2774:
$t3 -> 1, 
Completed 13/22

Clock Cycle 2775:
$t3 -> 1, 
Completed 14/22

Clock Cycle 2776:
$t3 -> 1, 
Completed 15/22

Clock Cycle 2777:
$t3 -> 1, 
Completed 16/22

Clock Cycle 2778:
$t3 -> 1, 
Completed 17/22

Clock Cycle 2779:
$t3 -> 1, 
Completed 18/22

Clock Cycle 2780:
$t3 -> 1, 
Completed 19/22

Clock Cycle 2781:
$t3 -> 1, 
Completed 20/22

Clock Cycle 2782:
$t3 -> 1, 
Completed 21/22

Clock Cycle 2783:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 296 3156 on Line 708

Clock Cycle 2784:
$t3 -> 1, 
Started sw 1400 4608 on Line 711
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2785:
$t3 -> 1, 
Completed 2/22

Clock Cycle 2786:
$t3 -> 1, 
Completed 3/22

Clock Cycle 2787:
$t3 -> 1, 
Completed 4/22

Clock Cycle 2788:
$t3 -> 1, 
Completed 5/22

Clock Cycle 2789:
$t3 -> 1, 
Completed 6/22

Clock Cycle 2790:
$t3 -> 1, 
Completed 7/22

Clock Cycle 2791:
$t3 -> 1, 
Completed 8/22

Clock Cycle 2792:
$t3 -> 1, 
Completed 9/22

Clock Cycle 2793:
$t3 -> 1, 
Completed 10/22
Memory at 296 = 3156

Clock Cycle 2794:
$t3 -> 1, 
Completed 11/22

Clock Cycle 2795:
$t3 -> 1, 
Completed 12/22

Clock Cycle 2796:
$t3 -> 1, 
Completed 13/22

Clock Cycle 2797:
$t3 -> 1, 
Completed 14/22

Clock Cycle 2798:
$t3 -> 1, 
Completed 15/22

Clock Cycle 2799:
$t3 -> 1, 
Completed 16/22

Clock Cycle 2800:
$t3 -> 1, 
Completed 17/22

Clock Cycle 2801:
$t3 -> 1, 
Completed 18/22

Clock Cycle 2802:
$t3 -> 1, 
Completed 19/22

Clock Cycle 2803:
$t3 -> 1, 
Completed 20/22

Clock Cycle 2804:
$t3 -> 1, 
Completed 21/22

Clock Cycle 2805:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1400 4608 on Line 711

Clock Cycle 2806:
$t3 -> 1, 
Started sw 1140 17091072 on Line 724
Completed 1/2

Clock Cycle 2807:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1140 17091072 on Line 724

Clock Cycle 2808:
$t3 -> 1, 
Started lw 2744 $t3 on Line 729
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2809:
$t3 -> 1, 
Completed 2/22

Clock Cycle 2810:
$t3 -> 1, 
Completed 3/22

Clock Cycle 2811:
$t3 -> 1, 
Completed 4/22

Clock Cycle 2812:
$t3 -> 1, 
Completed 5/22

Clock Cycle 2813:
$t3 -> 1, 
Completed 6/22

Clock Cycle 2814:
$t3 -> 1, 
Completed 7/22

Clock Cycle 2815:
$t3 -> 1, 
Completed 8/22

Clock Cycle 2816:
$t3 -> 1, 
Completed 9/22

Clock Cycle 2817:
$t3 -> 1, 
Completed 10/22
Memory at 1140 = 17091072
Memory at 1400 = 4608

Clock Cycle 2818:
$t3 -> 1, 
Completed 11/22

Clock Cycle 2819:
$t3 -> 1, 
Completed 12/22

Clock Cycle 2820:
$t3 -> 1, 
Completed 13/22

Clock Cycle 2821:
$t3 -> 1, 
Completed 14/22

Clock Cycle 2822:
$t3 -> 1, 
Completed 15/22

Clock Cycle 2823:
$t3 -> 1, 
Completed 16/22

Clock Cycle 2824:
$t3 -> 1, 
Completed 17/22

Clock Cycle 2825:
$t3 -> 1, 
Completed 18/22

Clock Cycle 2826:
$t3 -> 1, 
Completed 19/22

Clock Cycle 2827:
$t3 -> 1, 
Completed 20/22

Clock Cycle 2828:
$t3 -> 1, 
Completed 21/22

Clock Cycle 2829:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2744 $t3 on Line 729

Clock Cycle 2830:
lw
DRAM Request(Read) Issued for lw 3724 $t3 on Line 733

Clock Cycle 2831:
$t3 -> 1, 
Started lw 3724 $t3 on Line 733
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 612 1 on Line 734

Clock Cycle 2832:
$t3 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 3864 $t1 on Line 735

Clock Cycle 2833:
$t1 -> 1, $t3 -> 1, 
Completed 3/12
addi
addi$t0,$t0,3436
$t0 = 3437

Clock Cycle 2834:
$t1 -> 1, $t3 -> 1, 
Completed 4/12
sub
sub$t4,$t2,$t4
$t4 = -13848

Clock Cycle 2835:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 2836:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 2837:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 2838:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 2839:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 2840:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 2841:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 2842:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 3724 $t3 on Line 733

Clock Cycle 2843:
$t1 -> 1, 
Started lw 3864 $t1 on Line 735
Completed 1/2
addi
addi$t3,$t3,1336
$t3 = 1336

Clock Cycle 2844:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3864 $t1 on Line 735
addi
addi$t2,$t0,2108
$t2 = 5545

Clock Cycle 2845:

Started sw 612 1 on Line 734
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t1,$t4,$t2
$t1 = 1

Clock Cycle 2846:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 976 1336 on Line 741

Clock Cycle 2847:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 3712 -13848 on Line 742

Clock Cycle 2848:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 2892 1336 on Line 743

Clock Cycle 2849:

Completed 5/12
slt
slt$t2,$t4,$t2
$t2 = 1

Clock Cycle 2850:

Completed 6/12
slt
slt$t2,$t3,$t2
$t2 = 0

Clock Cycle 2851:

Completed 7/12
sub
sub$t2,$t0,$t1
$t2 = 3436

Clock Cycle 2852:

Completed 8/12
sub
sub$t0,$t0,$t3
$t0 = 2101

Clock Cycle 2853:

Completed 9/12
add
add$t1,$t0,$t4
$t1 = -11747

Clock Cycle 2854:

Completed 10/12
sub
sub$t2,$t4,$t3
$t2 = -15184

Clock Cycle 2855:

Completed 11/12
sw
DRAM Request(Write) Issued for sw 2440 2101 on Line 750

Clock Cycle 2856:

Completed 12/12
Finished Instruction sw 612 1 on Line 734
sw
DRAM Request(Write) Issued for sw 1560 -15184 on Line 751

Clock Cycle 2857:

Started sw 976 1336 on Line 741
Completed 1/2
sub
sub$t2,$t3,$t4
$t2 = 15184

Clock Cycle 2858:

Completed 2/2
Finished Instruction sw 976 1336 on Line 741
mul
mul$t3,$t0,$t0
$t3 = 4414201

Clock Cycle 2859:

Started sw 3712 -13848 on Line 742
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sub
sub$t0,$t2,$t4
$t0 = 29032

Clock Cycle 2860:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3288 $t0 on Line 755

Clock Cycle 2861:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2862:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2863:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2864:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2865:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2866:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2867:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2868:
$t0 -> 1, 
Completed 10/22
Memory at 612 = 1
Memory at 976 = 1336

Clock Cycle 2869:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2870:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2871:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2872:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2873:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2874:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2875:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2876:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2877:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2878:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2879:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2880:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3712 -13848 on Line 742

Clock Cycle 2881:
$t0 -> 1, 
Started lw 3288 $t0 on Line 755
Completed 1/2

Clock Cycle 2882:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3288 $t0 on Line 755

Clock Cycle 2883:

Started sw 2892 1336 on Line 743
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2048 $t0 on Line 756

Clock Cycle 2884:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2885:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2886:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2887:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2888:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2889:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2890:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2891:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2892:
$t0 -> 1, 
Completed 10/22
Memory at 3712 = -13848

Clock Cycle 2893:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2894:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2895:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2896:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2897:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2898:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2899:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2900:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2901:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2902:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2903:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2904:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2892 1336 on Line 743

Clock Cycle 2905:
$t0 -> 1, 
Started sw 2440 2101 on Line 750
Completed 1/2

Clock Cycle 2906:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2440 2101 on Line 750

Clock Cycle 2907:
$t0 -> 1, 
Started lw 2048 $t0 on Line 756
Completed 1/2

Clock Cycle 2908:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2048 $t0 on Line 756

Clock Cycle 2909:

Started sw 1560 -15184 on Line 751
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
mul
mul$t1,$t0,$t1
$t1 = 0

Clock Cycle 2910:

Completed 2/22
add
add$t4,$t4,$t4
$t4 = -27696

Clock Cycle 2911:

Completed 3/22
addi
addi$t2,$t3,1956
$t2 = 4416157

Clock Cycle 2912:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 2544 $t0 on Line 760

Clock Cycle 2913:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2914:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2915:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2916:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2917:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2918:
$t0 -> 1, 
Completed 10/22
Memory at 2440 = 2101
Memory at 2892 = 1336

Clock Cycle 2919:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2920:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2921:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2922:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2923:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2924:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2925:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2926:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2927:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2928:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2929:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2930:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1560 -15184 on Line 751

Clock Cycle 2931:
$t0 -> 1, 
Started lw 2544 $t0 on Line 760
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2932:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2933:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2934:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2935:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2936:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2937:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2938:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2939:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2940:
$t0 -> 1, 
Completed 10/22
Memory at 1560 = -15184

Clock Cycle 2941:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2942:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2943:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2944:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2945:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2946:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2947:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2948:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2949:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2950:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2951:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2952:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2544 $t0 on Line 760

Clock Cycle 2953:
sub
sub$t1,$t0,$t2
$t1 = -4416157

Clock Cycle 2954:
lw
DRAM Request(Read) Issued for lw 1876 $t2 on Line 762

Clock Cycle 2955:
$t2 -> 1, 
Started lw 1876 $t2 on Line 762
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 2956:
$t2 -> 1, 
Completed 2/12

Clock Cycle 2957:
$t2 -> 1, 
Completed 3/12

Clock Cycle 2958:
$t2 -> 1, 
Completed 4/12

Clock Cycle 2959:
$t2 -> 1, 
Completed 5/12

Clock Cycle 2960:
$t2 -> 1, 
Completed 6/12

Clock Cycle 2961:
$t2 -> 1, 
Completed 7/12

Clock Cycle 2962:
$t2 -> 1, 
Completed 8/12

Clock Cycle 2963:
$t2 -> 1, 
Completed 9/12

Clock Cycle 2964:
$t2 -> 1, 
Completed 10/12

Clock Cycle 2965:
$t2 -> 1, 
Completed 11/12

Clock Cycle 2966:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1876 $t2 on Line 762

Clock Cycle 2967:
add
add$t2,$t1,$t2
$t2 = -4416157

Clock Cycle 2968:
add
add$t0,$t2,$t0
$t0 = -4416157

Clock Cycle 2969:
addi
addi$t3,$t4,1996
$t3 = -25700

Clock Cycle 2970:
slt
slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 2971:
add
add$t4,$t3,$t0
$t4 = -25700

Clock Cycle 2972:
sub
sub$t2,$t0,$t0
$t2 = 0

Clock Cycle 2973:
lw
DRAM Request(Read) Issued for lw 1092 $t3 on Line 769

Clock Cycle 2974:
$t3 -> 1, 
Started lw 1092 $t3 on Line 769
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1576 0 on Line 770

Clock Cycle 2975:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1092 $t3 on Line 769
add
add$t1,$t1,$t1
$t1 = -8832314

Clock Cycle 2976:

Started sw 1576 0 on Line 770
Completed 1/2
sub
sub$t2,$t0,$t3
$t2 = 0

Clock Cycle 2977:

Completed 2/2
Finished Instruction sw 1576 0 on Line 770
lw
DRAM Request(Read) Issued for lw 1184 $t1 on Line 773

Clock Cycle 2978:
$t1 -> 1, 
Started lw 1184 $t1 on Line 773
Completed 1/2

Clock Cycle 2979:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1184 $t1 on Line 773

Clock Cycle 2980:
slt
slt$t4,$t2,$t1
$t4 = 0

Clock Cycle 2981:
sub
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 2982:
slt
slt$t2,$t3,$t1
$t2 = 0

Clock Cycle 2983:
slt
slt$t4,$t2,$t0
$t4 = 0

Clock Cycle 2984:
sw
DRAM Request(Write) Issued for sw 784 0 on Line 778

Clock Cycle 2985:

Started sw 784 0 on Line 778
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1892 $t4 on Line 779

Clock Cycle 2986:
$t4 -> 1, 
Completed 2/22
slt
slt$t0,$t2,$t2
$t0 = 0

Clock Cycle 2987:
$t4 -> 1, 
Completed 3/22

Clock Cycle 2988:
$t4 -> 1, 
Completed 4/22

Clock Cycle 2989:
$t4 -> 1, 
Completed 5/22

Clock Cycle 2990:
$t4 -> 1, 
Completed 6/22

Clock Cycle 2991:
$t4 -> 1, 
Completed 7/22

Clock Cycle 2992:
$t4 -> 1, 
Completed 8/22

Clock Cycle 2993:
$t4 -> 1, 
Completed 9/22

Clock Cycle 2994:
$t4 -> 1, 
Completed 10/22

Clock Cycle 2995:
$t4 -> 1, 
Completed 11/22

Clock Cycle 2996:
$t4 -> 1, 
Completed 12/22

Clock Cycle 2997:
$t4 -> 1, 
Completed 13/22

Clock Cycle 2998:
$t4 -> 1, 
Completed 14/22

Clock Cycle 2999:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3000:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3001:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3002:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3003:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3004:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3005:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3006:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 784 0 on Line 778

Clock Cycle 3007:
$t4 -> 1, 
Started lw 1892 $t4 on Line 779
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3008:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3009:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3010:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3011:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3012:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3013:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3014:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3015:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3016:
$t4 -> 1, 
Completed 10/22

Clock Cycle 3017:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3018:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3019:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3020:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3021:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3022:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3023:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3024:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3025:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3026:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3027:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3028:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1892 $t4 on Line 779

Clock Cycle 3029:
mul
mul$t1,$t4,$t1
$t1 = 0

Clock Cycle 3030:
slt
slt$t1,$t3,$t1
$t1 = 0

Clock Cycle 3031:
sub
sub$t3,$t1,$t4
$t3 = 0

Clock Cycle 3032:
addi
addi$t1,$t1,2640
$t1 = 2640

Clock Cycle 3033:
sw
DRAM Request(Write) Issued for sw 1908 0 on Line 785

Clock Cycle 3034:

Started sw 1908 0 on Line 785
Completed 1/2
addi
addi$t0,$t1,2812
$t0 = 5452

Clock Cycle 3035:

Completed 2/2
Finished Instruction sw 1908 0 on Line 785
mul
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 3036:
slt
slt$t0,$t0,$t2
$t0 = 0

Clock Cycle 3037:
add
add$t3,$t1,$t1
$t3 = 5280

Clock Cycle 3038:
slt
slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 3039:
sub
sub$t2,$t2,$t4
$t2 = 0

Clock Cycle 3040:
sw
DRAM Request(Write) Issued for sw 2072 2640 on Line 792

Clock Cycle 3041:

Started sw 2072 2640 on Line 792
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
mul
mul$t1,$t3,$t3
$t1 = 27878400

Clock Cycle 3042:

Completed 2/22
mul
mul$t4,$t0,$t0
$t4 = 0

Clock Cycle 3043:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 2968 $t0 on Line 795

Clock Cycle 3044:
$t0 -> 1, 
Completed 4/22
add
add$t4,$t3,$t2
$t4 = 5280

Clock Cycle 3045:
$t0 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 1040 $t1 on Line 797

Clock Cycle 3046:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 3047:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 3048:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 3049:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 3050:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 3051:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 3052:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 3053:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 3054:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 3055:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 3056:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 3057:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 3058:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 3059:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 3060:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 3061:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 3062:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 2072 2640 on Line 792

Clock Cycle 3063:
$t0 -> 1, $t1 -> 1, 
Started lw 2968 $t0 on Line 795
Completed 1/2

Clock Cycle 3064:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2968 $t0 on Line 795

Clock Cycle 3065:
$t1 -> 1, 
Started lw 1040 $t1 on Line 797
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1312 0 on Line 798

Clock Cycle 3066:
$t1 -> 1, 
Completed 2/22
add
add$t2,$t3,$t2
$t2 = 5280

Clock Cycle 3067:
$t1 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 3732 $t3 on Line 800

Clock Cycle 3068:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 3069:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 3070:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 3071:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 3072:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 3073:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 3074:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2072 = 2640

Clock Cycle 3075:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 3076:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 3077:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 3078:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 3079:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 3080:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 3081:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 3082:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 3083:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 3084:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 3085:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 3086:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1040 $t1 on Line 797

Clock Cycle 3087:
$t3 -> 1, 
Started sw 1312 0 on Line 798
Completed 1/2

Clock Cycle 3088:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1312 0 on Line 798

Clock Cycle 3089:
$t3 -> 1, 
Started lw 3732 $t3 on Line 800
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3090:
$t3 -> 1, 
Completed 2/22

Clock Cycle 3091:
$t3 -> 1, 
Completed 3/22

Clock Cycle 3092:
$t3 -> 1, 
Completed 4/22

Clock Cycle 3093:
$t3 -> 1, 
Completed 5/22

Clock Cycle 3094:
$t3 -> 1, 
Completed 6/22

Clock Cycle 3095:
$t3 -> 1, 
Completed 7/22

Clock Cycle 3096:
$t3 -> 1, 
Completed 8/22

Clock Cycle 3097:
$t3 -> 1, 
Completed 9/22

Clock Cycle 3098:
$t3 -> 1, 
Completed 10/22

Clock Cycle 3099:
$t3 -> 1, 
Completed 11/22

Clock Cycle 3100:
$t3 -> 1, 
Completed 12/22

Clock Cycle 3101:
$t3 -> 1, 
Completed 13/22

Clock Cycle 3102:
$t3 -> 1, 
Completed 14/22

Clock Cycle 3103:
$t3 -> 1, 
Completed 15/22

Clock Cycle 3104:
$t3 -> 1, 
Completed 16/22

Clock Cycle 3105:
$t3 -> 1, 
Completed 17/22

Clock Cycle 3106:
$t3 -> 1, 
Completed 18/22

Clock Cycle 3107:
$t3 -> 1, 
Completed 19/22

Clock Cycle 3108:
$t3 -> 1, 
Completed 20/22

Clock Cycle 3109:
$t3 -> 1, 
Completed 21/22

Clock Cycle 3110:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3732 $t3 on Line 800

Clock Cycle 3111:
slt
slt$t3,$t1,$t2
$t3 = 1

Clock Cycle 3112:
add
add$t0,$t0,$t3
$t0 = 1

Clock Cycle 3113:
sub
sub$t0,$t0,$t2
$t0 = -5279

Clock Cycle 3114:
slt
slt$t2,$t4,$t0
$t2 = 0

Clock Cycle 3115:
add
add$t1,$t3,$t1
$t1 = 1

Clock Cycle 3116:
addi
addi$t1,$t3,4000
$t1 = 4001

Clock Cycle 3117:
slt
slt$t1,$t0,$t0
$t1 = 0

Clock Cycle 3118:
slt
slt$t3,$t1,$t2
$t3 = 0

Clock Cycle 3119:
addi
addi$t1,$t1,2584
$t1 = 2584

Clock Cycle 3120:
slt
slt$t0,$t3,$t2
$t0 = 0

Clock Cycle 3121:
add
add$t1,$t0,$t3
$t1 = 0

Clock Cycle 3122:
sub
sub$t1,$t0,$t1
$t1 = 0

Clock Cycle 3123:
lw
DRAM Request(Read) Issued for lw 604 $t0 on Line 813

Clock Cycle 3124:
$t0 -> 1, 
Started lw 604 $t0 on Line 813
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub
sub$t3,$t2,$t1
$t3 = 0

Clock Cycle 3125:
$t0 -> 1, 
Completed 2/12
addi
addi$t1,$t3,1440
$t1 = 1440

Clock Cycle 3126:
$t0 -> 1, 
Completed 3/12

Clock Cycle 3127:
$t0 -> 1, 
Completed 4/12

Clock Cycle 3128:
$t0 -> 1, 
Completed 5/12

Clock Cycle 3129:
$t0 -> 1, 
Completed 6/12

Clock Cycle 3130:
$t0 -> 1, 
Completed 7/12

Clock Cycle 3131:
$t0 -> 1, 
Completed 8/12

Clock Cycle 3132:
$t0 -> 1, 
Completed 9/12

Clock Cycle 3133:
$t0 -> 1, 
Completed 10/12

Clock Cycle 3134:
$t0 -> 1, 
Completed 11/12

Clock Cycle 3135:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 604 $t0 on Line 813

Clock Cycle 3136:
slt
slt$t2,$t0,$t1
$t2 = 1

Clock Cycle 3137:
mul
mul$t0,$t4,$t4
$t0 = 27878400

Clock Cycle 3138:
slt
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 3139:
sw
DRAM Request(Write) Issued for sw 2120 1440 on Line 819

Clock Cycle 3140:

Started sw 2120 1440 on Line 819
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt
slt$t4,$t2,$t3
$t4 = 0

Clock Cycle 3141:

Completed 2/12
sub
sub$t0,$t0,$t2
$t0 = 27878399

Clock Cycle 3142:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 3996 1440 on Line 822

Clock Cycle 3143:

Completed 4/12
slt
slt$t1,$t1,$t4
$t1 = 0

Clock Cycle 3144:

Completed 5/12
add
add$t2,$t0,$t1
$t2 = 27878399

Clock Cycle 3145:

Completed 6/12
sub
sub$t3,$t4,$t2
$t3 = -27878399

Clock Cycle 3146:

Completed 7/12
sw
DRAM Request(Write) Issued for sw 2704 -27878399 on Line 826

Clock Cycle 3147:

Completed 8/12
sw
DRAM Request(Write) Issued for sw 1544 0 on Line 827

Clock Cycle 3148:

Completed 9/12
sw
DRAM Request(Write) Issued for sw 96 -27878399 on Line 828

Clock Cycle 3149:

Completed 10/12
addi
addi$t0,$t0,640
$t0 = 27879039

Clock Cycle 3150:

Completed 11/12
slt
slt$t1,$t1,$t0
$t1 = 1

Clock Cycle 3151:

Completed 12/12
Finished Instruction sw 2120 1440 on Line 819
addi
addi$t1,$t3,3556
$t1 = -27874843

Clock Cycle 3152:

Started sw 2704 -27878399 on Line 826
Completed 1/2
addi
addi$t3,$t4,3496
$t3 = 3496

Clock Cycle 3153:

Completed 2/2
Finished Instruction sw 2704 -27878399 on Line 826
slt
slt$t3,$t2,$t4
$t3 = 0

Clock Cycle 3154:

Started sw 3996 1440 on Line 822
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 852 $t0 on Line 834

Clock Cycle 3155:
$t0 -> 1, 
Completed 2/22
sub
sub$t2,$t1,$t1
$t2 = 0

Clock Cycle 3156:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3157:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3158:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3159:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3160:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3161:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3162:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3163:
$t0 -> 1, 
Completed 10/22
Memory at 2120 = 1440
Memory at 2704 = -27878399

Clock Cycle 3164:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3165:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3166:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3167:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3168:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3169:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3170:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3171:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3172:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3173:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3174:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3175:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3996 1440 on Line 822

Clock Cycle 3176:
$t0 -> 1, 
Started sw 1544 0 on Line 827
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3177:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3178:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3179:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3180:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3181:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3182:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3183:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3184:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3185:
$t0 -> 1, 
Completed 10/22
Memory at 3996 = 1440

Clock Cycle 3186:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3187:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3188:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3189:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3190:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3191:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3192:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3193:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3194:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3195:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3196:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3197:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1544 0 on Line 827

Clock Cycle 3198:
$t0 -> 1, 
Started sw 96 -27878399 on Line 828
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3199:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3200:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3201:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3202:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3203:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3204:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3205:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3206:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3207:
$t0 -> 1, 
Completed 10/22

Clock Cycle 3208:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3209:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3210:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3211:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3212:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3213:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3214:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3215:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3216:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3217:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3218:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3219:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 96 -27878399 on Line 828

Clock Cycle 3220:
$t0 -> 1, 
Started lw 852 $t0 on Line 834
Completed 1/2

Clock Cycle 3221:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 852 $t0 on Line 834

Clock Cycle 3222:
sub
sub$t2,$t0,$t4
$t2 = 0

Clock Cycle 3223:
slt
slt$t2,$t3,$t0
$t2 = 0

Clock Cycle 3224:
add
add$t3,$t3,$t4
$t3 = 0

Clock Cycle 3225:
sw
DRAM Request(Write) Issued for sw 2328 -27874843 on Line 839

Clock Cycle 3226:

Started sw 2328 -27874843 on Line 839
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1884 0 on Line 840

Clock Cycle 3227:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 2072 0 on Line 841

Clock Cycle 3228:

Completed 3/22
slt
slt$t3,$t1,$t3
$t3 = 1

Clock Cycle 3229:

Completed 4/22
add
add$t0,$t1,$t1
$t0 = -55749686

Clock Cycle 3230:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 2416 0 on Line 844

Clock Cycle 3231:

Completed 6/22
sub
sub$t3,$t3,$t1
$t3 = 27874844

Clock Cycle 3232:

Completed 7/22
sub
sub$t0,$t0,$t1
$t0 = -27874843

Clock Cycle 3233:

Completed 8/22
lw
DRAM Request(Read) Issued for lw 344 $t4 on Line 847

Clock Cycle 3234:
$t4 -> 1, 
Completed 9/22
sub
sub$t0,$t0,$t2
$t0 = -27874843

Clock Cycle 3235:
$t4 -> 1, 
Completed 10/22
Memory at 96 = -27878399
sw
DRAM Request(Write) Issued for sw 1340 0 on Line 849

Clock Cycle 3236:
$t4 -> 1, 
Completed 11/22
addi
addi$t1,$t1,88
$t1 = -27874755

Clock Cycle 3237:
$t4 -> 1, 
Completed 12/22
add
add$t0,$t3,$t0
$t0 = 1

Clock Cycle 3238:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3239:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3240:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3241:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3242:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3243:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3244:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3245:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3246:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3247:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 2328 -27874843 on Line 839

Clock Cycle 3248:
$t4 -> 1, 
Started sw 2072 0 on Line 841
Completed 1/2

Clock Cycle 3249:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 2072 0 on Line 841

Clock Cycle 3250:
$t4 -> 1, 
Started sw 2416 0 on Line 844
Completed 1/2

Clock Cycle 3251:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 2416 0 on Line 844

Clock Cycle 3252:
$t4 -> 1, 
Started sw 1884 0 on Line 840
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3253:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3254:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3255:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3256:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3257:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3258:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3259:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3260:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3261:
$t4 -> 1, 
Completed 10/22
Memory at 2072 = 0
Memory at 2328 = -27874843

Clock Cycle 3262:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3263:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3264:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3265:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3266:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3267:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3268:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3269:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3270:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3271:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3272:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3273:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1884 0 on Line 840

Clock Cycle 3274:
$t4 -> 1, 
Started sw 1340 0 on Line 849
Completed 1/2

Clock Cycle 3275:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 1340 0 on Line 849

Clock Cycle 3276:
$t4 -> 1, 
Started lw 344 $t4 on Line 847
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3277:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3278:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3279:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3280:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3281:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3282:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3283:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3284:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3285:
$t4 -> 1, 
Completed 10/22

Clock Cycle 3286:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3287:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3288:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3289:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3290:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3291:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3292:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3293:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3294:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3295:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3296:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3297:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 344 $t4 on Line 847

Clock Cycle 3298:
slt
slt$t0,$t1,$t4
$t0 = 1

Clock Cycle 3299:
mul
mul$t2,$t3,$t1
$t2 = -1913643860

Clock Cycle 3300:
sub
sub$t3,$t2,$t3
$t3 = -1941518704

Clock Cycle 3301:
addi
addi$t1,$t3,2860
$t1 = -1941515844

Clock Cycle 3302:
mul
mul$t3,$t4,$t0
$t3 = 0

Clock Cycle 3303:
addi
addi$t3,$t1,2924
$t3 = -1941512920

Clock Cycle 3304:
add
add$t4,$t4,$t1
$t4 = -1941515844

Clock Cycle 3305:
add
add$t1,$t3,$t1
$t1 = 411938532

Clock Cycle 3306:
add
add$t1,$t2,$t3
$t1 = 439810516

Clock Cycle 3307:
add
add$t1,$t4,$t4
$t1 = 411935608

Clock Cycle 3308:
sw
DRAM Request(Write) Issued for sw 1064 -1913643860 on Line 862

Clock Cycle 3309:

Started sw 1064 -1913643860 on Line 862
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t3,$t2,808
$t3 = -1913643052

Clock Cycle 3310:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 1160 1 on Line 864

Clock Cycle 3311:

Completed 3/12
add
add$t1,$t1,$t2
$t1 = -1501708252

Clock Cycle 3312:

Completed 4/12
mul
mul$t1,$t4,$t0
$t1 = -1941515844

Clock Cycle 3313:

Completed 5/12
add
add$t3,$t3,$t4
$t3 = 439808400

Clock Cycle 3314:

Completed 6/12
add
add$t3,$t2,$t2
$t3 = 467679576

Clock Cycle 3315:

Completed 7/12
slt
slt$t1,$t0,$t0
$t1 = 0

Clock Cycle 3316:

Completed 8/12
lw
DRAM Request(Read) Issued for lw 804 $t1 on Line 870

Clock Cycle 3317:
$t1 -> 1, 
Completed 9/12
add
add$t2,$t3,$t2
$t2 = -1445964284

Clock Cycle 3318:
$t1 -> 1, 
Completed 10/12

Clock Cycle 3319:
$t1 -> 1, 
Completed 11/12

Clock Cycle 3320:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 1064 -1913643860 on Line 862

Clock Cycle 3321:
$t1 -> 1, 
Started sw 1160 1 on Line 864
Completed 1/2

Clock Cycle 3322:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 1160 1 on Line 864

Clock Cycle 3323:
$t1 -> 1, 
Started lw 804 $t1 on Line 870
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3324:
$t1 -> 1, 
Completed 2/22

Clock Cycle 3325:
$t1 -> 1, 
Completed 3/22

Clock Cycle 3326:
$t1 -> 1, 
Completed 4/22

Clock Cycle 3327:
$t1 -> 1, 
Completed 5/22

Clock Cycle 3328:
$t1 -> 1, 
Completed 6/22

Clock Cycle 3329:
$t1 -> 1, 
Completed 7/22

Clock Cycle 3330:
$t1 -> 1, 
Completed 8/22

Clock Cycle 3331:
$t1 -> 1, 
Completed 9/22

Clock Cycle 3332:
$t1 -> 1, 
Completed 10/22
Memory at 1064 = -1913643860
Memory at 1160 = 1

Clock Cycle 3333:
$t1 -> 1, 
Completed 11/22

Clock Cycle 3334:
$t1 -> 1, 
Completed 12/22

Clock Cycle 3335:
$t1 -> 1, 
Completed 13/22

Clock Cycle 3336:
$t1 -> 1, 
Completed 14/22

Clock Cycle 3337:
$t1 -> 1, 
Completed 15/22

Clock Cycle 3338:
$t1 -> 1, 
Completed 16/22

Clock Cycle 3339:
$t1 -> 1, 
Completed 17/22

Clock Cycle 3340:
$t1 -> 1, 
Completed 18/22

Clock Cycle 3341:
$t1 -> 1, 
Completed 19/22

Clock Cycle 3342:
$t1 -> 1, 
Completed 20/22

Clock Cycle 3343:
$t1 -> 1, 
Completed 21/22

Clock Cycle 3344:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 804 $t1 on Line 870

Clock Cycle 3345:
addi
addi$t4,$t1,268
$t4 = 268

Clock Cycle 3346:
mul
mul$t0,$t3,$t0
$t0 = 467679576

Clock Cycle 3347:
sw
DRAM Request(Write) Issued for sw 464 467679576 on Line 874

Clock Cycle 3348:

Started sw 464 467679576 on Line 874
Completed 1/2
sub
sub$t1,$t1,$t3
$t1 = -467679576

Clock Cycle 3349:

Completed 2/2
Finished Instruction sw 464 467679576 on Line 874
lw
DRAM Request(Read) Issued for lw 564 $t1 on Line 876

Clock Cycle 3350:
$t1 -> 1, 
Started lw 564 $t1 on Line 876
Completed 1/2

Clock Cycle 3351:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 564 $t1 on Line 876

Clock Cycle 3352:
mul
mul$t1,$t1,$t3
$t1 = 0

Clock Cycle 3353:
sub
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 3354:
mul
mul$t0,$t0,$t3
$t0 = -153596352

Clock Cycle 3355:
sw
DRAM Request(Write) Issued for sw 2692 467679576 on Line 880

Clock Cycle 3356:

Started sw 2692 467679576 on Line 880
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t2,$t3,8
$t2 = 467679584

Clock Cycle 3357:

Completed 2/22
mul
mul$t3,$t4,$t3
$t3 = 784074784

Clock Cycle 3358:

Completed 3/22
addi
addi$t1,$t0,540
$t1 = -153595812

Clock Cycle 3359:

Completed 4/22
add
add$t1,$t0,$t1
$t1 = -307192164

Clock Cycle 3360:

Completed 5/22
mul
mul$t4,$t4,$t4
$t4 = 71824

Clock Cycle 3361:

Completed 6/22
sub
sub$t0,$t0,$t2
$t0 = -621275936

Clock Cycle 3362:

Completed 7/22
slt
slt$t0,$t3,$t3
$t0 = 0

Clock Cycle 3363:

Completed 8/22
add
add$t0,$t3,$t1
$t0 = 476882620

Clock Cycle 3364:

Completed 9/22
slt
slt$t0,$t1,$t2
$t0 = 1

Clock Cycle 3365:

Completed 10/22
Memory at 464 = 467679576
slt
slt$t4,$t4,$t3
$t4 = 1

Clock Cycle 3366:

Completed 11/22
sw
DRAM Request(Write) Issued for sw 1212 467679584 on Line 891

Clock Cycle 3367:

Completed 12/22
addi
addi$t3,$t4,1588
$t3 = 1589

Clock Cycle 3368:

Completed 13/22
slt
slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 3369:

Completed 14/22
mul
mul$t4,$t0,$t4
$t4 = 1

Clock Cycle 3370:

Completed 15/22
slt
slt$t1,$t4,$t4
$t1 = 0

Clock Cycle 3371:

Completed 16/22
add
add$t2,$t4,$t1
$t2 = 1

Clock Cycle 3372:

Completed 17/22
mul
mul$t4,$t0,$t3
$t4 = 1589

Clock Cycle 3373:

Completed 18/22
add
add$t4,$t1,$t0
$t4 = 1

Clock Cycle 3374:

Completed 19/22
slt
slt$t0,$t0,$t2
$t0 = 0

Clock Cycle 3375:

Completed 20/22
mul
mul$t1,$t4,$t4
$t1 = 1

Clock Cycle 3376:

Completed 21/22
add
add$t1,$t0,$t3
$t1 = 1589

Clock Cycle 3377:

Completed 22/22
Finished Instruction sw 2692 467679576 on Line 880
sw
DRAM Request(Write) Issued for sw 3604 1589 on Line 902

Clock Cycle 3378:

Started sw 1212 467679584 on Line 891
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add
add$t0,$t2,$t1
$t0 = 1590

Clock Cycle 3379:

Completed 2/22
sub
sub$t0,$t2,$t2
$t0 = 0

Clock Cycle 3380:

Completed 3/22
slt
slt$t2,$t3,$t2
$t2 = 0

Clock Cycle 3381:

Completed 4/22
slt
slt$t4,$t3,$t4
$t4 = 0

Clock Cycle 3382:

Completed 5/22
sub
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 3383:

Completed 6/22
sub
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 3384:

Completed 7/22
sub
sub$t3,$t4,$t3
$t3 = 0

Clock Cycle 3385:

Completed 8/22
sub
sub$t2,$t1,$t4
$t2 = 1589

Clock Cycle 3386:

Completed 9/22
sub
sub$t1,$t1,$t4
$t1 = 1589

Clock Cycle 3387:

Completed 10/22
Memory at 2692 = 467679576
slt
slt$t0,$t0,$t1
$t0 = 1

Clock Cycle 3388:

Completed 11/22
add
add$t1,$t1,$t2
$t1 = 3178

Clock Cycle 3389:

Completed 12/22
mul
mul$t1,$t1,$t0
$t1 = 3178

Clock Cycle 3390:

Completed 13/22
lw
DRAM Request(Read) Issued for lw 2912 $t1 on Line 915

Clock Cycle 3391:
$t1 -> 1, 
Completed 14/22
lw
DRAM Request(Read) Issued for lw 476 $t0 on Line 916

Clock Cycle 3392:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 3393:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 3394:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 3395:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 3396:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 3397:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 3398:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 3399:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 1212 467679584 on Line 891

Clock Cycle 3400:
$t0 -> 1, $t1 -> 1, 
Started sw 3604 1589 on Line 902
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3401:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 3402:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 3403:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 3404:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 3405:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 3406:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 3407:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 3408:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 3409:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 1212 = 467679584

Clock Cycle 3410:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 3411:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 3412:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 3413:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 3414:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 3415:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 3416:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 3417:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 3418:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 3419:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 3420:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 3421:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 3604 1589 on Line 902

Clock Cycle 3422:
$t0 -> 1, $t1 -> 1, 
Started lw 2912 $t1 on Line 915
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3423:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 3424:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 3425:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 3426:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 3427:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 3428:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 3429:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 3430:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 3431:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 3604 = 1589

Clock Cycle 3432:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 3433:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 3434:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 3435:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 3436:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 3437:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 3438:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 3439:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 3440:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 3441:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 3442:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 3443:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2912 $t1 on Line 915

Clock Cycle 3444:
$t0 -> 1, 
Started lw 476 $t0 on Line 916
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
mul
mul$t4,$t3,$t1
$t4 = 0

Clock Cycle 3445:
$t0 -> 1, 
Completed 2/12
sub
sub$t2,$t1,$t2
$t2 = -1589

Clock Cycle 3446:
$t0 -> 1, 
Completed 3/12

Clock Cycle 3447:
$t0 -> 1, 
Completed 4/12

Clock Cycle 3448:
$t0 -> 1, 
Completed 5/12

Clock Cycle 3449:
$t0 -> 1, 
Completed 6/12

Clock Cycle 3450:
$t0 -> 1, 
Completed 7/12

Clock Cycle 3451:
$t0 -> 1, 
Completed 8/12

Clock Cycle 3452:
$t0 -> 1, 
Completed 9/12

Clock Cycle 3453:
$t0 -> 1, 
Completed 10/12

Clock Cycle 3454:
$t0 -> 1, 
Completed 11/12

Clock Cycle 3455:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 476 $t0 on Line 916

Clock Cycle 3456:
sub
sub$t0,$t1,$t2
$t0 = 1589

Clock Cycle 3457:
addi
addi$t1,$t2,2584
$t1 = 995

Clock Cycle 3458:
addi
addi$t0,$t2,1532
$t0 = -57

Clock Cycle 3459:
sub
sub$t4,$t2,$t4
$t4 = -1589

Clock Cycle 3460:
mul
mul$t1,$t1,$t2
$t1 = -1581055

Clock Cycle 3461:
slt
slt$t1,$t1,$t2
$t1 = 1

Clock Cycle 3462:
add
add$t1,$t3,$t3
$t1 = 0

Clock Cycle 3463:
slt
slt$t4,$t1,$t2
$t4 = 0

Clock Cycle 3464:
sw
DRAM Request(Write) Issued for sw 1804 0 on Line 927

Clock Cycle 3465:

Started sw 1804 0 on Line 927
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt
slt$t2,$t0,$t2
$t2 = 0

Clock Cycle 3466:

Completed 2/12
slt
slt$t1,$t3,$t1
$t1 = 0

Clock Cycle 3467:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 1628 0 on Line 930

Clock Cycle 3468:

Completed 4/12
sub
sub$t3,$t0,$t1
$t3 = -57

Clock Cycle 3469:

Completed 5/12
mul
mul$t1,$t1,$t0
$t1 = 0

Clock Cycle 3470:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 2988 $t3 on Line 933

Clock Cycle 3471:
$t3 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 3036 0 on Line 934

Clock Cycle 3472:
$t3 -> 1, 
Completed 8/12
slt
slt$t2,$t4,$t1
$t2 = 0

Clock Cycle 3473:
$t3 -> 1, 
Completed 9/12
slt
slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 3474:
$t3 -> 1, 
Completed 10/12

Clock Cycle 3475:
$t3 -> 1, 
Completed 11/12

Clock Cycle 3476:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 1804 0 on Line 927

Clock Cycle 3477:
$t3 -> 1, 
Started sw 1628 0 on Line 930
Completed 1/2

Clock Cycle 3478:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1628 0 on Line 930

Clock Cycle 3479:
$t3 -> 1, 
Started lw 2988 $t3 on Line 933
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3480:
$t3 -> 1, 
Completed 2/22

Clock Cycle 3481:
$t3 -> 1, 
Completed 3/22

Clock Cycle 3482:
$t3 -> 1, 
Completed 4/22

Clock Cycle 3483:
$t3 -> 1, 
Completed 5/22

Clock Cycle 3484:
$t3 -> 1, 
Completed 6/22

Clock Cycle 3485:
$t3 -> 1, 
Completed 7/22

Clock Cycle 3486:
$t3 -> 1, 
Completed 8/22

Clock Cycle 3487:
$t3 -> 1, 
Completed 9/22

Clock Cycle 3488:
$t3 -> 1, 
Completed 10/22

Clock Cycle 3489:
$t3 -> 1, 
Completed 11/22

Clock Cycle 3490:
$t3 -> 1, 
Completed 12/22

Clock Cycle 3491:
$t3 -> 1, 
Completed 13/22

Clock Cycle 3492:
$t3 -> 1, 
Completed 14/22

Clock Cycle 3493:
$t3 -> 1, 
Completed 15/22

Clock Cycle 3494:
$t3 -> 1, 
Completed 16/22

Clock Cycle 3495:
$t3 -> 1, 
Completed 17/22

Clock Cycle 3496:
$t3 -> 1, 
Completed 18/22

Clock Cycle 3497:
$t3 -> 1, 
Completed 19/22

Clock Cycle 3498:
$t3 -> 1, 
Completed 20/22

Clock Cycle 3499:
$t3 -> 1, 
Completed 21/22

Clock Cycle 3500:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2988 $t3 on Line 933

Clock Cycle 3501:

Started sw 3036 0 on Line 934
Completed 1/2
mul
mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 3502:

Completed 2/2
Finished Instruction sw 3036 0 on Line 934
sub
sub$t1,$t3,$t0
$t1 = 57

Clock Cycle 3503:
sw
DRAM Request(Write) Issued for sw 3472 0 on Line 939

Clock Cycle 3504:

Started sw 3472 0 on Line 939
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1292 0 on Line 940

Clock Cycle 3505:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 2184 $t1 on Line 941

Clock Cycle 3506:
$t1 -> 1, 
Completed 3/22
add
add$t4,$t0,$t0
$t4 = -114

Clock Cycle 3507:
$t1 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 1648 0 on Line 943

Clock Cycle 3508:
$t1 -> 1, 
Completed 5/22
addi
addi$t4,$t0,1440
$t4 = 1383

Clock Cycle 3509:
$t1 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 2868 -57 on Line 945

Clock Cycle 3510:
$t1 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 1364 $t3 on Line 946

Clock Cycle 3511:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 3512:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 3513:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 3514:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 3515:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 3516:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 3517:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 3518:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 3519:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 3520:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 3521:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 3522:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 3523:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 3524:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 3525:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3472 0 on Line 939

Clock Cycle 3526:
$t1 -> 1, $t3 -> 1, 
Started sw 1292 0 on Line 940
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3527:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 3528:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 3529:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 3530:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 3531:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 3532:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 3533:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 3534:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 3535:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 3536:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 3537:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 3538:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 3539:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 3540:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 3541:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 3542:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 3543:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 3544:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 3545:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 3546:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 3547:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1292 0 on Line 940

Clock Cycle 3548:
$t1 -> 1, $t3 -> 1, 
Started sw 1648 0 on Line 943
Completed 1/2

Clock Cycle 3549:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1648 0 on Line 943

Clock Cycle 3550:
$t1 -> 1, $t3 -> 1, 
Started lw 1364 $t3 on Line 946
Completed 1/2

Clock Cycle 3551:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1364 $t3 on Line 946

Clock Cycle 3552:
$t1 -> 1, 
Started lw 2184 $t1 on Line 941
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3553:
$t1 -> 1, 
Completed 2/22

Clock Cycle 3554:
$t1 -> 1, 
Completed 3/22

Clock Cycle 3555:
$t1 -> 1, 
Completed 4/22

Clock Cycle 3556:
$t1 -> 1, 
Completed 5/22

Clock Cycle 3557:
$t1 -> 1, 
Completed 6/22

Clock Cycle 3558:
$t1 -> 1, 
Completed 7/22

Clock Cycle 3559:
$t1 -> 1, 
Completed 8/22

Clock Cycle 3560:
$t1 -> 1, 
Completed 9/22

Clock Cycle 3561:
$t1 -> 1, 
Completed 10/22

Clock Cycle 3562:
$t1 -> 1, 
Completed 11/22

Clock Cycle 3563:
$t1 -> 1, 
Completed 12/22

Clock Cycle 3564:
$t1 -> 1, 
Completed 13/22

Clock Cycle 3565:
$t1 -> 1, 
Completed 14/22

Clock Cycle 3566:
$t1 -> 1, 
Completed 15/22

Clock Cycle 3567:
$t1 -> 1, 
Completed 16/22

Clock Cycle 3568:
$t1 -> 1, 
Completed 17/22

Clock Cycle 3569:
$t1 -> 1, 
Completed 18/22

Clock Cycle 3570:
$t1 -> 1, 
Completed 19/22

Clock Cycle 3571:
$t1 -> 1, 
Completed 20/22

Clock Cycle 3572:
$t1 -> 1, 
Completed 21/22

Clock Cycle 3573:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2184 $t1 on Line 941

Clock Cycle 3574:

Started sw 2868 -57 on Line 945
Completed 1/2
sub
sub$t1,$t2,$t0
$t1 = 57

Clock Cycle 3575:

Completed 2/2
Finished Instruction sw 2868 -57 on Line 945
sub
sub$t3,$t1,$t2
$t3 = 57

Clock Cycle 3576:
lw
DRAM Request(Read) Issued for lw 1768 $t3 on Line 949

Clock Cycle 3577:
$t3 -> 1, 
Started lw 1768 $t3 on Line 949
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3578:
$t3 -> 1, 
Completed 2/22

Clock Cycle 3579:
$t3 -> 1, 
Completed 3/22

Clock Cycle 3580:
$t3 -> 1, 
Completed 4/22

Clock Cycle 3581:
$t3 -> 1, 
Completed 5/22

Clock Cycle 3582:
$t3 -> 1, 
Completed 6/22

Clock Cycle 3583:
$t3 -> 1, 
Completed 7/22

Clock Cycle 3584:
$t3 -> 1, 
Completed 8/22

Clock Cycle 3585:
$t3 -> 1, 
Completed 9/22

Clock Cycle 3586:
$t3 -> 1, 
Completed 10/22
Memory at 2868 = -57

Clock Cycle 3587:
$t3 -> 1, 
Completed 11/22

Clock Cycle 3588:
$t3 -> 1, 
Completed 12/22

Clock Cycle 3589:
$t3 -> 1, 
Completed 13/22

Clock Cycle 3590:
$t3 -> 1, 
Completed 14/22

Clock Cycle 3591:
$t3 -> 1, 
Completed 15/22

Clock Cycle 3592:
$t3 -> 1, 
Completed 16/22

Clock Cycle 3593:
$t3 -> 1, 
Completed 17/22

Clock Cycle 3594:
$t3 -> 1, 
Completed 18/22

Clock Cycle 3595:
$t3 -> 1, 
Completed 19/22

Clock Cycle 3596:
$t3 -> 1, 
Completed 20/22

Clock Cycle 3597:
$t3 -> 1, 
Completed 21/22

Clock Cycle 3598:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1768 $t3 on Line 949

Clock Cycle 3599:
mul
mul$t3,$t2,$t4
$t3 = 0

Clock Cycle 3600:
slt
slt$t1,$t0,$t3
$t1 = 1

Clock Cycle 3601:
sw
DRAM Request(Write) Issued for sw 1384 1 on Line 952

Clock Cycle 3602:

Started sw 1384 1 on Line 952
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3128 $t2 on Line 953

Clock Cycle 3603:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1384 1 on Line 952
lw
DRAM Request(Read) Issued for lw 2652 $t0 on Line 954

Clock Cycle 3604:
$t0 -> 1, $t2 -> 1, 
Started lw 3128 $t2 on Line 953
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2800 $t1 on Line 955

Clock Cycle 3605:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 3606:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 3607:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 3608:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 3609:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 3610:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 3611:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 3612:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 3613:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1384 = 1

Clock Cycle 3614:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 3615:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 3616:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 3617:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 3618:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 3619:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 3620:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 3621:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 3622:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 3623:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 3624:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 3625:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3128 $t2 on Line 953

Clock Cycle 3626:
$t0 -> 1, $t1 -> 1, 
Started lw 2652 $t0 on Line 954
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 3627:
$t0 -> 1, $t1 -> 1, 
Completed 2/12

Clock Cycle 3628:
$t0 -> 1, $t1 -> 1, 
Completed 3/12

Clock Cycle 3629:
$t0 -> 1, $t1 -> 1, 
Completed 4/12

Clock Cycle 3630:
$t0 -> 1, $t1 -> 1, 
Completed 5/12

Clock Cycle 3631:
$t0 -> 1, $t1 -> 1, 
Completed 6/12

Clock Cycle 3632:
$t0 -> 1, $t1 -> 1, 
Completed 7/12

Clock Cycle 3633:
$t0 -> 1, $t1 -> 1, 
Completed 8/12

Clock Cycle 3634:
$t0 -> 1, $t1 -> 1, 
Completed 9/12

Clock Cycle 3635:
$t0 -> 1, $t1 -> 1, 
Completed 10/12

Clock Cycle 3636:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 3637:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2652 $t0 on Line 954

Clock Cycle 3638:
$t1 -> 1, 
Started lw 2800 $t1 on Line 955
Completed 1/2

Clock Cycle 3639:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2800 $t1 on Line 955

Clock Cycle 3640:
add
add$t1,$t2,$t4
$t1 = 1383

Clock Cycle 3641:
add
add$t1,$t0,$t4
$t1 = 1383

Clock Cycle 3642:
lw
DRAM Request(Read) Issued for lw 520 $t4 on Line 958

Clock Cycle 3643:
$t4 -> 1, 
Started lw 520 $t4 on Line 958
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub
sub$t0,$t3,$t0
$t0 = 0

Clock Cycle 3644:
$t4 -> 1, 
Completed 2/12

Clock Cycle 3645:
$t4 -> 1, 
Completed 3/12

Clock Cycle 3646:
$t4 -> 1, 
Completed 4/12

Clock Cycle 3647:
$t4 -> 1, 
Completed 5/12

Clock Cycle 3648:
$t4 -> 1, 
Completed 6/12

Clock Cycle 3649:
$t4 -> 1, 
Completed 7/12

Clock Cycle 3650:
$t4 -> 1, 
Completed 8/12

Clock Cycle 3651:
$t4 -> 1, 
Completed 9/12

Clock Cycle 3652:
$t4 -> 1, 
Completed 10/12

Clock Cycle 3653:
$t4 -> 1, 
Completed 11/12

Clock Cycle 3654:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 520 $t4 on Line 958

Clock Cycle 3655:
slt
slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 3656:
slt
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 3657:
add
add$t3,$t1,$t3
$t3 = 1383

Clock Cycle 3658:
mul
mul$t3,$t0,$t3
$t3 = 0

Clock Cycle 3659:
addi
addi$t0,$t1,752
$t0 = 2135

Clock Cycle 3660:
mul
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 3661:
lw
DRAM Request(Read) Issued for lw 1816 $t0 on Line 966

Clock Cycle 3662:
$t0 -> 1, 
Started lw 1816 $t0 on Line 966
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub
sub$t4,$t3,$t2
$t4 = 0

Clock Cycle 3663:
$t0 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 760 $t2 on Line 968

Clock Cycle 3664:
$t0 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 3665:
$t0 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 3666:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 3667:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 3668:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 3669:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 3670:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 3671:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 3672:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 3673:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
$t0 = -1612
Finished Instruction lw 1816 $t0 on Line 966

Clock Cycle 3674:
$t2 -> 1, 
Started lw 760 $t2 on Line 968
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3675:
$t2 -> 1, 
Completed 2/12

Clock Cycle 3676:
$t2 -> 1, 
Completed 3/12

Clock Cycle 3677:
$t2 -> 1, 
Completed 4/12

Clock Cycle 3678:
$t2 -> 1, 
Completed 5/12

Clock Cycle 3679:
$t2 -> 1, 
Completed 6/12

Clock Cycle 3680:
$t2 -> 1, 
Completed 7/12

Clock Cycle 3681:
$t2 -> 1, 
Completed 8/12

Clock Cycle 3682:
$t2 -> 1, 
Completed 9/12

Clock Cycle 3683:
$t2 -> 1, 
Completed 10/12

Clock Cycle 3684:
$t2 -> 1, 
Completed 11/12

Clock Cycle 3685:
$t2 -> 1, 
Completed 12/12
$t2 = 4708
Finished Instruction lw 760 $t2 on Line 968

Clock Cycle 3686:
mul
mul$t0,$t2,$t3
$t0 = 0

Clock Cycle 3687:
addi
addi$t4,$t2,880
$t4 = 5588

Clock Cycle 3688:
add
add$t0,$t4,$t4
$t0 = 11176

Clock Cycle 3689:
slt
slt$t0,$t0,$t3
$t0 = 0

Clock Cycle 3690:
sub
sub$t4,$t1,$t2
$t4 = -3325

Clock Cycle 3691:
mul
mul$t3,$t1,$t3
$t3 = 0

Clock Cycle 3692:
slt
slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 3693:
slt
slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 3694:
lw
DRAM Request(Read) Issued for lw 2524 $t2 on Line 977

Clock Cycle 3695:
$t2 -> 1, 
Started lw 2524 $t2 on Line 977
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt
slt$t1,$t4,$t0
$t1 = 1

Clock Cycle 3696:
$t2 -> 1, 
Completed 2/12
mul
mul$t3,$t0,$t0
$t3 = 0

Clock Cycle 3697:
$t2 -> 1, 
Completed 3/12

Clock Cycle 3698:
$t2 -> 1, 
Completed 4/12

Clock Cycle 3699:
$t2 -> 1, 
Completed 5/12

Clock Cycle 3700:
$t2 -> 1, 
Completed 6/12

Clock Cycle 3701:
$t2 -> 1, 
Completed 7/12

Clock Cycle 3702:
$t2 -> 1, 
Completed 8/12

Clock Cycle 3703:
$t2 -> 1, 
Completed 9/12

Clock Cycle 3704:
$t2 -> 1, 
Completed 10/12

Clock Cycle 3705:
$t2 -> 1, 
Completed 11/12

Clock Cycle 3706:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 2524 $t2 on Line 977

Clock Cycle 3707:
lw
DRAM Request(Read) Issued for lw 2540 $t2 on Line 980

Clock Cycle 3708:
$t2 -> 1, 
Started lw 2540 $t2 on Line 980
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1008 $t1 on Line 981

Clock Cycle 3709:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2540 $t2 on Line 980
addi
addi$t4,$t3,2688
$t4 = 2688

Clock Cycle 3710:
$t1 -> 1, 
Started lw 1008 $t1 on Line 981
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3711:
$t1 -> 1, 
Completed 2/12

Clock Cycle 3712:
$t1 -> 1, 
Completed 3/12

Clock Cycle 3713:
$t1 -> 1, 
Completed 4/12

Clock Cycle 3714:
$t1 -> 1, 
Completed 5/12

Clock Cycle 3715:
$t1 -> 1, 
Completed 6/12

Clock Cycle 3716:
$t1 -> 1, 
Completed 7/12

Clock Cycle 3717:
$t1 -> 1, 
Completed 8/12

Clock Cycle 3718:
$t1 -> 1, 
Completed 9/12

Clock Cycle 3719:
$t1 -> 1, 
Completed 10/12

Clock Cycle 3720:
$t1 -> 1, 
Completed 11/12

Clock Cycle 3721:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 1008 $t1 on Line 981

Clock Cycle 3722:
sub
sub$t0,$t2,$t1
$t0 = 0

Clock Cycle 3723:
lw
DRAM Request(Read) Issued for lw 2156 $t1 on Line 984

Clock Cycle 3724:
$t1 -> 1, 
Started lw 2156 $t1 on Line 984
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 3725:
$t1 -> 1, 
Completed 2/12

Clock Cycle 3726:
$t1 -> 1, 
Completed 3/12

Clock Cycle 3727:
$t1 -> 1, 
Completed 4/12

Clock Cycle 3728:
$t1 -> 1, 
Completed 5/12

Clock Cycle 3729:
$t1 -> 1, 
Completed 6/12

Clock Cycle 3730:
$t1 -> 1, 
Completed 7/12

Clock Cycle 3731:
$t1 -> 1, 
Completed 8/12

Clock Cycle 3732:
$t1 -> 1, 
Completed 9/12

Clock Cycle 3733:
$t1 -> 1, 
Completed 10/12

Clock Cycle 3734:
$t1 -> 1, 
Completed 11/12

Clock Cycle 3735:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2156 $t1 on Line 984

Clock Cycle 3736:
mul
mul$t1,$t4,$t3
$t1 = 0

Clock Cycle 3737:
lw
DRAM Request(Read) Issued for lw 2624 $t3 on Line 986

Clock Cycle 3738:
$t3 -> 1, 
Started lw 2624 $t3 on Line 986
Completed 1/2
addi
addi$t1,$t2,2096
$t1 = 2096

Clock Cycle 3739:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2624 $t3 on Line 986
lw
DRAM Request(Read) Issued for lw 2532 $t1 on Line 988

Clock Cycle 3740:
$t1 -> 1, 
Started lw 2532 $t1 on Line 988
Completed 1/2

Clock Cycle 3741:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2532 $t1 on Line 988

Clock Cycle 3742:
addi
addi$t1,$t0,2588
$t1 = 2588

Clock Cycle 3743:
addi
addi$t3,$t3,2432
$t3 = 2432

Clock Cycle 3744:
sub
sub$t3,$t3,$t2
$t3 = 2432

Clock Cycle 3745:
slt
slt$t3,$t0,$t2
$t3 = 0

Clock Cycle 3746:
add
add$t0,$t1,$t3
$t0 = 2588

Clock Cycle 3747:
sw
DRAM Request(Write) Issued for sw 256 2588 on Line 994

Clock Cycle 3748:

Started sw 256 2588 on Line 994
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add
add$t0,$t0,$t2
$t0 = 2588

Clock Cycle 3749:

Completed 2/12
mul
mul$t3,$t0,$t3
$t3 = 0

Clock Cycle 3750:

Completed 3/12
sub
sub$t0,$t1,$t1
$t0 = 0

Clock Cycle 3751:

Completed 4/12
addi
addi$t2,$t1,3016
$t2 = 5604

Clock Cycle 3752:

Completed 5/12
mul
mul$t4,$t1,$t0
$t4 = 0

Clock Cycle 3753:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 2004 $t4 on Line 1000

Clock Cycle 3754:
$t4 -> 1, 
Completed 7/12
add
add$t3,$t3,$t0
$t3 = 0

Clock Cycle 3755:
$t4 -> 1, 
Completed 8/12
sw
DRAM Request(Write) Issued for sw 644 0 on Line 1002

Clock Cycle 3756:
$t4 -> 1, 
Completed 9/12
sw
DRAM Request(Write) Issued for sw 788 2588 on Line 1003

Clock Cycle 3757:
$t4 -> 1, 
Completed 10/12

Clock Cycle 3758:
$t4 -> 1, 
Completed 11/12

Clock Cycle 3759:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 256 2588 on Line 994

Clock Cycle 3760:
$t4 -> 1, 
Started sw 644 0 on Line 1002
Completed 1/2

Clock Cycle 3761:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 644 0 on Line 1002

Clock Cycle 3762:
$t4 -> 1, 
Started sw 788 2588 on Line 1003
Completed 1/2

Clock Cycle 3763:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 788 2588 on Line 1003

Clock Cycle 3764:
$t4 -> 1, 
Started lw 2004 $t4 on Line 1000
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3765:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3766:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3767:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3768:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3769:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3770:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3771:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3772:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3773:
$t4 -> 1, 
Completed 10/22
Memory at 256 = 2588
Memory at 788 = 2588

Clock Cycle 3774:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3775:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3776:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3777:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3778:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3779:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3780:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3781:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3782:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3783:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3784:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3785:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2004 $t4 on Line 1000

Clock Cycle 3786:
slt
slt$t0,$t3,$t4
$t0 = 0

Clock Cycle 3787:
sub
sub$t4,$t0,$t3
$t4 = 0

Clock Cycle 3788:
sw
DRAM Request(Write) Issued for sw 3864 0 on Line 1006

Clock Cycle 3789:

Started sw 3864 0 on Line 1006
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add
add$t4,$t1,$t0
$t4 = 2588

Clock Cycle 3790:

Completed 2/12
mul
mul$t1,$t1,$t1
$t1 = 6697744

Clock Cycle 3791:

Completed 3/12
addi
addi$t3,$t4,976
$t3 = 3564

Clock Cycle 3792:

Completed 4/12
sub
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 3793:

Completed 5/12
slt
slt$t0,$t2,$t0
$t0 = 0

Clock Cycle 3794:

Completed 6/12
add
add$t4,$t0,$t0
$t4 = 0

Clock Cycle 3795:

Completed 7/12
add
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 3796:

Completed 8/12
add
add$t2,$t0,$t0
$t2 = 0

Clock Cycle 3797:

Completed 9/12
mul
mul$t3,$t1,$t4
$t3 = 0

Clock Cycle 3798:

Completed 10/12
add
add$t1,$t1,$t0
$t1 = 6697744

Clock Cycle 3799:

Completed 11/12
slt
slt$t3,$t1,$t4
$t3 = 0

Clock Cycle 3800:

Completed 12/12
Finished Instruction sw 3864 0 on Line 1006
add
add$t2,$t3,$t2
$t2 = 0

Clock Cycle 3801:
add
add$t1,$t4,$t1
$t1 = 6697744

Clock Cycle 3802:
sw
DRAM Request(Write) Issued for sw 2812 0 on Line 1020

Clock Cycle 3803:

Started sw 2812 0 on Line 1020
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub
sub$t2,$t2,$t4
$t2 = 0

Clock Cycle 3804:

Completed 2/22
add
add$t4,$t3,$t3
$t4 = 0

Clock Cycle 3805:

Completed 3/22
slt
slt$t2,$t3,$t4
$t2 = 0

Clock Cycle 3806:

Completed 4/22
addi
addi$t3,$t4,884
$t3 = 884

Clock Cycle 3807:

Completed 5/22
lw
DRAM Request(Read) Issued for lw 496 $t4 on Line 1025

Clock Cycle 3808:
$t4 -> 1, 
Completed 6/22
lw
DRAM Request(Read) Issued for lw 144 $t1 on Line 1026

Clock Cycle 3809:
$t1 -> 1, $t4 -> 1, 
Completed 7/22
add
add$t3,$t2,$t2
$t3 = 0

Clock Cycle 3810:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3811:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3812:
$t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 3813:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3814:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3815:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3816:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3817:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3818:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3819:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3820:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3821:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3822:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3823:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3824:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2812 0 on Line 1020

Clock Cycle 3825:
$t1 -> 1, $t4 -> 1, 
Started lw 496 $t4 on Line 1025
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3826:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 3827:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 3828:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 3829:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3830:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3831:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3832:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3833:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3834:
$t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 3835:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3836:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3837:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3838:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3839:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3840:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3841:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3842:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3843:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3844:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3845:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3846:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 496 $t4 on Line 1025

Clock Cycle 3847:
$t1 -> 1, 
Started lw 144 $t1 on Line 1026
Completed 1/2
mul
mul$t2,$t4,$t3
$t2 = 0

Clock Cycle 3848:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 144 $t1 on Line 1026

Clock Cycle 3849:
sub
sub$t2,$t4,$t1
$t2 = 0

Clock Cycle 3850:
add
add$t4,$t3,$t4
$t4 = 0

Clock Cycle 3851:
lw
DRAM Request(Read) Issued for lw 332 $t2 on Line 1031

Clock Cycle 3852:
$t2 -> 1, 
Started lw 332 $t2 on Line 1031
Completed 1/2

Clock Cycle 3853:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 332 $t2 on Line 1031

Clock Cycle 3854:
mul
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 3855:
sw
DRAM Request(Write) Issued for sw 3024 0 on Line 1033

Clock Cycle 3856:

Started sw 3024 0 on Line 1033
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
add
add$t1,$t2,$t3
$t1 = 0

Clock Cycle 3857:

Completed 2/12
add
add$t3,$t1,$t3
$t3 = 0

Clock Cycle 3858:

Completed 3/12
slt
slt$t3,$t0,$t4
$t3 = 0

Clock Cycle 3859:

Completed 4/12
addi
addi$t0,$t1,616
$t0 = 616

Clock Cycle 3860:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 2556 $t3 on Line 1038

Clock Cycle 3861:
$t3 -> 1, 
Completed 6/12

Clock Cycle 3862:
$t3 -> 1, 
Completed 7/12

Clock Cycle 3863:
$t3 -> 1, 
Completed 8/12

Clock Cycle 3864:
$t3 -> 1, 
Completed 9/12

Clock Cycle 3865:
$t3 -> 1, 
Completed 10/12

Clock Cycle 3866:
$t3 -> 1, 
Completed 11/12

Clock Cycle 3867:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 3024 0 on Line 1033

Clock Cycle 3868:
$t3 -> 1, 
Started lw 2556 $t3 on Line 1038
Completed 1/2

Clock Cycle 3869:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2556 $t3 on Line 1038

Clock Cycle 3870:
lw
DRAM Request(Read) Issued for lw 3068 $t3 on Line 1039

Clock Cycle 3871:
$t3 -> 1, 
Started lw 3068 $t3 on Line 1039
Completed 1/2
slt
slt$t1,$t2,$t1
$t1 = 0

Clock Cycle 3872:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3068 $t3 on Line 1039

Clock Cycle 3873:
mul
mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 3874:
sw
DRAM Request(Write) Issued for sw 1640 0 on Line 1042

Clock Cycle 3875:

Started sw 1640 0 on Line 1042
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t1,3000
$t2 = 3000

Clock Cycle 3876:

Completed 2/22
addi
addi$t4,$t2,2584
$t4 = 5584

Clock Cycle 3877:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 3488 616 on Line 1045

Clock Cycle 3878:

Completed 4/22
sub
sub$t0,$t2,$t0
$t0 = 2384

Clock Cycle 3879:

Completed 5/22
addi
addi$t3,$t3,3552
$t3 = 3552

Clock Cycle 3880:

Completed 6/22
addi
addi$t1,$t0,3952
$t1 = 6336

Clock Cycle 3881:

Completed 7/22
lw
DRAM Request(Read) Issued for lw 72 $t3 on Line 1049

Clock Cycle 3882:
$t3 -> 1, 
Completed 8/22

Clock Cycle 3883:
$t3 -> 1, 
Completed 9/22

Clock Cycle 3884:
$t3 -> 1, 
Completed 10/22

Clock Cycle 3885:
$t3 -> 1, 
Completed 11/22

Clock Cycle 3886:
$t3 -> 1, 
Completed 12/22

Clock Cycle 3887:
$t3 -> 1, 
Completed 13/22

Clock Cycle 3888:
$t3 -> 1, 
Completed 14/22

Clock Cycle 3889:
$t3 -> 1, 
Completed 15/22

Clock Cycle 3890:
$t3 -> 1, 
Completed 16/22

Clock Cycle 3891:
$t3 -> 1, 
Completed 17/22

Clock Cycle 3892:
$t3 -> 1, 
Completed 18/22

Clock Cycle 3893:
$t3 -> 1, 
Completed 19/22

Clock Cycle 3894:
$t3 -> 1, 
Completed 20/22

Clock Cycle 3895:
$t3 -> 1, 
Completed 21/22

Clock Cycle 3896:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1640 0 on Line 1042

Clock Cycle 3897:
$t3 -> 1, 
Started sw 3488 616 on Line 1045
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3898:
$t3 -> 1, 
Completed 2/22

Clock Cycle 3899:
$t3 -> 1, 
Completed 3/22

Clock Cycle 3900:
$t3 -> 1, 
Completed 4/22

Clock Cycle 3901:
$t3 -> 1, 
Completed 5/22

Clock Cycle 3902:
$t3 -> 1, 
Completed 6/22

Clock Cycle 3903:
$t3 -> 1, 
Completed 7/22

Clock Cycle 3904:
$t3 -> 1, 
Completed 8/22

Clock Cycle 3905:
$t3 -> 1, 
Completed 9/22

Clock Cycle 3906:
$t3 -> 1, 
Completed 10/22

Clock Cycle 3907:
$t3 -> 1, 
Completed 11/22

Clock Cycle 3908:
$t3 -> 1, 
Completed 12/22

Clock Cycle 3909:
$t3 -> 1, 
Completed 13/22

Clock Cycle 3910:
$t3 -> 1, 
Completed 14/22

Clock Cycle 3911:
$t3 -> 1, 
Completed 15/22

Clock Cycle 3912:
$t3 -> 1, 
Completed 16/22

Clock Cycle 3913:
$t3 -> 1, 
Completed 17/22

Clock Cycle 3914:
$t3 -> 1, 
Completed 18/22

Clock Cycle 3915:
$t3 -> 1, 
Completed 19/22

Clock Cycle 3916:
$t3 -> 1, 
Completed 20/22

Clock Cycle 3917:
$t3 -> 1, 
Completed 21/22

Clock Cycle 3918:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3488 616 on Line 1045

Clock Cycle 3919:
$t3 -> 1, 
Started lw 72 $t3 on Line 1049
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3920:
$t3 -> 1, 
Completed 2/22

Clock Cycle 3921:
$t3 -> 1, 
Completed 3/22

Clock Cycle 3922:
$t3 -> 1, 
Completed 4/22

Clock Cycle 3923:
$t3 -> 1, 
Completed 5/22

Clock Cycle 3924:
$t3 -> 1, 
Completed 6/22

Clock Cycle 3925:
$t3 -> 1, 
Completed 7/22

Clock Cycle 3926:
$t3 -> 1, 
Completed 8/22

Clock Cycle 3927:
$t3 -> 1, 
Completed 9/22

Clock Cycle 3928:
$t3 -> 1, 
Completed 10/22
Memory at 3488 = 616

Clock Cycle 3929:
$t3 -> 1, 
Completed 11/22

Clock Cycle 3930:
$t3 -> 1, 
Completed 12/22

Clock Cycle 3931:
$t3 -> 1, 
Completed 13/22

Clock Cycle 3932:
$t3 -> 1, 
Completed 14/22

Clock Cycle 3933:
$t3 -> 1, 
Completed 15/22

Clock Cycle 3934:
$t3 -> 1, 
Completed 16/22

Clock Cycle 3935:
$t3 -> 1, 
Completed 17/22

Clock Cycle 3936:
$t3 -> 1, 
Completed 18/22

Clock Cycle 3937:
$t3 -> 1, 
Completed 19/22

Clock Cycle 3938:
$t3 -> 1, 
Completed 20/22

Clock Cycle 3939:
$t3 -> 1, 
Completed 21/22

Clock Cycle 3940:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 72 $t3 on Line 1049

Clock Cycle 3941:
add
add$t2,$t3,$t2
$t2 = 3000

Clock Cycle 3942:
addi
addi$t4,$t4,3904
$t4 = 9488

Clock Cycle 3943:
lw
DRAM Request(Read) Issued for lw 3000 $t2 on Line 1052

Clock Cycle 3944:
$t2 -> 1, 
Started lw 3000 $t2 on Line 1052
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 3945:
$t2 -> 1, 
Completed 2/12

Clock Cycle 3946:
$t2 -> 1, 
Completed 3/12

Clock Cycle 3947:
$t2 -> 1, 
Completed 4/12

Clock Cycle 3948:
$t2 -> 1, 
Completed 5/12

Clock Cycle 3949:
$t2 -> 1, 
Completed 6/12

Clock Cycle 3950:
$t2 -> 1, 
Completed 7/12

Clock Cycle 3951:
$t2 -> 1, 
Completed 8/12

Clock Cycle 3952:
$t2 -> 1, 
Completed 9/12

Clock Cycle 3953:
$t2 -> 1, 
Completed 10/12

Clock Cycle 3954:
$t2 -> 1, 
Completed 11/12

Clock Cycle 3955:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3000 $t2 on Line 1052

Clock Cycle 3956:
slt
slt$t1,$t2,$t4
$t1 = 1

Clock Cycle 3957:
lw
DRAM Request(Read) Issued for lw 224 $t0 on Line 1054

Clock Cycle 3958:
$t0 -> 1, 
Started lw 224 $t0 on Line 1054
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t4,$t2,3600
$t4 = 3600

Clock Cycle 3959:
$t0 -> 1, 
Completed 2/12

Clock Cycle 3960:
$t0 -> 1, 
Completed 3/12

Clock Cycle 3961:
$t0 -> 1, 
Completed 4/12

Clock Cycle 3962:
$t0 -> 1, 
Completed 5/12

Clock Cycle 3963:
$t0 -> 1, 
Completed 6/12

Clock Cycle 3964:
$t0 -> 1, 
Completed 7/12

Clock Cycle 3965:
$t0 -> 1, 
Completed 8/12

Clock Cycle 3966:
$t0 -> 1, 
Completed 9/12

Clock Cycle 3967:
$t0 -> 1, 
Completed 10/12

Clock Cycle 3968:
$t0 -> 1, 
Completed 11/12

Clock Cycle 3969:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 224 $t0 on Line 1054

Clock Cycle 3970:
add
add$t2,$t0,$t4
$t2 = 3600

Clock Cycle 3971:
slt
slt$t0,$t1,$t2
$t0 = 1

Clock Cycle 3972:
sw
DRAM Request(Write) Issued for sw 992 1 on Line 1058

Clock Cycle 3973:

Started sw 992 1 on Line 1058
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1084 $t3 on Line 1059

Clock Cycle 3974:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 992 1 on Line 1058
mul
mul$t2,$t4,$t4
$t2 = 12960000

Clock Cycle 3975:
$t3 -> 1, 
Started lw 1084 $t3 on Line 1059
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
mul
mul$t0,$t0,$t4
$t0 = 3600

Clock Cycle 3976:
$t3 -> 1, 
Completed 2/22

Clock Cycle 3977:
$t3 -> 1, 
Completed 3/22

Clock Cycle 3978:
$t3 -> 1, 
Completed 4/22

Clock Cycle 3979:
$t3 -> 1, 
Completed 5/22

Clock Cycle 3980:
$t3 -> 1, 
Completed 6/22

Clock Cycle 3981:
$t3 -> 1, 
Completed 7/22

Clock Cycle 3982:
$t3 -> 1, 
Completed 8/22

Clock Cycle 3983:
$t3 -> 1, 
Completed 9/22

Clock Cycle 3984:
$t3 -> 1, 
Completed 10/22
Memory at 992 = 1

Clock Cycle 3985:
$t3 -> 1, 
Completed 11/22

Clock Cycle 3986:
$t3 -> 1, 
Completed 12/22

Clock Cycle 3987:
$t3 -> 1, 
Completed 13/22

Clock Cycle 3988:
$t3 -> 1, 
Completed 14/22

Clock Cycle 3989:
$t3 -> 1, 
Completed 15/22

Clock Cycle 3990:
$t3 -> 1, 
Completed 16/22

Clock Cycle 3991:
$t3 -> 1, 
Completed 17/22

Clock Cycle 3992:
$t3 -> 1, 
Completed 18/22

Clock Cycle 3993:
$t3 -> 1, 
Completed 19/22

Clock Cycle 3994:
$t3 -> 1, 
Completed 20/22

Clock Cycle 3995:
$t3 -> 1, 
Completed 21/22

Clock Cycle 3996:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1084 $t3 on Line 1059

Clock Cycle 3997:
lw
DRAM Request(Read) Issued for lw 604 $t3 on Line 1062

Clock Cycle 3998:
$t3 -> 1, 
Started lw 604 $t3 on Line 1062
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t1,$t0,1048
$t1 = 4648

Clock Cycle 3999:
$t3 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 160 $t2 on Line 1064

Clock Cycle 4000:
$t2 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 4001:
$t2 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 4002:
$t2 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 4003:
$t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 4004:
$t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 4005:
$t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 4006:
$t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 4007:
$t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 4008:
$t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 4009:
$t2 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 604 $t3 on Line 1062

Clock Cycle 4010:
$t2 -> 1, 
Started lw 160 $t2 on Line 1064
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2412 $t3 on Line 1065

Clock Cycle 4011:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 160 $t2 on Line 1064
sw
DRAM Request(Write) Issued for sw 1408 3600 on Line 1066

Clock Cycle 4012:
$t3 -> 1, 
Started lw 2412 $t3 on Line 1065
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2420 $t1 on Line 1067

Clock Cycle 4013:
$t1 -> 1, $t3 -> 1, 
Completed 2/12
sub
sub$t2,$t0,$t4
$t2 = 0

Clock Cycle 4014:
$t1 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 4015:
$t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 4016:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 4017:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 4018:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 4019:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 4020:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 4021:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 4022:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 4023:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2412 $t3 on Line 1065

Clock Cycle 4024:
$t1 -> 1, 
Started lw 2420 $t1 on Line 1067
Completed 1/2

Clock Cycle 4025:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2420 $t1 on Line 1067

Clock Cycle 4026:

Started sw 1408 3600 on Line 1066
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 480 0 on Line 1069

Clock Cycle 4027:

Completed 2/12
slt
slt$t2,$t2,$t1
$t2 = 0

Clock Cycle 4028:

Completed 3/12
mul
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 4029:

Completed 4/12
add
add$t4,$t0,$t4
$t4 = 7200

Clock Cycle 4030:

Completed 5/12
slt
slt$t3,$t3,$t1
$t3 = 0

Clock Cycle 4031:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 804 $t4 on Line 1074

Clock Cycle 4032:
$t4 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 2312 $t1 on Line 1075

Clock Cycle 4033:
$t1 -> 1, $t4 -> 1, 
Completed 8/12
addi
addi$t3,$t2,1152
$t3 = 1152

Clock Cycle 4034:
$t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 4035:
$t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 4036:
$t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 4037:
$t1 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1408 3600 on Line 1066

Clock Cycle 4038:
$t1 -> 1, $t4 -> 1, 
Started sw 480 0 on Line 1069
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4039:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4040:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4041:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4042:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4043:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4044:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4045:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4046:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4047:
$t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1408 = 3600

Clock Cycle 4048:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4049:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4050:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4051:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4052:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4053:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4054:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4055:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4056:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4057:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4058:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4059:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 480 0 on Line 1069

Clock Cycle 4060:
$t1 -> 1, $t4 -> 1, 
Started lw 804 $t4 on Line 1074
Completed 1/2

Clock Cycle 4061:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 804 $t4 on Line 1074

Clock Cycle 4062:
$t1 -> 1, 
Started lw 2312 $t1 on Line 1075
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2492 $t4 on Line 1077

Clock Cycle 4063:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4064:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4065:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4066:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4067:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4068:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4069:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4070:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4071:
$t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 4072:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4073:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4074:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4075:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4076:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4077:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4078:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4079:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4080:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4081:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4082:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4083:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2312 $t1 on Line 1075

Clock Cycle 4084:
$t4 -> 1, 
Started lw 2492 $t4 on Line 1077
Completed 1/2

Clock Cycle 4085:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2492 $t4 on Line 1077

Clock Cycle 4086:
slt
slt$t2,$t4,$t3
$t2 = 1

Clock Cycle 4087:
add
add$t2,$t4,$t1
$t2 = 0

Clock Cycle 4088:
addi
addi$t3,$t3,3816
$t3 = 4968

Clock Cycle 4089:
add
add$t4,$t3,$t0
$t4 = 8568

Clock Cycle 4090:
addi
addi$t3,$t3,164
$t3 = 5132

Clock Cycle 4091:
slt
slt$t2,$t1,$t1
$t2 = 0

Clock Cycle 4092:
addi
addi$t0,$t0,3600
$t0 = 7200

Clock Cycle 4093:
lw
DRAM Request(Read) Issued for lw 1188 $t4 on Line 1085

Clock Cycle 4094:
$t4 -> 1, 
Started lw 1188 $t4 on Line 1085
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
mul
mul$t3,$t3,$t2
$t3 = 0

Clock Cycle 4095:
$t4 -> 1, 
Completed 2/12

Clock Cycle 4096:
$t4 -> 1, 
Completed 3/12

Clock Cycle 4097:
$t4 -> 1, 
Completed 4/12

Clock Cycle 4098:
$t4 -> 1, 
Completed 5/12

Clock Cycle 4099:
$t4 -> 1, 
Completed 6/12

Clock Cycle 4100:
$t4 -> 1, 
Completed 7/12

Clock Cycle 4101:
$t4 -> 1, 
Completed 8/12

Clock Cycle 4102:
$t4 -> 1, 
Completed 9/12

Clock Cycle 4103:
$t4 -> 1, 
Completed 10/12

Clock Cycle 4104:
$t4 -> 1, 
Completed 11/12

Clock Cycle 4105:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1188 $t4 on Line 1085

Clock Cycle 4106:
slt
slt$t4,$t2,$t0
$t4 = 1

Clock Cycle 4107:
mul
mul$t2,$t0,$t3
$t2 = 0

Clock Cycle 4108:
add
add$t3,$t3,$t3
$t3 = 0

Clock Cycle 4109:
slt
slt$t4,$t2,$t2
$t4 = 0

Clock Cycle 4110:
add
add$t4,$t4,$t0
$t4 = 7200

Clock Cycle 4111:
mul
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 4112:
add
add$t2,$t3,$t2
$t2 = 0

Clock Cycle 4113:
addi
addi$t2,$t4,3196
$t2 = 10396

Clock Cycle 4114:
mul
mul$t2,$t0,$t3
$t2 = 0

Clock Cycle 4115:
mul
mul$t0,$t2,$t1
$t0 = 0

Clock Cycle 4116:
lw
DRAM Request(Read) Issued for lw 1088 $t0 on Line 1097

Clock Cycle 4117:
$t0 -> 1, 
Started lw 1088 $t0 on Line 1097
Completed 1/2
sw
DRAM Request(Write) Issued for sw 552 0 on Line 1098

Clock Cycle 4118:
$t0 -> 1, 
Completed 2/2
$t0 = 1
Finished Instruction lw 1088 $t0 on Line 1097

Clock Cycle 4119:

Started sw 552 0 on Line 1098
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t0,$t1,$t0
$t0 = 1

Clock Cycle 4120:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1300 $t4 on Line 1100

Clock Cycle 4121:
$t4 -> 1, 
Completed 3/12

Clock Cycle 4122:
$t4 -> 1, 
Completed 4/12

Clock Cycle 4123:
$t4 -> 1, 
Completed 5/12

Clock Cycle 4124:
$t4 -> 1, 
Completed 6/12

Clock Cycle 4125:
$t4 -> 1, 
Completed 7/12

Clock Cycle 4126:
$t4 -> 1, 
Completed 8/12

Clock Cycle 4127:
$t4 -> 1, 
Completed 9/12

Clock Cycle 4128:
$t4 -> 1, 
Completed 10/12

Clock Cycle 4129:
$t4 -> 1, 
Completed 11/12

Clock Cycle 4130:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 552 0 on Line 1098

Clock Cycle 4131:
$t4 -> 1, 
Started lw 1300 $t4 on Line 1100
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4132:
$t4 -> 1, 
Completed 2/22

Clock Cycle 4133:
$t4 -> 1, 
Completed 3/22

Clock Cycle 4134:
$t4 -> 1, 
Completed 4/22

Clock Cycle 4135:
$t4 -> 1, 
Completed 5/22

Clock Cycle 4136:
$t4 -> 1, 
Completed 6/22

Clock Cycle 4137:
$t4 -> 1, 
Completed 7/22

Clock Cycle 4138:
$t4 -> 1, 
Completed 8/22

Clock Cycle 4139:
$t4 -> 1, 
Completed 9/22

Clock Cycle 4140:
$t4 -> 1, 
Completed 10/22

Clock Cycle 4141:
$t4 -> 1, 
Completed 11/22

Clock Cycle 4142:
$t4 -> 1, 
Completed 12/22

Clock Cycle 4143:
$t4 -> 1, 
Completed 13/22

Clock Cycle 4144:
$t4 -> 1, 
Completed 14/22

Clock Cycle 4145:
$t4 -> 1, 
Completed 15/22

Clock Cycle 4146:
$t4 -> 1, 
Completed 16/22

Clock Cycle 4147:
$t4 -> 1, 
Completed 17/22

Clock Cycle 4148:
$t4 -> 1, 
Completed 18/22

Clock Cycle 4149:
$t4 -> 1, 
Completed 19/22

Clock Cycle 4150:
$t4 -> 1, 
Completed 20/22

Clock Cycle 4151:
$t4 -> 1, 
Completed 21/22

Clock Cycle 4152:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1300 $t4 on Line 1100

Clock Cycle 4153:
mul
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 4154:
add
add$t1,$t1,$t1
$t1 = 0

Clock Cycle 4155:
lw
DRAM Request(Read) Issued for lw 1000 $t4 on Line 1103

Clock Cycle 4156:
$t4 -> 1, 
Started lw 1000 $t4 on Line 1103
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 4157:
$t4 -> 1, 
Completed 2/12

Clock Cycle 4158:
$t4 -> 1, 
Completed 3/12

Clock Cycle 4159:
$t4 -> 1, 
Completed 4/12

Clock Cycle 4160:
$t4 -> 1, 
Completed 5/12

Clock Cycle 4161:
$t4 -> 1, 
Completed 6/12

Clock Cycle 4162:
$t4 -> 1, 
Completed 7/12

Clock Cycle 4163:
$t4 -> 1, 
Completed 8/12

Clock Cycle 4164:
$t4 -> 1, 
Completed 9/12

Clock Cycle 4165:
$t4 -> 1, 
Completed 10/12

Clock Cycle 4166:
$t4 -> 1, 
Completed 11/12

Clock Cycle 4167:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1000 $t4 on Line 1103

Clock Cycle 4168:
add
add$t2,$t4,$t3
$t2 = 0

Clock Cycle 4169:
addi
addi$t2,$t1,2416
$t2 = 2416

Clock Cycle 4170:
sub
sub$t2,$t2,$t3
$t2 = 2416

Clock Cycle 4171:
slt
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 4172:
sub
sub$t0,$t0,$t4
$t0 = 1

Clock Cycle 4173:
add
add$t3,$t4,$t0
$t3 = 1

Clock Cycle 4174:
lw
DRAM Request(Read) Issued for lw 96 $t1 on Line 1110

Clock Cycle 4175:
$t1 -> 1, 
Started lw 96 $t1 on Line 1110
Completed 1/2
add
add$t3,$t4,$t0
$t3 = 1

Clock Cycle 4176:
$t1 -> 1, 
Completed 2/2
$t1 = -27878399
Finished Instruction lw 96 $t1 on Line 1110
lw
DRAM Request(Read) Issued for lw 1284 $t2 on Line 1112

Clock Cycle 4177:
$t2 -> 1, 
Started lw 1284 $t2 on Line 1112
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4178:
$t2 -> 1, 
Completed 2/12

Clock Cycle 4179:
$t2 -> 1, 
Completed 3/12

Clock Cycle 4180:
$t2 -> 1, 
Completed 4/12

Clock Cycle 4181:
$t2 -> 1, 
Completed 5/12

Clock Cycle 4182:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4183:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4184:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4185:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4186:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4187:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4188:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1284 $t2 on Line 1112

Clock Cycle 4189:
mul
mul$t2,$t4,$t4
$t2 = 0

Clock Cycle 4190:
addi
addi$t0,$t1,1588
$t0 = -27876811

Clock Cycle 4191:
add
add$t4,$t2,$t1
$t4 = -27878399

Clock Cycle 4192:
add
add$t1,$t3,$t2
$t1 = 1

Clock Cycle 4193:
slt
slt$t3,$t3,$t2
$t3 = 0

Clock Cycle 4194:
addi
addi$t3,$t3,3072
$t3 = 3072

Clock Cycle 4195:
lw
DRAM Request(Read) Issued for lw 1944 $t0 on Line 1119

Clock Cycle 4196:
$t0 -> 1, 
Started lw 1944 $t0 on Line 1119
Completed 1/2
mul
mul$t3,$t1,$t1
$t3 = 1

Clock Cycle 4197:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1944 $t0 on Line 1119
sw
DRAM Request(Write) Issued for sw 920 -27878399 on Line 1121

Clock Cycle 4198:

Started sw 920 -27878399 on Line 1121
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1600 0 on Line 1122

Clock Cycle 4199:

Completed 2/12
mul
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 4200:

Completed 3/12
slt
slt$t0,$t0,$t1
$t0 = 1

Clock Cycle 4201:

Completed 4/12
mul
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 4202:

Completed 5/12
sub
sub$t4,$t2,$t2
$t4 = 0

Clock Cycle 4203:

Completed 6/12
slt
slt$t4,$t4,$t3
$t4 = 1

Clock Cycle 4204:

Completed 7/12
sub
sub$t4,$t2,$t3
$t4 = -1

Clock Cycle 4205:

Completed 8/12
slt
slt$t1,$t0,$t4
$t1 = 0

Clock Cycle 4206:

Completed 9/12
addi
addi$t0,$t4,2236
$t0 = 2235

Clock Cycle 4207:

Completed 10/12
addi
addi$t0,$t4,1812
$t0 = 1811

Clock Cycle 4208:

Completed 11/12
add
add$t2,$t4,$t3
$t2 = 0

Clock Cycle 4209:

Completed 12/12
Finished Instruction sw 920 -27878399 on Line 1121
add
add$t3,$t1,$t0
$t3 = 1811

Clock Cycle 4210:

Started sw 1600 0 on Line 1122
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3548 $t1 on Line 1134

Clock Cycle 4211:
$t1 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 720 $t0 on Line 1135

Clock Cycle 4212:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 4213:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 4214:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 4215:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 4216:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 4217:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 4218:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 4219:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 920 = -27878399

Clock Cycle 4220:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 4221:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 4222:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 4223:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 4224:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 4225:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 4226:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 4227:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 4228:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 4229:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 4230:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 4231:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 1600 0 on Line 1122

Clock Cycle 4232:
$t0 -> 1, $t1 -> 1, 
Started lw 3548 $t1 on Line 1134
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4233:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 4234:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 4235:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 4236:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 4237:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 4238:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 4239:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 4240:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 4241:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 4242:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 4243:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 4244:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 4245:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 4246:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 4247:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 4248:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 4249:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 4250:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 4251:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 4252:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 4253:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3548 $t1 on Line 1134

Clock Cycle 4254:
$t0 -> 1, 
Started lw 720 $t0 on Line 1135
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 4255:
$t0 -> 1, 
Completed 2/12

Clock Cycle 4256:
$t0 -> 1, 
Completed 3/12

Clock Cycle 4257:
$t0 -> 1, 
Completed 4/12

Clock Cycle 4258:
$t0 -> 1, 
Completed 5/12

Clock Cycle 4259:
$t0 -> 1, 
Completed 6/12

Clock Cycle 4260:
$t0 -> 1, 
Completed 7/12

Clock Cycle 4261:
$t0 -> 1, 
Completed 8/12

Clock Cycle 4262:
$t0 -> 1, 
Completed 9/12

Clock Cycle 4263:
$t0 -> 1, 
Completed 10/12

Clock Cycle 4264:
$t0 -> 1, 
Completed 11/12

Clock Cycle 4265:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 720 $t0 on Line 1135

Clock Cycle 4266:
addi
addi$t4,$t0,184
$t4 = 184

Clock Cycle 4267:
sub
sub$t2,$t3,$t2
$t2 = 1811

Clock Cycle 4268:
addi
addi$t1,$t2,1256
$t1 = 3067

Clock Cycle 4269:
slt
slt$t3,$t2,$t4
$t3 = 0

Clock Cycle 4270:
mul
mul$t3,$t3,$t0
$t3 = 0

Clock Cycle 4271:
add
add$t4,$t2,$t1
$t4 = 4878

Clock Cycle 4272:
sw
DRAM Request(Write) Issued for sw 2444 0 on Line 1142

Clock Cycle 4273:

Started sw 2444 0 on Line 1142
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t2,$t2,3196
$t2 = 5007

Clock Cycle 4274:

Completed 2/12
add
add$t3,$t0,$t1
$t3 = 3067

Clock Cycle 4275:

Completed 3/12
mul
mul$t2,$t4,$t1
$t2 = 14960826

Clock Cycle 4276:

Completed 4/12
slt
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 4277:

Completed 5/12
slt
slt$t0,$t1,$t2
$t0 = 1

Clock Cycle 4278:

Completed 6/12
sub
sub$t2,$t2,$t0
$t2 = 14960825

Clock Cycle 4279:

Completed 7/12
sw
DRAM Request(Write) Issued for sw 2984 1 on Line 1149

Clock Cycle 4280:

Completed 8/12
sub
sub$t2,$t2,$t4
$t2 = 14955947

Clock Cycle 4281:

Completed 9/12
addi
addi$t4,$t0,2620
$t4 = 2621

Clock Cycle 4282:

Completed 10/12
add
add$t3,$t3,$t4
$t3 = 2622

Clock Cycle 4283:

Completed 11/12
add
add$t0,$t0,$t2
$t0 = 14955948

Clock Cycle 4284:

Completed 12/12
Finished Instruction sw 2444 0 on Line 1142
sub
sub$t4,$t4,$t3
$t4 = -1

Clock Cycle 4285:

Started sw 2984 1 on Line 1149
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1088 $t3 on Line 1155

Clock Cycle 4286:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2984 1 on Line 1149
addi
addi$t2,$t2,1264
$t2 = 14957211

Clock Cycle 4287:
$t3 -> 1, 
Started lw 1088 $t3 on Line 1155
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4288:
$t3 -> 1, 
Completed 2/22

Clock Cycle 4289:
$t3 -> 1, 
Completed 3/22

Clock Cycle 4290:
$t3 -> 1, 
Completed 4/22

Clock Cycle 4291:
$t3 -> 1, 
Completed 5/22

Clock Cycle 4292:
$t3 -> 1, 
Completed 6/22

Clock Cycle 4293:
$t3 -> 1, 
Completed 7/22

Clock Cycle 4294:
$t3 -> 1, 
Completed 8/22

Clock Cycle 4295:
$t3 -> 1, 
Completed 9/22

Clock Cycle 4296:
$t3 -> 1, 
Completed 10/22
Memory at 2984 = 1

Clock Cycle 4297:
$t3 -> 1, 
Completed 11/22

Clock Cycle 4298:
$t3 -> 1, 
Completed 12/22

Clock Cycle 4299:
$t3 -> 1, 
Completed 13/22

Clock Cycle 4300:
$t3 -> 1, 
Completed 14/22

Clock Cycle 4301:
$t3 -> 1, 
Completed 15/22

Clock Cycle 4302:
$t3 -> 1, 
Completed 16/22

Clock Cycle 4303:
$t3 -> 1, 
Completed 17/22

Clock Cycle 4304:
$t3 -> 1, 
Completed 18/22

Clock Cycle 4305:
$t3 -> 1, 
Completed 19/22

Clock Cycle 4306:
$t3 -> 1, 
Completed 20/22

Clock Cycle 4307:
$t3 -> 1, 
Completed 21/22

Clock Cycle 4308:
$t3 -> 1, 
Completed 22/22
$t3 = 1
Finished Instruction lw 1088 $t3 on Line 1155

Clock Cycle 4309:
mul
mul$t4,$t0,$t3
$t4 = 14955948

Clock Cycle 4310:
sw
DRAM Request(Write) Issued for sw 352 14955948 on Line 1158

Clock Cycle 4311:

Started sw 352 14955948 on Line 1158
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3724 14955948 on Line 1159

Clock Cycle 4312:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2008 3067 on Line 1160

Clock Cycle 4313:

Completed 3/12
add
add$t0,$t1,$t3
$t0 = 3068

Clock Cycle 4314:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 3884 $t2 on Line 1162

Clock Cycle 4315:
$t2 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 2352 14955948 on Line 1163

Clock Cycle 4316:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4317:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4318:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4319:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4320:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4321:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4322:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 352 14955948 on Line 1158

Clock Cycle 4323:
$t2 -> 1, 
Started sw 3724 14955948 on Line 1159
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4324:
$t2 -> 1, 
Completed 2/22

Clock Cycle 4325:
$t2 -> 1, 
Completed 3/22

Clock Cycle 4326:
$t2 -> 1, 
Completed 4/22

Clock Cycle 4327:
$t2 -> 1, 
Completed 5/22

Clock Cycle 4328:
$t2 -> 1, 
Completed 6/22

Clock Cycle 4329:
$t2 -> 1, 
Completed 7/22

Clock Cycle 4330:
$t2 -> 1, 
Completed 8/22

Clock Cycle 4331:
$t2 -> 1, 
Completed 9/22

Clock Cycle 4332:
$t2 -> 1, 
Completed 10/22
Memory at 352 = 14955948

Clock Cycle 4333:
$t2 -> 1, 
Completed 11/22

Clock Cycle 4334:
$t2 -> 1, 
Completed 12/22

Clock Cycle 4335:
$t2 -> 1, 
Completed 13/22

Clock Cycle 4336:
$t2 -> 1, 
Completed 14/22

Clock Cycle 4337:
$t2 -> 1, 
Completed 15/22

Clock Cycle 4338:
$t2 -> 1, 
Completed 16/22

Clock Cycle 4339:
$t2 -> 1, 
Completed 17/22

Clock Cycle 4340:
$t2 -> 1, 
Completed 18/22

Clock Cycle 4341:
$t2 -> 1, 
Completed 19/22

Clock Cycle 4342:
$t2 -> 1, 
Completed 20/22

Clock Cycle 4343:
$t2 -> 1, 
Completed 21/22

Clock Cycle 4344:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3724 14955948 on Line 1159

Clock Cycle 4345:
$t2 -> 1, 
Started lw 3884 $t2 on Line 1162
Completed 1/2

Clock Cycle 4346:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3884 $t2 on Line 1162

Clock Cycle 4347:

Started sw 2008 3067 on Line 1160
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2024 0 on Line 1164

Clock Cycle 4348:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 4000 $t3 on Line 1165

Clock Cycle 4349:
$t3 -> 1, 
Completed 3/22
mul
mul$t4,$t1,$t0
$t4 = 9409556

Clock Cycle 4350:
$t3 -> 1, 
Completed 4/22

Clock Cycle 4351:
$t3 -> 1, 
Completed 5/22

Clock Cycle 4352:
$t3 -> 1, 
Completed 6/22

Clock Cycle 4353:
$t3 -> 1, 
Completed 7/22

Clock Cycle 4354:
$t3 -> 1, 
Completed 8/22

Clock Cycle 4355:
$t3 -> 1, 
Completed 9/22

Clock Cycle 4356:
$t3 -> 1, 
Completed 10/22
Memory at 3724 = 14955948

Clock Cycle 4357:
$t3 -> 1, 
Completed 11/22

Clock Cycle 4358:
$t3 -> 1, 
Completed 12/22

Clock Cycle 4359:
$t3 -> 1, 
Completed 13/22

Clock Cycle 4360:
$t3 -> 1, 
Completed 14/22

Clock Cycle 4361:
$t3 -> 1, 
Completed 15/22

Clock Cycle 4362:
$t3 -> 1, 
Completed 16/22

Clock Cycle 4363:
$t3 -> 1, 
Completed 17/22

Clock Cycle 4364:
$t3 -> 1, 
Completed 18/22

Clock Cycle 4365:
$t3 -> 1, 
Completed 19/22

Clock Cycle 4366:
$t3 -> 1, 
Completed 20/22

Clock Cycle 4367:
$t3 -> 1, 
Completed 21/22

Clock Cycle 4368:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2008 3067 on Line 1160

Clock Cycle 4369:
$t3 -> 1, 
Started sw 2024 0 on Line 1164
Completed 1/2

Clock Cycle 4370:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2024 0 on Line 1164

Clock Cycle 4371:
$t3 -> 1, 
Started sw 2352 14955948 on Line 1163
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4372:
$t3 -> 1, 
Completed 2/22

Clock Cycle 4373:
$t3 -> 1, 
Completed 3/22

Clock Cycle 4374:
$t3 -> 1, 
Completed 4/22

Clock Cycle 4375:
$t3 -> 1, 
Completed 5/22

Clock Cycle 4376:
$t3 -> 1, 
Completed 6/22

Clock Cycle 4377:
$t3 -> 1, 
Completed 7/22

Clock Cycle 4378:
$t3 -> 1, 
Completed 8/22

Clock Cycle 4379:
$t3 -> 1, 
Completed 9/22

Clock Cycle 4380:
$t3 -> 1, 
Completed 10/22
Memory at 2008 = 3067

Clock Cycle 4381:
$t3 -> 1, 
Completed 11/22

Clock Cycle 4382:
$t3 -> 1, 
Completed 12/22

Clock Cycle 4383:
$t3 -> 1, 
Completed 13/22

Clock Cycle 4384:
$t3 -> 1, 
Completed 14/22

Clock Cycle 4385:
$t3 -> 1, 
Completed 15/22

Clock Cycle 4386:
$t3 -> 1, 
Completed 16/22

Clock Cycle 4387:
$t3 -> 1, 
Completed 17/22

Clock Cycle 4388:
$t3 -> 1, 
Completed 18/22

Clock Cycle 4389:
$t3 -> 1, 
Completed 19/22

Clock Cycle 4390:
$t3 -> 1, 
Completed 20/22

Clock Cycle 4391:
$t3 -> 1, 
Completed 21/22

Clock Cycle 4392:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2352 14955948 on Line 1163

Clock Cycle 4393:
$t3 -> 1, 
Started lw 4000 $t3 on Line 1165
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4394:
$t3 -> 1, 
Completed 2/22

Clock Cycle 4395:
$t3 -> 1, 
Completed 3/22

Clock Cycle 4396:
$t3 -> 1, 
Completed 4/22

Clock Cycle 4397:
$t3 -> 1, 
Completed 5/22

Clock Cycle 4398:
$t3 -> 1, 
Completed 6/22

Clock Cycle 4399:
$t3 -> 1, 
Completed 7/22

Clock Cycle 4400:
$t3 -> 1, 
Completed 8/22

Clock Cycle 4401:
$t3 -> 1, 
Completed 9/22

Clock Cycle 4402:
$t3 -> 1, 
Completed 10/22
Memory at 2352 = 14955948

Clock Cycle 4403:
$t3 -> 1, 
Completed 11/22

Clock Cycle 4404:
$t3 -> 1, 
Completed 12/22

Clock Cycle 4405:
$t3 -> 1, 
Completed 13/22

Clock Cycle 4406:
$t3 -> 1, 
Completed 14/22

Clock Cycle 4407:
$t3 -> 1, 
Completed 15/22

Clock Cycle 4408:
$t3 -> 1, 
Completed 16/22

Clock Cycle 4409:
$t3 -> 1, 
Completed 17/22

Clock Cycle 4410:
$t3 -> 1, 
Completed 18/22

Clock Cycle 4411:
$t3 -> 1, 
Completed 19/22

Clock Cycle 4412:
$t3 -> 1, 
Completed 20/22

Clock Cycle 4413:
$t3 -> 1, 
Completed 21/22

Clock Cycle 4414:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 4000 $t3 on Line 1165

Clock Cycle 4415:
add
add$t1,$t3,$t3
$t1 = 0

Clock Cycle 4416:
sw
DRAM Request(Write) Issued for sw 720 0 on Line 1168

Clock Cycle 4417:

Started sw 720 0 on Line 1168
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add
add$t3,$t3,$t4
$t3 = 9409556

Clock Cycle 4418:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 96 9409556 on Line 1170

Clock Cycle 4419:

Completed 3/12
addi
addi$t1,$t4,1760
$t1 = 9411316

Clock Cycle 4420:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 2380 $t0 on Line 1172

Clock Cycle 4421:
$t0 -> 1, 
Completed 5/12
mul
mul$t2,$t2,$t4
$t2 = 0

Clock Cycle 4422:
$t0 -> 1, 
Completed 6/12
slt
slt$t4,$t4,$t2
$t4 = 0

Clock Cycle 4423:
$t0 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 3560 9411316 on Line 1175

Clock Cycle 4424:
$t0 -> 1, 
Completed 8/12
add
add$t1,$t2,$t1
$t1 = 9411316

Clock Cycle 4425:
$t0 -> 1, 
Completed 9/12
add
add$t3,$t3,$t2
$t3 = 9409556

Clock Cycle 4426:
$t0 -> 1, 
Completed 10/12
sw
DRAM Request(Write) Issued for sw 1000 0 on Line 1178

Clock Cycle 4427:
$t0 -> 1, 
Completed 11/12
lw
DRAM Request(Read) Issued for lw 2056 $t2 on Line 1179

Clock Cycle 4428:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 720 0 on Line 1168
sw
DRAM Request(Write) Issued for sw 1860 9409556 on Line 1180

Clock Cycle 4429:
$t0 -> 1, $t2 -> 1, 
Started sw 96 9409556 on Line 1170
Completed 1/2
lw
DRAM Request(Read) Issued for lw 340 $t1 on Line 1181

Clock Cycle 4430:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 96 9409556 on Line 1170

Clock Cycle 4431:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Started sw 1000 0 on Line 1178
Completed 1/2

Clock Cycle 4432:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 1000 0 on Line 1178

Clock Cycle 4433:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Started lw 340 $t1 on Line 1181
Completed 1/2

Clock Cycle 4434:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 340 $t1 on Line 1181

Clock Cycle 4435:
$t0 -> 1, $t2 -> 1, 
Started lw 2380 $t0 on Line 1172
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4436:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 4437:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 4438:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 4439:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 4440:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 4441:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 4442:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 4443:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 4444:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 96 = 9409556

Clock Cycle 4445:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 4446:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 4447:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 4448:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 4449:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 4450:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 4451:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 4452:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 4453:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 4454:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 4455:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 4456:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2380 $t0 on Line 1172

Clock Cycle 4457:
$t2 -> 1, 
Started lw 2056 $t2 on Line 1179
Completed 1/2
mul
mul$t3,$t1,$t0
$t3 = 0

Clock Cycle 4458:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2056 $t2 on Line 1179
add
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 4459:

Started sw 3560 9411316 on Line 1175
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul
mul$t2,$t3,$t0
$t2 = 0

Clock Cycle 4460:

Completed 2/12
sub
sub$t0,$t3,$t3
$t0 = 0

Clock Cycle 4461:

Completed 3/12
sub
sub$t0,$t2,$t1
$t0 = 0

Clock Cycle 4462:

Completed 4/12
add
add$t0,$t0,$t2
$t0 = 0

Clock Cycle 4463:

Completed 5/12
sub
sub$t4,$t0,$t3
$t4 = 0

Clock Cycle 4464:

Completed 6/12
slt
slt$t1,$t1,$t2
$t1 = 0

Clock Cycle 4465:

Completed 7/12
sub
sub$t3,$t4,$t0
$t3 = 0

Clock Cycle 4466:

Completed 8/12
sub
sub$t1,$t1,$t1
$t1 = 0

Clock Cycle 4467:

Completed 9/12
sub
sub$t4,$t4,$t4
$t4 = 0

Clock Cycle 4468:

Completed 10/12
slt
slt$t3,$t3,$t0
$t3 = 0

Clock Cycle 4469:

Completed 11/12
addi
addi$t0,$t4,3868
$t0 = 3868

Clock Cycle 4470:

Completed 12/12
Finished Instruction sw 3560 9411316 on Line 1175
sub
sub$t4,$t4,$t0
$t4 = -3868

Clock Cycle 4471:

Started sw 1860 9409556 on Line 1180
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
slt
slt$t3,$t2,$t3
$t3 = 0

Clock Cycle 4472:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 1900 $t3 on Line 1197

Clock Cycle 4473:
$t3 -> 1, 
Completed 3/22
add
add$t1,$t1,$t0
$t1 = 3868

Clock Cycle 4474:
$t3 -> 1, 
Completed 4/22

Clock Cycle 4475:
$t3 -> 1, 
Completed 5/22

Clock Cycle 4476:
$t3 -> 1, 
Completed 6/22

Clock Cycle 4477:
$t3 -> 1, 
Completed 7/22

Clock Cycle 4478:
$t3 -> 1, 
Completed 8/22

Clock Cycle 4479:
$t3 -> 1, 
Completed 9/22

Clock Cycle 4480:
$t3 -> 1, 
Completed 10/22
Memory at 3560 = 9411316

Clock Cycle 4481:
$t3 -> 1, 
Completed 11/22

Clock Cycle 4482:
$t3 -> 1, 
Completed 12/22

Clock Cycle 4483:
$t3 -> 1, 
Completed 13/22

Clock Cycle 4484:
$t3 -> 1, 
Completed 14/22

Clock Cycle 4485:
$t3 -> 1, 
Completed 15/22

Clock Cycle 4486:
$t3 -> 1, 
Completed 16/22

Clock Cycle 4487:
$t3 -> 1, 
Completed 17/22

Clock Cycle 4488:
$t3 -> 1, 
Completed 18/22

Clock Cycle 4489:
$t3 -> 1, 
Completed 19/22

Clock Cycle 4490:
$t3 -> 1, 
Completed 20/22

Clock Cycle 4491:
$t3 -> 1, 
Completed 21/22

Clock Cycle 4492:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1860 9409556 on Line 1180

Clock Cycle 4493:
$t3 -> 1, 
Started lw 1900 $t3 on Line 1197
Completed 1/2

Clock Cycle 4494:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1900 $t3 on Line 1197

Clock Cycle 4495:
mul
mul$t0,$t3,$t2
$t0 = 0

Clock Cycle 4496:
add
add$t1,$t0,$t0
$t1 = 0

Clock Cycle 4497:
lw
DRAM Request(Read) Issued for lw 3284 $t0 on Line 1201

Clock Cycle 4498:
$t0 -> 1, 
Started lw 3284 $t0 on Line 1201
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4499:
$t0 -> 1, 
Completed 2/22

Clock Cycle 4500:
$t0 -> 1, 
Completed 3/22

Clock Cycle 4501:
$t0 -> 1, 
Completed 4/22

Clock Cycle 4502:
$t0 -> 1, 
Completed 5/22

Clock Cycle 4503:
$t0 -> 1, 
Completed 6/22

Clock Cycle 4504:
$t0 -> 1, 
Completed 7/22

Clock Cycle 4505:
$t0 -> 1, 
Completed 8/22

Clock Cycle 4506:
$t0 -> 1, 
Completed 9/22

Clock Cycle 4507:
$t0 -> 1, 
Completed 10/22
Memory at 1860 = 9409556

Clock Cycle 4508:
$t0 -> 1, 
Completed 11/22

Clock Cycle 4509:
$t0 -> 1, 
Completed 12/22

Clock Cycle 4510:
$t0 -> 1, 
Completed 13/22

Clock Cycle 4511:
$t0 -> 1, 
Completed 14/22

Clock Cycle 4512:
$t0 -> 1, 
Completed 15/22

Clock Cycle 4513:
$t0 -> 1, 
Completed 16/22

Clock Cycle 4514:
$t0 -> 1, 
Completed 17/22

Clock Cycle 4515:
$t0 -> 1, 
Completed 18/22

Clock Cycle 4516:
$t0 -> 1, 
Completed 19/22

Clock Cycle 4517:
$t0 -> 1, 
Completed 20/22

Clock Cycle 4518:
$t0 -> 1, 
Completed 21/22

Clock Cycle 4519:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3284 $t0 on Line 1201

Clock Cycle 4520:
addi
addi$t0,$t0,3908
$t0 = 3908

Clock Cycle 4521:
sub
sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 4522:
slt
slt$t2,$t4,$t1
$t2 = 0

Clock Cycle 4523:
add
add$t4,$t2,$t4
$t4 = 0

Clock Cycle 4524:
lw
DRAM Request(Read) Issued for lw 2464 $t0 on Line 1206

Clock Cycle 4525:
$t0 -> 1, 
Started lw 2464 $t0 on Line 1206
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
add
add$t4,$t2,$t2
$t4 = 0

Clock Cycle 4526:
$t0 -> 1, 
Completed 2/12
mul
mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 4527:
$t0 -> 1, 
Completed 3/12

Clock Cycle 4528:
$t0 -> 1, 
Completed 4/12

Clock Cycle 4529:
$t0 -> 1, 
Completed 5/12

Clock Cycle 4530:
$t0 -> 1, 
Completed 6/12

Clock Cycle 4531:
$t0 -> 1, 
Completed 7/12

Clock Cycle 4532:
$t0 -> 1, 
Completed 8/12

Clock Cycle 4533:
$t0 -> 1, 
Completed 9/12

Clock Cycle 4534:
$t0 -> 1, 
Completed 10/12

Clock Cycle 4535:
$t0 -> 1, 
Completed 11/12

Clock Cycle 4536:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2464 $t0 on Line 1206

Clock Cycle 4537:
sub
sub$t1,$t1,$t0
$t1 = 0

Clock Cycle 4538:
slt
slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 4539:
mul
mul$t0,$t4,$t4
$t0 = 0

Clock Cycle 4540:
slt
slt$t1,$t0,$t2
$t1 = 0

Clock Cycle 4541:
addi
addi$t0,$t0,2840
$t0 = 2840

Clock Cycle 4542:
addi
addi$t4,$t4,2312
$t4 = 2312

Clock Cycle 4543:
sw
DRAM Request(Write) Issued for sw 2868 2312 on Line 1215

Clock Cycle 4544:

Started sw 2868 2312 on Line 1215
Completed 1/2
addi
addi$t4,$t1,872
$t4 = 872

Clock Cycle 4545:

Completed 2/2
Finished Instruction sw 2868 2312 on Line 1215
sub
sub$t2,$t2,$t1
$t2 = 0

Clock Cycle 4546:
sub
sub$t0,$t4,$t1
$t0 = 872

Clock Cycle 4547:
addi
addi$t3,$t0,1404
$t3 = 2276

Clock Cycle 4548:
sub
sub$t1,$t3,$t0
$t1 = 1404

Clock Cycle 4549:
slt
slt$t1,$t0,$t3
$t1 = 1

Clock Cycle 4550:
lw
DRAM Request(Read) Issued for lw 972 $t3 on Line 1222

Clock Cycle 4551:
$t3 -> 1, 
Started lw 972 $t3 on Line 1222
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sub
sub$t4,$t1,$t0
$t4 = -871

Clock Cycle 4552:
$t3 -> 1, 
Completed 2/22
addi
addi$t1,$t1,556
$t1 = 557

Clock Cycle 4553:
$t3 -> 1, 
Completed 3/22
sub
sub$t0,$t4,$t0
$t0 = -1743

Clock Cycle 4554:
$t3 -> 1, 
Completed 4/22

Clock Cycle 4555:
$t3 -> 1, 
Completed 5/22

Clock Cycle 4556:
$t3 -> 1, 
Completed 6/22

Clock Cycle 4557:
$t3 -> 1, 
Completed 7/22

Clock Cycle 4558:
$t3 -> 1, 
Completed 8/22

Clock Cycle 4559:
$t3 -> 1, 
Completed 9/22

Clock Cycle 4560:
$t3 -> 1, 
Completed 10/22
Memory at 2868 = 2312

Clock Cycle 4561:
$t3 -> 1, 
Completed 11/22

Clock Cycle 4562:
$t3 -> 1, 
Completed 12/22

Clock Cycle 4563:
$t3 -> 1, 
Completed 13/22

Clock Cycle 4564:
$t3 -> 1, 
Completed 14/22

Clock Cycle 4565:
$t3 -> 1, 
Completed 15/22

Clock Cycle 4566:
$t3 -> 1, 
Completed 16/22

Clock Cycle 4567:
$t3 -> 1, 
Completed 17/22

Clock Cycle 4568:
$t3 -> 1, 
Completed 18/22

Clock Cycle 4569:
$t3 -> 1, 
Completed 19/22

Clock Cycle 4570:
$t3 -> 1, 
Completed 20/22

Clock Cycle 4571:
$t3 -> 1, 
Completed 21/22

Clock Cycle 4572:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 972 $t3 on Line 1222

Clock Cycle 4573:
add
add$t1,$t1,$t3
$t1 = 557

Clock Cycle 4574:
sub
sub$t3,$t3,$t4
$t3 = 871

Clock Cycle 4575:
sw
DRAM Request(Write) Issued for sw 3464 0 on Line 1228

Clock Cycle 4576:

Started sw 3464 0 on Line 1228
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add
add$t2,$t2,$t4
$t2 = -871

Clock Cycle 4577:

Completed 2/12
mul
mul$t0,$t3,$t3
$t0 = 758641

Clock Cycle 4578:

Completed 3/12
slt
slt$t2,$t4,$t0
$t2 = 1

Clock Cycle 4579:

Completed 4/12
addi
addi$t4,$t3,28
$t4 = 899

Clock Cycle 4580:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 1760 871 on Line 1233

Clock Cycle 4581:

Completed 6/12
mul
mul$t0,$t0,$t3
$t0 = 660776311

Clock Cycle 4582:

Completed 7/12
mul
mul$t3,$t3,$t2
$t3 = 871

Clock Cycle 4583:

Completed 8/12
mul
mul$t3,$t2,$t1
$t3 = 557

Clock Cycle 4584:

Completed 9/12
sw
DRAM Request(Write) Issued for sw 2644 660776311 on Line 1237

Clock Cycle 4585:

Completed 10/12
addi
addi$t1,$t3,944
$t1 = 1501

Clock Cycle 4586:

Completed 11/12
slt
slt$t2,$t3,$t3
$t2 = 0

Clock Cycle 4587:

Completed 12/12
Finished Instruction sw 3464 0 on Line 1228
add
add$t3,$t2,$t1
$t3 = 1501

Clock Cycle 4588:

Started sw 1760 871 on Line 1233
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t1,328
$t2 = 1829

Clock Cycle 4589:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 2564 $t4 on Line 1242

Clock Cycle 4590:
$t4 -> 1, 
Completed 3/22
mul
mul$t2,$t0,$t2
$t2 = 1674062643

Clock Cycle 4591:
$t4 -> 1, 
Completed 4/22

Clock Cycle 4592:
$t4 -> 1, 
Completed 5/22

Clock Cycle 4593:
$t4 -> 1, 
Completed 6/22

Clock Cycle 4594:
$t4 -> 1, 
Completed 7/22

Clock Cycle 4595:
$t4 -> 1, 
Completed 8/22

Clock Cycle 4596:
$t4 -> 1, 
Completed 9/22

Clock Cycle 4597:
$t4 -> 1, 
Completed 10/22

Clock Cycle 4598:
$t4 -> 1, 
Completed 11/22

Clock Cycle 4599:
$t4 -> 1, 
Completed 12/22

Clock Cycle 4600:
$t4 -> 1, 
Completed 13/22

Clock Cycle 4601:
$t4 -> 1, 
Completed 14/22

Clock Cycle 4602:
$t4 -> 1, 
Completed 15/22

Clock Cycle 4603:
$t4 -> 1, 
Completed 16/22

Clock Cycle 4604:
$t4 -> 1, 
Completed 17/22

Clock Cycle 4605:
$t4 -> 1, 
Completed 18/22

Clock Cycle 4606:
$t4 -> 1, 
Completed 19/22

Clock Cycle 4607:
$t4 -> 1, 
Completed 20/22

Clock Cycle 4608:
$t4 -> 1, 
Completed 21/22

Clock Cycle 4609:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1760 871 on Line 1233

Clock Cycle 4610:
$t4 -> 1, 
Started sw 2644 660776311 on Line 1237
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4611:
$t4 -> 1, 
Completed 2/22

Clock Cycle 4612:
$t4 -> 1, 
Completed 3/22

Clock Cycle 4613:
$t4 -> 1, 
Completed 4/22

Clock Cycle 4614:
$t4 -> 1, 
Completed 5/22

Clock Cycle 4615:
$t4 -> 1, 
Completed 6/22

Clock Cycle 4616:
$t4 -> 1, 
Completed 7/22

Clock Cycle 4617:
$t4 -> 1, 
Completed 8/22

Clock Cycle 4618:
$t4 -> 1, 
Completed 9/22

Clock Cycle 4619:
$t4 -> 1, 
Completed 10/22
Memory at 1760 = 871

Clock Cycle 4620:
$t4 -> 1, 
Completed 11/22

Clock Cycle 4621:
$t4 -> 1, 
Completed 12/22

Clock Cycle 4622:
$t4 -> 1, 
Completed 13/22

Clock Cycle 4623:
$t4 -> 1, 
Completed 14/22

Clock Cycle 4624:
$t4 -> 1, 
Completed 15/22

Clock Cycle 4625:
$t4 -> 1, 
Completed 16/22

Clock Cycle 4626:
$t4 -> 1, 
Completed 17/22

Clock Cycle 4627:
$t4 -> 1, 
Completed 18/22

Clock Cycle 4628:
$t4 -> 1, 
Completed 19/22

Clock Cycle 4629:
$t4 -> 1, 
Completed 20/22

Clock Cycle 4630:
$t4 -> 1, 
Completed 21/22

Clock Cycle 4631:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 2644 660776311 on Line 1237

Clock Cycle 4632:
$t4 -> 1, 
Started lw 2564 $t4 on Line 1242
Completed 1/2

Clock Cycle 4633:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2564 $t4 on Line 1242

Clock Cycle 4634:
mul
mul$t0,$t0,$t4
$t0 = 0

Clock Cycle 4635:
lw
DRAM Request(Read) Issued for lw 1088 $t2 on Line 1245

Clock Cycle 4636:
$t2 -> 1, 
Started lw 1088 $t2 on Line 1245
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4637:
$t2 -> 1, 
Completed 2/22

Clock Cycle 4638:
$t2 -> 1, 
Completed 3/22

Clock Cycle 4639:
$t2 -> 1, 
Completed 4/22

Clock Cycle 4640:
$t2 -> 1, 
Completed 5/22

Clock Cycle 4641:
$t2 -> 1, 
Completed 6/22

Clock Cycle 4642:
$t2 -> 1, 
Completed 7/22

Clock Cycle 4643:
$t2 -> 1, 
Completed 8/22

Clock Cycle 4644:
$t2 -> 1, 
Completed 9/22

Clock Cycle 4645:
$t2 -> 1, 
Completed 10/22
Memory at 2644 = 660776311

Clock Cycle 4646:
$t2 -> 1, 
Completed 11/22

Clock Cycle 4647:
$t2 -> 1, 
Completed 12/22

Clock Cycle 4648:
$t2 -> 1, 
Completed 13/22

Clock Cycle 4649:
$t2 -> 1, 
Completed 14/22

Clock Cycle 4650:
$t2 -> 1, 
Completed 15/22

Clock Cycle 4651:
$t2 -> 1, 
Completed 16/22

Clock Cycle 4652:
$t2 -> 1, 
Completed 17/22

Clock Cycle 4653:
$t2 -> 1, 
Completed 18/22

Clock Cycle 4654:
$t2 -> 1, 
Completed 19/22

Clock Cycle 4655:
$t2 -> 1, 
Completed 20/22

Clock Cycle 4656:
$t2 -> 1, 
Completed 21/22

Clock Cycle 4657:
$t2 -> 1, 
Completed 22/22
$t2 = 1
Finished Instruction lw 1088 $t2 on Line 1245

Clock Cycle 4658:
sw
DRAM Request(Write) Issued for sw 3188 1 on Line 1246

Clock Cycle 4659:

Started sw 3188 1 on Line 1246
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul
mul$t3,$t2,$t1
$t3 = 1501

Clock Cycle 4660:

Completed 2/12
mul
mul$t2,$t0,$t2
$t2 = 0

Clock Cycle 4661:

Completed 3/12
slt
slt$t1,$t4,$t1
$t1 = 1

Clock Cycle 4662:

Completed 4/12
slt
slt$t3,$t4,$t1
$t3 = 1

Clock Cycle 4663:

Completed 5/12
add
add$t1,$t1,$t2
$t1 = 1

Clock Cycle 4664:

Completed 6/12
sw
DRAM Request(Write) Issued for sw 3544 0 on Line 1252

Clock Cycle 4665:

Completed 7/12
lw
DRAM Request(Read) Issued for lw 2104 $t0 on Line 1253

Clock Cycle 4666:
$t0 -> 1, 
Completed 8/12
slt
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 4667:
$t0 -> 1, 
Completed 9/12

Clock Cycle 4668:
$t0 -> 1, 
Completed 10/12

Clock Cycle 4669:
$t0 -> 1, 
Completed 11/12

Clock Cycle 4670:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3188 1 on Line 1246

Clock Cycle 4671:
$t0 -> 1, 
Started sw 3544 0 on Line 1252
Completed 1/2

Clock Cycle 4672:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 3544 0 on Line 1252

Clock Cycle 4673:
$t0 -> 1, 
Started lw 2104 $t0 on Line 1253
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4674:
$t0 -> 1, 
Completed 2/22

Clock Cycle 4675:
$t0 -> 1, 
Completed 3/22

Clock Cycle 4676:
$t0 -> 1, 
Completed 4/22

Clock Cycle 4677:
$t0 -> 1, 
Completed 5/22

Clock Cycle 4678:
$t0 -> 1, 
Completed 6/22

Clock Cycle 4679:
$t0 -> 1, 
Completed 7/22

Clock Cycle 4680:
$t0 -> 1, 
Completed 8/22

Clock Cycle 4681:
$t0 -> 1, 
Completed 9/22

Clock Cycle 4682:
$t0 -> 1, 
Completed 10/22
Memory at 3188 = 1

Clock Cycle 4683:
$t0 -> 1, 
Completed 11/22

Clock Cycle 4684:
$t0 -> 1, 
Completed 12/22

Clock Cycle 4685:
$t0 -> 1, 
Completed 13/22

Clock Cycle 4686:
$t0 -> 1, 
Completed 14/22

Clock Cycle 4687:
$t0 -> 1, 
Completed 15/22

Clock Cycle 4688:
$t0 -> 1, 
Completed 16/22

Clock Cycle 4689:
$t0 -> 1, 
Completed 17/22

Clock Cycle 4690:
$t0 -> 1, 
Completed 18/22

Clock Cycle 4691:
$t0 -> 1, 
Completed 19/22

Clock Cycle 4692:
$t0 -> 1, 
Completed 20/22

Clock Cycle 4693:
$t0 -> 1, 
Completed 21/22

Clock Cycle 4694:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2104 $t0 on Line 1253

Clock Cycle 4695:
sub
sub$t0,$t2,$t0
$t0 = 0

Clock Cycle 4696:
sw
DRAM Request(Write) Issued for sw 1732 1 on Line 1256

Clock Cycle 4697:

Started sw 1732 1 on Line 1256
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t4,$t2,1616
$t4 = 1616

Clock Cycle 4698:

Completed 2/12
addi
addi$t0,$t3,620
$t0 = 620

Clock Cycle 4699:

Completed 3/12
add
add$t3,$t3,$t4
$t3 = 1616

Clock Cycle 4700:

Completed 4/12
add
add$t4,$t1,$t3
$t4 = 1617

Clock Cycle 4701:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 2160 $t2 on Line 1261

Clock Cycle 4702:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4703:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4704:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4705:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4706:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4707:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4708:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 1732 1 on Line 1256

Clock Cycle 4709:
$t2 -> 1, 
Started lw 2160 $t2 on Line 1261
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4710:
$t2 -> 1, 
Completed 2/22

Clock Cycle 4711:
$t2 -> 1, 
Completed 3/22

Clock Cycle 4712:
$t2 -> 1, 
Completed 4/22

Clock Cycle 4713:
$t2 -> 1, 
Completed 5/22

Clock Cycle 4714:
$t2 -> 1, 
Completed 6/22

Clock Cycle 4715:
$t2 -> 1, 
Completed 7/22

Clock Cycle 4716:
$t2 -> 1, 
Completed 8/22

Clock Cycle 4717:
$t2 -> 1, 
Completed 9/22

Clock Cycle 4718:
$t2 -> 1, 
Completed 10/22
Memory at 1732 = 1

Clock Cycle 4719:
$t2 -> 1, 
Completed 11/22

Clock Cycle 4720:
$t2 -> 1, 
Completed 12/22

Clock Cycle 4721:
$t2 -> 1, 
Completed 13/22

Clock Cycle 4722:
$t2 -> 1, 
Completed 14/22

Clock Cycle 4723:
$t2 -> 1, 
Completed 15/22

Clock Cycle 4724:
$t2 -> 1, 
Completed 16/22

Clock Cycle 4725:
$t2 -> 1, 
Completed 17/22

Clock Cycle 4726:
$t2 -> 1, 
Completed 18/22

Clock Cycle 4727:
$t2 -> 1, 
Completed 19/22

Clock Cycle 4728:
$t2 -> 1, 
Completed 20/22

Clock Cycle 4729:
$t2 -> 1, 
Completed 21/22

Clock Cycle 4730:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2160 $t2 on Line 1261

Clock Cycle 4731:
sub
sub$t1,$t0,$t2
$t1 = 620

Clock Cycle 4732:
addi
addi$t2,$t0,3572
$t2 = 4192

Clock Cycle 4733:
add
add$t0,$t4,$t3
$t0 = 3233

Clock Cycle 4734:
addi
addi$t2,$t3,388
$t2 = 2004

Clock Cycle 4735:
mul
mul$t0,$t3,$t4
$t0 = 2613072

Clock Cycle 4736:
add
add$t2,$t3,$t2
$t2 = 3620

Clock Cycle 4737:
slt
slt$t1,$t1,$t3
$t1 = 1

Clock Cycle 4738:
add
add$t1,$t4,$t1
$t1 = 1618

Clock Cycle 4739:
addi
addi$t3,$t3,2268
$t3 = 3884

Clock Cycle 4740:
lw
DRAM Request(Read) Issued for lw 1560 $t4 on Line 1271

Clock Cycle 4741:
$t4 -> 1, 
Started lw 1560 $t4 on Line 1271
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4742:
$t4 -> 1, 
Completed 2/12

Clock Cycle 4743:
$t4 -> 1, 
Completed 3/12

Clock Cycle 4744:
$t4 -> 1, 
Completed 4/12

Clock Cycle 4745:
$t4 -> 1, 
Completed 5/12

Clock Cycle 4746:
$t4 -> 1, 
Completed 6/12

Clock Cycle 4747:
$t4 -> 1, 
Completed 7/12

Clock Cycle 4748:
$t4 -> 1, 
Completed 8/12

Clock Cycle 4749:
$t4 -> 1, 
Completed 9/12

Clock Cycle 4750:
$t4 -> 1, 
Completed 10/12

Clock Cycle 4751:
$t4 -> 1, 
Completed 11/12

Clock Cycle 4752:
$t4 -> 1, 
Completed 12/12
$t4 = -15184
Finished Instruction lw 1560 $t4 on Line 1271

Clock Cycle 4753:
slt
slt$t3,$t0,$t4
$t3 = 0

Clock Cycle 4754:
add
add$t3,$t0,$t4
$t3 = 2597888

Clock Cycle 4755:
sw
DRAM Request(Write) Issued for sw 1020 3620 on Line 1274

Clock Cycle 4756:

Started sw 1020 3620 on Line 1274
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t1,$t4,$t2
$t1 = 1

Clock Cycle 4757:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 840 $t2 on Line 1276

Clock Cycle 4758:
$t2 -> 1, 
Completed 3/12

Clock Cycle 4759:
$t2 -> 1, 
Completed 4/12

Clock Cycle 4760:
$t2 -> 1, 
Completed 5/12

Clock Cycle 4761:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4762:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4763:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4764:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4765:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4766:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4767:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 1020 3620 on Line 1274

Clock Cycle 4768:
$t2 -> 1, 
Started lw 840 $t2 on Line 1276
Completed 1/2

Clock Cycle 4769:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 840 $t2 on Line 1276

Clock Cycle 4770:
mul
mul$t3,$t4,$t2
$t3 = 0

Clock Cycle 4771:
add
add$t0,$t1,$t1
$t0 = 2

Clock Cycle 4772:
addi
addi$t4,$t2,3976
$t4 = 3976

Clock Cycle 4773:
sub
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 4774:
addi
addi$t4,$t1,2032
$t4 = 2033

Clock Cycle 4775:
mul
mul$t0,$t3,$t2
$t0 = 0

Clock Cycle 4776:
slt
slt$t4,$t2,$t0
$t4 = 0

Clock Cycle 4777:
lw
DRAM Request(Read) Issued for lw 1260 $t0 on Line 1284

Clock Cycle 4778:
$t0 -> 1, 
Started lw 1260 $t0 on Line 1284
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
mul
mul$t2,$t1,$t1
$t2 = 1

Clock Cycle 4779:
$t0 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 3740 1 on Line 1286

Clock Cycle 4780:
$t0 -> 1, 
Completed 3/22

Clock Cycle 4781:
$t0 -> 1, 
Completed 4/22

Clock Cycle 4782:
$t0 -> 1, 
Completed 5/22

Clock Cycle 4783:
$t0 -> 1, 
Completed 6/22

Clock Cycle 4784:
$t0 -> 1, 
Completed 7/22

Clock Cycle 4785:
$t0 -> 1, 
Completed 8/22

Clock Cycle 4786:
$t0 -> 1, 
Completed 9/22

Clock Cycle 4787:
$t0 -> 1, 
Completed 10/22
Memory at 1020 = 3620

Clock Cycle 4788:
$t0 -> 1, 
Completed 11/22

Clock Cycle 4789:
$t0 -> 1, 
Completed 12/22

Clock Cycle 4790:
$t0 -> 1, 
Completed 13/22

Clock Cycle 4791:
$t0 -> 1, 
Completed 14/22

Clock Cycle 4792:
$t0 -> 1, 
Completed 15/22

Clock Cycle 4793:
$t0 -> 1, 
Completed 16/22

Clock Cycle 4794:
$t0 -> 1, 
Completed 17/22

Clock Cycle 4795:
$t0 -> 1, 
Completed 18/22

Clock Cycle 4796:
$t0 -> 1, 
Completed 19/22

Clock Cycle 4797:
$t0 -> 1, 
Completed 20/22

Clock Cycle 4798:
$t0 -> 1, 
Completed 21/22

Clock Cycle 4799:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1260 $t0 on Line 1284

Clock Cycle 4800:

Started sw 3740 1 on Line 1286
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul
mul$t1,$t0,$t4
$t1 = 0

Clock Cycle 4801:

Completed 2/12
slt
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 4802:

Completed 3/12
add
add$t3,$t0,$t3
$t3 = 0

Clock Cycle 4803:

Completed 4/12
addi
addi$t2,$t0,2500
$t2 = 2500

Clock Cycle 4804:

Completed 5/12
slt
slt$t0,$t0,$t2
$t0 = 1

Clock Cycle 4805:

Completed 6/12
sw
DRAM Request(Write) Issued for sw 1984 0 on Line 1292

Clock Cycle 4806:

Completed 7/12
addi
addi$t3,$t2,1248
$t3 = 3748

Clock Cycle 4807:

Completed 8/12
slt
slt$t4,$t4,$t3
$t4 = 1

Clock Cycle 4808:

Completed 9/12
slt
slt$t1,$t4,$t1
$t1 = 0

Clock Cycle 4809:

Completed 10/12
add
add$t2,$t1,$t1
$t2 = 0

Clock Cycle 4810:

Completed 11/12
sw
DRAM Request(Write) Issued for sw 1020 1 on Line 1297

Clock Cycle 4811:

Completed 12/12
Finished Instruction sw 3740 1 on Line 1286
lw
DRAM Request(Read) Issued for lw 236 $t1 on Line 1298

Clock Cycle 4812:
$t1 -> 1, 
Started sw 1984 0 on Line 1292
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4813:
$t1 -> 1, 
Completed 2/22

Clock Cycle 4814:
$t1 -> 1, 
Completed 3/22

Clock Cycle 4815:
$t1 -> 1, 
Completed 4/22

Clock Cycle 4816:
$t1 -> 1, 
Completed 5/22

Clock Cycle 4817:
$t1 -> 1, 
Completed 6/22

Clock Cycle 4818:
$t1 -> 1, 
Completed 7/22

Clock Cycle 4819:
$t1 -> 1, 
Completed 8/22

Clock Cycle 4820:
$t1 -> 1, 
Completed 9/22

Clock Cycle 4821:
$t1 -> 1, 
Completed 10/22
Memory at 3740 = 1

Clock Cycle 4822:
$t1 -> 1, 
Completed 11/22

Clock Cycle 4823:
$t1 -> 1, 
Completed 12/22

Clock Cycle 4824:
$t1 -> 1, 
Completed 13/22

Clock Cycle 4825:
$t1 -> 1, 
Completed 14/22

Clock Cycle 4826:
$t1 -> 1, 
Completed 15/22

Clock Cycle 4827:
$t1 -> 1, 
Completed 16/22

Clock Cycle 4828:
$t1 -> 1, 
Completed 17/22

Clock Cycle 4829:
$t1 -> 1, 
Completed 18/22

Clock Cycle 4830:
$t1 -> 1, 
Completed 19/22

Clock Cycle 4831:
$t1 -> 1, 
Completed 20/22

Clock Cycle 4832:
$t1 -> 1, 
Completed 21/22

Clock Cycle 4833:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 1984 0 on Line 1292

Clock Cycle 4834:
$t1 -> 1, 
Started sw 1020 1 on Line 1297
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4835:
$t1 -> 1, 
Completed 2/22

Clock Cycle 4836:
$t1 -> 1, 
Completed 3/22

Clock Cycle 4837:
$t1 -> 1, 
Completed 4/22

Clock Cycle 4838:
$t1 -> 1, 
Completed 5/22

Clock Cycle 4839:
$t1 -> 1, 
Completed 6/22

Clock Cycle 4840:
$t1 -> 1, 
Completed 7/22

Clock Cycle 4841:
$t1 -> 1, 
Completed 8/22

Clock Cycle 4842:
$t1 -> 1, 
Completed 9/22

Clock Cycle 4843:
$t1 -> 1, 
Completed 10/22

Clock Cycle 4844:
$t1 -> 1, 
Completed 11/22

Clock Cycle 4845:
$t1 -> 1, 
Completed 12/22

Clock Cycle 4846:
$t1 -> 1, 
Completed 13/22

Clock Cycle 4847:
$t1 -> 1, 
Completed 14/22

Clock Cycle 4848:
$t1 -> 1, 
Completed 15/22

Clock Cycle 4849:
$t1 -> 1, 
Completed 16/22

Clock Cycle 4850:
$t1 -> 1, 
Completed 17/22

Clock Cycle 4851:
$t1 -> 1, 
Completed 18/22

Clock Cycle 4852:
$t1 -> 1, 
Completed 19/22

Clock Cycle 4853:
$t1 -> 1, 
Completed 20/22

Clock Cycle 4854:
$t1 -> 1, 
Completed 21/22

Clock Cycle 4855:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 1020 1 on Line 1297

Clock Cycle 4856:
$t1 -> 1, 
Started lw 236 $t1 on Line 1298
Completed 1/2

Clock Cycle 4857:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 236 $t1 on Line 1298

Clock Cycle 4858:
slt
slt$t2,$t1,$t2
$t2 = 0

Clock Cycle 4859:
add
add$t1,$t0,$t0
$t1 = 2

Clock Cycle 4860:
sub
sub$t2,$t0,$t2
$t2 = 1

Clock Cycle 4861:
lw
DRAM Request(Read) Issued for lw 1444 $t1 on Line 1302

Clock Cycle 4862:
$t1 -> 1, 
Started lw 1444 $t1 on Line 1302
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4863:
$t1 -> 1, 
Completed 2/22

Clock Cycle 4864:
$t1 -> 1, 
Completed 3/22

Clock Cycle 4865:
$t1 -> 1, 
Completed 4/22

Clock Cycle 4866:
$t1 -> 1, 
Completed 5/22

Clock Cycle 4867:
$t1 -> 1, 
Completed 6/22

Clock Cycle 4868:
$t1 -> 1, 
Completed 7/22

Clock Cycle 4869:
$t1 -> 1, 
Completed 8/22

Clock Cycle 4870:
$t1 -> 1, 
Completed 9/22

Clock Cycle 4871:
$t1 -> 1, 
Completed 10/22
Memory at 1020 = 1

Clock Cycle 4872:
$t1 -> 1, 
Completed 11/22

Clock Cycle 4873:
$t1 -> 1, 
Completed 12/22

Clock Cycle 4874:
$t1 -> 1, 
Completed 13/22

Clock Cycle 4875:
$t1 -> 1, 
Completed 14/22

Clock Cycle 4876:
$t1 -> 1, 
Completed 15/22

Clock Cycle 4877:
$t1 -> 1, 
Completed 16/22

Clock Cycle 4878:
$t1 -> 1, 
Completed 17/22

Clock Cycle 4879:
$t1 -> 1, 
Completed 18/22

Clock Cycle 4880:
$t1 -> 1, 
Completed 19/22

Clock Cycle 4881:
$t1 -> 1, 
Completed 20/22

Clock Cycle 4882:
$t1 -> 1, 
Completed 21/22

Clock Cycle 4883:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1444 $t1 on Line 1302

Clock Cycle 4884:
addi
addi$t2,$t1,2104
$t2 = 2104

Clock Cycle 4885:
mul
mul$t0,$t2,$t4
$t0 = 2104

Clock Cycle 4886:
slt
slt$t4,$t0,$t4
$t4 = 0

Clock Cycle 4887:
sub
sub$t2,$t4,$t2
$t2 = -2104

Clock Cycle 4888:
slt
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 4889:
mul
mul$t0,$t3,$t3
$t0 = 14047504

Clock Cycle 4890:
addi
addi$t4,$t2,1172
$t4 = -932

Clock Cycle 4891:
lw
DRAM Request(Read) Issued for lw 2580 $t2 on Line 1310

Clock Cycle 4892:
$t2 -> 1, 
Started lw 2580 $t2 on Line 1310
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub
sub$t4,$t3,$t1
$t4 = 3748

Clock Cycle 4893:
$t2 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 904 14047504 on Line 1312

Clock Cycle 4894:
$t2 -> 1, 
Completed 3/12
addi
addi$t4,$t3,232
$t4 = 3980

Clock Cycle 4895:
$t2 -> 1, 
Completed 4/12

Clock Cycle 4896:
$t2 -> 1, 
Completed 5/12

Clock Cycle 4897:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4898:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4899:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4900:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4901:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4902:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4903:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 2580 $t2 on Line 1310

Clock Cycle 4904:

Started sw 904 14047504 on Line 1312
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t0,$t4,$t2
$t0 = 0

Clock Cycle 4905:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2264 3980 on Line 1315

Clock Cycle 4906:

Completed 3/12
mul
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 4907:

Completed 4/12
mul
mul$t0,$t4,$t0
$t0 = 0

Clock Cycle 4908:

Completed 5/12
sub
sub$t2,$t1,$t0
$t2 = 0

Clock Cycle 4909:

Completed 6/12
sw
DRAM Request(Write) Issued for sw 3080 0 on Line 1319

Clock Cycle 4910:

Completed 7/12
lw
DRAM Request(Read) Issued for lw 416 $t0 on Line 1320

Clock Cycle 4911:
$t0 -> 1, 
Completed 8/12

Clock Cycle 4912:
$t0 -> 1, 
Completed 9/12

Clock Cycle 4913:
$t0 -> 1, 
Completed 10/12

Clock Cycle 4914:
$t0 -> 1, 
Completed 11/12

Clock Cycle 4915:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 904 14047504 on Line 1312

Clock Cycle 4916:
$t0 -> 1, 
Started lw 416 $t0 on Line 1320
Completed 1/2

Clock Cycle 4917:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 416 $t0 on Line 1320

Clock Cycle 4918:

Started sw 2264 3980 on Line 1315
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add
add$t4,$t0,$t0
$t4 = 0

Clock Cycle 4919:

Completed 2/22
addi
addi$t2,$t4,1356
$t2 = 1356

Clock Cycle 4920:

Completed 3/22
addi
addi$t4,$t4,1756
$t4 = 1756

Clock Cycle 4921:

Completed 4/22
slt
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 4922:

Completed 5/22
lw
DRAM Request(Read) Issued for lw 1856 $t1 on Line 1325

Clock Cycle 4923:
$t1 -> 1, 
Completed 6/22

Clock Cycle 4924:
$t1 -> 1, 
Completed 7/22

Clock Cycle 4925:
$t1 -> 1, 
Completed 8/22

Clock Cycle 4926:
$t1 -> 1, 
Completed 9/22

Clock Cycle 4927:
$t1 -> 1, 
Completed 10/22
Memory at 904 = 14047504

Clock Cycle 4928:
$t1 -> 1, 
Completed 11/22

Clock Cycle 4929:
$t1 -> 1, 
Completed 12/22

Clock Cycle 4930:
$t1 -> 1, 
Completed 13/22

Clock Cycle 4931:
$t1 -> 1, 
Completed 14/22

Clock Cycle 4932:
$t1 -> 1, 
Completed 15/22

Clock Cycle 4933:
$t1 -> 1, 
Completed 16/22

Clock Cycle 4934:
$t1 -> 1, 
Completed 17/22

Clock Cycle 4935:
$t1 -> 1, 
Completed 18/22

Clock Cycle 4936:
$t1 -> 1, 
Completed 19/22

Clock Cycle 4937:
$t1 -> 1, 
Completed 20/22

Clock Cycle 4938:
$t1 -> 1, 
Completed 21/22

Clock Cycle 4939:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2264 3980 on Line 1315

Clock Cycle 4940:
$t1 -> 1, 
Started sw 3080 0 on Line 1319
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4941:
$t1 -> 1, 
Completed 2/22

Clock Cycle 4942:
$t1 -> 1, 
Completed 3/22

Clock Cycle 4943:
$t1 -> 1, 
Completed 4/22

Clock Cycle 4944:
$t1 -> 1, 
Completed 5/22

Clock Cycle 4945:
$t1 -> 1, 
Completed 6/22

Clock Cycle 4946:
$t1 -> 1, 
Completed 7/22

Clock Cycle 4947:
$t1 -> 1, 
Completed 8/22

Clock Cycle 4948:
$t1 -> 1, 
Completed 9/22

Clock Cycle 4949:
$t1 -> 1, 
Completed 10/22
Memory at 2264 = 3980

Clock Cycle 4950:
$t1 -> 1, 
Completed 11/22

Clock Cycle 4951:
$t1 -> 1, 
Completed 12/22

Clock Cycle 4952:
$t1 -> 1, 
Completed 13/22

Clock Cycle 4953:
$t1 -> 1, 
Completed 14/22

Clock Cycle 4954:
$t1 -> 1, 
Completed 15/22

Clock Cycle 4955:
$t1 -> 1, 
Completed 16/22

Clock Cycle 4956:
$t1 -> 1, 
Completed 17/22

Clock Cycle 4957:
$t1 -> 1, 
Completed 18/22

Clock Cycle 4958:
$t1 -> 1, 
Completed 19/22

Clock Cycle 4959:
$t1 -> 1, 
Completed 20/22

Clock Cycle 4960:
$t1 -> 1, 
Completed 21/22

Clock Cycle 4961:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3080 0 on Line 1319

Clock Cycle 4962:
$t1 -> 1, 
Started lw 1856 $t1 on Line 1325
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4963:
$t1 -> 1, 
Completed 2/22

Clock Cycle 4964:
$t1 -> 1, 
Completed 3/22

Clock Cycle 4965:
$t1 -> 1, 
Completed 4/22

Clock Cycle 4966:
$t1 -> 1, 
Completed 5/22

Clock Cycle 4967:
$t1 -> 1, 
Completed 6/22

Clock Cycle 4968:
$t1 -> 1, 
Completed 7/22

Clock Cycle 4969:
$t1 -> 1, 
Completed 8/22

Clock Cycle 4970:
$t1 -> 1, 
Completed 9/22

Clock Cycle 4971:
$t1 -> 1, 
Completed 10/22

Clock Cycle 4972:
$t1 -> 1, 
Completed 11/22

Clock Cycle 4973:
$t1 -> 1, 
Completed 12/22

Clock Cycle 4974:
$t1 -> 1, 
Completed 13/22

Clock Cycle 4975:
$t1 -> 1, 
Completed 14/22

Clock Cycle 4976:
$t1 -> 1, 
Completed 15/22

Clock Cycle 4977:
$t1 -> 1, 
Completed 16/22

Clock Cycle 4978:
$t1 -> 1, 
Completed 17/22

Clock Cycle 4979:
$t1 -> 1, 
Completed 18/22

Clock Cycle 4980:
$t1 -> 1, 
Completed 19/22

Clock Cycle 4981:
$t1 -> 1, 
Completed 20/22

Clock Cycle 4982:
$t1 -> 1, 
Completed 21/22

Clock Cycle 4983:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1856 $t1 on Line 1325

Clock Cycle 4984:
lw
DRAM Request(Read) Issued for lw 2604 $t1 on Line 1326

Clock Cycle 4985:
$t1 -> 1, 
Started lw 2604 $t1 on Line 1326
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t3,$t4,76
$t3 = 1832

Clock Cycle 4986:
$t1 -> 1, 
Completed 2/12
addi
addi$t4,$t0,3112
$t4 = 3112

Clock Cycle 4987:
$t1 -> 1, 
Completed 3/12

Clock Cycle 4988:
$t1 -> 1, 
Completed 4/12

Clock Cycle 4989:
$t1 -> 1, 
Completed 5/12

Clock Cycle 4990:
$t1 -> 1, 
Completed 6/12

Clock Cycle 4991:
$t1 -> 1, 
Completed 7/12

Clock Cycle 4992:
$t1 -> 1, 
Completed 8/12

Clock Cycle 4993:
$t1 -> 1, 
Completed 9/12

Clock Cycle 4994:
$t1 -> 1, 
Completed 10/12

Clock Cycle 4995:
$t1 -> 1, 
Completed 11/12

Clock Cycle 4996:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2604 $t1 on Line 1326

Clock Cycle 4997:
add
add$t3,$t4,$t1
$t3 = 3112

Clock Cycle 4998:
slt
slt$t4,$t0,$t4
$t4 = 1

Clock Cycle 4999:
addi
addi$t2,$t3,2364
$t2 = 5476

Clock Cycle 5000:
slt
slt$t3,$t3,$t3
$t3 = 0

Clock Cycle 5001:
slt
slt$t1,$t0,$t1
$t1 = 0

Clock Cycle 5002:
slt
slt$t2,$t2,$t0
$t2 = 0

Clock Cycle 5003:
slt
slt$t2,$t1,$t1
$t2 = 0

Clock Cycle 5004:
add
add$t2,$t1,$t0
$t2 = 0

Clock Cycle 5005:
sub
sub$t4,$t1,$t0
$t4 = 0

Clock Cycle 5006:
slt
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 5007:
slt
slt$t3,$t2,$t0
$t3 = 0

Clock Cycle 5008:
add
add$t4,$t3,$t1
$t4 = 0

Clock Cycle 5009:
lw
DRAM Request(Read) Issued for lw 1892 $t2 on Line 1341

Clock Cycle 5010:
$t2 -> 1, 
Started lw 1892 $t2 on Line 1341
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5011:
$t2 -> 1, 
Completed 2/12

Clock Cycle 5012:
$t2 -> 1, 
Completed 3/12

Clock Cycle 5013:
$t2 -> 1, 
Completed 4/12

Clock Cycle 5014:
$t2 -> 1, 
Completed 5/12

Clock Cycle 5015:
$t2 -> 1, 
Completed 6/12

Clock Cycle 5016:
$t2 -> 1, 
Completed 7/12

Clock Cycle 5017:
$t2 -> 1, 
Completed 8/12

Clock Cycle 5018:
$t2 -> 1, 
Completed 9/12

Clock Cycle 5019:
$t2 -> 1, 
Completed 10/12

Clock Cycle 5020:
$t2 -> 1, 
Completed 11/12

Clock Cycle 5021:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1892 $t2 on Line 1341

Clock Cycle 5022:
slt
slt$t4,$t2,$t4
$t4 = 0

Clock Cycle 5023:
sw
DRAM Request(Write) Issued for sw 220 0 on Line 1343

Clock Cycle 5024:

Started sw 220 0 on Line 1343
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
mul
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 5025:

Completed 2/12
addi
addi$t1,$t2,72
$t1 = 72

Clock Cycle 5026:

Completed 3/12
sub
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 5027:

Completed 4/12
addi
addi$t1,$t4,3928
$t1 = 3928

Clock Cycle 5028:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 2656 $t1 on Line 1348

Clock Cycle 5029:
$t1 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 3112 $t3 on Line 1349

Clock Cycle 5030:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 5031:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 5032:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 5033:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 5034:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 5035:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 220 0 on Line 1343

Clock Cycle 5036:
$t1 -> 1, $t3 -> 1, 
Started lw 2656 $t1 on Line 1348
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5037:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 5038:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 5039:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 5040:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 5041:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 5042:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 5043:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 5044:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 5045:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 5046:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 5047:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 5048:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 5049:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 5050:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 5051:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 5052:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 5053:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 5054:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 5055:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 5056:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 5057:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2656 $t1 on Line 1348

Clock Cycle 5058:
$t3 -> 1, 
Started lw 3112 $t3 on Line 1349
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
add
add$t4,$t1,$t4
$t4 = 0

Clock Cycle 5059:
$t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3184 0 on Line 1351

Clock Cycle 5060:
$t3 -> 1, 
Completed 3/12

Clock Cycle 5061:
$t3 -> 1, 
Completed 4/12

Clock Cycle 5062:
$t3 -> 1, 
Completed 5/12

Clock Cycle 5063:
$t3 -> 1, 
Completed 6/12

Clock Cycle 5064:
$t3 -> 1, 
Completed 7/12

Clock Cycle 5065:
$t3 -> 1, 
Completed 8/12

Clock Cycle 5066:
$t3 -> 1, 
Completed 9/12

Clock Cycle 5067:
$t3 -> 1, 
Completed 10/12

Clock Cycle 5068:
$t3 -> 1, 
Completed 11/12

Clock Cycle 5069:
$t3 -> 1, 
Completed 12/12
$t3 = 2612
Finished Instruction lw 3112 $t3 on Line 1349

Clock Cycle 5070:

Started sw 3184 0 on Line 1351
Completed 1/2
sub
sub$t0,$t0,$t3
$t0 = -2612

Clock Cycle 5071:

Completed 2/2
Finished Instruction sw 3184 0 on Line 1351
addi
addi$t3,$t2,3564
$t3 = 3564

Clock Cycle 5072:
sw
DRAM Request(Write) Issued for sw 16 3564 on Line 1354

Clock Cycle 5073:

Started sw 16 3564 on Line 1354
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul
mul$t1,$t4,$t0
$t1 = 0

Clock Cycle 5074:

Completed 2/22
add
add$t3,$t3,$t2
$t3 = 3564

Clock Cycle 5075:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 1452 3564 on Line 1357

Clock Cycle 5076:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 2332 0 on Line 1358

Clock Cycle 5077:

Completed 5/22
addi
addi$t0,$t0,1828
$t0 = -784

Clock Cycle 5078:

Completed 6/22
lw
DRAM Request(Read) Issued for lw 3072 $t3 on Line 1360

Clock Cycle 5079:
$t3 -> 1, 
Completed 7/22
slt
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 5080:
$t3 -> 1, 
Completed 8/22
add
add$t0,$t0,$t0
$t0 = -1568

Clock Cycle 5081:
$t3 -> 1, 
Completed 9/22

Clock Cycle 5082:
$t3 -> 1, 
Completed 10/22

Clock Cycle 5083:
$t3 -> 1, 
Completed 11/22

Clock Cycle 5084:
$t3 -> 1, 
Completed 12/22

Clock Cycle 5085:
$t3 -> 1, 
Completed 13/22

Clock Cycle 5086:
$t3 -> 1, 
Completed 14/22

Clock Cycle 5087:
$t3 -> 1, 
Completed 15/22

Clock Cycle 5088:
$t3 -> 1, 
Completed 16/22

Clock Cycle 5089:
$t3 -> 1, 
Completed 17/22

Clock Cycle 5090:
$t3 -> 1, 
Completed 18/22

Clock Cycle 5091:
$t3 -> 1, 
Completed 19/22

Clock Cycle 5092:
$t3 -> 1, 
Completed 20/22

Clock Cycle 5093:
$t3 -> 1, 
Completed 21/22

Clock Cycle 5094:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 16 3564 on Line 1354

Clock Cycle 5095:
$t3 -> 1, 
Started sw 1452 3564 on Line 1357
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5096:
$t3 -> 1, 
Completed 2/22

Clock Cycle 5097:
$t3 -> 1, 
Completed 3/22

Clock Cycle 5098:
$t3 -> 1, 
Completed 4/22

Clock Cycle 5099:
$t3 -> 1, 
Completed 5/22

Clock Cycle 5100:
$t3 -> 1, 
Completed 6/22

Clock Cycle 5101:
$t3 -> 1, 
Completed 7/22

Clock Cycle 5102:
$t3 -> 1, 
Completed 8/22

Clock Cycle 5103:
$t3 -> 1, 
Completed 9/22

Clock Cycle 5104:
$t3 -> 1, 
Completed 10/22
Memory at 16 = 3564

Clock Cycle 5105:
$t3 -> 1, 
Completed 11/22

Clock Cycle 5106:
$t3 -> 1, 
Completed 12/22

Clock Cycle 5107:
$t3 -> 1, 
Completed 13/22

Clock Cycle 5108:
$t3 -> 1, 
Completed 14/22

Clock Cycle 5109:
$t3 -> 1, 
Completed 15/22

Clock Cycle 5110:
$t3 -> 1, 
Completed 16/22

Clock Cycle 5111:
$t3 -> 1, 
Completed 17/22

Clock Cycle 5112:
$t3 -> 1, 
Completed 18/22

Clock Cycle 5113:
$t3 -> 1, 
Completed 19/22

Clock Cycle 5114:
$t3 -> 1, 
Completed 20/22

Clock Cycle 5115:
$t3 -> 1, 
Completed 21/22

Clock Cycle 5116:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1452 3564 on Line 1357

Clock Cycle 5117:
$t3 -> 1, 
Started sw 2332 0 on Line 1358
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5118:
$t3 -> 1, 
Completed 2/22

Clock Cycle 5119:
$t3 -> 1, 
Completed 3/22

Clock Cycle 5120:
$t3 -> 1, 
Completed 4/22

Clock Cycle 5121:
$t3 -> 1, 
Completed 5/22

Clock Cycle 5122:
$t3 -> 1, 
Completed 6/22

Clock Cycle 5123:
$t3 -> 1, 
Completed 7/22

Clock Cycle 5124:
$t3 -> 1, 
Completed 8/22

Clock Cycle 5125:
$t3 -> 1, 
Completed 9/22

Clock Cycle 5126:
$t3 -> 1, 
Completed 10/22
Memory at 1452 = 3564

Clock Cycle 5127:
$t3 -> 1, 
Completed 11/22

Clock Cycle 5128:
$t3 -> 1, 
Completed 12/22

Clock Cycle 5129:
$t3 -> 1, 
Completed 13/22

Clock Cycle 5130:
$t3 -> 1, 
Completed 14/22

Clock Cycle 5131:
$t3 -> 1, 
Completed 15/22

Clock Cycle 5132:
$t3 -> 1, 
Completed 16/22

Clock Cycle 5133:
$t3 -> 1, 
Completed 17/22

Clock Cycle 5134:
$t3 -> 1, 
Completed 18/22

Clock Cycle 5135:
$t3 -> 1, 
Completed 19/22

Clock Cycle 5136:
$t3 -> 1, 
Completed 20/22

Clock Cycle 5137:
$t3 -> 1, 
Completed 21/22

Clock Cycle 5138:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2332 0 on Line 1358

Clock Cycle 5139:
$t3 -> 1, 
Started lw 3072 $t3 on Line 1360
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5140:
$t3 -> 1, 
Completed 2/22

Clock Cycle 5141:
$t3 -> 1, 
Completed 3/22

Clock Cycle 5142:
$t3 -> 1, 
Completed 4/22

Clock Cycle 5143:
$t3 -> 1, 
Completed 5/22

Clock Cycle 5144:
$t3 -> 1, 
Completed 6/22

Clock Cycle 5145:
$t3 -> 1, 
Completed 7/22

Clock Cycle 5146:
$t3 -> 1, 
Completed 8/22

Clock Cycle 5147:
$t3 -> 1, 
Completed 9/22

Clock Cycle 5148:
$t3 -> 1, 
Completed 10/22

Clock Cycle 5149:
$t3 -> 1, 
Completed 11/22

Clock Cycle 5150:
$t3 -> 1, 
Completed 12/22

Clock Cycle 5151:
$t3 -> 1, 
Completed 13/22

Clock Cycle 5152:
$t3 -> 1, 
Completed 14/22

Clock Cycle 5153:
$t3 -> 1, 
Completed 15/22

Clock Cycle 5154:
$t3 -> 1, 
Completed 16/22

Clock Cycle 5155:
$t3 -> 1, 
Completed 17/22

Clock Cycle 5156:
$t3 -> 1, 
Completed 18/22

Clock Cycle 5157:
$t3 -> 1, 
Completed 19/22

Clock Cycle 5158:
$t3 -> 1, 
Completed 20/22

Clock Cycle 5159:
$t3 -> 1, 
Completed 21/22

Clock Cycle 5160:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3072 $t3 on Line 1360

Clock Cycle 5161:
slt
slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 5162:
slt
slt$t1,$t2,$t3
$t1 = 0

Clock Cycle 5163:
lw
DRAM Request(Read) Issued for lw 400 $t1 on Line 1365

Clock Cycle 5164:
$t1 -> 1, 
Started lw 400 $t1 on Line 1365
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t2,$t3,864
$t2 = 864

Clock Cycle 5165:
$t1 -> 1, 
Completed 2/12
addi
addi$t4,$t4,176
$t4 = 176

Clock Cycle 5166:
$t1 -> 1, 
Completed 3/12
slt
slt$t4,$t2,$t4
$t4 = 0

Clock Cycle 5167:
$t1 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 852 864 on Line 1369

Clock Cycle 5168:
$t1 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 884 $t4 on Line 1370

Clock Cycle 5169:
$t1 -> 1, $t4 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 2512 $t2 on Line 1371

Clock Cycle 5170:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 5171:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 5172:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 5173:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 5174:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 5175:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 400 $t1 on Line 1365

Clock Cycle 5176:
$t2 -> 1, $t4 -> 1, 
Started sw 852 864 on Line 1369
Completed 1/2

Clock Cycle 5177:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 852 864 on Line 1369

Clock Cycle 5178:
$t2 -> 1, $t4 -> 1, 
Started lw 884 $t4 on Line 1370
Completed 1/2

Clock Cycle 5179:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 884 $t4 on Line 1370

Clock Cycle 5180:
$t2 -> 1, 
Started lw 2512 $t2 on Line 1371
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5181:
$t2 -> 1, 
Completed 2/22

Clock Cycle 5182:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5183:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5184:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5185:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5186:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5187:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5188:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5189:
$t2 -> 1, 
Completed 10/22
Memory at 852 = 864

Clock Cycle 5190:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5191:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5192:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5193:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5194:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5195:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5196:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5197:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5198:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5199:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5200:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5201:
$t2 -> 1, 
Completed 22/22
$t2 = 1
Finished Instruction lw 2512 $t2 on Line 1371

Clock Cycle 5202:
mul
mul$t1,$t4,$t2
$t1 = 0

Clock Cycle 5203:
lw
DRAM Request(Read) Issued for lw 1896 $t0 on Line 1373

Clock Cycle 5204:
$t0 -> 1, 
Started lw 1896 $t0 on Line 1373
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5205:
$t0 -> 1, 
Completed 2/12

Clock Cycle 5206:
$t0 -> 1, 
Completed 3/12

Clock Cycle 5207:
$t0 -> 1, 
Completed 4/12

Clock Cycle 5208:
$t0 -> 1, 
Completed 5/12

Clock Cycle 5209:
$t0 -> 1, 
Completed 6/12

Clock Cycle 5210:
$t0 -> 1, 
Completed 7/12

Clock Cycle 5211:
$t0 -> 1, 
Completed 8/12

Clock Cycle 5212:
$t0 -> 1, 
Completed 9/12

Clock Cycle 5213:
$t0 -> 1, 
Completed 10/12

Clock Cycle 5214:
$t0 -> 1, 
Completed 11/12

Clock Cycle 5215:
$t0 -> 1, 
Completed 12/12
$t0 = 415697760
Finished Instruction lw 1896 $t0 on Line 1373

Clock Cycle 5216:
lw
DRAM Request(Read) Issued for lw 820 $t0 on Line 1374

Clock Cycle 5217:
$t0 -> 1, 
Started lw 820 $t0 on Line 1374
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t4,$t1,$t1
$t4 = 0

Clock Cycle 5218:
$t0 -> 1, 
Completed 2/12
sub
sub$t4,$t1,$t3
$t4 = 0

Clock Cycle 5219:
$t0 -> 1, 
Completed 3/12
add
add$t2,$t3,$t1
$t2 = 0

Clock Cycle 5220:
$t0 -> 1, 
Completed 4/12
mul
mul$t1,$t1,$t1
$t1 = 0

Clock Cycle 5221:
$t0 -> 1, 
Completed 5/12

Clock Cycle 5222:
$t0 -> 1, 
Completed 6/12

Clock Cycle 5223:
$t0 -> 1, 
Completed 7/12

Clock Cycle 5224:
$t0 -> 1, 
Completed 8/12

Clock Cycle 5225:
$t0 -> 1, 
Completed 9/12

Clock Cycle 5226:
$t0 -> 1, 
Completed 10/12

Clock Cycle 5227:
$t0 -> 1, 
Completed 11/12

Clock Cycle 5228:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 820 $t0 on Line 1374

Clock Cycle 5229:
sub
sub$t3,$t2,$t0
$t3 = 0

Clock Cycle 5230:
lw
DRAM Request(Read) Issued for lw 1396 $t0 on Line 1380

Clock Cycle 5231:
$t0 -> 1, 
Started lw 1396 $t0 on Line 1380
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5232:
$t0 -> 1, 
Completed 2/12

Clock Cycle 5233:
$t0 -> 1, 
Completed 3/12

Clock Cycle 5234:
$t0 -> 1, 
Completed 4/12

Clock Cycle 5235:
$t0 -> 1, 
Completed 5/12

Clock Cycle 5236:
$t0 -> 1, 
Completed 6/12

Clock Cycle 5237:
$t0 -> 1, 
Completed 7/12

Clock Cycle 5238:
$t0 -> 1, 
Completed 8/12

Clock Cycle 5239:
$t0 -> 1, 
Completed 9/12

Clock Cycle 5240:
$t0 -> 1, 
Completed 10/12

Clock Cycle 5241:
$t0 -> 1, 
Completed 11/12

Clock Cycle 5242:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1396 $t0 on Line 1380

Clock Cycle 5243:
sub
sub$t1,$t1,$t0
$t1 = 0

Clock Cycle 5244:
sw
DRAM Request(Write) Issued for sw 2468 0 on Line 1382

Clock Cycle 5245:

Started sw 2468 0 on Line 1382
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub
sub$t2,$t4,$t4
$t2 = 0

Clock Cycle 5246:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2556 0 on Line 1384

Clock Cycle 5247:

Completed 3/12
slt
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 5248:

Completed 4/12
sub
sub$t1,$t3,$t2
$t1 = 0

Clock Cycle 5249:

Completed 5/12
mul
mul$t0,$t1,$t1
$t0 = 0

Clock Cycle 5250:

Completed 6/12
sw
DRAM Request(Write) Issued for sw 1128 0 on Line 1388

Clock Cycle 5251:

Completed 7/12
sw
DRAM Request(Write) Issued for sw 3272 0 on Line 1389

Clock Cycle 5252:

Completed 8/12
lw
DRAM Request(Read) Issued for lw 1784 $t4 on Line 1390

Clock Cycle 5253:
$t4 -> 1, 
Completed 9/12
lw
DRAM Request(Read) Issued for lw 3240 $t3 on Line 1391

Clock Cycle 5254:
$t3 -> 1, $t4 -> 1, 
Completed 10/12
lw
DRAM Request(Read) Issued for lw 164 $t0 on Line 1392

Clock Cycle 5255:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 5256:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2468 0 on Line 1382

Clock Cycle 5257:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 2556 0 on Line 1384
Completed 1/2

Clock Cycle 5258:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2556 0 on Line 1384

Clock Cycle 5259:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 1128 0 on Line 1388
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5260:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 5261:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 5262:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 5263:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 5264:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 5265:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5266:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5267:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5268:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2468 = 0

Clock Cycle 5269:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5270:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5271:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5272:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5273:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5274:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5275:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5276:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5277:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5278:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5279:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5280:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1128 0 on Line 1388

Clock Cycle 5281:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 1784 $t4 on Line 1390
Completed 1/2

Clock Cycle 5282:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1784 $t4 on Line 1390

Clock Cycle 5283:
$t0 -> 1, $t3 -> 1, 
Started sw 3272 0 on Line 1389
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5284:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 5285:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 5286:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 5287:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 5288:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 5289:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 5290:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 5291:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 5292:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 5293:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 5294:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 5295:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 5296:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 5297:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 5298:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 5299:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 5300:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 5301:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 5302:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 5303:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 5304:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3272 0 on Line 1389

Clock Cycle 5305:
$t0 -> 1, $t3 -> 1, 
Started lw 3240 $t3 on Line 1391
Completed 1/2

Clock Cycle 5306:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3240 $t3 on Line 1391

Clock Cycle 5307:
$t0 -> 1, 
Started lw 164 $t0 on Line 1392
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 304 0 on Line 1393

Clock Cycle 5308:
$t0 -> 1, 
Completed 2/22
add
add$t1,$t1,$t3
$t1 = 0

Clock Cycle 5309:
$t0 -> 1, 
Completed 3/22
addi
addi$t2,$t4,2344
$t2 = 2344

Clock Cycle 5310:
$t0 -> 1, 
Completed 4/22
addi
addi$t3,$t2,3176
$t3 = 5520

Clock Cycle 5311:
$t0 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 1588 $t3 on Line 1397

Clock Cycle 5312:
$t0 -> 1, $t3 -> 1, 
Completed 6/22
add
add$t2,$t1,$t4
$t2 = 0

Clock Cycle 5313:
$t0 -> 1, $t3 -> 1, 
Completed 7/22
add
add$t2,$t1,$t2
$t2 = 0

Clock Cycle 5314:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 5315:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 5316:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 5317:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 5318:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 5319:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 5320:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 5321:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 5322:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 5323:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 5324:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 5325:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 5326:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 5327:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 5328:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t0 = 1
Finished Instruction lw 164 $t0 on Line 1392

Clock Cycle 5329:
$t3 -> 1, 
Started sw 304 0 on Line 1393
Completed 1/2

Clock Cycle 5330:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 304 0 on Line 1393

Clock Cycle 5331:
$t3 -> 1, 
Started lw 1588 $t3 on Line 1397
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5332:
$t3 -> 1, 
Completed 2/22

Clock Cycle 5333:
$t3 -> 1, 
Completed 3/22

Clock Cycle 5334:
$t3 -> 1, 
Completed 4/22

Clock Cycle 5335:
$t3 -> 1, 
Completed 5/22

Clock Cycle 5336:
$t3 -> 1, 
Completed 6/22

Clock Cycle 5337:
$t3 -> 1, 
Completed 7/22

Clock Cycle 5338:
$t3 -> 1, 
Completed 8/22

Clock Cycle 5339:
$t3 -> 1, 
Completed 9/22

Clock Cycle 5340:
$t3 -> 1, 
Completed 10/22

Clock Cycle 5341:
$t3 -> 1, 
Completed 11/22

Clock Cycle 5342:
$t3 -> 1, 
Completed 12/22

Clock Cycle 5343:
$t3 -> 1, 
Completed 13/22

Clock Cycle 5344:
$t3 -> 1, 
Completed 14/22

Clock Cycle 5345:
$t3 -> 1, 
Completed 15/22

Clock Cycle 5346:
$t3 -> 1, 
Completed 16/22

Clock Cycle 5347:
$t3 -> 1, 
Completed 17/22

Clock Cycle 5348:
$t3 -> 1, 
Completed 18/22

Clock Cycle 5349:
$t3 -> 1, 
Completed 19/22

Clock Cycle 5350:
$t3 -> 1, 
Completed 20/22

Clock Cycle 5351:
$t3 -> 1, 
Completed 21/22

Clock Cycle 5352:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1588 $t3 on Line 1397

Clock Cycle 5353:
slt
slt$t3,$t2,$t2
$t3 = 0

Clock Cycle 5354:
mul
mul$t2,$t3,$t0
$t2 = 0

Clock Cycle 5355:
sub
sub$t1,$t4,$t3
$t1 = 0

Clock Cycle 5356:
sub
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 5357:
add
add$t1,$t1,$t3
$t1 = 0

Clock Cycle 5358:
addi
addi$t2,$t2,1104
$t2 = 1104

Clock Cycle 5359:
mul
mul$t2,$t2,$t0
$t2 = 1104

Clock Cycle 5360:
lw
DRAM Request(Read) Issued for lw 3136 $t4 on Line 1407

Clock Cycle 5361:
$t4 -> 1, 
Started lw 3136 $t4 on Line 1407
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 5362:
$t4 -> 1, 
Completed 2/12

Clock Cycle 5363:
$t4 -> 1, 
Completed 3/12

Clock Cycle 5364:
$t4 -> 1, 
Completed 4/12

Clock Cycle 5365:
$t4 -> 1, 
Completed 5/12

Clock Cycle 5366:
$t4 -> 1, 
Completed 6/12

Clock Cycle 5367:
$t4 -> 1, 
Completed 7/12

Clock Cycle 5368:
$t4 -> 1, 
Completed 8/12

Clock Cycle 5369:
$t4 -> 1, 
Completed 9/12

Clock Cycle 5370:
$t4 -> 1, 
Completed 10/12

Clock Cycle 5371:
$t4 -> 1, 
Completed 11/12

Clock Cycle 5372:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3136 $t4 on Line 1407

Clock Cycle 5373:
sub
sub$t1,$t4,$t3
$t1 = 0

Clock Cycle 5374:
lw
DRAM Request(Read) Issued for lw 2700 $t1 on Line 1409

Clock Cycle 5375:
$t1 -> 1, 
Started lw 2700 $t1 on Line 1409
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub
sub$t2,$t0,$t2
$t2 = -1103

Clock Cycle 5376:
$t1 -> 1, 
Completed 2/12

Clock Cycle 5377:
$t1 -> 1, 
Completed 3/12

Clock Cycle 5378:
$t1 -> 1, 
Completed 4/12

Clock Cycle 5379:
$t1 -> 1, 
Completed 5/12

Clock Cycle 5380:
$t1 -> 1, 
Completed 6/12

Clock Cycle 5381:
$t1 -> 1, 
Completed 7/12

Clock Cycle 5382:
$t1 -> 1, 
Completed 8/12

Clock Cycle 5383:
$t1 -> 1, 
Completed 9/12

Clock Cycle 5384:
$t1 -> 1, 
Completed 10/12

Clock Cycle 5385:
$t1 -> 1, 
Completed 11/12

Clock Cycle 5386:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2700 $t1 on Line 1409

Clock Cycle 5387:
addi
addi$t1,$t0,956
$t1 = 957

Clock Cycle 5388:
addi
addi$t2,$t0,32
$t2 = 33

Clock Cycle 5389:
addi
addi$t2,$t4,1020
$t2 = 1020

Clock Cycle 5390:
sub
sub$t2,$t2,$t4
$t2 = 1020

Clock Cycle 5391:
slt
slt$t2,$t1,$t4
$t2 = 0

Clock Cycle 5392:
slt
slt$t4,$t4,$t4
$t4 = 0

Clock Cycle 5393:
add
add$t4,$t3,$t1
$t4 = 957

Clock Cycle 5394:
mul
mul$t3,$t1,$t4
$t3 = 915849

Clock Cycle 5395:
sw
DRAM Request(Write) Issued for sw 436 957 on Line 1419

Clock Cycle 5396:

Started sw 436 957 on Line 1419
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t0,$t0,888
$t0 = 889

Clock Cycle 5397:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 1116 889 on Line 1421

Clock Cycle 5398:

Completed 3/12
mul
mul$t4,$t2,$t3
$t4 = 0

Clock Cycle 5399:

Completed 4/12
addi
addi$t4,$t1,3088
$t4 = 4045

Clock Cycle 5400:

Completed 5/12
mul
mul$t4,$t2,$t3
$t4 = 0

Clock Cycle 5401:

Completed 6/12
addi
addi$t0,$t1,40
$t0 = 997

Clock Cycle 5402:

Completed 7/12
mul
mul$t3,$t4,$t1
$t3 = 0

Clock Cycle 5403:

Completed 8/12
lw
DRAM Request(Read) Issued for lw 3488 $t3 on Line 1427

Clock Cycle 5404:
$t3 -> 1, 
Completed 9/12
slt
slt$t1,$t1,$t4
$t1 = 0

Clock Cycle 5405:
$t3 -> 1, 
Completed 10/12
addi
addi$t2,$t0,880
$t2 = 1877

Clock Cycle 5406:
$t3 -> 1, 
Completed 11/12
mul
mul$t0,$t0,$t2
$t0 = 1871369

Clock Cycle 5407:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 436 957 on Line 1419

Clock Cycle 5408:
$t3 -> 1, 
Started sw 1116 889 on Line 1421
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5409:
$t3 -> 1, 
Completed 2/22

Clock Cycle 5410:
$t3 -> 1, 
Completed 3/22

Clock Cycle 5411:
$t3 -> 1, 
Completed 4/22

Clock Cycle 5412:
$t3 -> 1, 
Completed 5/22

Clock Cycle 5413:
$t3 -> 1, 
Completed 6/22

Clock Cycle 5414:
$t3 -> 1, 
Completed 7/22

Clock Cycle 5415:
$t3 -> 1, 
Completed 8/22

Clock Cycle 5416:
$t3 -> 1, 
Completed 9/22

Clock Cycle 5417:
$t3 -> 1, 
Completed 10/22
Memory at 436 = 957

Clock Cycle 5418:
$t3 -> 1, 
Completed 11/22

Clock Cycle 5419:
$t3 -> 1, 
Completed 12/22

Clock Cycle 5420:
$t3 -> 1, 
Completed 13/22

Clock Cycle 5421:
$t3 -> 1, 
Completed 14/22

Clock Cycle 5422:
$t3 -> 1, 
Completed 15/22

Clock Cycle 5423:
$t3 -> 1, 
Completed 16/22

Clock Cycle 5424:
$t3 -> 1, 
Completed 17/22

Clock Cycle 5425:
$t3 -> 1, 
Completed 18/22

Clock Cycle 5426:
$t3 -> 1, 
Completed 19/22

Clock Cycle 5427:
$t3 -> 1, 
Completed 20/22

Clock Cycle 5428:
$t3 -> 1, 
Completed 21/22

Clock Cycle 5429:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1116 889 on Line 1421

Clock Cycle 5430:
$t3 -> 1, 
Started lw 3488 $t3 on Line 1427
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5431:
$t3 -> 1, 
Completed 2/22

Clock Cycle 5432:
$t3 -> 1, 
Completed 3/22

Clock Cycle 5433:
$t3 -> 1, 
Completed 4/22

Clock Cycle 5434:
$t3 -> 1, 
Completed 5/22

Clock Cycle 5435:
$t3 -> 1, 
Completed 6/22

Clock Cycle 5436:
$t3 -> 1, 
Completed 7/22

Clock Cycle 5437:
$t3 -> 1, 
Completed 8/22

Clock Cycle 5438:
$t3 -> 1, 
Completed 9/22

Clock Cycle 5439:
$t3 -> 1, 
Completed 10/22
Memory at 1116 = 889

Clock Cycle 5440:
$t3 -> 1, 
Completed 11/22

Clock Cycle 5441:
$t3 -> 1, 
Completed 12/22

Clock Cycle 5442:
$t3 -> 1, 
Completed 13/22

Clock Cycle 5443:
$t3 -> 1, 
Completed 14/22

Clock Cycle 5444:
$t3 -> 1, 
Completed 15/22

Clock Cycle 5445:
$t3 -> 1, 
Completed 16/22

Clock Cycle 5446:
$t3 -> 1, 
Completed 17/22

Clock Cycle 5447:
$t3 -> 1, 
Completed 18/22

Clock Cycle 5448:
$t3 -> 1, 
Completed 19/22

Clock Cycle 5449:
$t3 -> 1, 
Completed 20/22

Clock Cycle 5450:
$t3 -> 1, 
Completed 21/22

Clock Cycle 5451:
$t3 -> 1, 
Completed 22/22
$t3 = 616
Finished Instruction lw 3488 $t3 on Line 1427

Clock Cycle 5452:
sub
sub$t3,$t3,$t4
$t3 = 616

Clock Cycle 5453:
lw
DRAM Request(Read) Issued for lw 1076 $t4 on Line 1432

Clock Cycle 5454:
$t4 -> 1, 
Started lw 1076 $t4 on Line 1432
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub
sub$t1,$t2,$t1
$t1 = 1877

Clock Cycle 5455:
$t4 -> 1, 
Completed 2/12
add
add$t2,$t0,$t3
$t2 = 1871985

Clock Cycle 5456:
$t4 -> 1, 
Completed 3/12
mul
mul$t0,$t0,$t1
$t0 = -782407683

Clock Cycle 5457:
$t4 -> 1, 
Completed 4/12
mul
mul$t3,$t3,$t0
$t3 = -926795576

Clock Cycle 5458:
$t4 -> 1, 
Completed 5/12
mul
mul$t1,$t3,$t2
$t1 = 327913544

Clock Cycle 5459:
$t4 -> 1, 
Completed 6/12

Clock Cycle 5460:
$t4 -> 1, 
Completed 7/12

Clock Cycle 5461:
$t4 -> 1, 
Completed 8/12

Clock Cycle 5462:
$t4 -> 1, 
Completed 9/12

Clock Cycle 5463:
$t4 -> 1, 
Completed 10/12

Clock Cycle 5464:
$t4 -> 1, 
Completed 11/12

Clock Cycle 5465:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1076 $t4 on Line 1432

Clock Cycle 5466:
addi
addi$t4,$t0,536
$t4 = -782407147

Clock Cycle 5467:
add
add$t2,$t2,$t0
$t2 = -780535698

Clock Cycle 5468:
slt
slt$t0,$t0,$t0
$t0 = 0

Clock Cycle 5469:
add
add$t0,$t2,$t4
$t0 = -1562942845

Clock Cycle 5470:
mul
mul$t1,$t1,$t0
$t1 = 706634968

Clock Cycle 5471:
lw
DRAM Request(Read) Issued for lw 2088 $t0 on Line 1443

Clock Cycle 5472:
$t0 -> 1, 
Started lw 2088 $t0 on Line 1443
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt
slt$t4,$t3,$t1
$t4 = 1

Clock Cycle 5473:
$t0 -> 1, 
Completed 2/12
addi
addi$t3,$t2,1904
$t3 = -780533794

Clock Cycle 5474:
$t0 -> 1, 
Completed 3/12
addi
addi$t4,$t1,1424
$t4 = 706636392

Clock Cycle 5475:
$t0 -> 1, 
Completed 4/12
slt
slt$t4,$t1,$t3
$t4 = 0

Clock Cycle 5476:
$t0 -> 1, 
Completed 5/12

Clock Cycle 5477:
$t0 -> 1, 
Completed 6/12

Clock Cycle 5478:
$t0 -> 1, 
Completed 7/12

Clock Cycle 5479:
$t0 -> 1, 
Completed 8/12

Clock Cycle 5480:
$t0 -> 1, 
Completed 9/12

Clock Cycle 5481:
$t0 -> 1, 
Completed 10/12

Clock Cycle 5482:
$t0 -> 1, 
Completed 11/12

Clock Cycle 5483:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2088 $t0 on Line 1443

Clock Cycle 5484:
mul
mul$t1,$t0,$t4
$t1 = 0

Clock Cycle 5485:
slt
slt$t1,$t0,$t0
$t1 = 0

Clock Cycle 5486:
mul
mul$t3,$t1,$t4
$t3 = 0

Clock Cycle 5487:
sw
DRAM Request(Write) Issued for sw 1476 0 on Line 1451

Clock Cycle 5488:

Started sw 1476 0 on Line 1451
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 728 0 on Line 1452

Clock Cycle 5489:

Completed 2/12
addi
addi$t1,$t1,200
$t1 = 200

Clock Cycle 5490:

Completed 3/12
sub
sub$t2,$t2,$t4
$t2 = -780535698

Clock Cycle 5491:

Completed 4/12
addi
addi$t1,$t2,3600
$t1 = -780532098

Clock Cycle 5492:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 2636 0 on Line 1456

Clock Cycle 5493:

Completed 6/12
add
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 5494:

Completed 7/12
slt
slt$t2,$t0,$t4
$t2 = 0

Clock Cycle 5495:

Completed 8/12
add
add$t3,$t2,$t3
$t3 = 0

Clock Cycle 5496:

Completed 9/12
slt
slt$t2,$t0,$t3
$t2 = 0

Clock Cycle 5497:

Completed 10/12
mul
mul$t1,$t1,$t4
$t1 = 0

Clock Cycle 5498:

Completed 11/12
sub
sub$t2,$t4,$t3
$t2 = 0

Clock Cycle 5499:

Completed 12/12
Finished Instruction sw 1476 0 on Line 1451
slt
slt$t3,$t4,$t1
$t3 = 0

Clock Cycle 5500:

Started sw 728 0 on Line 1452
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sub
sub$t1,$t0,$t2
$t1 = 0

Clock Cycle 5501:

Completed 2/22
mul
mul$t1,$t4,$t2
$t1 = 0

Clock Cycle 5502:

Completed 3/22
add
add$t3,$t0,$t3
$t3 = 0

Clock Cycle 5503:

Completed 4/22
add
add$t2,$t3,$t1
$t2 = 0

Clock Cycle 5504:

Completed 5/22
addi
addi$t2,$t2,468
$t2 = 468

Clock Cycle 5505:

Completed 6/22
sw
DRAM Request(Write) Issued for sw 1280 0 on Line 1469

Clock Cycle 5506:

Completed 7/22
sw
DRAM Request(Write) Issued for sw 2000 0 on Line 1470

Clock Cycle 5507:

Completed 8/22
sw
DRAM Request(Write) Issued for sw 1756 468 on Line 1471

Clock Cycle 5508:

Completed 9/22
add
add$t4,$t2,$t3
$t4 = 468

Clock Cycle 5509:

Completed 10/22
slt
slt$t1,$t0,$t3
$t1 = 0

Clock Cycle 5510:

Completed 11/22
addi
addi$t4,$t3,3604
$t4 = 3604

Clock Cycle 5511:

Completed 12/22
sw
DRAM Request(Write) Issued for sw 3324 0 on Line 1475

Clock Cycle 5512:

Completed 13/22
sw
DRAM Request(Write) Issued for sw 1628 0 on Line 1476

Clock Cycle 5513:

Completed 14/22
sw
DRAM Request(Write) Issued for sw 3372 468 on Line 1477

Clock Cycle 5514:

Completed 15/22
sw
DRAM Request(Write) Issued for sw 1108 0 on Line 1478

Clock Cycle 5515:

Completed 16/22
mul
mul$t1,$t2,$t1
$t1 = 0

Clock Cycle 5516:

Completed 17/22
add
add$t4,$t0,$t1
$t4 = 0

Clock Cycle 5517:

Completed 18/22
addi
addi$t4,$t3,3380
$t4 = 3380

Clock Cycle 5518:

Completed 19/22
mul
mul$t0,$t3,$t1
$t0 = 0

Clock Cycle 5519:

Completed 20/22
mul
mul$t3,$t4,$t3
$t3 = 0

Clock Cycle 5520:

Completed 21/22
addi
addi$t2,$t4,188
$t2 = 3568

Clock Cycle 5521:

Completed 22/22
Finished Instruction sw 728 0 on Line 1452
slt
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 5522:

Started sw 2636 0 on Line 1456
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3864 $t2 on Line 1486

Clock Cycle 5523:
$t2 -> 1, 
Completed 2/22
addi
addi$t4,$t4,868
$t4 = 868

Clock Cycle 5524:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5525:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5526:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5527:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5528:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5529:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5530:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5531:
$t2 -> 1, 
Completed 10/22

Clock Cycle 5532:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5533:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5534:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5535:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5536:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5537:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5538:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5539:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5540:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5541:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5542:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5543:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2636 0 on Line 1456

Clock Cycle 5544:
$t2 -> 1, 
Started sw 1280 0 on Line 1469
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5545:
$t2 -> 1, 
Completed 2/22

Clock Cycle 5546:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5547:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5548:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5549:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5550:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5551:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5552:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5553:
$t2 -> 1, 
Completed 10/22

Clock Cycle 5554:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5555:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5556:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5557:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5558:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5559:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5560:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5561:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5562:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5563:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5564:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5565:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1280 0 on Line 1469

Clock Cycle 5566:
$t2 -> 1, 
Started sw 2000 0 on Line 1470
Completed 1/2

Clock Cycle 5567:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 2000 0 on Line 1470

Clock Cycle 5568:
$t2 -> 1, 
Started sw 1756 468 on Line 1471
Completed 1/2

Clock Cycle 5569:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1756 468 on Line 1471

Clock Cycle 5570:
$t2 -> 1, 
Started sw 1628 0 on Line 1476
Completed 1/2

Clock Cycle 5571:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1628 0 on Line 1476

Clock Cycle 5572:
$t2 -> 1, 
Started sw 1108 0 on Line 1478
Completed 1/2

Clock Cycle 5573:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1108 0 on Line 1478

Clock Cycle 5574:
$t2 -> 1, 
Started sw 3324 0 on Line 1475
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5575:
$t2 -> 1, 
Completed 2/22

Clock Cycle 5576:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5577:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5578:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5579:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5580:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5581:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5582:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5583:
$t2 -> 1, 
Completed 10/22
Memory at 1756 = 468

Clock Cycle 5584:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5585:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5586:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5587:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5588:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5589:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5590:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5591:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5592:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5593:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5594:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5595:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3324 0 on Line 1475

Clock Cycle 5596:
$t2 -> 1, 
Started sw 3372 468 on Line 1477
Completed 1/2

Clock Cycle 5597:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3372 468 on Line 1477

Clock Cycle 5598:
$t2 -> 1, 
Started lw 3864 $t2 on Line 1486
Completed 1/2

Clock Cycle 5599:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3864 $t2 on Line 1486

Clock Cycle 5600:
mul
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 5601:
mul
mul$t3,$t3,$t4
$t3 = 0

Clock Cycle 5602:
lw
DRAM Request(Read) Issued for lw 1252 $t1 on Line 1490

Clock Cycle 5603:
$t1 -> 1, 
Started lw 1252 $t1 on Line 1490
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5604:
$t1 -> 1, 
Completed 2/22

Clock Cycle 5605:
$t1 -> 1, 
Completed 3/22

Clock Cycle 5606:
$t1 -> 1, 
Completed 4/22

Clock Cycle 5607:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5608:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5609:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5610:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5611:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5612:
$t1 -> 1, 
Completed 10/22
Memory at 3372 = 468

Clock Cycle 5613:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5614:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5615:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5616:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5617:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5618:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5619:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5620:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5621:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5622:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5623:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5624:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1252 $t1 on Line 1490

Clock Cycle 5625:
sub
sub$t4,$t1,$t4
$t4 = 0

Clock Cycle 5626:
lw
DRAM Request(Read) Issued for lw 1336 $t4 on Line 1492

Clock Cycle 5627:
$t4 -> 1, 
Started lw 1336 $t4 on Line 1492
Completed 1/2
mul
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 5628:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1336 $t4 on Line 1492
mul
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 5629:
addi
addi$t2,$t0,2252
$t2 = 2252

Clock Cycle 5630:
add
add$t4,$t1,$t4
$t4 = 0

Clock Cycle 5631:
sw
DRAM Request(Write) Issued for sw 2924 0 on Line 1497

Clock Cycle 5632:

Started sw 2924 0 on Line 1497
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
add
add$t3,$t4,$t0
$t3 = 0

Clock Cycle 5633:

Completed 2/12
add
add$t2,$t4,$t3
$t2 = 0

Clock Cycle 5634:

Completed 3/12
add
add$t4,$t1,$t0
$t4 = 0

Clock Cycle 5635:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 300 $t2 on Line 1501

Clock Cycle 5636:
$t2 -> 1, 
Completed 5/12
slt
slt$t0,$t0,$t4
$t0 = 0

Clock Cycle 5637:
$t2 -> 1, 
Completed 6/12
slt
slt$t0,$t1,$t0
$t0 = 0

Clock Cycle 5638:
$t2 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 2856 $t0 on Line 1504

Clock Cycle 5639:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 5640:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 5641:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 5642:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 5643:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 2924 0 on Line 1497

Clock Cycle 5644:
$t0 -> 1, $t2 -> 1, 
Started lw 2856 $t0 on Line 1504
Completed 1/2

Clock Cycle 5645:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2856 $t0 on Line 1504

Clock Cycle 5646:
$t2 -> 1, 
Started lw 300 $t2 on Line 1501
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5647:
$t2 -> 1, 
Completed 2/22

Clock Cycle 5648:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5649:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5650:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5651:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5652:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5653:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5654:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5655:
$t2 -> 1, 
Completed 10/22

Clock Cycle 5656:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5657:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5658:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5659:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5660:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5661:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5662:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5663:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5664:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5665:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5666:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5667:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 300 $t2 on Line 1501

Clock Cycle 5668:
slt
slt$t2,$t3,$t0
$t2 = 0

Clock Cycle 5669:
add
add$t0,$t4,$t0
$t0 = 0

Clock Cycle 5670:
mul
mul$t1,$t3,$t0
$t1 = 0

Clock Cycle 5671:
addi
addi$t4,$t2,2948
$t4 = 2948

Clock Cycle 5672:
addi
addi$t4,$t2,3244
$t4 = 3244

Clock Cycle 5673:
sub
sub$t0,$t2,$t2
$t0 = 0

Clock Cycle 5674:
sub
sub$t4,$t0,$t3
$t4 = 0

Clock Cycle 5675:
slt
slt$t3,$t0,$t1
$t3 = 0

Clock Cycle 5676:
mul
mul$t1,$t2,$t2
$t1 = 0

Clock Cycle 5677:
lw
DRAM Request(Read) Issued for lw 3312 $t1 on Line 1514

Clock Cycle 5678:
$t1 -> 1, 
Started lw 3312 $t1 on Line 1514
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 5679:
$t1 -> 1, 
Completed 2/12

Clock Cycle 5680:
$t1 -> 1, 
Completed 3/12

Clock Cycle 5681:
$t1 -> 1, 
Completed 4/12

Clock Cycle 5682:
$t1 -> 1, 
Completed 5/12

Clock Cycle 5683:
$t1 -> 1, 
Completed 6/12

Clock Cycle 5684:
$t1 -> 1, 
Completed 7/12

Clock Cycle 5685:
$t1 -> 1, 
Completed 8/12

Clock Cycle 5686:
$t1 -> 1, 
Completed 9/12

Clock Cycle 5687:
$t1 -> 1, 
Completed 10/12

Clock Cycle 5688:
$t1 -> 1, 
Completed 11/12

Clock Cycle 5689:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 3312 $t1 on Line 1514

Clock Cycle 5690:
add
add$t0,$t0,$t1
$t0 = 0

Clock Cycle 5691:
addi
addi$t0,$t3,3756
$t0 = 3756

Clock Cycle 5692:
addi
addi$t4,$t3,3568
$t4 = 3568

Clock Cycle 5693:
slt
slt$t3,$t2,$t0
$t3 = 1

Clock Cycle 5694:
mul
mul$t3,$t1,$t4
$t3 = 0

Clock Cycle 5695:
add
add$t0,$t0,$t3
$t0 = 3756

Clock Cycle 5696:
slt
slt$t0,$t1,$t1
$t0 = 0

Clock Cycle 5697:
lw
DRAM Request(Read) Issued for lw 548 $t3 on Line 1522

Clock Cycle 5698:
$t3 -> 1, 
Started lw 548 $t3 on Line 1522
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 460 3568 on Line 1523

Clock Cycle 5699:
$t3 -> 1, 
Completed 2/12
add
add$t0,$t1,$t2
$t0 = 0

Clock Cycle 5700:
$t3 -> 1, 
Completed 3/12
addi
addi$t0,$t1,452
$t0 = 452

Clock Cycle 5701:
$t3 -> 1, 
Completed 4/12
mul
mul$t2,$t2,$t0
$t2 = 0

Clock Cycle 5702:
$t3 -> 1, 
Completed 5/12
slt
slt$t4,$t2,$t4
$t4 = 1

Clock Cycle 5703:
$t3 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 208 $t4 on Line 1528

Clock Cycle 5704:
$t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 5705:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 5706:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 5707:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 5708:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 5709:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 548 $t3 on Line 1522

Clock Cycle 5710:
$t4 -> 1, 
Started sw 460 3568 on Line 1523
Completed 1/2

Clock Cycle 5711:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 460 3568 on Line 1523

Clock Cycle 5712:
$t4 -> 1, 
Started lw 208 $t4 on Line 1528
Completed 1/2

Clock Cycle 5713:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 208 $t4 on Line 1528

Clock Cycle 5714:
sub
sub$t4,$t4,$t3
$t4 = 0

Clock Cycle 5715:
lw
DRAM Request(Read) Issued for lw 3060 $t1 on Line 1530

Clock Cycle 5716:
$t1 -> 1, 
Started lw 3060 $t1 on Line 1530
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t0,$t3,3936
$t0 = 3936

Clock Cycle 5717:
$t1 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 464 0 on Line 1532

Clock Cycle 5718:
$t1 -> 1, 
Completed 3/22

Clock Cycle 5719:
$t1 -> 1, 
Completed 4/22

Clock Cycle 5720:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5721:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5722:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5723:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5724:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5725:
$t1 -> 1, 
Completed 10/22
Memory at 460 = 3568

Clock Cycle 5726:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5727:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5728:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5729:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5730:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5731:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5732:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5733:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5734:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5735:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5736:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5737:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3060 $t1 on Line 1530

Clock Cycle 5738:

Started sw 464 0 on Line 1532
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1664 0 on Line 1533

Clock Cycle 5739:

Completed 2/12
sub
sub$t2,$t0,$t0
$t2 = 0

Clock Cycle 5740:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 3760 3936 on Line 1535

Clock Cycle 5741:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 1740 $t0 on Line 1536

Clock Cycle 5742:
$t0 -> 1, 
Completed 5/12
add
add$t3,$t4,$t3
$t3 = 0

Clock Cycle 5743:
$t0 -> 1, 
Completed 6/12

Clock Cycle 5744:
$t0 -> 1, 
Completed 7/12

Clock Cycle 5745:
$t0 -> 1, 
Completed 8/12

Clock Cycle 5746:
$t0 -> 1, 
Completed 9/12

Clock Cycle 5747:
$t0 -> 1, 
Completed 10/12

Clock Cycle 5748:
$t0 -> 1, 
Completed 11/12

Clock Cycle 5749:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 464 0 on Line 1532

Clock Cycle 5750:
$t0 -> 1, 
Started sw 1664 0 on Line 1533
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5751:
$t0 -> 1, 
Completed 2/22

Clock Cycle 5752:
$t0 -> 1, 
Completed 3/22

Clock Cycle 5753:
$t0 -> 1, 
Completed 4/22

Clock Cycle 5754:
$t0 -> 1, 
Completed 5/22

Clock Cycle 5755:
$t0 -> 1, 
Completed 6/22

Clock Cycle 5756:
$t0 -> 1, 
Completed 7/22

Clock Cycle 5757:
$t0 -> 1, 
Completed 8/22

Clock Cycle 5758:
$t0 -> 1, 
Completed 9/22

Clock Cycle 5759:
$t0 -> 1, 
Completed 10/22
Memory at 464 = 0

Clock Cycle 5760:
$t0 -> 1, 
Completed 11/22

Clock Cycle 5761:
$t0 -> 1, 
Completed 12/22

Clock Cycle 5762:
$t0 -> 1, 
Completed 13/22

Clock Cycle 5763:
$t0 -> 1, 
Completed 14/22

Clock Cycle 5764:
$t0 -> 1, 
Completed 15/22

Clock Cycle 5765:
$t0 -> 1, 
Completed 16/22

Clock Cycle 5766:
$t0 -> 1, 
Completed 17/22

Clock Cycle 5767:
$t0 -> 1, 
Completed 18/22

Clock Cycle 5768:
$t0 -> 1, 
Completed 19/22

Clock Cycle 5769:
$t0 -> 1, 
Completed 20/22

Clock Cycle 5770:
$t0 -> 1, 
Completed 21/22

Clock Cycle 5771:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1664 0 on Line 1533

Clock Cycle 5772:
$t0 -> 1, 
Started lw 1740 $t0 on Line 1536
Completed 1/2

Clock Cycle 5773:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1740 $t0 on Line 1536

Clock Cycle 5774:

Started sw 3760 3936 on Line 1535
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
mul
mul$t3,$t1,$t0
$t3 = 0

Clock Cycle 5775:

Completed 2/22
mul
mul$t2,$t3,$t4
$t2 = 0

Clock Cycle 5776:

Completed 3/22
add
add$t0,$t3,$t1
$t0 = 0

Clock Cycle 5777:

Completed 4/22
addi
addi$t2,$t4,836
$t2 = 836

Clock Cycle 5778:

Completed 5/22
addi
addi$t3,$t2,2908
$t3 = 3744

Clock Cycle 5779:

Completed 6/22
slt
slt$t2,$t2,$t3
$t2 = 1

Clock Cycle 5780:

Completed 7/22
sub
sub$t1,$t4,$t3
$t1 = -3744

Clock Cycle 5781:

Completed 8/22
slt
slt$t2,$t4,$t4
$t2 = 0

Clock Cycle 5782:

Completed 9/22
slt
slt$t4,$t4,$t4
$t4 = 0

Clock Cycle 5783:

Completed 10/22
add
add$t0,$t1,$t4
$t0 = -3744

Clock Cycle 5784:

Completed 11/22
sub
sub$t2,$t2,$t2
$t2 = 0

Clock Cycle 5785:

Completed 12/22
add
add$t4,$t0,$t4
$t4 = -3744

Clock Cycle 5786:

Completed 13/22
sw
DRAM Request(Write) Issued for sw 1620 -3744 on Line 1550

Clock Cycle 5787:

Completed 14/22
slt
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 5788:

Completed 15/22
add
add$t0,$t2,$t3
$t0 = 3744

Clock Cycle 5789:

Completed 16/22
addi
addi$t0,$t2,3016
$t0 = 3016

Clock Cycle 5790:

Completed 17/22
add
add$t2,$t2,$t4
$t2 = 0

Clock Cycle 5791:

Completed 18/22
addi
addi$t0,$t4,1868
$t0 = 1868

Clock Cycle 5792:

Completed 19/22
add
add$t4,$t0,$t3
$t4 = 5612

Clock Cycle 5793:

Completed 20/22
slt
slt$t2,$t4,$t4
$t2 = 0

Clock Cycle 5794:

Completed 21/22
mul
mul$t3,$t0,$t3
$t3 = 6993792

Clock Cycle 5795:

Completed 22/22
Finished Instruction sw 3760 3936 on Line 1535
sub
sub$t3,$t2,$t1
$t3 = 3744

Clock Cycle 5796:

Started sw 1620 -3744 on Line 1550
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t0,$t3,2324
$t0 = 6068

Clock Cycle 5797:

Completed 2/22
slt
slt$t0,$t0,$t4
$t0 = 0

Clock Cycle 5798:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 508 3744 on Line 1562

Clock Cycle 5799:

Completed 4/22
slt
slt$t3,$t4,$t0
$t3 = 0

Clock Cycle 5800:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 284 0 on Line 1564

Clock Cycle 5801:

Completed 6/22
add
add$t0,$t4,$t0
$t0 = 5612

Clock Cycle 5802:

Completed 7/22
mul
mul$t1,$t0,$t3
$t1 = 0

Clock Cycle 5803:

Completed 8/22
sub
sub$t1,$t3,$t4
$t1 = -5612

Clock Cycle 5804:

Completed 9/22
addi
addi$t4,$t4,1088
$t4 = 6700

Clock Cycle 5805:

Completed 10/22
Memory at 3760 = 3936
addi
addi$t2,$t2,2980
$t2 = 2980

Clock Cycle 5806:

Completed 11/22
add
add$t1,$t2,$t4
$t1 = 9680

Clock Cycle 5807:

Completed 12/22
slt
slt$t1,$t2,$t0
$t1 = 1

Clock Cycle 5808:

Completed 13/22
slt
slt$t1,$t0,$t4
$t1 = 1

Clock Cycle 5809:

Completed 14/22
slt
slt$t3,$t4,$t0
$t3 = 0

Clock Cycle 5810:

Completed 15/22
lw
DRAM Request(Read) Issued for lw 2624 $t2 on Line 1574

Clock Cycle 5811:
$t2 -> 1, 
Completed 16/22
slt
slt$t4,$t3,$t1
$t4 = 1

Clock Cycle 5812:
$t2 -> 1, 
Completed 17/22
add
add$t0,$t0,$t0
$t0 = 11224

Clock Cycle 5813:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5814:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5815:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5816:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5817:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1620 -3744 on Line 1550

Clock Cycle 5818:
$t2 -> 1, 
Started sw 508 3744 on Line 1562
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5819:
$t2 -> 1, 
Completed 2/22

Clock Cycle 5820:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5821:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5822:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5823:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5824:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5825:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5826:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5827:
$t2 -> 1, 
Completed 10/22
Memory at 1620 = -3744

Clock Cycle 5828:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5829:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5830:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5831:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5832:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5833:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5834:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5835:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5836:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5837:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5838:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5839:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 508 3744 on Line 1562

Clock Cycle 5840:
$t2 -> 1, 
Started sw 284 0 on Line 1564
Completed 1/2

Clock Cycle 5841:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 284 0 on Line 1564

Clock Cycle 5842:
$t2 -> 1, 
Started lw 2624 $t2 on Line 1574
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5843:
$t2 -> 1, 
Completed 2/22

Clock Cycle 5844:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5845:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5846:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5847:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5848:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5849:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5850:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5851:
$t2 -> 1, 
Completed 10/22
Memory at 508 = 3744

Clock Cycle 5852:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5853:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5854:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5855:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5856:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5857:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5858:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5859:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5860:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5861:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5862:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5863:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2624 $t2 on Line 1574

Clock Cycle 5864:
sub
sub$t2,$t1,$t0
$t2 = -11223

Clock Cycle 5865:
add
add$t2,$t3,$t2
$t2 = -11223

Clock Cycle 5866:
add
add$t3,$t0,$t1
$t3 = 11225

Clock Cycle 5867:
slt
slt$t2,$t0,$t2
$t2 = 0

Clock Cycle 5868:
add
add$t3,$t1,$t2
$t3 = 1

Clock Cycle 5869:
slt
slt$t4,$t2,$t1
$t4 = 1

Clock Cycle 5870:
mul
mul$t2,$t1,$t2
$t2 = 0

Clock Cycle 5871:
lw
DRAM Request(Read) Issued for lw 2472 $t3 on Line 1584

Clock Cycle 5872:
$t3 -> 1, 
Started lw 2472 $t3 on Line 1584
Completed 1/2

Clock Cycle 5873:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2472 $t3 on Line 1584

Clock Cycle 5874:
add
add$t4,$t3,$t4
$t4 = 1

Clock Cycle 5875:
slt
slt$t3,$t3,$t1
$t3 = 1

Clock Cycle 5876:
addi
addi$t3,$t0,2404
$t3 = 13628

Clock Cycle 5877:
sub
sub$t0,$t4,$t3
$t0 = -13627

Clock Cycle 5878:
sub
sub$t2,$t1,$t1
$t2 = 0

Clock Cycle 5879:
addi
addi$t3,$t4,1300
$t3 = 1301

Clock Cycle 5880:
slt
slt$t2,$t0,$t3
$t2 = 1

Clock Cycle 5881:
mul
mul$t2,$t0,$t3
$t2 = -17728727

Clock Cycle 5882:
lw
DRAM Request(Read) Issued for lw 3352 $t3 on Line 1593

Clock Cycle 5883:
$t3 -> 1, 
Started lw 3352 $t3 on Line 1593
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3176 1 on Line 1594

Clock Cycle 5884:
$t3 -> 1, 
Completed 2/12

Clock Cycle 5885:
$t3 -> 1, 
Completed 3/12

Clock Cycle 5886:
$t3 -> 1, 
Completed 4/12

Clock Cycle 5887:
$t3 -> 1, 
Completed 5/12

Clock Cycle 5888:
$t3 -> 1, 
Completed 6/12

Clock Cycle 5889:
$t3 -> 1, 
Completed 7/12

Clock Cycle 5890:
$t3 -> 1, 
Completed 8/12

Clock Cycle 5891:
$t3 -> 1, 
Completed 9/12

Clock Cycle 5892:
$t3 -> 1, 
Completed 10/12

Clock Cycle 5893:
$t3 -> 1, 
Completed 11/12

Clock Cycle 5894:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 3352 $t3 on Line 1593

Clock Cycle 5895:

Started sw 3176 1 on Line 1594
Completed 1/2
sub
sub$t3,$t4,$t0
$t3 = 13628

Clock Cycle 5896:

Completed 2/2
Finished Instruction sw 3176 1 on Line 1594
addi
addi$t3,$t3,3564
$t3 = 17192

Clock Cycle 5897:
add
add$t3,$t3,$t3
$t3 = 34384

Clock Cycle 5898:
slt
slt$t3,$t2,$t1
$t3 = 1

Clock Cycle 5899:
addi
addi$t4,$t4,2804
$t4 = 2805

Clock Cycle 5900:
add
add$t0,$t0,$t3
$t0 = -13626

Clock Cycle 5901:
addi
addi$t4,$t2,3656
$t4 = -17725071

Clock Cycle 5902:
lw
DRAM Request(Read) Issued for lw 3416 $t2 on Line 1602

Clock Cycle 5903:
$t2 -> 1, 
Started lw 3416 $t2 on Line 1602
Completed 1/2
mul
mul$t0,$t0,$t0
$t0 = 185667876

Clock Cycle 5904:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3416 $t2 on Line 1602

Clock Cycle 5905:
slt
slt$t1,$t2,$t1
$t1 = 1

Clock Cycle 5906:
add
add$t0,$t4,$t3
$t0 = -17725070

Clock Cycle 5907:
slt
slt$t2,$t0,$t2
$t2 = 1

Clock Cycle 5908:
slt
slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 5909:
lw
DRAM Request(Read) Issued for lw 2144 $t0 on Line 1608

Clock Cycle 5910:
$t0 -> 1, 
Started lw 2144 $t0 on Line 1608
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5911:
$t0 -> 1, 
Completed 2/22

Clock Cycle 5912:
$t0 -> 1, 
Completed 3/22

Clock Cycle 5913:
$t0 -> 1, 
Completed 4/22

Clock Cycle 5914:
$t0 -> 1, 
Completed 5/22

Clock Cycle 5915:
$t0 -> 1, 
Completed 6/22

Clock Cycle 5916:
$t0 -> 1, 
Completed 7/22

Clock Cycle 5917:
$t0 -> 1, 
Completed 8/22

Clock Cycle 5918:
$t0 -> 1, 
Completed 9/22

Clock Cycle 5919:
$t0 -> 1, 
Completed 10/22
Memory at 3176 = 1

Clock Cycle 5920:
$t0 -> 1, 
Completed 11/22

Clock Cycle 5921:
$t0 -> 1, 
Completed 12/22

Clock Cycle 5922:
$t0 -> 1, 
Completed 13/22

Clock Cycle 5923:
$t0 -> 1, 
Completed 14/22

Clock Cycle 5924:
$t0 -> 1, 
Completed 15/22

Clock Cycle 5925:
$t0 -> 1, 
Completed 16/22

Clock Cycle 5926:
$t0 -> 1, 
Completed 17/22

Clock Cycle 5927:
$t0 -> 1, 
Completed 18/22

Clock Cycle 5928:
$t0 -> 1, 
Completed 19/22

Clock Cycle 5929:
$t0 -> 1, 
Completed 20/22

Clock Cycle 5930:
$t0 -> 1, 
Completed 21/22

Clock Cycle 5931:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2144 $t0 on Line 1608

Clock Cycle 5932:
slt
slt$t3,$t4,$t0
$t3 = 1

Clock Cycle 5933:
addi
addi$t4,$t2,3144
$t4 = 3145

Clock Cycle 5934:
addi
addi$t4,$t2,1716
$t4 = 1717

Clock Cycle 5935:
addi
addi$t0,$t3,1904
$t0 = 1905

Clock Cycle 5936:
mul
mul$t0,$t4,$t1
$t0 = 1717

Clock Cycle 5937:
lw
DRAM Request(Read) Issued for lw 1664 $t2 on Line 1614

Clock Cycle 5938:
$t2 -> 1, 
Started lw 1664 $t2 on Line 1614
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5939:
$t2 -> 1, 
Completed 2/12

Clock Cycle 5940:
$t2 -> 1, 
Completed 3/12

Clock Cycle 5941:
$t2 -> 1, 
Completed 4/12

Clock Cycle 5942:
$t2 -> 1, 
Completed 5/12

Clock Cycle 5943:
$t2 -> 1, 
Completed 6/12

Clock Cycle 5944:
$t2 -> 1, 
Completed 7/12

Clock Cycle 5945:
$t2 -> 1, 
Completed 8/12

Clock Cycle 5946:
$t2 -> 1, 
Completed 9/12

Clock Cycle 5947:
$t2 -> 1, 
Completed 10/12

Clock Cycle 5948:
$t2 -> 1, 
Completed 11/12

Clock Cycle 5949:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1664 $t2 on Line 1614

Clock Cycle 5950:
add
add$t2,$t0,$t1
$t2 = 1718

Clock Cycle 5951:
slt
slt$t4,$t0,$t4
$t4 = 0

Clock Cycle 5952:
addi
addi$t3,$t1,2724
$t3 = 2725

Clock Cycle 5953:
sub
sub$t1,$t3,$t4
$t1 = 2725

Clock Cycle 5954:
mul
mul$t4,$t0,$t3
$t4 = 4678825

Clock Cycle 5955:
mul
mul$t1,$t4,$t3
$t1 = -135103763

Clock Cycle 5956:
sub
sub$t2,$t4,$t0
$t2 = 4677108

Clock Cycle 5957:
lw
DRAM Request(Read) Issued for lw 1632 $t1 on Line 1622

Clock Cycle 5958:
$t1 -> 1, 
Started lw 1632 $t1 on Line 1622
Completed 1/2
add
add$t3,$t0,$t2
$t3 = 4678825

Clock Cycle 5959:
$t1 -> 1, 
Completed 2/2
$t1 = 3564
Finished Instruction lw 1632 $t1 on Line 1622
sw
DRAM Request(Write) Issued for sw 2564 4677108 on Line 1624

Clock Cycle 5960:

Started sw 2564 4677108 on Line 1624
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2440 $t2 on Line 1625

Clock Cycle 5961:
$t2 -> 1, 
Completed 2/12
slt
slt$t3,$t1,$t1
$t3 = 0

Clock Cycle 5962:
$t2 -> 1, 
Completed 3/12
sub
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 5963:
$t2 -> 1, 
Completed 4/12
sub
sub$t3,$t0,$t0
$t3 = 0

Clock Cycle 5964:
$t2 -> 1, 
Completed 5/12

Clock Cycle 5965:
$t2 -> 1, 
Completed 6/12

Clock Cycle 5966:
$t2 -> 1, 
Completed 7/12

Clock Cycle 5967:
$t2 -> 1, 
Completed 8/12

Clock Cycle 5968:
$t2 -> 1, 
Completed 9/12

Clock Cycle 5969:
$t2 -> 1, 
Completed 10/12

Clock Cycle 5970:
$t2 -> 1, 
Completed 11/12

Clock Cycle 5971:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 2564 4677108 on Line 1624

Clock Cycle 5972:
$t2 -> 1, 
Started lw 2440 $t2 on Line 1625
Completed 1/2

Clock Cycle 5973:
$t2 -> 1, 
Completed 2/2
$t2 = 2101
Finished Instruction lw 2440 $t2 on Line 1625

Clock Cycle 5974:
add
add$t2,$t3,$t2
$t2 = 2101

Clock Cycle 5975:
slt
slt$t3,$t1,$t0
$t3 = 0

Clock Cycle 5976:
lw
DRAM Request(Read) Issued for lw 68 $t2 on Line 1631

Clock Cycle 5977:
$t2 -> 1, 
Started lw 68 $t2 on Line 1631
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t3,$t1,1352
$t3 = 4916

Clock Cycle 5978:
$t2 -> 1, 
Completed 2/22

Clock Cycle 5979:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5980:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5981:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5982:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5983:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5984:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5985:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5986:
$t2 -> 1, 
Completed 10/22
Memory at 2564 = 4677108

Clock Cycle 5987:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5988:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5989:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5990:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5991:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5992:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5993:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5994:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5995:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5996:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5997:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5998:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 68 $t2 on Line 1631

Clock Cycle 5999:
slt
slt$t3,$t3,$t2
$t3 = 0

Clock Cycle 6000:
sub
sub$t4,$t1,$t1
$t4 = 0

Clock Cycle 6001:
addi
addi$t1,$t4,1688
$t1 = 1688

Clock Cycle 6002:
sub
sub$t0,$t3,$t3
$t0 = 0

Clock Cycle 6003:
add
add$t4,$t1,$t2
$t4 = 1688

Clock Cycle 6004:
add
add$t4,$t0,$t1
$t4 = 1688

Clock Cycle 6005:
addi
addi$t0,$t0,2812
$t0 = 2812

Clock Cycle 6006:
lw
DRAM Request(Read) Issued for lw 3940 $t2 on Line 1640

Clock Cycle 6007:
$t2 -> 1, 
Started lw 3940 $t2 on Line 1640
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1392 $t1 on Line 1641

Clock Cycle 6008:
$t1 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 6009:
$t1 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 6010:
$t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 6011:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 6012:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 6013:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 6014:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 6015:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 6016:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 6017:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 6018:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3940 $t2 on Line 1640

Clock Cycle 6019:
$t1 -> 1, 
Started lw 1392 $t1 on Line 1641
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3176 0 on Line 1642

Clock Cycle 6020:
$t1 -> 1, 
Completed 2/12
sub
sub$t4,$t3,$t0
$t4 = -2812

Clock Cycle 6021:
$t1 -> 1, 
Completed 3/12
addi
addi$t3,$t2,788
$t3 = 788

Clock Cycle 6022:
$t1 -> 1, 
Completed 4/12

Clock Cycle 6023:
$t1 -> 1, 
Completed 5/12

Clock Cycle 6024:
$t1 -> 1, 
Completed 6/12

Clock Cycle 6025:
$t1 -> 1, 
Completed 7/12

Clock Cycle 6026:
$t1 -> 1, 
Completed 8/12

Clock Cycle 6027:
$t1 -> 1, 
Completed 9/12

Clock Cycle 6028:
$t1 -> 1, 
Completed 10/12

Clock Cycle 6029:
$t1 -> 1, 
Completed 11/12

Clock Cycle 6030:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 1392 $t1 on Line 1641

Clock Cycle 6031:

Started sw 3176 0 on Line 1642
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3672 $t1 on Line 1645

Clock Cycle 6032:
$t1 -> 1, 
Completed 2/12

Clock Cycle 6033:
$t1 -> 1, 
Completed 3/12

Clock Cycle 6034:
$t1 -> 1, 
Completed 4/12

Clock Cycle 6035:
$t1 -> 1, 
Completed 5/12

Clock Cycle 6036:
$t1 -> 1, 
Completed 6/12

Clock Cycle 6037:
$t1 -> 1, 
Completed 7/12

Clock Cycle 6038:
$t1 -> 1, 
Completed 8/12

Clock Cycle 6039:
$t1 -> 1, 
Completed 9/12

Clock Cycle 6040:
$t1 -> 1, 
Completed 10/12

Clock Cycle 6041:
$t1 -> 1, 
Completed 11/12

Clock Cycle 6042:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3176 0 on Line 1642

Clock Cycle 6043:
$t1 -> 1, 
Started lw 3672 $t1 on Line 1645
Completed 1/2

Clock Cycle 6044:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3672 $t1 on Line 1645

Clock Cycle 6045:
sub
sub$t2,$t0,$t1
$t2 = 2812

Clock Cycle 6046:
sub
sub$t2,$t0,$t4
$t2 = 5624

Clock Cycle 6047:
addi
addi$t1,$t3,2244
$t1 = 3032

Clock Cycle 6048:
mul
mul$t3,$t3,$t1
$t3 = 2389216

Clock Cycle 6049:
addi
addi$t2,$t4,2752
$t2 = -60

Clock Cycle 6050:
addi
addi$t3,$t2,2268
$t3 = 2208

Clock Cycle 6051:
addi
addi$t3,$t4,444
$t3 = -2368

Clock Cycle 6052:
slt
slt$t3,$t3,$t0
$t3 = 1

Clock Cycle 6053:
mul
mul$t0,$t0,$t3
$t0 = 2812

Clock Cycle 6054:
add
add$t3,$t1,$t1
$t3 = 6064

Clock Cycle 6055:
mul
mul$t2,$t4,$t1
$t2 = -8525984

Clock Cycle 6056:
lw
DRAM Request(Read) Issued for lw 3060 $t2 on Line 1657

Clock Cycle 6057:
$t2 -> 1, 
Started lw 3060 $t2 on Line 1657
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
slt
slt$t1,$t1,$t4
$t1 = 0

Clock Cycle 6058:
$t2 -> 1, 
Completed 2/22
add
add$t3,$t4,$t1
$t3 = -2812

Clock Cycle 6059:
$t2 -> 1, 
Completed 3/22
sub
sub$t0,$t3,$t0
$t0 = -5624

Clock Cycle 6060:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6061:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6062:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6063:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6064:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6065:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6066:
$t2 -> 1, 
Completed 10/22
Memory at 3176 = 0

Clock Cycle 6067:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6068:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6069:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6070:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6071:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6072:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6073:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6074:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6075:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6076:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6077:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6078:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3060 $t2 on Line 1657

Clock Cycle 6079:
add
add$t2,$t2,$t4
$t2 = -2812

Clock Cycle 6080:
add
add$t4,$t3,$t3
$t4 = -5624

Clock Cycle 6081:
lw
DRAM Request(Read) Issued for lw 1372 $t2 on Line 1663

Clock Cycle 6082:
$t2 -> 1, 
Started lw 1372 $t2 on Line 1663
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6083:
$t2 -> 1, 
Completed 2/12

Clock Cycle 6084:
$t2 -> 1, 
Completed 3/12

Clock Cycle 6085:
$t2 -> 1, 
Completed 4/12

Clock Cycle 6086:
$t2 -> 1, 
Completed 5/12

Clock Cycle 6087:
$t2 -> 1, 
Completed 6/12

Clock Cycle 6088:
$t2 -> 1, 
Completed 7/12

Clock Cycle 6089:
$t2 -> 1, 
Completed 8/12

Clock Cycle 6090:
$t2 -> 1, 
Completed 9/12

Clock Cycle 6091:
$t2 -> 1, 
Completed 10/12

Clock Cycle 6092:
$t2 -> 1, 
Completed 11/12

Clock Cycle 6093:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1372 $t2 on Line 1663

Clock Cycle 6094:
add
add$t0,$t1,$t2
$t0 = 0

Clock Cycle 6095:
sub
sub$t2,$t0,$t3
$t2 = 2812

Clock Cycle 6096:
mul
mul$t4,$t0,$t3
$t4 = 0

Clock Cycle 6097:
addi
addi$t0,$t0,188
$t0 = 188

Clock Cycle 6098:
sw
DRAM Request(Write) Issued for sw 2968 0 on Line 1668

Clock Cycle 6099:

Started sw 2968 0 on Line 1668
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t4,$t0,3648
$t4 = 3836

Clock Cycle 6100:

Completed 2/12
addi
addi$t2,$t2,380
$t2 = 3192

Clock Cycle 6101:

Completed 3/12
add
add$t1,$t2,$t0
$t1 = 3380

Clock Cycle 6102:

Completed 4/12
slt
slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 6103:

Completed 5/12
sub
sub$t2,$t3,$t1
$t2 = -2813

Clock Cycle 6104:

Completed 6/12
sub
sub$t1,$t1,$t0
$t1 = -187

Clock Cycle 6105:

Completed 7/12
addi
addi$t3,$t3,2072
$t3 = -740

Clock Cycle 6106:

Completed 8/12
mul
mul$t1,$t1,$t1
$t1 = 34969

Clock Cycle 6107:

Completed 9/12
sub
sub$t1,$t3,$t3
$t1 = 0

Clock Cycle 6108:

Completed 10/12
lw
DRAM Request(Read) Issued for lw 2712 $t4 on Line 1678

Clock Cycle 6109:
$t4 -> 1, 
Completed 11/12
lw
DRAM Request(Read) Issued for lw 2940 $t0 on Line 1679

Clock Cycle 6110:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2968 0 on Line 1668

Clock Cycle 6111:
$t0 -> 1, $t4 -> 1, 
Started lw 2712 $t4 on Line 1678
Completed 1/2

Clock Cycle 6112:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2712 $t4 on Line 1678

Clock Cycle 6113:
$t0 -> 1, 
Started lw 2940 $t0 on Line 1679
Completed 1/2
sub
sub$t4,$t1,$t1
$t4 = 0

Clock Cycle 6114:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2940 $t0 on Line 1679

Clock Cycle 6115:
slt
slt$t2,$t2,$t0
$t2 = 1

Clock Cycle 6116:
add
add$t3,$t2,$t3
$t3 = -739

Clock Cycle 6117:
add
add$t0,$t3,$t0
$t0 = -739

Clock Cycle 6118:
addi
addi$t3,$t4,340
$t3 = 340

Clock Cycle 6119:
addi
addi$t1,$t2,4
$t1 = 5

Clock Cycle 6120:
add
add$t2,$t3,$t1
$t2 = 345

Clock Cycle 6121:
lw
DRAM Request(Read) Issued for lw 2316 $t0 on Line 1687

Clock Cycle 6122:
$t0 -> 1, 
Started lw 2316 $t0 on Line 1687
Completed 1/2
slt
slt$t2,$t3,$t3
$t2 = 0

Clock Cycle 6123:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2316 $t0 on Line 1687
add
add$t3,$t4,$t2
$t3 = 0

Clock Cycle 6124:
sw
DRAM Request(Write) Issued for sw 1848 0 on Line 1690

Clock Cycle 6125:

Started sw 1848 0 on Line 1690
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add
add$t0,$t1,$t1
$t0 = 10

Clock Cycle 6126:

Completed 2/22
sub
sub$t1,$t1,$t3
$t1 = 5

Clock Cycle 6127:

Completed 3/22
sub
sub$t1,$t3,$t2
$t1 = 0

Clock Cycle 6128:

Completed 4/22
addi
addi$t1,$t0,2564
$t1 = 2574

Clock Cycle 6129:

Completed 5/22
sub
sub$t3,$t0,$t1
$t3 = -2564

Clock Cycle 6130:

Completed 6/22
slt
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 6131:

Completed 7/22
sub
sub$t4,$t1,$t2
$t4 = 2574

Clock Cycle 6132:

Completed 8/22
add
add$t0,$t0,$t3
$t0 = -2554

Clock Cycle 6133:

Completed 9/22
slt
slt$t0,$t3,$t4
$t0 = 1

Clock Cycle 6134:

Completed 10/22
add
add$t3,$t2,$t0
$t3 = 1

Clock Cycle 6135:

Completed 11/22
sub
sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 6136:

Completed 12/22
slt
slt$t1,$t2,$t4
$t1 = 0

Clock Cycle 6137:

Completed 13/22
sub
sub$t2,$t4,$t3
$t2 = -1

Clock Cycle 6138:

Completed 14/22
mul
mul$t1,$t0,$t3
$t1 = 1

Clock Cycle 6139:

Completed 15/22
sw
DRAM Request(Write) Issued for sw 2436 1 on Line 1705

Clock Cycle 6140:

Completed 16/22
add
add$t0,$t0,$t2
$t0 = 0

Clock Cycle 6141:

Completed 17/22
addi
addi$t1,$t3,2524
$t1 = 2525

Clock Cycle 6142:

Completed 18/22
sw
DRAM Request(Write) Issued for sw 796 0 on Line 1708

Clock Cycle 6143:

Completed 19/22
sw
DRAM Request(Write) Issued for sw 864 -1 on Line 1709

Clock Cycle 6144:

Completed 20/22
sub
sub$t3,$t0,$t1
$t3 = -2525

Clock Cycle 6145:

Completed 21/22
addi
addi$t1,$t1,380
$t1 = 2905

Clock Cycle 6146:

Completed 22/22
Finished Instruction sw 1848 0 on Line 1690
slt
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 6147:

Started sw 2436 1 on Line 1705
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 20 2905 on Line 1713

Clock Cycle 6148:

Completed 2/22
mul
mul$t0,$t4,$t2
$t0 = 0

Clock Cycle 6149:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 3400 $t2 on Line 1715

Clock Cycle 6150:
$t2 -> 1, 
Completed 4/22
slt
slt$t0,$t4,$t0
$t0 = 0

Clock Cycle 6151:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6152:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6153:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6154:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6155:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6156:
$t2 -> 1, 
Completed 10/22

Clock Cycle 6157:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6158:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6159:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6160:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6161:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6162:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6163:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6164:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6165:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6166:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6167:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6168:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2436 1 on Line 1705

Clock Cycle 6169:
$t2 -> 1, 
Started sw 796 0 on Line 1708
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6170:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6171:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6172:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6173:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6174:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6175:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6176:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6177:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6178:
$t2 -> 1, 
Completed 10/22
Memory at 2436 = 1

Clock Cycle 6179:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6180:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6181:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6182:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6183:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6184:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6185:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6186:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6187:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6188:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6189:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6190:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 796 0 on Line 1708

Clock Cycle 6191:
$t2 -> 1, 
Started sw 864 -1 on Line 1709
Completed 1/2

Clock Cycle 6192:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 864 -1 on Line 1709

Clock Cycle 6193:
$t2 -> 1, 
Started sw 20 2905 on Line 1713
Completed 1/2

Clock Cycle 6194:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 20 2905 on Line 1713

Clock Cycle 6195:
$t2 -> 1, 
Started lw 3400 $t2 on Line 1715
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6196:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6197:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6198:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6199:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6200:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6201:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6202:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6203:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6204:
$t2 -> 1, 
Completed 10/22
Memory at 20 = 2905
Memory at 864 = -1

Clock Cycle 6205:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6206:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6207:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6208:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6209:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6210:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6211:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6212:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6213:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6214:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6215:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6216:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3400 $t2 on Line 1715

Clock Cycle 6217:
add
add$t3,$t2,$t0
$t3 = 0

Clock Cycle 6218:
sw
DRAM Request(Write) Issued for sw 1876 0 on Line 1718

Clock Cycle 6219:

Started sw 1876 0 on Line 1718
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub
sub$t0,$t0,$t1
$t0 = -2905

Clock Cycle 6220:

Completed 2/12
add
add$t1,$t1,$t1
$t1 = 5810

Clock Cycle 6221:

Completed 3/12
add
add$t4,$t1,$t4
$t4 = 5810

Clock Cycle 6222:

Completed 4/12
slt
slt$t0,$t3,$t1
$t0 = 1

Clock Cycle 6223:

Completed 5/12
sub
sub$t3,$t0,$t1
$t3 = -5809

Clock Cycle 6224:

Completed 6/12
add
add$t4,$t1,$t4
$t4 = 11620

Clock Cycle 6225:

Completed 7/12
addi
addi$t3,$t3,840
$t3 = -4969

Clock Cycle 6226:

Completed 8/12
lw
DRAM Request(Read) Issued for lw 700 $t0 on Line 1726

Clock Cycle 6227:
$t0 -> 1, 
Completed 9/12
addi
addi$t4,$t2,3644
$t4 = 3644

Clock Cycle 6228:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6229:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6230:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1876 0 on Line 1718

Clock Cycle 6231:
$t0 -> 1, 
Started lw 700 $t0 on Line 1726
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6232:
$t0 -> 1, 
Completed 2/22

Clock Cycle 6233:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6234:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6235:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6236:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6237:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6238:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6239:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6240:
$t0 -> 1, 
Completed 10/22

Clock Cycle 6241:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6242:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6243:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6244:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6245:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6246:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6247:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6248:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6249:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6250:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6251:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6252:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 700 $t0 on Line 1726

Clock Cycle 6253:
sw
DRAM Request(Write) Issued for sw 2428 0 on Line 1728

Clock Cycle 6254:

Started sw 2428 0 on Line 1728
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub
sub$t2,$t3,$t4
$t2 = -8613

Clock Cycle 6255:

Completed 2/12
add
add$t4,$t1,$t1
$t4 = 11620

Clock Cycle 6256:

Completed 3/12
slt
slt$t2,$t3,$t1
$t2 = 1

Clock Cycle 6257:

Completed 4/12
add
add$t4,$t0,$t0
$t4 = 0

Clock Cycle 6258:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 2096 1 on Line 1733

Clock Cycle 6259:

Completed 6/12
add
add$t1,$t1,$t3
$t1 = 841

Clock Cycle 6260:

Completed 7/12
mul
mul$t3,$t4,$t1
$t3 = 0

Clock Cycle 6261:

Completed 8/12
sw
DRAM Request(Write) Issued for sw 2244 841 on Line 1736

Clock Cycle 6262:

Completed 9/12
sub
sub$t0,$t4,$t0
$t0 = 0

Clock Cycle 6263:

Completed 10/12
mul
mul$t4,$t2,$t3
$t4 = 0

Clock Cycle 6264:

Completed 11/12
slt
slt$t4,$t4,$t3
$t4 = 0

Clock Cycle 6265:

Completed 12/12
Finished Instruction sw 2428 0 on Line 1728
add
add$t3,$t2,$t3
$t3 = 1

Clock Cycle 6266:

Started sw 2096 1 on Line 1733
Completed 1/2
slt
slt$t3,$t0,$t1
$t3 = 1

Clock Cycle 6267:

Completed 2/2
Finished Instruction sw 2096 1 on Line 1733
sw
DRAM Request(Write) Issued for sw 924 0 on Line 1742

Clock Cycle 6268:

Started sw 2244 841 on Line 1736
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1108 $t0 on Line 1743

Clock Cycle 6269:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2244 841 on Line 1736
lw
DRAM Request(Read) Issued for lw 2476 $t2 on Line 1744

Clock Cycle 6270:
$t0 -> 1, $t2 -> 1, 
Started sw 924 0 on Line 1742
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2044 0 on Line 1745

Clock Cycle 6271:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 6272:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 6273:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 6274:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 6275:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 6276:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 6277:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 6278:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 6279:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 2096 = 1
Memory at 2244 = 841

Clock Cycle 6280:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 6281:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 6282:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 6283:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 6284:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 6285:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 6286:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 6287:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 6288:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 6289:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 6290:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 6291:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 924 0 on Line 1742

Clock Cycle 6292:
$t0 -> 1, $t2 -> 1, 
Started lw 1108 $t0 on Line 1743
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6293:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 6294:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 6295:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 6296:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 6297:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 6298:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 6299:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 6300:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 6301:
$t0 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 6302:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 6303:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 6304:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 6305:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 6306:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 6307:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 6308:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 6309:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 6310:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 6311:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 6312:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 6313:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1108 $t0 on Line 1743

Clock Cycle 6314:
$t2 -> 1, 
Started sw 2044 0 on Line 1745
Completed 1/2
add
add$t3,$t3,$t0
$t3 = 1

Clock Cycle 6315:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 2044 0 on Line 1745
add
add$t1,$t1,$t4
$t1 = 841

Clock Cycle 6316:
$t2 -> 1, 
Started lw 2476 $t2 on Line 1744
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 292 1 on Line 1748

Clock Cycle 6317:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6318:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6319:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6320:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6321:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6322:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6323:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6324:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6325:
$t2 -> 1, 
Completed 10/22

Clock Cycle 6326:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6327:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6328:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6329:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6330:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6331:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6332:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6333:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6334:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6335:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6336:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6337:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2476 $t2 on Line 1744

Clock Cycle 6338:

Started sw 292 1 on Line 1748
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1536 $t2 on Line 1749

Clock Cycle 6339:
$t2 -> 1, 
Completed 2/12

Clock Cycle 6340:
$t2 -> 1, 
Completed 3/12

Clock Cycle 6341:
$t2 -> 1, 
Completed 4/12

Clock Cycle 6342:
$t2 -> 1, 
Completed 5/12

Clock Cycle 6343:
$t2 -> 1, 
Completed 6/12

Clock Cycle 6344:
$t2 -> 1, 
Completed 7/12

Clock Cycle 6345:
$t2 -> 1, 
Completed 8/12

Clock Cycle 6346:
$t2 -> 1, 
Completed 9/12

Clock Cycle 6347:
$t2 -> 1, 
Completed 10/12

Clock Cycle 6348:
$t2 -> 1, 
Completed 11/12

Clock Cycle 6349:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 292 1 on Line 1748

Clock Cycle 6350:
$t2 -> 1, 
Started lw 1536 $t2 on Line 1749
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6351:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6352:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6353:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6354:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6355:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6356:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6357:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6358:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6359:
$t2 -> 1, 
Completed 10/22
Memory at 292 = 1

Clock Cycle 6360:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6361:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6362:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6363:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6364:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6365:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6366:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6367:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6368:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6369:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6370:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6371:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1536 $t2 on Line 1749

Clock Cycle 6372:
addi
addi$t2,$t0,3760
$t2 = 3760

Clock Cycle 6373:
addi
addi$t0,$t3,1152
$t0 = 1153

Clock Cycle 6374:
add
add$t4,$t0,$t1
$t4 = 1994

Clock Cycle 6375:
slt
slt$t3,$t3,$t4
$t3 = 1

Clock Cycle 6376:
sw
DRAM Request(Write) Issued for sw 3012 1994 on Line 1754

Clock Cycle 6377:

Started sw 3012 1994 on Line 1754
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t3,$t3,1796
$t3 = 1797

Clock Cycle 6378:

Completed 2/12
sub
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 6379:

Completed 3/12
sub
sub$t2,$t1,$t0
$t2 = -312

Clock Cycle 6380:

Completed 4/12
addi
addi$t1,$t3,3268
$t1 = 3268

Clock Cycle 6381:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 1016 3268 on Line 1759

Clock Cycle 6382:

Completed 6/12
sw
DRAM Request(Write) Issued for sw 1328 -312 on Line 1760

Clock Cycle 6383:

Completed 7/12
slt
slt$t0,$t0,$t0
$t0 = 0

Clock Cycle 6384:

Completed 8/12
lw
DRAM Request(Read) Issued for lw 3240 $t2 on Line 1762

Clock Cycle 6385:
$t2 -> 1, 
Completed 9/12

Clock Cycle 6386:
$t2 -> 1, 
Completed 10/12

Clock Cycle 6387:
$t2 -> 1, 
Completed 11/12

Clock Cycle 6388:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 3012 1994 on Line 1754

Clock Cycle 6389:
$t2 -> 1, 
Started sw 1016 3268 on Line 1759
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6390:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6391:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6392:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6393:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6394:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6395:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6396:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6397:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6398:
$t2 -> 1, 
Completed 10/22
Memory at 3012 = 1994

Clock Cycle 6399:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6400:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6401:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6402:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6403:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6404:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6405:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6406:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6407:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6408:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6409:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6410:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1016 3268 on Line 1759

Clock Cycle 6411:
$t2 -> 1, 
Started sw 1328 -312 on Line 1760
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6412:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6413:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6414:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6415:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6416:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6417:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6418:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6419:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6420:
$t2 -> 1, 
Completed 10/22
Memory at 1016 = 3268

Clock Cycle 6421:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6422:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6423:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6424:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6425:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6426:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6427:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6428:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6429:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6430:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6431:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6432:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1328 -312 on Line 1760

Clock Cycle 6433:
$t2 -> 1, 
Started lw 3240 $t2 on Line 1762
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6434:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6435:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6436:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6437:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6438:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6439:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6440:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6441:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6442:
$t2 -> 1, 
Completed 10/22
Memory at 1328 = -312

Clock Cycle 6443:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6444:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6445:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6446:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6447:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6448:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6449:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6450:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6451:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6452:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6453:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6454:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3240 $t2 on Line 1762

Clock Cycle 6455:
sub
sub$t2,$t0,$t1
$t2 = -3268

Clock Cycle 6456:
add
add$t0,$t2,$t0
$t0 = -3268

Clock Cycle 6457:
mul
mul$t4,$t4,$t4
$t4 = 3976036

Clock Cycle 6458:
mul
mul$t4,$t1,$t0
$t4 = -10679824

Clock Cycle 6459:
sw
DRAM Request(Write) Issued for sw 3864 0 on Line 1767

Clock Cycle 6460:

Started sw 3864 0 on Line 1767
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3456 3268 on Line 1768

Clock Cycle 6461:

Completed 2/2
Finished Instruction sw 3864 0 on Line 1767
mul
mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 6462:

Started sw 3456 3268 on Line 1768
Completed 1/2
add
add$t1,$t0,$t0
$t1 = -6536

Clock Cycle 6463:

Completed 2/2
Finished Instruction sw 3456 3268 on Line 1768
lw
DRAM Request(Read) Issued for lw 1684 $t1 on Line 1771

Clock Cycle 6464:
$t1 -> 1, 
Started lw 1684 $t1 on Line 1771
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add
add$t0,$t3,$t3
$t0 = 0

Clock Cycle 6465:
$t1 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 960 $t4 on Line 1773

Clock Cycle 6466:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 6467:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 6468:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6469:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6470:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6471:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6472:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6473:
$t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3456 = 3268

Clock Cycle 6474:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6475:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6476:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6477:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6478:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6479:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6480:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6481:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6482:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6483:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6484:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6485:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1684 $t1 on Line 1771

Clock Cycle 6486:
$t4 -> 1, 
Started lw 960 $t4 on Line 1773
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add
add$t2,$t1,$t2
$t2 = -3268

Clock Cycle 6487:
$t4 -> 1, 
Completed 2/12

Clock Cycle 6488:
$t4 -> 1, 
Completed 3/12

Clock Cycle 6489:
$t4 -> 1, 
Completed 4/12

Clock Cycle 6490:
$t4 -> 1, 
Completed 5/12

Clock Cycle 6491:
$t4 -> 1, 
Completed 6/12

Clock Cycle 6492:
$t4 -> 1, 
Completed 7/12

Clock Cycle 6493:
$t4 -> 1, 
Completed 8/12

Clock Cycle 6494:
$t4 -> 1, 
Completed 9/12

Clock Cycle 6495:
$t4 -> 1, 
Completed 10/12

Clock Cycle 6496:
$t4 -> 1, 
Completed 11/12

Clock Cycle 6497:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 960 $t4 on Line 1773

Clock Cycle 6498:
sub
sub$t3,$t0,$t4
$t3 = 0

Clock Cycle 6499:
sub
sub$t3,$t1,$t4
$t3 = 0

Clock Cycle 6500:
lw
DRAM Request(Read) Issued for lw 1916 $t0 on Line 1777

Clock Cycle 6501:
$t0 -> 1, 
Started lw 1916 $t0 on Line 1777
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6502:
$t0 -> 1, 
Completed 2/12

Clock Cycle 6503:
$t0 -> 1, 
Completed 3/12

Clock Cycle 6504:
$t0 -> 1, 
Completed 4/12

Clock Cycle 6505:
$t0 -> 1, 
Completed 5/12

Clock Cycle 6506:
$t0 -> 1, 
Completed 6/12

Clock Cycle 6507:
$t0 -> 1, 
Completed 7/12

Clock Cycle 6508:
$t0 -> 1, 
Completed 8/12

Clock Cycle 6509:
$t0 -> 1, 
Completed 9/12

Clock Cycle 6510:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6511:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6512:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1916 $t0 on Line 1777

Clock Cycle 6513:
slt
slt$t1,$t0,$t3
$t1 = 0

Clock Cycle 6514:
lw
DRAM Request(Read) Issued for lw 212 $t0 on Line 1779

Clock Cycle 6515:
$t0 -> 1, 
Started lw 212 $t0 on Line 1779
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3256 0 on Line 1780

Clock Cycle 6516:
$t0 -> 1, 
Completed 2/12

Clock Cycle 6517:
$t0 -> 1, 
Completed 3/12

Clock Cycle 6518:
$t0 -> 1, 
Completed 4/12

Clock Cycle 6519:
$t0 -> 1, 
Completed 5/12

Clock Cycle 6520:
$t0 -> 1, 
Completed 6/12

Clock Cycle 6521:
$t0 -> 1, 
Completed 7/12

Clock Cycle 6522:
$t0 -> 1, 
Completed 8/12

Clock Cycle 6523:
$t0 -> 1, 
Completed 9/12

Clock Cycle 6524:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6525:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6526:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 212 $t0 on Line 1779

Clock Cycle 6527:

Started sw 3256 0 on Line 1780
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
mul
mul$t1,$t0,$t2
$t1 = 0

Clock Cycle 6528:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 3500 -3268 on Line 1782

Clock Cycle 6529:

Completed 3/12
addi
addi$t3,$t2,2836
$t3 = -432

Clock Cycle 6530:

Completed 4/12
mul
mul$t3,$t0,$t0
$t3 = 0

Clock Cycle 6531:

Completed 5/12
slt
slt$t1,$t3,$t2
$t1 = 0

Clock Cycle 6532:

Completed 6/12
addi
addi$t3,$t1,3464
$t3 = 3464

Clock Cycle 6533:

Completed 7/12
lw
DRAM Request(Read) Issued for lw 3388 $t1 on Line 1787

Clock Cycle 6534:
$t1 -> 1, 
Completed 8/12

Clock Cycle 6535:
$t1 -> 1, 
Completed 9/12

Clock Cycle 6536:
$t1 -> 1, 
Completed 10/12

Clock Cycle 6537:
$t1 -> 1, 
Completed 11/12

Clock Cycle 6538:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3256 0 on Line 1780

Clock Cycle 6539:
$t1 -> 1, 
Started sw 3500 -3268 on Line 1782
Completed 1/2

Clock Cycle 6540:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3500 -3268 on Line 1782

Clock Cycle 6541:
$t1 -> 1, 
Started lw 3388 $t1 on Line 1787
Completed 1/2

Clock Cycle 6542:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3388 $t1 on Line 1787

Clock Cycle 6543:
add
add$t1,$t0,$t0
$t1 = 0

Clock Cycle 6544:
slt
slt$t0,$t2,$t0
$t0 = 1

Clock Cycle 6545:
addi
addi$t3,$t1,1268
$t3 = 1268

Clock Cycle 6546:
addi
addi$t1,$t2,3856
$t1 = 588

Clock Cycle 6547:
slt
slt$t4,$t0,$t3
$t4 = 1

Clock Cycle 6548:
slt
slt$t1,$t4,$t3
$t1 = 1

Clock Cycle 6549:
mul
mul$t0,$t1,$t1
$t0 = 1

Clock Cycle 6550:
slt
slt$t1,$t2,$t1
$t1 = 1

Clock Cycle 6551:
lw
DRAM Request(Read) Issued for lw 2908 $t4 on Line 1796

Clock Cycle 6552:
$t4 -> 1, 
Started lw 2908 $t4 on Line 1796
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 632 1 on Line 1797

Clock Cycle 6553:
$t4 -> 1, 
Completed 2/22

Clock Cycle 6554:
$t4 -> 1, 
Completed 3/22

Clock Cycle 6555:
$t4 -> 1, 
Completed 4/22

Clock Cycle 6556:
$t4 -> 1, 
Completed 5/22

Clock Cycle 6557:
$t4 -> 1, 
Completed 6/22

Clock Cycle 6558:
$t4 -> 1, 
Completed 7/22

Clock Cycle 6559:
$t4 -> 1, 
Completed 8/22

Clock Cycle 6560:
$t4 -> 1, 
Completed 9/22

Clock Cycle 6561:
$t4 -> 1, 
Completed 10/22
Memory at 3500 = -3268

Clock Cycle 6562:
$t4 -> 1, 
Completed 11/22

Clock Cycle 6563:
$t4 -> 1, 
Completed 12/22

Clock Cycle 6564:
$t4 -> 1, 
Completed 13/22

Clock Cycle 6565:
$t4 -> 1, 
Completed 14/22

Clock Cycle 6566:
$t4 -> 1, 
Completed 15/22

Clock Cycle 6567:
$t4 -> 1, 
Completed 16/22

Clock Cycle 6568:
$t4 -> 1, 
Completed 17/22

Clock Cycle 6569:
$t4 -> 1, 
Completed 18/22

Clock Cycle 6570:
$t4 -> 1, 
Completed 19/22

Clock Cycle 6571:
$t4 -> 1, 
Completed 20/22

Clock Cycle 6572:
$t4 -> 1, 
Completed 21/22

Clock Cycle 6573:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2908 $t4 on Line 1796

Clock Cycle 6574:

Started sw 632 1 on Line 1797
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3184 0 on Line 1798

Clock Cycle 6575:

Completed 2/12
add
add$t4,$t3,$t4
$t4 = 1268

Clock Cycle 6576:

Completed 3/12
mul
mul$t4,$t3,$t1
$t4 = 1268

Clock Cycle 6577:

Completed 4/12
mul
mul$t3,$t2,$t4
$t3 = -4143824

Clock Cycle 6578:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 544 $t2 on Line 1802

Clock Cycle 6579:
$t2 -> 1, 
Completed 6/12

Clock Cycle 6580:
$t2 -> 1, 
Completed 7/12

Clock Cycle 6581:
$t2 -> 1, 
Completed 8/12

Clock Cycle 6582:
$t2 -> 1, 
Completed 9/12

Clock Cycle 6583:
$t2 -> 1, 
Completed 10/12

Clock Cycle 6584:
$t2 -> 1, 
Completed 11/12

Clock Cycle 6585:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 632 1 on Line 1797

Clock Cycle 6586:
$t2 -> 1, 
Started lw 544 $t2 on Line 1802
Completed 1/2

Clock Cycle 6587:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 544 $t2 on Line 1802

Clock Cycle 6588:

Started sw 3184 0 on Line 1798
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
slt
slt$t2,$t0,$t2
$t2 = 0

Clock Cycle 6589:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3064 $t4 on Line 1804

Clock Cycle 6590:
$t4 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 2960 $t1 on Line 1805

Clock Cycle 6591:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 6592:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6593:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6594:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6595:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6596:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6597:
$t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 632 = 1

Clock Cycle 6598:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6599:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6600:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6601:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6602:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6603:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6604:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6605:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6606:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6607:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6608:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6609:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3184 0 on Line 1798

Clock Cycle 6610:
$t1 -> 1, $t4 -> 1, 
Started lw 3064 $t4 on Line 1804
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6611:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 6612:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 6613:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 6614:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6615:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6616:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6617:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6618:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6619:
$t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 6620:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6621:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6622:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6623:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6624:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6625:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6626:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6627:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6628:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6629:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6630:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6631:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3064 $t4 on Line 1804

Clock Cycle 6632:
$t1 -> 1, 
Started lw 2960 $t1 on Line 1805
Completed 1/2

Clock Cycle 6633:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2960 $t1 on Line 1805

Clock Cycle 6634:
sw
DRAM Request(Write) Issued for sw 428 0 on Line 1806

Clock Cycle 6635:

Started sw 428 0 on Line 1806
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1860 $t0 on Line 1807

Clock Cycle 6636:
$t0 -> 1, 
Completed 2/12
addi
addi$t2,$t1,3916
$t2 = 3916

Clock Cycle 6637:
$t0 -> 1, 
Completed 3/12

Clock Cycle 6638:
$t0 -> 1, 
Completed 4/12

Clock Cycle 6639:
$t0 -> 1, 
Completed 5/12

Clock Cycle 6640:
$t0 -> 1, 
Completed 6/12

Clock Cycle 6641:
$t0 -> 1, 
Completed 7/12

Clock Cycle 6642:
$t0 -> 1, 
Completed 8/12

Clock Cycle 6643:
$t0 -> 1, 
Completed 9/12

Clock Cycle 6644:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6645:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6646:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 428 0 on Line 1806

Clock Cycle 6647:
$t0 -> 1, 
Started lw 1860 $t0 on Line 1807
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6648:
$t0 -> 1, 
Completed 2/22

Clock Cycle 6649:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6650:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6651:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6652:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6653:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6654:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6655:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6656:
$t0 -> 1, 
Completed 10/22
Memory at 428 = 0

Clock Cycle 6657:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6658:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6659:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6660:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6661:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6662:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6663:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6664:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6665:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6666:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6667:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6668:
$t0 -> 1, 
Completed 22/22
$t0 = 9409556
Finished Instruction lw 1860 $t0 on Line 1807

Clock Cycle 6669:
addi
addi$t2,$t0,3560
$t2 = 9413116

Clock Cycle 6670:
lw
DRAM Request(Read) Issued for lw 552 $t1 on Line 1810

Clock Cycle 6671:
$t1 -> 1, 
Started lw 552 $t1 on Line 1810
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1512 $t3 on Line 1811

Clock Cycle 6672:
$t1 -> 1, $t3 -> 1, 
Completed 2/12

Clock Cycle 6673:
$t1 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 6674:
$t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 6675:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 6676:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 6677:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 6678:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 6679:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 6680:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 6681:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 6682:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 552 $t1 on Line 1810

Clock Cycle 6683:
$t3 -> 1, 
Started lw 1512 $t3 on Line 1811
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6684:
$t3 -> 1, 
Completed 2/12

Clock Cycle 6685:
$t3 -> 1, 
Completed 3/12

Clock Cycle 6686:
$t3 -> 1, 
Completed 4/12

Clock Cycle 6687:
$t3 -> 1, 
Completed 5/12

Clock Cycle 6688:
$t3 -> 1, 
Completed 6/12

Clock Cycle 6689:
$t3 -> 1, 
Completed 7/12

Clock Cycle 6690:
$t3 -> 1, 
Completed 8/12

Clock Cycle 6691:
$t3 -> 1, 
Completed 9/12

Clock Cycle 6692:
$t3 -> 1, 
Completed 10/12

Clock Cycle 6693:
$t3 -> 1, 
Completed 11/12

Clock Cycle 6694:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1512 $t3 on Line 1811

Clock Cycle 6695:
add
add$t1,$t1,$t3
$t1 = 0

Clock Cycle 6696:
sw
DRAM Request(Write) Issued for sw 1044 0 on Line 1813

Clock Cycle 6697:

Started sw 1044 0 on Line 1813
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2768 0 on Line 1814

Clock Cycle 6698:

Completed 2/2
Finished Instruction sw 1044 0 on Line 1813
mul
mul$t0,$t4,$t4
$t0 = 0

Clock Cycle 6699:

Started sw 2768 0 on Line 1814
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add
add$t4,$t4,$t4
$t4 = 0

Clock Cycle 6700:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3900 $t0 on Line 1817

Clock Cycle 6701:
$t0 -> 1, 
Completed 3/22
slt
slt$t4,$t4,$t1
$t4 = 0

Clock Cycle 6702:
$t0 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 2056 0 on Line 1819

Clock Cycle 6703:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6704:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6705:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6706:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6707:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6708:
$t0 -> 1, 
Completed 10/22

Clock Cycle 6709:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6710:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6711:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6712:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6713:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6714:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6715:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6716:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6717:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6718:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6719:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6720:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2768 0 on Line 1814

Clock Cycle 6721:
$t0 -> 1, 
Started sw 2056 0 on Line 1819
Completed 1/2

Clock Cycle 6722:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2056 0 on Line 1819

Clock Cycle 6723:
$t0 -> 1, 
Started lw 3900 $t0 on Line 1817
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6724:
$t0 -> 1, 
Completed 2/22

Clock Cycle 6725:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6726:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6727:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6728:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6729:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6730:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6731:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6732:
$t0 -> 1, 
Completed 10/22

Clock Cycle 6733:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6734:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6735:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6736:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6737:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6738:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6739:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6740:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6741:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6742:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6743:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6744:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3900 $t0 on Line 1817

Clock Cycle 6745:
add
add$t3,$t0,$t1
$t3 = 0

Clock Cycle 6746:
mul
mul$t4,$t1,$t3
$t4 = 0

Clock Cycle 6747:
mul
mul$t2,$t2,$t3
$t2 = 0

Clock Cycle 6748:
addi
addi$t0,$t1,572
$t0 = 572

Clock Cycle 6749:
slt
slt$t1,$t4,$t0
$t1 = 1

Clock Cycle 6750:
sw
DRAM Request(Write) Issued for sw 1380 0 on Line 1825

Clock Cycle 6751:

Started sw 1380 0 on Line 1825
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt
slt$t1,$t0,$t3
$t1 = 0

Clock Cycle 6752:

Completed 2/12
sub
sub$t2,$t0,$t4
$t2 = 572

Clock Cycle 6753:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 192 $t0 on Line 1828

Clock Cycle 6754:
$t0 -> 1, 
Completed 4/12
add
add$t3,$t4,$t4
$t3 = 0

Clock Cycle 6755:
$t0 -> 1, 
Completed 5/12
addi
addi$t2,$t2,984
$t2 = 1556

Clock Cycle 6756:
$t0 -> 1, 
Completed 6/12

Clock Cycle 6757:
$t0 -> 1, 
Completed 7/12

Clock Cycle 6758:
$t0 -> 1, 
Completed 8/12

Clock Cycle 6759:
$t0 -> 1, 
Completed 9/12

Clock Cycle 6760:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6761:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6762:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1380 0 on Line 1825

Clock Cycle 6763:
$t0 -> 1, 
Started lw 192 $t0 on Line 1828
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6764:
$t0 -> 1, 
Completed 2/22

Clock Cycle 6765:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6766:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6767:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6768:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6769:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6770:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6771:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6772:
$t0 -> 1, 
Completed 10/22

Clock Cycle 6773:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6774:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6775:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6776:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6777:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6778:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6779:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6780:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6781:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6782:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6783:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6784:
$t0 -> 1, 
Completed 22/22
$t0 = 3548
Finished Instruction lw 192 $t0 on Line 1828

Clock Cycle 6785:
addi
addi$t0,$t3,556
$t0 = 556

Clock Cycle 6786:
add
add$t0,$t4,$t4
$t0 = 0

Clock Cycle 6787:
sub
sub$t3,$t4,$t3
$t3 = 0

Clock Cycle 6788:
mul
mul$t2,$t0,$t4
$t2 = 0

Clock Cycle 6789:
sw
DRAM Request(Write) Issued for sw 244 0 on Line 1835

Clock Cycle 6790:

Started sw 244 0 on Line 1835
Completed 1/2
add
add$t0,$t0,$t2
$t0 = 0

Clock Cycle 6791:

Completed 2/2
Finished Instruction sw 244 0 on Line 1835
sub
sub$t0,$t3,$t3
$t0 = 0

Clock Cycle 6792:
add
add$t4,$t2,$t3
$t4 = 0

Clock Cycle 6793:
lw
DRAM Request(Read) Issued for lw 3268 $t2 on Line 1839

Clock Cycle 6794:
$t2 -> 1, 
Started lw 3268 $t2 on Line 1839
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
add
add$t1,$t0,$t0
$t1 = 0

Clock Cycle 6795:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6796:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6797:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6798:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6799:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6800:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6801:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6802:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6803:
$t2 -> 1, 
Completed 10/22

Clock Cycle 6804:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6805:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6806:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6807:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6808:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6809:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6810:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6811:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6812:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6813:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6814:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6815:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3268 $t2 on Line 1839

Clock Cycle 6816:
sw
DRAM Request(Write) Issued for sw 3652 0 on Line 1841

Clock Cycle 6817:

Started sw 3652 0 on Line 1841
Completed 1/2
sub
sub$t3,$t1,$t4
$t3 = 0

Clock Cycle 6818:

Completed 2/2
Finished Instruction sw 3652 0 on Line 1841
sub
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 6819:
sub
sub$t0,$t4,$t4
$t0 = 0

Clock Cycle 6820:
sw
DRAM Request(Write) Issued for sw 2424 0 on Line 1845

Clock Cycle 6821:

Started sw 2424 0 on Line 1845
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add
add$t2,$t1,$t3
$t2 = 0

Clock Cycle 6822:

Completed 2/22
add
add$t3,$t0,$t4
$t3 = 0

Clock Cycle 6823:

Completed 3/22
mul
mul$t2,$t3,$t3
$t2 = 0

Clock Cycle 6824:

Completed 4/22
sub
sub$t2,$t2,$t2
$t2 = 0

Clock Cycle 6825:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 304 0 on Line 1850

Clock Cycle 6826:

Completed 6/22
add
add$t3,$t1,$t0
$t3 = 0

Clock Cycle 6827:

Completed 7/22
sw
DRAM Request(Write) Issued for sw 88 0 on Line 1852

Clock Cycle 6828:

Completed 8/22
addi
addi$t0,$t1,2240
$t0 = 2240

Clock Cycle 6829:

Completed 9/22
mul
mul$t0,$t2,$t3
$t0 = 0

Clock Cycle 6830:

Completed 10/22
lw
DRAM Request(Read) Issued for lw 3304 $t0 on Line 1855

Clock Cycle 6831:
$t0 -> 1, 
Completed 11/22
addi
addi$t4,$t3,2676
$t4 = 2676

Clock Cycle 6832:
$t0 -> 1, 
Completed 12/22
addi
addi$t4,$t4,952
$t4 = 3628

Clock Cycle 6833:
$t0 -> 1, 
Completed 13/22
mul
mul$t2,$t3,$t4
$t2 = 0

Clock Cycle 6834:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6835:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6836:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6837:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6838:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6839:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6840:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6841:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6842:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2424 0 on Line 1845

Clock Cycle 6843:
$t0 -> 1, 
Started sw 304 0 on Line 1850
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6844:
$t0 -> 1, 
Completed 2/22

Clock Cycle 6845:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6846:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6847:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6848:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6849:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6850:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6851:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6852:
$t0 -> 1, 
Completed 10/22

Clock Cycle 6853:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6854:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6855:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6856:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6857:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6858:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6859:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6860:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6861:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6862:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6863:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6864:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 304 0 on Line 1850

Clock Cycle 6865:
$t0 -> 1, 
Started sw 88 0 on Line 1852
Completed 1/2

Clock Cycle 6866:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 88 0 on Line 1852

Clock Cycle 6867:
$t0 -> 1, 
Started lw 3304 $t0 on Line 1855
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6868:
$t0 -> 1, 
Completed 2/22

Clock Cycle 6869:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6870:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6871:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6872:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6873:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6874:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6875:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6876:
$t0 -> 1, 
Completed 10/22

Clock Cycle 6877:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6878:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6879:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6880:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6881:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6882:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6883:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6884:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6885:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6886:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6887:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6888:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3304 $t0 on Line 1855

Clock Cycle 6889:
addi
addi$t0,$t4,3668
$t0 = 7296

Clock Cycle 6890:
mul
mul$t1,$t1,$t1
$t1 = 0

Clock Cycle 6891:
add
add$t4,$t3,$t3
$t4 = 0

Clock Cycle 6892:
addi
addi$t0,$t4,2112
$t0 = 2112

Clock Cycle 6893:
mul
mul$t2,$t3,$t3
$t2 = 0

Clock Cycle 6894:
lw
DRAM Request(Read) Issued for lw 2196 $t3 on Line 1864

Clock Cycle 6895:
$t3 -> 1, 
Started lw 2196 $t3 on Line 1864
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt
slt$t0,$t2,$t4
$t0 = 0

Clock Cycle 6896:
$t3 -> 1, 
Completed 2/12
addi
addi$t4,$t0,340
$t4 = 340

Clock Cycle 6897:
$t3 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 2712 0 on Line 1867

Clock Cycle 6898:
$t3 -> 1, 
Completed 4/12

Clock Cycle 6899:
$t3 -> 1, 
Completed 5/12

Clock Cycle 6900:
$t3 -> 1, 
Completed 6/12

Clock Cycle 6901:
$t3 -> 1, 
Completed 7/12

Clock Cycle 6902:
$t3 -> 1, 
Completed 8/12

Clock Cycle 6903:
$t3 -> 1, 
Completed 9/12

Clock Cycle 6904:
$t3 -> 1, 
Completed 10/12

Clock Cycle 6905:
$t3 -> 1, 
Completed 11/12

Clock Cycle 6906:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2196 $t3 on Line 1864

Clock Cycle 6907:

Started sw 2712 0 on Line 1867
Completed 1/2
slt
slt$t3,$t3,$t4
$t3 = 1

Clock Cycle 6908:

Completed 2/2
Finished Instruction sw 2712 0 on Line 1867
sw
DRAM Request(Write) Issued for sw 2484 340 on Line 1869

Clock Cycle 6909:

Started sw 2484 340 on Line 1869
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1600 340 on Line 1870

Clock Cycle 6910:

Completed 2/2
Finished Instruction sw 2484 340 on Line 1869
add
add$t3,$t4,$t4
$t3 = 680

Clock Cycle 6911:

Started sw 1600 340 on Line 1870
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add
add$t0,$t2,$t2
$t0 = 0

Clock Cycle 6912:

Completed 2/22
sub
sub$t0,$t0,$t2
$t0 = 0

Clock Cycle 6913:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 3636 $t4 on Line 1874

Clock Cycle 6914:
$t4 -> 1, 
Completed 4/22
sub
sub$t3,$t3,$t1
$t3 = 680

Clock Cycle 6915:
$t4 -> 1, 
Completed 5/22
sub
sub$t2,$t1,$t3
$t2 = -680

Clock Cycle 6916:
$t4 -> 1, 
Completed 6/22

Clock Cycle 6917:
$t4 -> 1, 
Completed 7/22

Clock Cycle 6918:
$t4 -> 1, 
Completed 8/22

Clock Cycle 6919:
$t4 -> 1, 
Completed 9/22

Clock Cycle 6920:
$t4 -> 1, 
Completed 10/22
Memory at 2484 = 340

Clock Cycle 6921:
$t4 -> 1, 
Completed 11/22

Clock Cycle 6922:
$t4 -> 1, 
Completed 12/22

Clock Cycle 6923:
$t4 -> 1, 
Completed 13/22

Clock Cycle 6924:
$t4 -> 1, 
Completed 14/22

Clock Cycle 6925:
$t4 -> 1, 
Completed 15/22

Clock Cycle 6926:
$t4 -> 1, 
Completed 16/22

Clock Cycle 6927:
$t4 -> 1, 
Completed 17/22

Clock Cycle 6928:
$t4 -> 1, 
Completed 18/22

Clock Cycle 6929:
$t4 -> 1, 
Completed 19/22

Clock Cycle 6930:
$t4 -> 1, 
Completed 20/22

Clock Cycle 6931:
$t4 -> 1, 
Completed 21/22

Clock Cycle 6932:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1600 340 on Line 1870

Clock Cycle 6933:
$t4 -> 1, 
Started lw 3636 $t4 on Line 1874
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6934:
$t4 -> 1, 
Completed 2/22

Clock Cycle 6935:
$t4 -> 1, 
Completed 3/22

Clock Cycle 6936:
$t4 -> 1, 
Completed 4/22

Clock Cycle 6937:
$t4 -> 1, 
Completed 5/22

Clock Cycle 6938:
$t4 -> 1, 
Completed 6/22

Clock Cycle 6939:
$t4 -> 1, 
Completed 7/22

Clock Cycle 6940:
$t4 -> 1, 
Completed 8/22

Clock Cycle 6941:
$t4 -> 1, 
Completed 9/22

Clock Cycle 6942:
$t4 -> 1, 
Completed 10/22
Memory at 1600 = 340

Clock Cycle 6943:
$t4 -> 1, 
Completed 11/22

Clock Cycle 6944:
$t4 -> 1, 
Completed 12/22

Clock Cycle 6945:
$t4 -> 1, 
Completed 13/22

Clock Cycle 6946:
$t4 -> 1, 
Completed 14/22

Clock Cycle 6947:
$t4 -> 1, 
Completed 15/22

Clock Cycle 6948:
$t4 -> 1, 
Completed 16/22

Clock Cycle 6949:
$t4 -> 1, 
Completed 17/22

Clock Cycle 6950:
$t4 -> 1, 
Completed 18/22

Clock Cycle 6951:
$t4 -> 1, 
Completed 19/22

Clock Cycle 6952:
$t4 -> 1, 
Completed 20/22

Clock Cycle 6953:
$t4 -> 1, 
Completed 21/22

Clock Cycle 6954:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3636 $t4 on Line 1874

Clock Cycle 6955:
mul
mul$t3,$t4,$t0
$t3 = 0

Clock Cycle 6956:
lw
DRAM Request(Read) Issued for lw 8 $t1 on Line 1878

Clock Cycle 6957:
$t1 -> 1, 
Started lw 8 $t1 on Line 1878
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 6958:
$t1 -> 1, 
Completed 2/12

Clock Cycle 6959:
$t1 -> 1, 
Completed 3/12

Clock Cycle 6960:
$t1 -> 1, 
Completed 4/12

Clock Cycle 6961:
$t1 -> 1, 
Completed 5/12

Clock Cycle 6962:
$t1 -> 1, 
Completed 6/12

Clock Cycle 6963:
$t1 -> 1, 
Completed 7/12

Clock Cycle 6964:
$t1 -> 1, 
Completed 8/12

Clock Cycle 6965:
$t1 -> 1, 
Completed 9/12

Clock Cycle 6966:
$t1 -> 1, 
Completed 10/12

Clock Cycle 6967:
$t1 -> 1, 
Completed 11/12

Clock Cycle 6968:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 8 $t1 on Line 1878

Clock Cycle 6969:
addi
addi$t2,$t1,204
$t2 = 204

Clock Cycle 6970:
add
add$t3,$t1,$t0
$t3 = 0

Clock Cycle 6971:
addi
addi$t1,$t3,1404
$t1 = 1404

Clock Cycle 6972:
slt
slt$t2,$t2,$t1
$t2 = 1

Clock Cycle 6973:
slt
slt$t0,$t0,$t4
$t0 = 0

Clock Cycle 6974:
addi
addi$t3,$t0,2912
$t3 = 2912

Clock Cycle 6975:
sub
sub$t4,$t2,$t2
$t4 = 0

Clock Cycle 6976:
sub
sub$t2,$t2,$t4
$t2 = 1

Clock Cycle 6977:
add
add$t1,$t0,$t3
$t1 = 2912

Clock Cycle 6978:
addi
addi$t4,$t4,1796
$t4 = 1796

Clock Cycle 6979:
addi
addi$t2,$t1,1316
$t2 = 4228

Clock Cycle 6980:
sw
DRAM Request(Write) Issued for sw 1008 2912 on Line 1890

Clock Cycle 6981:

Started sw 1008 2912 on Line 1890
Completed 1/2
add
add$t4,$t1,$t2
$t4 = 7140

Clock Cycle 6982:

Completed 2/2
Finished Instruction sw 1008 2912 on Line 1890
mul
mul$t2,$t1,$t0
$t2 = 0

Clock Cycle 6983:
lw
DRAM Request(Read) Issued for lw 3460 $t2 on Line 1893

Clock Cycle 6984:
$t2 -> 1, 
Started lw 3460 $t2 on Line 1893
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2908 2912 on Line 1894

Clock Cycle 6985:
$t2 -> 1, 
Completed 2/22
slt
slt$t3,$t0,$t0
$t3 = 0

Clock Cycle 6986:
$t2 -> 1, 
Completed 3/22
sub
sub$t0,$t1,$t4
$t0 = -4228

Clock Cycle 6987:
$t2 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 1788 2912 on Line 1897

Clock Cycle 6988:
$t2 -> 1, 
Completed 5/22
addi
addi$t3,$t0,8
$t3 = -4220

Clock Cycle 6989:
$t2 -> 1, 
Completed 6/22
slt
slt$t1,$t1,$t4
$t1 = 1

Clock Cycle 6990:
$t2 -> 1, 
Completed 7/22
sub
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 6991:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6992:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6993:
$t2 -> 1, 
Completed 10/22
Memory at 1008 = 2912

Clock Cycle 6994:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6995:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6996:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6997:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6998:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6999:
$t2 -> 1, 
Completed 16/22

Clock Cycle 7000:
$t2 -> 1, 
Completed 17/22

Clock Cycle 7001:
$t2 -> 1, 
Completed 18/22

Clock Cycle 7002:
$t2 -> 1, 
Completed 19/22

Clock Cycle 7003:
$t2 -> 1, 
Completed 20/22

Clock Cycle 7004:
$t2 -> 1, 
Completed 21/22

Clock Cycle 7005:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3460 $t2 on Line 1893

Clock Cycle 7006:

Started sw 2908 2912 on Line 1894
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub
sub$t2,$t1,$t2
$t2 = 0

Clock Cycle 7007:

Completed 2/12
add
add$t0,$t4,$t0
$t0 = 2912

Clock Cycle 7008:

Completed 3/12
slt
slt$t0,$t4,$t2
$t0 = 0

Clock Cycle 7009:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 3004 0 on Line 1904

Clock Cycle 7010:

Completed 5/12
sub
sub$t2,$t1,$t4
$t2 = -7140

Clock Cycle 7011:

Completed 6/12
addi
addi$t4,$t3,1192
$t4 = -3028

Clock Cycle 7012:

Completed 7/12
slt
slt$t4,$t0,$t4
$t4 = 0

Clock Cycle 7013:

Completed 8/12
addi
addi$t3,$t1,3704
$t3 = 3704

Clock Cycle 7014:

Completed 9/12
add
add$t4,$t4,$t3
$t4 = 3704

Clock Cycle 7015:

Completed 10/12
mul
mul$t4,$t3,$t2
$t4 = -26446560

Clock Cycle 7016:

Completed 11/12
addi
addi$t1,$t3,2984
$t1 = 6688

Clock Cycle 7017:

Completed 12/12
Finished Instruction sw 2908 2912 on Line 1894
add
add$t2,$t0,$t1
$t2 = 6688

Clock Cycle 7018:

Started sw 3004 0 on Line 1904
Completed 1/2
sub
sub$t3,$t2,$t4
$t3 = 26453248

Clock Cycle 7019:

Completed 2/2
Finished Instruction sw 3004 0 on Line 1904
lw
DRAM Request(Read) Issued for lw 3824 $t0 on Line 1914

Clock Cycle 7020:
$t0 -> 1, 
Started sw 1788 2912 on Line 1897
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub
sub$t2,$t4,$t2
$t2 = -26453248

Clock Cycle 7021:
$t0 -> 1, 
Completed 2/22
mul
mul$t4,$t4,$t1
$t4 = -780934144

Clock Cycle 7022:
$t0 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 2504 6688 on Line 1917

Clock Cycle 7023:
$t0 -> 1, 
Completed 4/22
slt
slt$t1,$t4,$t2
$t1 = 1

Clock Cycle 7024:
$t0 -> 1, 
Completed 5/22
mul
mul$t2,$t1,$t4
$t2 = -780934144

Clock Cycle 7025:
$t0 -> 1, 
Completed 6/22

Clock Cycle 7026:
$t0 -> 1, 
Completed 7/22

Clock Cycle 7027:
$t0 -> 1, 
Completed 8/22

Clock Cycle 7028:
$t0 -> 1, 
Completed 9/22

Clock Cycle 7029:
$t0 -> 1, 
Completed 10/22
Memory at 2908 = 2912

Clock Cycle 7030:
$t0 -> 1, 
Completed 11/22

Clock Cycle 7031:
$t0 -> 1, 
Completed 12/22

Clock Cycle 7032:
$t0 -> 1, 
Completed 13/22

Clock Cycle 7033:
$t0 -> 1, 
Completed 14/22

Clock Cycle 7034:
$t0 -> 1, 
Completed 15/22

Clock Cycle 7035:
$t0 -> 1, 
Completed 16/22

Clock Cycle 7036:
$t0 -> 1, 
Completed 17/22

Clock Cycle 7037:
$t0 -> 1, 
Completed 18/22

Clock Cycle 7038:
$t0 -> 1, 
Completed 19/22

Clock Cycle 7039:
$t0 -> 1, 
Completed 20/22

Clock Cycle 7040:
$t0 -> 1, 
Completed 21/22

Clock Cycle 7041:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1788 2912 on Line 1897

Clock Cycle 7042:
$t0 -> 1, 
Started lw 3824 $t0 on Line 1914
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7043:
$t0 -> 1, 
Completed 2/22

Clock Cycle 7044:
$t0 -> 1, 
Completed 3/22

Clock Cycle 7045:
$t0 -> 1, 
Completed 4/22

Clock Cycle 7046:
$t0 -> 1, 
Completed 5/22

Clock Cycle 7047:
$t0 -> 1, 
Completed 6/22

Clock Cycle 7048:
$t0 -> 1, 
Completed 7/22

Clock Cycle 7049:
$t0 -> 1, 
Completed 8/22

Clock Cycle 7050:
$t0 -> 1, 
Completed 9/22

Clock Cycle 7051:
$t0 -> 1, 
Completed 10/22
Memory at 1788 = 2912

Clock Cycle 7052:
$t0 -> 1, 
Completed 11/22

Clock Cycle 7053:
$t0 -> 1, 
Completed 12/22

Clock Cycle 7054:
$t0 -> 1, 
Completed 13/22

Clock Cycle 7055:
$t0 -> 1, 
Completed 14/22

Clock Cycle 7056:
$t0 -> 1, 
Completed 15/22

Clock Cycle 7057:
$t0 -> 1, 
Completed 16/22

Clock Cycle 7058:
$t0 -> 1, 
Completed 17/22

Clock Cycle 7059:
$t0 -> 1, 
Completed 18/22

Clock Cycle 7060:
$t0 -> 1, 
Completed 19/22

Clock Cycle 7061:
$t0 -> 1, 
Completed 20/22

Clock Cycle 7062:
$t0 -> 1, 
Completed 21/22

Clock Cycle 7063:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3824 $t0 on Line 1914

Clock Cycle 7064:

Started sw 2504 6688 on Line 1917
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt
slt$t0,$t0,$t3
$t0 = 1

Clock Cycle 7065:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 2020 $t3 on Line 1921

Clock Cycle 7066:
$t3 -> 1, 
Completed 3/12

Clock Cycle 7067:
$t3 -> 1, 
Completed 4/12

Clock Cycle 7068:
$t3 -> 1, 
Completed 5/12

Clock Cycle 7069:
$t3 -> 1, 
Completed 6/12

Clock Cycle 7070:
$t3 -> 1, 
Completed 7/12

Clock Cycle 7071:
$t3 -> 1, 
Completed 8/12

Clock Cycle 7072:
$t3 -> 1, 
Completed 9/12

Clock Cycle 7073:
$t3 -> 1, 
Completed 10/12

Clock Cycle 7074:
$t3 -> 1, 
Completed 11/12

Clock Cycle 7075:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 2504 6688 on Line 1917

Clock Cycle 7076:
$t3 -> 1, 
Started lw 2020 $t3 on Line 1921
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7077:
$t3 -> 1, 
Completed 2/22

Clock Cycle 7078:
$t3 -> 1, 
Completed 3/22

Clock Cycle 7079:
$t3 -> 1, 
Completed 4/22

Clock Cycle 7080:
$t3 -> 1, 
Completed 5/22

Clock Cycle 7081:
$t3 -> 1, 
Completed 6/22

Clock Cycle 7082:
$t3 -> 1, 
Completed 7/22

Clock Cycle 7083:
$t3 -> 1, 
Completed 8/22

Clock Cycle 7084:
$t3 -> 1, 
Completed 9/22

Clock Cycle 7085:
$t3 -> 1, 
Completed 10/22
Memory at 2504 = 6688

Clock Cycle 7086:
$t3 -> 1, 
Completed 11/22

Clock Cycle 7087:
$t3 -> 1, 
Completed 12/22

Clock Cycle 7088:
$t3 -> 1, 
Completed 13/22

Clock Cycle 7089:
$t3 -> 1, 
Completed 14/22

Clock Cycle 7090:
$t3 -> 1, 
Completed 15/22

Clock Cycle 7091:
$t3 -> 1, 
Completed 16/22

Clock Cycle 7092:
$t3 -> 1, 
Completed 17/22

Clock Cycle 7093:
$t3 -> 1, 
Completed 18/22

Clock Cycle 7094:
$t3 -> 1, 
Completed 19/22

Clock Cycle 7095:
$t3 -> 1, 
Completed 20/22

Clock Cycle 7096:
$t3 -> 1, 
Completed 21/22

Clock Cycle 7097:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2020 $t3 on Line 1921

Clock Cycle 7098:
lw
DRAM Request(Read) Issued for lw 1420 $t3 on Line 1922

Clock Cycle 7099:
$t3 -> 1, 
Started lw 1420 $t3 on Line 1922
Completed 1/2
addi
addi$t1,$t4,1516
$t1 = -780932628

Clock Cycle 7100:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1420 $t3 on Line 1922
sub
sub$t0,$t0,$t4
$t0 = 780934145

Clock Cycle 7101:
sw
DRAM Request(Write) Issued for sw 3756 0 on Line 1925

Clock Cycle 7102:

Started sw 3756 0 on Line 1925
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sub
sub$t1,$t2,$t0
$t1 = -1561868289

Clock Cycle 7103:

Completed 2/12
mul
mul$t4,$t0,$t0
$t4 = 2635777

Clock Cycle 7104:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 2204 $t2 on Line 1928

Clock Cycle 7105:
$t2 -> 1, 
Completed 4/12

Clock Cycle 7106:
$t2 -> 1, 
Completed 5/12

Clock Cycle 7107:
$t2 -> 1, 
Completed 6/12

Clock Cycle 7108:
$t2 -> 1, 
Completed 7/12

Clock Cycle 7109:
$t2 -> 1, 
Completed 8/12

Clock Cycle 7110:
$t2 -> 1, 
Completed 9/12

Clock Cycle 7111:
$t2 -> 1, 
Completed 10/12

Clock Cycle 7112:
$t2 -> 1, 
Completed 11/12

Clock Cycle 7113:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 3756 0 on Line 1925

Clock Cycle 7114:
$t2 -> 1, 
Started lw 2204 $t2 on Line 1928
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7115:
$t2 -> 1, 
Completed 2/22

Clock Cycle 7116:
$t2 -> 1, 
Completed 3/22

Clock Cycle 7117:
$t2 -> 1, 
Completed 4/22

Clock Cycle 7118:
$t2 -> 1, 
Completed 5/22

Clock Cycle 7119:
$t2 -> 1, 
Completed 6/22

Clock Cycle 7120:
$t2 -> 1, 
Completed 7/22

Clock Cycle 7121:
$t2 -> 1, 
Completed 8/22

Clock Cycle 7122:
$t2 -> 1, 
Completed 9/22

Clock Cycle 7123:
$t2 -> 1, 
Completed 10/22

Clock Cycle 7124:
$t2 -> 1, 
Completed 11/22

Clock Cycle 7125:
$t2 -> 1, 
Completed 12/22

Clock Cycle 7126:
$t2 -> 1, 
Completed 13/22

Clock Cycle 7127:
$t2 -> 1, 
Completed 14/22

Clock Cycle 7128:
$t2 -> 1, 
Completed 15/22

Clock Cycle 7129:
$t2 -> 1, 
Completed 16/22

Clock Cycle 7130:
$t2 -> 1, 
Completed 17/22

Clock Cycle 7131:
$t2 -> 1, 
Completed 18/22

Clock Cycle 7132:
$t2 -> 1, 
Completed 19/22

Clock Cycle 7133:
$t2 -> 1, 
Completed 20/22

Clock Cycle 7134:
$t2 -> 1, 
Completed 21/22

Clock Cycle 7135:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2204 $t2 on Line 1928

Clock Cycle 7136:
sub
sub$t2,$t4,$t2
$t2 = 2635777

Clock Cycle 7137:
sub
sub$t0,$t4,$t0
$t0 = -778298368

Clock Cycle 7138:
sub
sub$t1,$t0,$t1
$t1 = 783569921

Clock Cycle 7139:
addi
addi$t3,$t0,1556
$t3 = -778296812

Clock Cycle 7140:
sw
DRAM Request(Write) Issued for sw 2936 2635777 on Line 1933

Clock Cycle 7141:

Started sw 2936 2635777 on Line 1933
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2668 783569921 on Line 1934

Clock Cycle 7142:

Completed 2/2
Finished Instruction sw 2936 2635777 on Line 1933
slt
slt$t1,$t2,$t1
$t1 = 1

Clock Cycle 7143:

Started sw 2668 783569921 on Line 1934
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2404 2635777 on Line 1936

Clock Cycle 7144:

Completed 2/2
Finished Instruction sw 2668 783569921 on Line 1934
slt
slt$t1,$t2,$t4
$t1 = 0

Clock Cycle 7145:

Started sw 2404 2635777 on Line 1936
Completed 1/2
mul
mul$t0,$t2,$t0
$t0 = 1471945728

Clock Cycle 7146:

Completed 2/2
Finished Instruction sw 2404 2635777 on Line 1936
slt
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 7147:
addi
addi$t1,$t1,460
$t1 = 460

Clock Cycle 7148:
lw
DRAM Request(Read) Issued for lw 1016 $t3 on Line 1941

Clock Cycle 7149:
$t3 -> 1, 
Started lw 1016 $t3 on Line 1941
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7150:
$t3 -> 1, 
Completed 2/22

Clock Cycle 7151:
$t3 -> 1, 
Completed 3/22

Clock Cycle 7152:
$t3 -> 1, 
Completed 4/22

Clock Cycle 7153:
$t3 -> 1, 
Completed 5/22

Clock Cycle 7154:
$t3 -> 1, 
Completed 6/22

Clock Cycle 7155:
$t3 -> 1, 
Completed 7/22

Clock Cycle 7156:
$t3 -> 1, 
Completed 8/22

Clock Cycle 7157:
$t3 -> 1, 
Completed 9/22

Clock Cycle 7158:
$t3 -> 1, 
Completed 10/22
Memory at 2404 = 2635777
Memory at 2668 = 783569921
Memory at 2936 = 2635777

Clock Cycle 7159:
$t3 -> 1, 
Completed 11/22

Clock Cycle 7160:
$t3 -> 1, 
Completed 12/22

Clock Cycle 7161:
$t3 -> 1, 
Completed 13/22

Clock Cycle 7162:
$t3 -> 1, 
Completed 14/22

Clock Cycle 7163:
$t3 -> 1, 
Completed 15/22

Clock Cycle 7164:
$t3 -> 1, 
Completed 16/22

Clock Cycle 7165:
$t3 -> 1, 
Completed 17/22

Clock Cycle 7166:
$t3 -> 1, 
Completed 18/22

Clock Cycle 7167:
$t3 -> 1, 
Completed 19/22

Clock Cycle 7168:
$t3 -> 1, 
Completed 20/22

Clock Cycle 7169:
$t3 -> 1, 
Completed 21/22

Clock Cycle 7170:
$t3 -> 1, 
Completed 22/22
$t3 = 3268
Finished Instruction lw 1016 $t3 on Line 1941

Clock Cycle 7171:
sub
sub$t1,$t3,$t3
$t1 = 0

Clock Cycle 7172:
add
add$t2,$t1,$t2
$t2 = 2635777

Clock Cycle 7173:
add
add$t1,$t3,$t1
$t1 = 3268

Clock Cycle 7174:
mul
mul$t1,$t0,$t3
$t1 = -44732416

Clock Cycle 7175:
addi
addi$t4,$t2,2004
$t4 = 2637781

Clock Cycle 7176:
add
add$t4,$t3,$t2
$t4 = 2639045

Clock Cycle 7177:
addi
addi$t0,$t3,3256
$t0 = 6524

Clock Cycle 7178:
add
add$t4,$t3,$t3
$t4 = 6536

Clock Cycle 7179:
addi
addi$t4,$t0,68
$t4 = 6592

Clock Cycle 7180:
addi
addi$t4,$t3,3612
$t4 = 6880

Clock Cycle 7181:
sw
DRAM Request(Write) Issued for sw 268 2635777 on Line 1952

Clock Cycle 7182:

Started sw 268 2635777 on Line 1952
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2296 3268 on Line 1953

Clock Cycle 7183:

Completed 2/2
Finished Instruction sw 268 2635777 on Line 1952
sub
sub$t2,$t0,$t3
$t2 = 3256

Clock Cycle 7184:

Started sw 2296 3268 on Line 1953
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add
add$t0,$t3,$t0
$t0 = 9792

Clock Cycle 7185:

Completed 2/22
slt
slt$t0,$t0,$t0
$t0 = 0

Clock Cycle 7186:

Completed 3/22
addi
addi$t1,$t3,444
$t1 = 3712

Clock Cycle 7187:

Completed 4/22
addi
addi$t2,$t3,756
$t2 = 4024

Clock Cycle 7188:

Completed 5/22
sub
sub$t4,$t1,$t0
$t4 = 3712

Clock Cycle 7189:

Completed 6/22
lw
DRAM Request(Read) Issued for lw 2828 $t3 on Line 1960

Clock Cycle 7190:
$t3 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 2468 $t4 on Line 1961

Clock Cycle 7191:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 7192:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 7193:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 268 = 2635777

Clock Cycle 7194:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 7195:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 7196:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 7197:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 7198:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 7199:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 7200:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 7201:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 7202:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 7203:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 7204:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 7205:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2296 3268 on Line 1953

Clock Cycle 7206:
$t3 -> 1, $t4 -> 1, 
Started lw 2828 $t3 on Line 1960
Completed 1/2

Clock Cycle 7207:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2828 $t3 on Line 1960

Clock Cycle 7208:
$t4 -> 1, 
Started lw 2468 $t4 on Line 1961
Completed 1/2

Clock Cycle 7209:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2468 $t4 on Line 1961

Clock Cycle 7210:
lw
DRAM Request(Read) Issued for lw 2252 $t4 on Line 1962

Clock Cycle 7211:
$t4 -> 1, 
Started lw 2252 $t4 on Line 1962
Completed 1/2
lw
DRAM Request(Read) Issued for lw 88 $t1 on Line 1963

Clock Cycle 7212:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2252 $t4 on Line 1962

Clock Cycle 7213:
$t1 -> 1, 
Started lw 88 $t1 on Line 1963
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7214:
$t1 -> 1, 
Completed 2/22

Clock Cycle 7215:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7216:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7217:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7218:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7219:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7220:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7221:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7222:
$t1 -> 1, 
Completed 10/22
Memory at 2296 = 3268

Clock Cycle 7223:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7224:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7225:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7226:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7227:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7228:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7229:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7230:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7231:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7232:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7233:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7234:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 88 $t1 on Line 1963

Clock Cycle 7235:
addi
addi$t1,$t1,2896
$t1 = 2896

Clock Cycle 7236:
addi
addi$t0,$t4,1820
$t0 = 1820

Clock Cycle 7237:
mul
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 7238:
sub
sub$t4,$t2,$t1
$t4 = 1128

Clock Cycle 7239:
sw
DRAM Request(Write) Issued for sw 1392 4024 on Line 1968

Clock Cycle 7240:

Started sw 1392 4024 on Line 1968
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt
slt$t0,$t1,$t0
$t0 = 0

Clock Cycle 7241:

Completed 2/12
addi
addi$t0,$t0,224
$t0 = 224

Clock Cycle 7242:

Completed 3/12
addi
addi$t0,$t1,1620
$t0 = 4516

Clock Cycle 7243:

Completed 4/12
sub
sub$t0,$t4,$t3
$t0 = 1128

Clock Cycle 7244:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 1676 0 on Line 1973

Clock Cycle 7245:

Completed 6/12
sw
DRAM Request(Write) Issued for sw 1232 1128 on Line 1974

Clock Cycle 7246:

Completed 7/12
addi
addi$t1,$t4,2048
$t1 = 3176

Clock Cycle 7247:

Completed 8/12
lw
DRAM Request(Read) Issued for lw 2468 $t3 on Line 1976

Clock Cycle 7248:
$t3 -> 1, 
Completed 9/12

Clock Cycle 7249:
$t3 -> 1, 
Completed 10/12

Clock Cycle 7250:
$t3 -> 1, 
Completed 11/12

Clock Cycle 7251:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 1392 4024 on Line 1968

Clock Cycle 7252:
$t3 -> 1, 
Started sw 1676 0 on Line 1973
Completed 1/2

Clock Cycle 7253:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1676 0 on Line 1973

Clock Cycle 7254:
$t3 -> 1, 
Started sw 1232 1128 on Line 1974
Completed 1/2

Clock Cycle 7255:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1232 1128 on Line 1974

Clock Cycle 7256:
$t3 -> 1, 
Started lw 2468 $t3 on Line 1976
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7257:
$t3 -> 1, 
Completed 2/22

Clock Cycle 7258:
$t3 -> 1, 
Completed 3/22

Clock Cycle 7259:
$t3 -> 1, 
Completed 4/22

Clock Cycle 7260:
$t3 -> 1, 
Completed 5/22

Clock Cycle 7261:
$t3 -> 1, 
Completed 6/22

Clock Cycle 7262:
$t3 -> 1, 
Completed 7/22

Clock Cycle 7263:
$t3 -> 1, 
Completed 8/22

Clock Cycle 7264:
$t3 -> 1, 
Completed 9/22

Clock Cycle 7265:
$t3 -> 1, 
Completed 10/22
Memory at 1232 = 1128
Memory at 1392 = 4024

Clock Cycle 7266:
$t3 -> 1, 
Completed 11/22

Clock Cycle 7267:
$t3 -> 1, 
Completed 12/22

Clock Cycle 7268:
$t3 -> 1, 
Completed 13/22

Clock Cycle 7269:
$t3 -> 1, 
Completed 14/22

Clock Cycle 7270:
$t3 -> 1, 
Completed 15/22

Clock Cycle 7271:
$t3 -> 1, 
Completed 16/22

Clock Cycle 7272:
$t3 -> 1, 
Completed 17/22

Clock Cycle 7273:
$t3 -> 1, 
Completed 18/22

Clock Cycle 7274:
$t3 -> 1, 
Completed 19/22

Clock Cycle 7275:
$t3 -> 1, 
Completed 20/22

Clock Cycle 7276:
$t3 -> 1, 
Completed 21/22

Clock Cycle 7277:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2468 $t3 on Line 1976

Clock Cycle 7278:
slt
slt$t3,$t4,$t1
$t3 = 1

Clock Cycle 7279:
slt
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 7280:
sub
sub$t3,$t4,$t2
$t3 = -4024

Clock Cycle 7281:
sw
DRAM Request(Write) Issued for sw 2328 -4024 on Line 1980

Clock Cycle 7282:

Started sw 2328 -4024 on Line 1980
Completed 1/2
mul
mul$t0,$t2,$t1
$t0 = 12780224

Clock Cycle 7283:

Completed 2/2
Finished Instruction sw 2328 -4024 on Line 1980
slt
slt$t4,$t2,$t2
$t4 = 0

Clock Cycle 7284:
addi
addi$t1,$t2,3772
$t1 = 7796

Clock Cycle 7285:
lw
DRAM Request(Read) Issued for lw 1992 $t4 on Line 1984

Clock Cycle 7286:
$t4 -> 1, 
Started lw 1992 $t4 on Line 1984
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 616 $t1 on Line 1985

Clock Cycle 7287:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 7288:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 7289:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 7290:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 7291:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 7292:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 7293:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 7294:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 7295:
$t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2328 = -4024

Clock Cycle 7296:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 7297:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 7298:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 7299:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 7300:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 7301:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 7302:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 7303:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 7304:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 7305:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 7306:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 7307:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1992 $t4 on Line 1984

Clock Cycle 7308:
$t1 -> 1, 
Started lw 616 $t1 on Line 1985
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 7309:
$t1 -> 1, 
Completed 2/12

Clock Cycle 7310:
$t1 -> 1, 
Completed 3/12

Clock Cycle 7311:
$t1 -> 1, 
Completed 4/12

Clock Cycle 7312:
$t1 -> 1, 
Completed 5/12

Clock Cycle 7313:
$t1 -> 1, 
Completed 6/12

Clock Cycle 7314:
$t1 -> 1, 
Completed 7/12

Clock Cycle 7315:
$t1 -> 1, 
Completed 8/12

Clock Cycle 7316:
$t1 -> 1, 
Completed 9/12

Clock Cycle 7317:
$t1 -> 1, 
Completed 10/12

Clock Cycle 7318:
$t1 -> 1, 
Completed 11/12

Clock Cycle 7319:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 616 $t1 on Line 1985

Clock Cycle 7320:
lw
DRAM Request(Read) Issued for lw 2684 $t1 on Line 1986

Clock Cycle 7321:
$t1 -> 1, 
Started lw 2684 $t1 on Line 1986
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1776 $t4 on Line 1987

Clock Cycle 7322:
$t1 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 7323:
$t1 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 7324:
$t1 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 7325:
$t1 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 7326:
$t1 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 7327:
$t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 7328:
$t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 7329:
$t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 7330:
$t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 7331:
$t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 7332:
$t1 -> 1, $t4 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2684 $t1 on Line 1986

Clock Cycle 7333:
$t4 -> 1, 
Started lw 1776 $t4 on Line 1987
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 7334:
$t4 -> 1, 
Completed 2/12

Clock Cycle 7335:
$t4 -> 1, 
Completed 3/12

Clock Cycle 7336:
$t4 -> 1, 
Completed 4/12

Clock Cycle 7337:
$t4 -> 1, 
Completed 5/12

Clock Cycle 7338:
$t4 -> 1, 
Completed 6/12

Clock Cycle 7339:
$t4 -> 1, 
Completed 7/12

Clock Cycle 7340:
$t4 -> 1, 
Completed 8/12

Clock Cycle 7341:
$t4 -> 1, 
Completed 9/12

Clock Cycle 7342:
$t4 -> 1, 
Completed 10/12

Clock Cycle 7343:
$t4 -> 1, 
Completed 11/12

Clock Cycle 7344:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1776 $t4 on Line 1987

Clock Cycle 7345:
mul
mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 7346:
add
add$t3,$t1,$t1
$t3 = 0

Clock Cycle 7347:
addi
addi$t4,$t2,2644
$t4 = 6668

Clock Cycle 7348:
sw
DRAM Request(Write) Issued for sw 1840 4024 on Line 1991

Clock Cycle 7349:

Started sw 1840 4024 on Line 1991
Completed 1/2
add
add$t2,$t0,$t4
$t2 = 12786892

Clock Cycle 7350:

Completed 2/2
Finished Instruction sw 1840 4024 on Line 1991
mul
mul$t3,$t4,$t2
$t3 = -636350064

Clock Cycle 7351:
sub
sub$t2,$t3,$t4
$t2 = -636356732

Clock Cycle 7352:
lw
DRAM Request(Read) Issued for lw 1956 $t1 on Line 1995

Clock Cycle 7353:
$t1 -> 1, 
Started lw 1956 $t1 on Line 1995
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3112 $t2 on Line 1996

Clock Cycle 7354:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1956 $t1 on Line 1995

Clock Cycle 7355:
$t2 -> 1, 
Started lw 3112 $t2 on Line 1996
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
slt
slt$t0,$t4,$t1
$t0 = 0

Clock Cycle 7356:
$t2 -> 1, 
Completed 2/22
mul
mul$t3,$t3,$t3
$t3 = -1183551232

Clock Cycle 7357:
$t2 -> 1, 
Completed 3/22

Clock Cycle 7358:
$t2 -> 1, 
Completed 4/22

Clock Cycle 7359:
$t2 -> 1, 
Completed 5/22

Clock Cycle 7360:
$t2 -> 1, 
Completed 6/22

Clock Cycle 7361:
$t2 -> 1, 
Completed 7/22

Clock Cycle 7362:
$t2 -> 1, 
Completed 8/22

Clock Cycle 7363:
$t2 -> 1, 
Completed 9/22

Clock Cycle 7364:
$t2 -> 1, 
Completed 10/22
Memory at 1840 = 4024

Clock Cycle 7365:
$t2 -> 1, 
Completed 11/22

Clock Cycle 7366:
$t2 -> 1, 
Completed 12/22

Clock Cycle 7367:
$t2 -> 1, 
Completed 13/22

Clock Cycle 7368:
$t2 -> 1, 
Completed 14/22

Clock Cycle 7369:
$t2 -> 1, 
Completed 15/22

Clock Cycle 7370:
$t2 -> 1, 
Completed 16/22

Clock Cycle 7371:
$t2 -> 1, 
Completed 17/22

Clock Cycle 7372:
$t2 -> 1, 
Completed 18/22

Clock Cycle 7373:
$t2 -> 1, 
Completed 19/22

Clock Cycle 7374:
$t2 -> 1, 
Completed 20/22

Clock Cycle 7375:
$t2 -> 1, 
Completed 21/22

Clock Cycle 7376:
$t2 -> 1, 
Completed 22/22
$t2 = 2612
Finished Instruction lw 3112 $t2 on Line 1996

Clock Cycle 7377:
sub
sub$t2,$t3,$t1
$t2 = -1183551232

Clock Cycle 7378:
sw
DRAM Request(Write) Issued for sw 3784 -1183551232 on Line 2000

Clock Cycle 7379:

Started sw 3784 -1183551232 on Line 2000
Completed 1/2

Clock Cycle 7380:

Completed 2/2
Finished Instruction sw 3784 -1183551232 on Line 2000
Total Number of cycles taken = 7380
Total Number of Row Buffer Updates = 621

DRAM memory structure :
Memory at row 0 column 4 address 16 = 3564
Memory at row 0 column 5 address 20 = 2905
Memory at row 0 column 24 address 96 = 9409556
Memory at row 0 column 25 address 100 = 123686652
Memory at row 0 column 39 address 156 = 415697376
Memory at row 0 column 41 address 164 = 1
Memory at row 0 column 48 address 192 = 3548
Memory at row 0 column 64 address 256 = 2588
Memory at row 0 column 67 address 268 = 2635777
Memory at row 0 column 73 address 292 = 1
Memory at row 0 column 74 address 296 = 3156
Memory at row 0 column 88 address 352 = 14955948
Memory at row 0 column 95 address 380 = 11194
Memory at row 0 column 109 address 436 = 957
Memory at row 0 column 115 address 460 = 3568
Memory at row 0 column 127 address 508 = 3744
Memory at row 0 column 153 address 612 = 1
Memory at row 0 column 158 address 632 = 1
Memory at row 0 column 190 address 760 = 4708
Memory at row 0 column 191 address 764 = 1
Memory at row 0 column 194 address 776 = 3608
Memory at row 0 column 197 address 788 = 2588
Memory at row 0 column 213 address 852 = 864
Memory at row 0 column 216 address 864 = -1
Memory at row 0 column 226 address 904 = 14047504
Memory at row 0 column 230 address 920 = -27878399
Memory at row 0 column 244 address 976 = 1336
Memory at row 0 column 248 address 992 = 1
Memory at row 0 column 252 address 1008 = 2912
Memory at row 0 column 254 address 1016 = 3268
Memory at row 0 column 255 address 1020 = 1
Memory at row 1 column 10 address 1064 = -1913643860
Memory at row 1 column 12 address 1072 = 976
Memory at row 1 column 16 address 1088 = 1
Memory at row 1 column 23 address 1116 = 889
Memory at row 1 column 29 address 1140 = 17091072
Memory at row 1 column 34 address 1160 = 1
Memory at row 1 column 47 address 1212 = 467679584
Memory at row 1 column 52 address 1232 = 1128
Memory at row 1 column 76 address 1328 = -312
Memory at row 1 column 90 address 1384 = 1
Memory at row 1 column 92 address 1392 = 4024
Memory at row 1 column 94 address 1400 = 4608
Memory at row 1 column 96 address 1408 = 3600
Memory at row 1 column 107 address 1452 = 3564
Memory at row 1 column 124 address 1520 = -479678048
Memory at row 1 column 134 address 1560 = -15184
Memory at row 1 column 144 address 1600 = 340
Memory at row 1 column 149 address 1620 = -3744
Memory at row 1 column 152 address 1632 = 3564
Memory at row 1 column 153 address 1636 = 2496
Memory at row 1 column 167 address 1692 = 3292
Memory at row 1 column 177 address 1732 = 1
Memory at row 1 column 183 address 1756 = 468
Memory at row 1 column 184 address 1760 = 871
Memory at row 1 column 191 address 1788 = 2912
Memory at row 1 column 193 address 1796 = 7484
Memory at row 1 column 198 address 1816 = -1612
Memory at row 1 column 200 address 1824 = 308
Memory at row 1 column 204 address 1840 = 4024
Memory at row 1 column 209 address 1860 = 9409556
Memory at row 1 column 218 address 1896 = 415697760
Memory at row 1 column 235 address 1964 = 3064
Memory at row 1 column 246 address 2008 = 3067
Memory at row 2 column 12 address 2096 = 1
Memory at row 2 column 17 address 2116 = 7610
Memory at row 2 column 18 address 2120 = 1440
Memory at row 2 column 21 address 2132 = 4680
Memory at row 2 column 32 address 2176 = 4708
Memory at row 2 column 35 address 2188 = -479678048
Memory at row 2 column 49 address 2244 = 841
Memory at row 2 column 54 address 2264 = 3980
Memory at row 2 column 56 address 2272 = -3932
Memory at row 2 column 62 address 2296 = 3268
Memory at row 2 column 70 address 2328 = -4024
Memory at row 2 column 76 address 2352 = 14955948
Memory at row 2 column 89 address 2404 = 2635777
Memory at row 2 column 97 address 2436 = 1
Memory at row 2 column 98 address 2440 = 2101
Memory at row 2 column 109 address 2484 = 340
Memory at row 2 column 114 address 2504 = 6688
Memory at row 2 column 116 address 2512 = 1
Memory at row 2 column 129 address 2564 = 4677108
Memory at row 2 column 149 address 2644 = 660776311
Memory at row 2 column 155 address 2668 = 783569921
Memory at row 2 column 161 address 2692 = 467679576
Memory at row 2 column 164 address 2704 = -27878399
Memory at row 2 column 165 address 2708 = 3136
Memory at row 2 column 205 address 2868 = 2312
Memory at row 2 column 210 address 2888 = 123684992
Memory at row 2 column 211 address 2892 = 1336
Memory at row 2 column 214 address 2904 = 2496
Memory at row 2 column 215 address 2908 = 2912
Memory at row 2 column 222 address 2936 = 2635777
Memory at row 2 column 234 address 2984 = 1
Memory at row 2 column 241 address 3012 = 1994
Memory at row 3 column 4 address 3088 = 2612
Memory at row 3 column 10 address 3112 = 2612
Memory at row 3 column 29 address 3188 = 1
Memory at row 3 column 75 address 3372 = 468
Memory at row 3 column 92 address 3440 = 138223424
Memory at row 3 column 96 address 3456 = 3268
Memory at row 3 column 104 address 3488 = 616
Memory at row 3 column 107 address 3500 = -3268
Memory at row 3 column 122 address 3560 = 9411316
Memory at row 3 column 133 address 3604 = 1589
Memory at row 3 column 135 address 3612 = 3708
Memory at row 3 column 156 address 3696 = 7610
Memory at row 3 column 160 address 3712 = -13848
Memory at row 3 column 163 address 3724 = 14955948
Memory at row 3 column 167 address 3740 = 1
Memory at row 3 column 172 address 3760 = 3936
Memory at row 3 column 187 address 3820 = 976
Memory at row 3 column 220 address 3952 = -3016
Memory at row 3 column 231 address 3996 = 1440

Integer Register Values :
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 0
t1 = 0
t2 = -1183551232
t3 = -1183551232
t4 = 6668
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
