/*
 * dts file for Xilinx ZynqMP
 *
 * (C) Copyright 2014-2022 Xilinx, Inc.
 * (C) Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
 *
 * Michal Simek <michal.simek@xilinx.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 */

/dts-v1/;

/ {
        compatible = "xlnx,zcu216";
        #address-cells = <0x2>;
        #size-cells = <0x2>;
        model = "Xilinx ZynqMP";
        board = "zcu216";
        device_id = "xczu49dr";
        slrcount = <0x1>;
        pruned-sdt = <0x1>;

        options {

                u-boot {
                        compatible = "u-boot,config";
                        bootscr-address = <0x0 0x20000000>;
                };
        };

        cpus_a53: cpus-a53@0 {
                #address-cells = <0x1>;
                #size-cells = <0x0>;
                compatible = "cpus,cluster";
                address-map = <0x0 0xf0000000 &amba 0x0 0xf0000000 0x0 0x10000000>,
                 <0x0 0x0 &zynqmp_reset 0x0 0x0 0x0 0x0>,
                 <0x0 0x0 &pinctrl0 0x0 0x0 0x0 0x0>,
                 <0x0 0xffa50800 &ams_ps 0x0 0xffa50800 0x0 0x400>,
                 <0x0 0xffa50c00 &ams_pl 0x0 0xffa50c00 0x0 0x400>,
                 <0x10 0x0 &ADC_DDR_DMA_ddr4_adc_memory 0x10 0x0 0x1 0x0>,
                 <0x4 0x0 &DAC_DDR_DMA_ddr4_0_memory 0x4 0x0 0x1 0x0>,
                 <0x0 0xfffc0000 &psu_ocm_ram_0_memory 0x0 0xfffc0000 0x0 0x40000>,
                 <0x0 0xff300000 &ipi0 0x0 0xff300000 0x0 0x10000>,
                 <0x0 0x0 &psu_ddr_0_memory 0x0 0x0 0x0 0x7ff00000>,
                 <0x8 0x0 &psu_ddr_1_memory 0x8 0x0 0x0 0x80000000>,
                 <0x0 0xa0000000 &DAC_DDR_DMA_axi_dma_0 0x0 0xa0000000 0x0 0x10000>,
                 <0x0 0xa0202000 &PS_Subsystem_axi_gpio_dac 0x0 0xa0202000 0x0 0x1000>,
                 <0x0 0xa0203000 &ADC_DDR_DMA_axi_dma_0 0x0 0xa0203000 0x0 0x1000>,
                 <0x0 0xa0204000 &ADC_DDR_DMA_axis_inter_adc_xbar 0x0 0xa0204000 0x0 0x1000>,
                 <0x0 0xa0205000 &PS_Subsystem_axi_gpio_spi_mux 0x0 0xa0205000 0x0 0x1000>,
                 <0x0 0xa0240000 &PS_Subsystem_axi_gpio_adc 0x0 0xa0240000 0x0 0x1000>,
                 <0x0 0xa0300000 &PS_Subsystem_axi_gpio_mts 0x0 0xa0300000 0x0 0x10000>,
                 <0x0 0xa0310000 &ADC_DDR_DMA_tlast_gen_v1_0_0 0x0 0xa0310000 0x0 0x1000>,
                 <0x0 0xb0000000 &ex_design_dac_source_i 0x0 0xb0000000 0x0 0x200000>,
                 <0x0 0xb0200000 &ex_design_tdd_module_i 0x0 0xb0200000 0x0 0x10000>,
                 <0x0 0xb4b00000 &ex_design_rfip 0x0 0xb4b00000 0x0 0x40000>,
                 <0x0 0xb4c00000 &clocking_block_clk_wiz_dac0 0x0 0xb4c00000 0x0 0x10000>,
                 <0x0 0xb4c10000 &clocking_block_clk_wiz_dac1 0x0 0xb4c10000 0x0 0x10000>,
                 <0x0 0xb4c20000 &clocking_block_clk_wiz_dac2 0x0 0xb4c20000 0x0 0x10000>,
                 <0x0 0xb4c30000 &clocking_block_clk_wiz_dac3 0x0 0xb4c30000 0x0 0x10000>,
                 <0x0 0xb4c40000 &clocking_block_clk_wiz_adc0 0x0 0xb4c40000 0x0 0x10000>,
                 <0x0 0xb4c50000 &clocking_block_clk_wiz_adc1 0x0 0xb4c50000 0x0 0x10000>,
                 <0x0 0xb4c60000 &clocking_block_clk_wiz_adc2 0x0 0xb4c60000 0x0 0x10000>,
                 <0x0 0xb4c70000 &clocking_block_clk_wiz_adc3 0x0 0xb4c70000 0x0 0x10000>,
                 <0x0 0xf9010000 &gic_a53 0x0 0xf9010000 0x0 0x70000>,
                 <0x0 0xffa80000 &lpd_dma_chan1 0x0 0xffa80000 0x0 0x10000>,
                 <0x0 0xffa90000 &lpd_dma_chan2 0x0 0xffa90000 0x0 0x10000>,
                 <0x0 0xffaa0000 &lpd_dma_chan3 0x0 0xffaa0000 0x0 0x10000>,
                 <0x0 0xffab0000 &lpd_dma_chan4 0x0 0xffab0000 0x0 0x10000>,
                 <0x0 0xffac0000 &lpd_dma_chan5 0x0 0xffac0000 0x0 0x10000>,
                 <0x0 0xffad0000 &lpd_dma_chan6 0x0 0xffad0000 0x0 0x10000>,
                 <0x0 0xffae0000 &lpd_dma_chan7 0x0 0xffae0000 0x0 0x10000>,
                 <0x0 0xffaf0000 &lpd_dma_chan8 0x0 0xffaf0000 0x0 0x10000>,
                 <0x0 0xfd360000 &psu_afi_0 0x0 0xfd360000 0x0 0x10000>,
                 <0x0 0xfd370000 &psu_afi_1 0x0 0xfd370000 0x0 0x10000>,
                 <0x0 0xfd380000 &psu_afi_2 0x0 0xfd380000 0x0 0x10000>,
                 <0x0 0xfd390000 &psu_afi_3 0x0 0xfd390000 0x0 0x10000>,
                 <0x0 0xfd3a0000 &psu_afi_4 0x0 0xfd3a0000 0x0 0x10000>,
                 <0x0 0xfd3b0000 &psu_afi_5 0x0 0xfd3b0000 0x0 0x10000>,
                 <0x0 0xff9b0000 &psu_afi_6 0x0 0xff9b0000 0x0 0x10000>,
                 <0x0 0xffa50000 &xilinx_ams 0x0 0xffa50000 0x0 0x10000>,
                 <0x0 0xfd0b0000 &perf_monitor_ddr 0x0 0xfd0b0000 0x0 0x10000>,
                 <0x0 0xffa00000 &perf_monitor_ocm 0x0 0xffa00000 0x0 0x10000>,
                 <0x0 0xffa10000 &perf_monitor_lpd 0x0 0xffa10000 0x0 0x10000>,
                 <0x0 0xfd490000 &perf_monitor_cci 0x0 0xfd490000 0x0 0x10000>,
                 <0x0 0xfd5c0000 &psu_apu 0x0 0xfd5c0000 0x0 0x10000>,
                 <0x0 0xfd6e0000 &psu_cci_gpv 0x0 0xfd6e0000 0x0 0x10000>,
                 <0x0 0xfd5e0000 &psu_cci_reg 0x0 0xfd5e0000 0x0 0x10000>,
                 <0x0 0xfe800000 &coresight_0 0x0 0xfe800000 0x0 0x800000>,
                 <0x0 0xfd1a0000 &psu_crf_apb 0x0 0xfd1a0000 0x0 0x140000>,
                 <0x0 0xff5e0000 &psu_crl_apb 0x0 0xff5e0000 0x0 0x280000>,
                 <0x0 0xffca0000 &psu_csu_0 0x0 0xffca0000 0x0 0x10000>,
                 <0x0 0xffc80000 &csudma_0 0x0 0xffc80000 0x0 0x20000>,
                 <0x0 0xff380000 &psu_ctrl_ipi 0x0 0xff380000 0x0 0x80000>,
                 <0x0 0xfd080000 &psu_ddr_phy 0x0 0xfd080000 0x0 0x10000>,
                 <0x0 0xfd090000 &psu_ddr_qos_ctrl 0x0 0xfd090000 0x0 0x10000>,
                 <0x0 0xfd000000 &psu_ddr_xmpu0_cfg 0x0 0xfd000000 0x0 0x10000>,
                 <0x0 0xfd010000 &psu_ddr_xmpu1_cfg 0x0 0xfd010000 0x0 0x10000>,
                 <0x0 0xfd020000 &psu_ddr_xmpu2_cfg 0x0 0xfd020000 0x0 0x10000>,
                 <0x0 0xfd030000 &psu_ddr_xmpu3_cfg 0x0 0xfd030000 0x0 0x10000>,
                 <0x0 0xfd040000 &psu_ddr_xmpu4_cfg 0x0 0xfd040000 0x0 0x10000>,
                 <0x0 0xfd050000 &psu_ddr_xmpu5_cfg 0x0 0xfd050000 0x0 0x10000>,
                 <0x0 0xfd070000 &mc 0x0 0xfd070000 0x0 0x1000>,
                 <0x0 0xffcc0000 &psu_efuse 0x0 0xffcc0000 0x0 0x10000>,
                 <0x0 0xff0e0000 &gem3 0x0 0xff0e0000 0x0 0x10000>,
                 <0x0 0xfd700000 &psu_fpd_gpv 0x0 0xfd700000 0x0 0x100000>,
                 <0x0 0xfd610000 &psu_fpd_slcr 0x0 0xfd610000 0x0 0x80000>,
                 <0x0 0xfd690000 &psu_fpd_slcr_secure 0x0 0xfd690000 0x0 0x40000>,
                 <0x0 0xfd5d0000 &psu_fpd_xmpu_cfg 0x0 0xfd5d0000 0x0 0x10000>,
                 <0x0 0xfd4f0000 &psu_fpd_xmpu_sink 0x0 0xfd4f0000 0x0 0x10000>,
                 <0x0 0xfd500000 &fpd_dma_chan1 0x0 0xfd500000 0x0 0x10000>,
                 <0x0 0xfd510000 &fpd_dma_chan2 0x0 0xfd510000 0x0 0x10000>,
                 <0x0 0xfd520000 &fpd_dma_chan3 0x0 0xfd520000 0x0 0x10000>,
                 <0x0 0xfd530000 &fpd_dma_chan4 0x0 0xfd530000 0x0 0x10000>,
                 <0x0 0xfd540000 &fpd_dma_chan5 0x0 0xfd540000 0x0 0x10000>,
                 <0x0 0xfd550000 &fpd_dma_chan6 0x0 0xfd550000 0x0 0x10000>,
                 <0x0 0xfd560000 &fpd_dma_chan7 0x0 0xfd560000 0x0 0x10000>,
                 <0x0 0xfd570000 &fpd_dma_chan8 0x0 0xfd570000 0x0 0x10000>,
                 <0x0 0xff0a0000 &gpio 0x0 0xff0a0000 0x0 0x10000>,
                 <0x0 0xff020000 &i2c0 0x0 0xff020000 0x0 0x10000>,
                 <0x0 0xff030000 &i2c1 0x0 0xff030000 0x0 0x10000>,
                 <0x0 0xff250000 &psu_iou_scntr 0x0 0xff250000 0x0 0x10000>,
                 <0x0 0xff260000 &psu_iou_scntrs 0x0 0xff260000 0x0 0x10000>,
                 <0x0 0xff240000 &psu_iousecure_slcr 0x0 0xff240000 0x0 0x10000>,
                 <0x0 0xff180000 &psu_iouslcr_0 0x0 0xff180000 0x0 0xc0000>,
                 <0x0 0xff340000 &ipi7 0x0 0xff340000 0x0 0x10000>,
                 <0x0 0xff350000 &ipi8 0x0 0xff350000 0x0 0x10000>,
                 <0x0 0xff410000 &psu_lpd_slcr 0x0 0xff410000 0x0 0xa0000>,
                 <0x0 0xff4b0000 &psu_lpd_slcr_secure 0x0 0xff4b0000 0x0 0x30000>,
                 <0x0 0xff980000 &lpd_xppu 0x0 0xff980000 0x0 0x10000>,
                 <0x0 0xff9c0000 &psu_lpd_xppu_sink 0x0 0xff9c0000 0x0 0x10000>,
                 <0x0 0xffcf0000 &psu_mbistjtag 0x0 0xffcf0000 0x0 0x10000>,
                 <0x0 0xff990000 &psu_message_buffers 0x0 0xff990000 0x0 0x10000>,
                 <0x0 0xff960000 &ocm 0x0 0xff960000 0x0 0x10000>,
                 <0x0 0xffa70000 &psu_ocm_xmpu_cfg 0x0 0xffa70000 0x0 0x10000>,
                 <0x0 0xffd80000 &psu_pmu_global_0 0x0 0xffd80000 0x0 0x40000>,
                 <0x0 0xff0f0000 &qspi 0x0 0xff0f0000 0x0 0x10000>,
                 <0x0 0xc0000000 &psu_qspi_linear_0_memory 0x0 0xc0000000 0x0 0x20000000>,
                 <0x0 0xffe00000 &psu_r5_0_atcm_global 0x0 0xffe00000 0x0 0x10000>,
                 <0x0 0xffe20000 &psu_r5_0_btcm_global 0x0 0xffe20000 0x0 0x10000>,
                 <0x0 0xffe90000 &psu_r5_1_atcm_global 0x0 0xffe90000 0x0 0x10000>,
                 <0x0 0xffeb0000 &psu_r5_1_btcm_global 0x0 0xffeb0000 0x0 0x10000>,
                 <0x0 0xffe00000 &psu_r5_tcm_ram_global 0x0 0xffe00000 0x0 0x40000>,
                 <0x0 0xff9a0000 &psu_rpu 0x0 0xff9a0000 0x0 0x10000>,
                 <0x0 0xffce0000 &psu_rsa 0x0 0xffce0000 0x0 0x10000>,
                 <0x0 0xffa60000 &rtc 0x0 0xffa60000 0x0 0x10000>,
                 <0x0 0xfd0c0000 &sata 0x0 0xfd0c0000 0x0 0x10000>,
                 <0x0 0xff170000 &sdhci1 0x0 0xff170000 0x0 0x10000>,
                 <0x0 0xfd400000 &psgtr 0x0 0xfd400000 0x0 0x80000>,
                 <0x0 0xfd3d0000 &psu_siou 0x0 0xfd3d0000 0x0 0x10000>,
                 <0x0 0xfd800000 &smmu 0x0 0xfd800000 0x0 0x800000>,
                 <0x0 0xfd5f0000 &psu_smmu_reg 0x0 0xfd5f0000 0x0 0x10000>,
                 <0x0 0xff110000 &ttc0 0x0 0xff110000 0x0 0x10000>,
                 <0x0 0xff120000 &ttc1 0x0 0xff120000 0x0 0x10000>,
                 <0x0 0xff130000 &ttc2 0x0 0xff130000 0x0 0x10000>,
                 <0x0 0xff140000 &ttc3 0x0 0xff140000 0x0 0x10000>,
                 <0x0 0xff000000 &uart0 0x0 0xff000000 0x0 0x10000>,
                 <0x0 0xff9d0000 &usb0 0x0 0xff9d0000 0x0 0x10000>,
                 <0x0 0xfe200000 &dwc3_0 0x0 0xfe200000 0x0 0x100000>,
                 <0x0 0xff150000 &lpd_watchdog 0x0 0xff150000 0x0 0x10000>,
                 <0x0 0xfd4d0000 &watchdog0 0x0 0xfd4d0000 0x0 0x10000>;
                #ranges-address-cells = <0x2>;
                #ranges-size-cells = <0x2>;
                phandle = <0xb0>;

                psu_cortexa53_0: cpu@0 {
                        compatible = "arm,cortex-a53";
                        device_type = "cpu";
                        enable-method = "psci";
                        operating-points-v2 = <0x81>;
                        reg = <0x0>;
                        cpu-idle-states = <0x82>;
                        next-level-cache = <0x83>;
                        clocks = <&zynqmp_clk 0xa>;
                        xlnx,psu-ep = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,pss-video-ref-clk-freq = <0x1fc9f08>;
                        xlnx,ip-name = "psu_cortexa53";
                        xlnx,cpu-1x-clk-freq-hz = <0x0>;
                        xlnx,psu-silicon-version = <0x3>;
                        cpu-frequency = <0x47865d45>;
                        xlnx,cpu-clk-freq-hz = <0x47865d45>;
                        xlnx,pss-gt-ref-clk-freq = <0x1fc9f08>;
                        xlnx,pss-ref-clk-freq = <0x1fc9f08>;
                        bus-handle = <0x1>;
                        xlnx,pss-aux-ref-clk-freq = <0x1fc9f08>;
                        xlnx,psu-device = "PS8a";
                        xlnx,timestamp-clk-freq = <0x5f5dd19>;
                        stamp-frequency = <0x5f5dd19>;
                        xlnx,pss-alt-ref-clk-freq = <0x1fc9f08>;
                        phandle = <0x99>;
                };

                psu_cortexa53_1: cpu@1 {
                        compatible = "arm,cortex-a53";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x1>;
                        operating-points-v2 = <0x81>;
                        cpu-idle-states = <0x82>;
                        next-level-cache = <0x83>;
                        xlnx,psu-ep = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_cortexa53";
                        xlnx,cpu-1x-clk-freq-hz = <0x0>;
                        cpu-frequency = <0x47865d45>;
                        xlnx,cpu-clk-freq-hz = <0x47865d45>;
                        xlnx,psu-silicon-version = <0x3>;
                        xlnx,pss-ref-clk-freq = <0x1fc9f08>;
                        bus-handle = <0x1>;
                        xlnx,psu-device = "PS8a";
                        stamp-frequency = <0x5f5dd19>;
                        xlnx,timestamp-clk-freq = <0x5f5dd19>;
                        phandle = <0x9a>;
                };

                psu_cortexa53_2: cpu@2 {
                        compatible = "arm,cortex-a53";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x2>;
                        operating-points-v2 = <0x81>;
                        cpu-idle-states = <0x82>;
                        next-level-cache = <0x83>;
                        xlnx,psu-ep = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_cortexa53";
                        xlnx,cpu-1x-clk-freq-hz = <0x0>;
                        cpu-frequency = <0x47865d45>;
                        xlnx,cpu-clk-freq-hz = <0x47865d45>;
                        xlnx,psu-silicon-version = <0x3>;
                        xlnx,pss-ref-clk-freq = <0x1fc9f08>;
                        bus-handle = <0x1>;
                        xlnx,psu-device = "PS8a";
                        stamp-frequency = <0x5f5dd19>;
                        xlnx,timestamp-clk-freq = <0x5f5dd19>;
                        phandle = <0x9b>;
                };

                psu_cortexa53_3: cpu@3 {
                        compatible = "arm,cortex-a53";
                        device_type = "cpu";
                        enable-method = "psci";
                        reg = <0x3>;
                        operating-points-v2 = <0x81>;
                        cpu-idle-states = <0x82>;
                        next-level-cache = <0x83>;
                        xlnx,psu-ep = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_cortexa53";
                        xlnx,cpu-1x-clk-freq-hz = <0x0>;
                        cpu-frequency = <0x47865d45>;
                        xlnx,cpu-clk-freq-hz = <0x47865d45>;
                        xlnx,psu-silicon-version = <0x3>;
                        xlnx,pss-ref-clk-freq = <0x1fc9f08>;
                        bus-handle = <0x1>;
                        xlnx,psu-device = "PS8a";
                        stamp-frequency = <0x5f5dd19>;
                        xlnx,timestamp-clk-freq = <0x5f5dd19>;
                        phandle = <0x9c>;
                };

                L2: l2-cache {
                        compatible = "cache";
                        cache-level = <0x2>;
                        phandle = <0x83>;
                };

                idle-states {
                        entry-method = "psci";

                        CPU_SLEEP_0: cpu-sleep-0 {
                                compatible = "arm,idle-state";
                                arm,psci-suspend-param = "@", "", "";
                                local-timer-stop;
                                entry-latency-us = <0x12c>;
                                exit-latency-us = <0x258>;
                                min-residency-us = <0x2710>;
                                phandle = <0x82>;
                        };
                };
        };

        cpu_opp_table: opp-table-cpu {
                compatible = "operating-points-v2";
                opp-shared;
                phandle = <0x81>;

                opp00 {
                        opp-hz = <0x0 0x47868bf4>;
                        opp-microvolt = <0xf4240>;
                        clock-latency-ns = <0x7a120>;
                };

                opp01 {
                        opp-hz = <0x0 0x23c345fa>;
                        opp-microvolt = <0xf4240>;
                        clock-latency-ns = <0x7a120>;
                };

                opp02 {
                        opp-hz = <0x0 0x17d783fc>;
                        opp-microvolt = <0xf4240>;
                        clock-latency-ns = <0x7a120>;
                };

                opp03 {
                        opp-hz = <0x0 0x11e1a2fd>;
                        opp-microvolt = <0xf4240>;
                        clock-latency-ns = <0x7a120>;
                };
        };

        zynqmp_ipi: zynqmp-ipi {
                bootph-all;
                compatible = "xlnx,zynqmp-ipi-mailbox";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x0 0x23 0x4>;
                xlnx,ipi-id = <0x0>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;
                phandle = <0xb7>;

                ipi_mailbox_pmu1: mailbox@ff9905c0 {
                        bootph-all;
                        reg = <0x0 0xff9905c0 0x0 0x20 0x0 0xff9905e0 0x0 0x20 0x0 0xff990e80 0x0 0x20 0x0 0xff990ea0 0x0 0x20>;
                        reg-names = "local_request_region", "local_response_region", "remote_request_region", "remote_response_region";
                        #mbox-cells = <0x1>;
                        xlnx,ipi-id = <0x4>;
                        phandle = <0x9d>;
                };
        };

        pmu {
                compatible = "arm,armv8-pmuv3";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x0 0x8f 0x4 0x0 0x90 0x4 0x0 0x91 0x4 0x0 0x92 0x4>;
                interrupt-affinity = <0x99 0x9a 0x9b 0x9c>;
        };

        psci {
                compatible = "arm,psci-0.2";
                method = "smc";
        };

        firmware {

                zynqmp_firmware: zynqmp-firmware {
                        compatible = "xlnx,zynqmp-firmware";
                        bootph-all;
                        method = "smc";
                        #power-domain-cells = <0x1>;
                        phandle = <0x8d>;

                        zynqmp_power: zynqmp-power {
                                bootph-all;
                                compatible = "xlnx,zynqmp-power";
                                interrupt-parent = <&gic_a53>;
                                interrupts = <0x0 0x23 0x4>;
                                mboxes = <0x9d 0x0 0x9d 0x1>;
                                mbox-names = "tx", "rx";
                                phandle = <0xb9>;
                        };

                        nvmem-firmware {
                                compatible = "xlnx,zynqmp-nvmem-fw";
                                #address-cells = <0x1>;
                                #size-cells = <0x1>;

                                soc_revision: soc-revision@0 {
                                        reg = <0x0 0x4>;
                                        phandle = <0xba>;
                                };

                                efuse_dna: efuse-dna@c {
                                        reg = <0xc 0xc>;
                                        phandle = <0xbb>;
                                };

                                efuse_usr0: efuse-usr0@20 {
                                        reg = <0x20 0x4>;
                                        phandle = <0xbc>;
                                };

                                efuse_usr1: efuse-usr1@24 {
                                        reg = <0x24 0x4>;
                                        phandle = <0xbd>;
                                };

                                efuse_usr2: efuse-usr2@28 {
                                        reg = <0x28 0x4>;
                                        phandle = <0xbe>;
                                };

                                efuse_usr3: efuse-usr3@2c {
                                        reg = <0x2c 0x4>;
                                        phandle = <0xbf>;
                                };

                                efuse_usr4: efuse-usr4@30 {
                                        reg = <0x30 0x4>;
                                        phandle = <0xc0>;
                                };

                                efuse_usr5: efuse-usr5@34 {
                                        reg = <0x34 0x4>;
                                        phandle = <0xc1>;
                                };

                                efuse_usr6: efuse-usr6@38 {
                                        reg = <0x38 0x4>;
                                        phandle = <0xc2>;
                                };

                                efuse_usr7: efuse-usr7@3c {
                                        reg = <0x3c 0x4>;
                                        phandle = <0xc3>;
                                };

                                efuse_miscusr: efuse-miscusr@40 {
                                        reg = <0x40 0x4>;
                                        phandle = <0xc4>;
                                };

                                efuse_chash: efuse-chash@50 {
                                        reg = <0x50 0x4>;
                                        phandle = <0xc5>;
                                };

                                efuse_pufmisc: efuse-pufmisc@54 {
                                        reg = <0x54 0x4>;
                                        phandle = <0xc6>;
                                };

                                efuse_sec: efuse-sec@58 {
                                        reg = <0x58 0x4>;
                                        phandle = <0xc7>;
                                };

                                efuse_spkid: efuse-spkid@5c {
                                        reg = <0x5c 0x4>;
                                        phandle = <0xc8>;
                                };

                                efuse_aeskey: efuse-aeskey@60 {
                                        reg = <0x60 0x20>;
                                        phandle = <0xc9>;
                                };

                                efuse_ppk0hash: efuse-ppk0hash@a0 {
                                        reg = <0xa0 0x30>;
                                        phandle = <0xca>;
                                };

                                efuse_ppk1hash: efuse-ppk1hash@d0 {
                                        reg = <0xd0 0x30>;
                                        phandle = <0xcb>;
                                };

                                efuse_pufuser: efuse-pufuser@100 {
                                        reg = <0x100 0x7f>;
                                        phandle = <0xcc>;
                                };
                        };

                        zynqmp_pcap: pcap {
                                compatible = "xlnx,zynqmp-pcap-fpga";
                                phandle = <0xa3>;
                        };

                        zynqmp_reset: reset-controller {
                                compatible = "xlnx,zynqmp-reset";
                                #reset-cells = <0x1>;
                                status = "okay";
                                phandle = <0x3>;
                        };

                        pinctrl0: pinctrl {
                                compatible = "xlnx,zynqmp-pinctrl";
                                status = "okay";
                                phandle = <0x4>;
                        };

                        modepin_gpio: gpio {
                                compatible = "xlnx,zynqmp-gpio-modepin";
                                gpio-controller;
                                #gpio-cells = <0x2>;
                                phandle = <0xa6>;
                        };

                        zynqmp_clk: clock-controller {
                                bootph-all;
                                #clock-cells = <0x1>;
                                compatible = "xlnx,zynqmp-clk";
                                clocks = <&pss_ref_clk>,
                                 <&video_clk>,
                                 <&pss_alt_ref_clk>,
                                 <&aux_ref_clk>,
                                 <&gt_crx_ref_clk>;
                                clock-names = "pss_ref_clk", "video_clk", "pss_alt_ref_clk", "aux_ref_clk", "gt_crx_ref_clk";
                                phandle = <0x84>;
                        };
                };
        };

        timer {
                compatible = "arm,armv8-timer";
                interrupt-parent = <&gic_a53>;
                interrupts = <0x1 0xd 0xf08 0x1 0xe 0xf08 0x1 0xb 0xf08 0x1 0xa 0xf08>;
        };

        edac {
                compatible = "arm,cortex-a53-edac";
        };

        fpga_full: fpga-full {
                compatible = "fpga-region";
                fpga-mgr = <0xa3>;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;
                phandle = <0xcd>;
        };

        amba_rpu: rpu-bus {
                compatible = "indirect-bus";
                #address-cells = <0x2>;
                #size-cells = <0x1>;
                phandle = <0x85>;
        };

        amba: axi {
                compatible = "simple-bus";
                bootph-all;
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                ranges;
                interrupt-parent = <&gic_a53>;
                /* Proxy Interrupt Controller */
                phandle = <0x1>;

                fpd_dma_chan1: dma-controller@fd500000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd500000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x7c 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14e8>;
                        power-domains = <0x8d 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_0";
                        phandle = <0x4e>;
                };

                fpd_dma_chan2: dma-controller@fd510000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd510000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x7d 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14e9>;
                        power-domains = <0x8d 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_1";
                        phandle = <0x4f>;
                };

                fpd_dma_chan3: dma-controller@fd520000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd520000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x7e 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ea>;
                        power-domains = <0x8d 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_2";
                        phandle = <0x50>;
                };

                fpd_dma_chan4: dma-controller@fd530000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd530000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x7f 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14eb>;
                        power-domains = <0x8d 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_3";
                        phandle = <0x51>;
                };

                fpd_dma_chan5: dma-controller@fd540000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd540000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x80 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ec>;
                        power-domains = <0x8d 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_4";
                        phandle = <0x52>;
                };

                fpd_dma_chan6: dma-controller@fd550000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd550000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x81 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ed>;
                        power-domains = <0x8d 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_5";
                        phandle = <0x53>;
                };

                fpd_dma_chan7: dma-controller@fd560000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd560000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x82 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ee>;
                        power-domains = <0x8d 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_6";
                        phandle = <0x54>;
                };

                fpd_dma_chan8: dma-controller@fd570000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xfd570000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x83 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x80>;
                        iommus = <&smmu 0x14ef>;
                        power-domains = <0x8d 0x2a>;
                        clocks = <&zynqmp_clk 0x13>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_gdma";
                        xlnx,dma-mode = <0x0>;
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_gdma_7";
                        phandle = <0x55>;
                };

                lpd_dma_chan1: dma-controller@ffa80000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffa80000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x4d 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x868>; */
                        power-domains = <0x8d 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_0";
                        phandle = <0x21>;
                };

                lpd_dma_chan2: dma-controller@ffa90000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffa90000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x4e 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x869>; */
                        power-domains = <0x8d 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_1";
                        phandle = <0x22>;
                };

                lpd_dma_chan3: dma-controller@ffaa0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffaa0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x4f 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86a>; */
                        power-domains = <0x8d 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_2";
                        phandle = <0x23>;
                };

                lpd_dma_chan4: dma-controller@ffab0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffab0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x50 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86b>; */
                        power-domains = <0x8d 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_3";
                        phandle = <0x24>;
                };

                lpd_dma_chan5: dma-controller@ffac0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffac0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x51 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86c>; */
                        power-domains = <0x8d 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_4";
                        phandle = <0x25>;
                };

                lpd_dma_chan6: dma-controller@ffad0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffad0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x52 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86d>; */
                        power-domains = <0x8d 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_5";
                        phandle = <0x26>;
                };

                lpd_dma_chan7: dma-controller@ffae0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffae0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x53 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86e>; */
                        power-domains = <0x8d 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_6";
                        phandle = <0x27>;
                };

                lpd_dma_chan8: dma-controller@ffaf0000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-dma-1.0";
                        reg = <0x0 0xffaf0000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x54 0x4>;
                        clock-names = "clk_main", "clk_apb";
                        #dma-cells = <0x1>;
                        xlnx,bus-width = <0x40>;
                        /*	iommus = <&smmu 0x86f>; */
                        power-domains = <0x8d 0x2b>;
                        clocks = <&zynqmp_clk 0x44>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_adma";
                        xlnx,dma-mode = <0x1>;
                        xlnx,dma-type = <0x1>;
                        xlnx,name = "psu_adma_7";
                        phandle = <0x28>;
                };

                mc: memory-controller@fd070000 {
                        compatible = "xlnx,zynqmp-ddrc-2.40a";
                        reg = <0x0 0xfd070000 0x0 0x30000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x70 0x4>;
                        xlnx,ddrc-parity = <0x0>;
                        xlnx,addr-mapping = <0x0>;
                        xlnx,has-ecc = <0x0>;
                        xlnx,ddr-freq = <0x3e95917d>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ddrc-low-power-auto-self-refresh = <0x0>;
                        xlnx,ip-name = "psu_ddrc";
                        xlnx,ddrc-2nd-clock = <0x0>;
                        xlnx,brc-mapping = <0x0>;
                        xlnx,ddrc-address-copy = <0x0>;
                        xlnx,ddrc-data-mask-and-dbi = <0x7>;
                        xlnx,ddrc-fine-granularity-refresh-mode = <0x0>;
                        xlnx,ddrc-memory-type = <0x4>;
                        xlnx,ddrc-self-refresh-abort = <0x0>;
                        xlnx,ddrc-max-operating-temparature = <0x0>;
                        status = "okay";
                        xlnx,ddrc-address-mirroring = <0x0>;
                        xlnx,ddrc-clk-freq-hz = <0x1f4ac8be>;
                        xlnx,qos-enable = <0x0>;
                        xlnx,ddrc-temp-controlled-refresh = <0x0>;
                        xlnx,ddrc-power-down-enable = <0x0>;
                        xlnx,video-buf-size = <0x0>;
                        xlnx,ddrc-memory-address-map = <0x0>;
                        xlnx,name = "psu_ddrc_0";
                        xlnx,dddrc-ecc = <0x0>;
                        xlnx,ddrc-clock-stop = <0x0>;
                        xlnx,ddrc-dynamic-ddr-config-enabled = <0x1>;
                        phandle = <0x46>;
                };

                gem3: ethernet@ff0e0000 {
                        compatible = "xlnx,zynqmp-gem", "cdns,gem";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x3f 0x4 0x0 0x3f 0x4>;
                        reg = <0x0 0xff0e0000 0x0 0x1000>;
                        clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        iommus = <&smmu 0x877>;
                        power-domains = <0x8d 0x20>;
                        resets = <0x3 0x20>;
                        reset-names = "gem3_rst";
                        clocks = <&zynqmp_clk 0x1f>,
                         <&zynqmp_clk 0x6b>,
                         <&zynqmp_clk 0x30>,
                         <&zynqmp_clk 0x34>,
                         <&zynqmp_clk 0x2c>;
                        assigned-clocks = <0x84 0x2c>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,has-mdio = <0x2faf080>;
                        xlnx,gem-board-interface = "custom";
                        phy-mode = "rgmii-id";
                        xlnx,tz-nonsecure = <0x1>;
                        xlnx,enet-slcr-1000mbps-div0 = <0xc>;
                        xlnx,enet-slcr-10mbps-div0 = <0x3c>;
                        xlnx,rable = <0x0>;
                        xlnx,enet-slcr-1000mbps-div1 = <0x1>;
                        xlnx,enet-slcr-10mbps-div1 = <0xa>;
                        xlnx,enet-tsu-clk-freq-hz = <0xee6a8ba>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ethernet";
                        xlnx,eth-mode = <0x1>;
                        xlnx,enet-reset = <0x2faf080>;
                        xlnx,enet-clk-freq-hz = <0x773545d>;
                        xlnx,enet-slcr-100mbps-div0 = <0x3c>;
                        xlnx,ptp-enet-clock = <0x0>;
                        local-mac-address = [00 0A 23 00 00 00];
                        xlnx,enet-slcr-100mbps-div1 = <0x1>;
                        xlnx,name = "psu_ethernet_3";
                        phandle = <0x48>;
                };

                gpio: gpio@ff0a0000 {
                        compatible = "xlnx,zynqmp-gpio-1.0";
                        status = "okay";
                        #gpio-cells = <0x2>;
                        gpio-controller;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x10 0x4>;
                        interrupt-controller;
                        #interrupt-cells = <0x2>;
                        reg = <0x0 0xff0a0000 0x0 0x1000>;
                        power-domains = <0x8d 0x2e>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,rable = <0x0>;
                        xlnx,mio-gpio-mask = <0x5600>;
                        xlnx,gpio-board-interface = "custom";
                        gpio-mask-high = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,emio-gpio-width = <0x20>;
                        xlnx,ip-name = "psu_gpio";
                        gpio-mask-low = <0x5600>;
                        emio-gpio-width = <0x20>;
                        xlnx,name = "psu_gpio_0";
                        phandle = <0x56>;
                };

                i2c0: i2c@ff020000 {
                        compatible = "cdns,i2c-r1p14";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x11 0x4>;
                        clock-frequency = <0x61a80>;
                        reg = <0x0 0xff020000 0x0 0x1000>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        power-domains = <0x8d 0x25>;
                        clocks = <&zynqmp_clk 0x3d>;
                        xlnx,rable = <0x0>;
                        xlnx,i2c-reset = <0x0>;
                        xlnx,has-interrupt = <0x2faf080>;
                        xlnx,clock-freq = <0x5f5dd19>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,i2c-clk-freq-hz = <0x5f5dd19>;
                        xlnx,ip-name = "psu_i2c";
                        xlnx,iic-board-interface = "custom";
                        xlnx,name = "psu_i2c_0";
                        phandle = <0x57>;
                };

                i2c1: i2c@ff030000 {
                        compatible = "cdns,i2c-r1p14";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x12 0x4>;
                        clock-frequency = <0x61a80>;
                        reg = <0x0 0xff030000 0x0 0x1000>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        power-domains = <0x8d 0x26>;
                        clocks = <&zynqmp_clk 0x3e>;
                        xlnx,rable = <0x0>;
                        xlnx,i2c-reset = <0x0>;
                        xlnx,has-interrupt = <0x2faf080>;
                        xlnx,clock-freq = <0x5f5dd19>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,i2c-clk-freq-hz = <0x5f5dd19>;
                        xlnx,ip-name = "psu_i2c";
                        xlnx,iic-board-interface = "custom";
                        xlnx,name = "psu_i2c_1";
                        phandle = <0x58>;
                };

                ocm: memory-controller@ff960000 {
                        compatible = "xlnx,zynqmp-ocmc-1.0";
                        reg = <0x0 0xff960000 0x0 0x1000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0xa 0x4>;
                        xlnx,rable = <0x0>;
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ocm";
                        xlnx,name = "psu_ocm";
                        phandle = <0x65>;
                };

                perf_monitor_ocm: perf-monitor@ffa00000 {
                        compatible = "xlnx,axi-perf-monitor";
                        reg = <0x0 0xffa00000 0x0 0x10000>;
                        interrupts = <0x0 0x19 0x4>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,enable-profile = <0x0>;
                        xlnx,enable-trace = <0x0>;
                        xlnx,num-monitor-slots = <0x1>;
                        xlnx,enable-event-count = <0x1>;
                        xlnx,enable-event-log = <0x0>;
                        xlnx,have-sampled-metric-cnt = <0x1>;
                        xlnx,num-of-counters = <0x3>;
                        xlnx,metric-count-width = <0x20>;
                        xlnx,metrics-sample-count-width = <0x20>;
                        xlnx,global-count-width = <0x20>;
                        xlnx,metric-count-scale = <0x1>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,enable-32bit-filter-id = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apm";
                        xlnx,fifo-axis-tid-width = <0x1>;
                        xlnx,enable-advanced = <0x1>;
                        xlnx,can-clk-freq-hz = <0x2faf080>;
                        status = "okay";
                        xlnx,fifo-axis-tdata-width = <0x38>;
                        xlnx,fifo-axis-depth = <0x20>;
                        xlnx,name = "psu_apm_1";
                        phandle = <0x32>;
                };

                perf_monitor_ddr: perf-monitor@fd0b0000 {
                        compatible = "xlnx,axi-perf-monitor";
                        reg = <0x0 0xfd0b0000 0x0 0x10000>;
                        interrupts = <0x0 0x7b 0x4>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,enable-profile = <0x0>;
                        xlnx,enable-trace = <0x0>;
                        xlnx,num-monitor-slots = <0x6>;
                        xlnx,enable-event-count = <0x1>;
                        xlnx,enable-event-log = <0x0>;
                        xlnx,have-sampled-metric-cnt = <0x1>;
                        xlnx,num-of-counters = <0xa>;
                        xlnx,metric-count-width = <0x20>;
                        xlnx,metrics-sample-count-width = <0x20>;
                        xlnx,global-count-width = <0x20>;
                        xlnx,metric-count-scale = <0x1>;
                        clocks = <&zynqmp_clk 0x1c>;
                        xlnx,enable-32bit-filter-id = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apm";
                        xlnx,fifo-axis-tid-width = <0x1>;
                        xlnx,enable-advanced = <0x1>;
                        xlnx,can-clk-freq-hz = <0x2faf080>;
                        status = "okay";
                        xlnx,fifo-axis-tdata-width = <0x38>;
                        xlnx,fifo-axis-depth = <0x20>;
                        xlnx,name = "psu_apm_0";
                        phandle = <0x31>;
                };

                perf_monitor_cci: perf-monitor@fd490000 {
                        compatible = "xlnx,axi-perf-monitor";
                        reg = <0x0 0xfd490000 0x0 0x10000>;
                        interrupts = <0x0 0x7b 0x4>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,enable-profile = <0x0>;
                        xlnx,enable-trace = <0x0>;
                        xlnx,num-monitor-slots = <0x1>;
                        xlnx,enable-event-count = <0x1>;
                        xlnx,enable-event-log = <0x0>;
                        xlnx,have-sampled-metric-cnt = <0x1>;
                        xlnx,num-of-counters = <0x3>;
                        xlnx,metric-count-width = <0x20>;
                        xlnx,metrics-sample-count-width = <0x20>;
                        xlnx,global-count-width = <0x20>;
                        xlnx,metric-count-scale = <0x1>;
                        clocks = <&zynqmp_clk 0x1c>;
                        xlnx,enable-32bit-filter-id = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apm";
                        xlnx,fifo-axis-tid-width = <0x1>;
                        xlnx,enable-advanced = <0x1>;
                        xlnx,can-clk-freq-hz = <0x2faf080>;
                        status = "okay";
                        xlnx,fifo-axis-tdata-width = <0x38>;
                        xlnx,fifo-axis-depth = <0x20>;
                        xlnx,name = "psu_apm_5";
                        phandle = <0x34>;
                };

                perf_monitor_lpd: perf-monitor@ffa10000 {
                        compatible = "xlnx,axi-perf-monitor";
                        reg = <0x0 0xffa10000 0x0 0x10000>;
                        interrupts = <0x0 0x19 0x4>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,enable-profile = <0x0>;
                        xlnx,enable-trace = <0x0>;
                        xlnx,num-monitor-slots = <0x1>;
                        xlnx,enable-event-count = <0x1>;
                        xlnx,enable-event-log = <0x0>;
                        xlnx,have-sampled-metric-cnt = <0x1>;
                        xlnx,num-of-counters = <0x3>;
                        xlnx,metric-count-width = <0x20>;
                        xlnx,metrics-sample-count-width = <0x20>;
                        xlnx,global-count-width = <0x20>;
                        xlnx,metric-count-scale = <0x1>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,enable-32bit-filter-id = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apm";
                        xlnx,fifo-axis-tid-width = <0x1>;
                        xlnx,enable-advanced = <0x1>;
                        xlnx,can-clk-freq-hz = <0x2faf080>;
                        status = "okay";
                        xlnx,fifo-axis-tdata-width = <0x38>;
                        xlnx,fifo-axis-depth = <0x20>;
                        xlnx,name = "psu_apm_2";
                        phandle = <0x33>;
                };

                qspi: spi@ff0f0000 {
                        bootph-all;
                        compatible = "xlnx,zynqmp-qspi-1.0";
                        status = "okay";
                        clock-names = "ref_clk", "pclk";
                        interrupts = <0x0 0xf 0x4>;
                        interrupt-parent = <&gic_a53>;
                        num-cs = <0x1>;
                        reg = <0x0 0xff0f0000 0x0 0x1000 0x0 0xc0000000 0x0 0x8000000>;
                        #address-cells = <0x1>;
                        #size-cells = <0x0>;
                        iommus = <&smmu 0x873>;
                        power-domains = <0x8d 0x2d>;
                        clocks = <&zynqmp_clk 0x35>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,tz-nonsecure = <0x1>;
                        xlnx,qspi-clk-freq-hz = <0x773545d>;
                        xlnx,rable = <0x0>;
                        xlnx,bus-width = <0x2>;
                        xlnx,ip-name = "psu_qspi";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,qspi-board-interface = "custom";
                        spi-rx-bus-width = <0x4>;
                        xlnx,connection-mode = <0x2>;
                        spi-tx-bus-width = <0x4>;
                        qspi-fbclk = <0x0>;
                        xlnx,clock-freq = <0x773545d>;
                        xlnx,fb-clk = <0x1>;
                        xlnx,qspi-mode = <0x2>;
                        is-dual = <0x1>;
                        xlnx,name = "psu_qspi_0";
                        xlnx,qspi-bus-width = <0x2>;
                        phandle = <0x68>;
                };

                psgtr: phy@fd400000 {
                        compatible = "xlnx,zynqmp-psgtr-v1.1";
                        status = "okay";
                        reg = <0x0 0xfd400000 0x0 0x40000 0x0 0xfd3d0000 0x0 0x1000>;
                        reg-names = "serdes", "siou";
                        #phy-cells = <0x4>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_serdes";
                        xlnx,name = "psu_serdes";
                        phandle = <0x74>;
                };

                rtc: rtc@ffa60000 {
                        compatible = "xlnx,zynqmp-rtc";
                        status = "okay";
                        reg = <0x0 0xffa60000 0x0 0x100>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x1a 0x4 0x0 0x1b 0x4>;
                        interrupt-names = "alarm", "sec";
                        calibration = <0x7fff>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_rtc";
                        xlnx,name = "psu_rtc";
                        phandle = <0x71>;
                };

                sata: ahci@fd0c0000 {
                        compatible = "ceva,ahci-1v84";
                        status = "okay";
                        reg = <0x0 0xfd0c0000 0x0 0x2000>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x85 0x4>;
                        power-domains = <0x8d 0x1c>;
                        resets = <0x3 0x10>;
                        /*	iommus = <&smmu 0x4c0>, <&smmu 0x4c1>,
                         <&smmu 0x4c2>, <&smmu 0x4c3>;*/
                        clocks = <&zynqmp_clk 0x16>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,tz-nonsecure-sata0 = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_sata";
                        xlnx,tz-nonsecure-sata1 = <0x0>;
                        xlnx,sata-board-interface = "custom";
                        xlnx,name = "psu_sata";
                        phandle = <0x72>;
                };

                sdhci1: mmc@ff170000 {
                        bootph-all;
                        compatible = "xlnx,zynqmp-8.9a", "arasan,sdhci-8.9a";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x31 0x4>;
                        reg = <0x0 0xff170000 0x0 0x1000>;
                        clock-names = "clk_xin", "clk_ahb";
                        iommus = <&smmu 0x871>;
                        power-domains = <0x8d 0x28>;
                        #clock-cells = <0x1>;
                        clock-output-names = "clk_out_sd1", "clk_in_sd1";
                        resets = <0x3 0x27>;
                        clocks = <&zynqmp_clk 0x37>,
                         <&zynqmp_clk 0x1f>;
                        assigned-clocks = <0x84 0x37>;
                        xlnx,sd-board-interface = "custom";
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,clk-50-ddr-otap-dly = <0x4>;
                        xlnx,clk-50-sdr-itap-dly = <0x15>;
                        xlnx,has-emio = <0x0>;
                        clock-frequency = <0xb2cfe8b>;
                        xlnx,tz-nonsecure = <0x1>;
                        xlnx,clk-100-sdr-otap-dly = <0x3>;
                        xlnx,rable = <0x0>;
                        xlnx,mio-bank = <0x1>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_sd";
                        xlnx,bus-width = <0x8>;
                        xlnx,card-detect = <0x1>;
                        xlnx,has-wp = <0x0>;
                        xlnx,has-cd = <0x1>;
                        xlnx,slot-type = <0x3>;
                        xlnx,clk-50-sdr-otap-dly = <0x5>;
                        xlnx,clk-50-ddr-itap-dly = <0x3d>;
                        xlnx,has-power = <0x0>;
                        xlnx,clk-200-sdr-otap-dly = <0x3>;
                        xlnx,sdio-clk-freq-hz = <0xb2cfe8b>;
                        xlnx,write-protect = <0x0>;
                        xlnx,name = "psu_sd_1";
                        phandle = <0x73>;
                };

                smmu: smmu@fd800000 {
                        compatible = "arm,mmu-500";
                        reg = <0x0 0xfd800000 0x0 0x20000>;
                        #iommu-cells = <0x1>;
                        status = "okay";
                        #global-interrupts = <0x1>;
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4 0x0 0x9b 0x4>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_smmu_gpv";
                        xlnx,name = "psu_smmu_gpv";
                        phandle = <0x76>;
                };

                ttc0: timer@ff110000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x24 0x4 0x0 0x25 0x4 0x0 0x26 0x4>;
                        reg = <0x0 0xff110000 0x0 0x1000>;
                        timer-width = <0x20>;
                        power-domains = <0x8d 0x18>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,ttc-clk2-freq-hz = <0x5f5e100>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ttc";
                        xlnx,ttc-clk0-freq-hz = <0x5f5e100>;
                        xlnx,ttc-clk1-freq-hz = <0x5f5e100>;
                        xlnx,name = "psu_ttc_0";
                        phandle = <0x78>;
                };

                ttc1: timer@ff120000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x27 0x4 0x0 0x28 0x4 0x0 0x29 0x4>;
                        reg = <0x0 0xff120000 0x0 0x1000>;
                        timer-width = <0x20>;
                        power-domains = <0x8d 0x19>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,ttc-clk2-freq-hz = <0x5f5e100>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ttc";
                        xlnx,ttc-clk0-freq-hz = <0x5f5e100>;
                        xlnx,ttc-clk1-freq-hz = <0x5f5e100>;
                        xlnx,name = "psu_ttc_1";
                        phandle = <0x79>;
                };

                ttc2: timer@ff130000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x2a 0x4 0x0 0x2b 0x4 0x0 0x2c 0x4>;
                        reg = <0x0 0xff130000 0x0 0x1000>;
                        timer-width = <0x20>;
                        power-domains = <0x8d 0x1a>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,ttc-clk2-freq-hz = <0x5f5e100>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ttc";
                        xlnx,ttc-clk0-freq-hz = <0x5f5e100>;
                        xlnx,ttc-clk1-freq-hz = <0x5f5e100>;
                        xlnx,name = "psu_ttc_2";
                        phandle = <0x7a>;
                };

                ttc3: timer@ff140000 {
                        compatible = "cdns,ttc";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x2d 0x4 0x0 0x2e 0x4 0x0 0x2f 0x4>;
                        reg = <0x0 0xff140000 0x0 0x1000>;
                        timer-width = <0x20>;
                        power-domains = <0x8d 0x1b>;
                        clocks = <&zynqmp_clk 0x1f>;
                        xlnx,ttc-clk2-freq-hz = <0x5f5e100>;
                        xlnx,ttc-board-interface = "custom";
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x5f5e100>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ttc";
                        xlnx,ttc-clk0-freq-hz = <0x5f5e100>;
                        xlnx,ttc-clk1-freq-hz = <0x5f5e100>;
                        xlnx,name = "psu_ttc_3";
                        phandle = <0x7b>;
                };

                uart0: serial@ff000000 {
                        bootph-all;
                        compatible = "xlnx,zynqmp-uart", "cdns,uart-r1p12";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x15 0x4>;
                        reg = <0x0 0xff000000 0x0 0x1000>;
                        clock-names = "uart_clk", "pclk";
                        power-domains = <0x8d 0x21>;
                        clocks = <&zynqmp_clk 0x38>,
                         <&zynqmp_clk 0x1f>;
                        xlnx,has-modem = <0x0>;
                        xlnx,uart-clk-freq-hz = <0x5f5dd19>;
                        port-number = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_uart";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,uart-board-interface = "custom";
                        xlnx,baudrate = <0x1c200>;
                        cts-override;
                        u-boot,dm-pre-reloc;
                        xlnx,clock-freq = <0x5f5dd19>;
                        xlnx,name = "psu_uart_0";
                        phandle = <0x7c>;
                };

                usb0: usb@ff9d0000 {
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        status = "okay";
                        compatible = "xlnx,zynqmp-dwc3";
                        reg = <0x0 0xff9d0000 0x0 0x100>;
                        clock-names = "bus_clk", "ref_clk";
                        power-domains = <0x8d 0x16>;
                        resets = <0x3 0x3b 0x3 0x3d 0x3 0x3f>;
                        reset-names = "usb_crst", "usb_hibrst", "usb_apbrst";
                        reset-gpios = <&modepin_gpio 0x1 0x1>;
                        ranges;
                        clocks = <&zynqmp_clk 0x20>,
                         <&zynqmp_clk 0x22>;
                        assigned-clocks = <0x84 0x20 0x84 0x22>;
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        xlnx,usb-polarity = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_usb";
                        xlnx,usb-reset-mode = <0x0>;
                        xlnx,usb-board-interface = "custom";
                        xlnx,tz-nonsecure = <0x1>;
                        xlnx,name = "psu_usb_0";
                        phandle = <0x7d>;

                        dwc3_0: usb@fe200000 {
                                compatible = "snps,dwc3";
                                status = "okay";
                                reg = <0x0 0xfe200000 0x0 0x40000>;
                                interrupt-parent = <&gic_a53>;
                                interrupt-names = "host", "peripheral", "otg", "hiber";
                                interrupts = <0x0 0x41 0x4 0x0 0x41 0x4 0x0 0x45 0x4 0x0 0x4b 0x4>;
                                iommus = <&smmu 0x860>;
                                snps,quirk-frame-length-adjustment = <0x20>;
                                clock-names = "ref";
                                snps,enable_guctl1_ipd_quirk;
                                snps,resume-hs-terminations;
                                /* dma-coherent; */
                                clocks = <&zynqmp_clk 0x22>;
                                xlnx,rable = <0x0>;
                                xlnx,is-cache-coherent = <0x0>;
                                xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                                xlnx,ip-name = "psu_usb_xhci";
                                xlnx,usb-board-interface = "custom";
                                xlnx,name = "psu_usb_xhci_0";
                                phandle = <0x7e>;
                        };
                };

                watchdog0: watchdog@fd4d0000 {
                        compatible = "cdns,wdt-r1p2";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x71 0x1>;
                        reg = <0x0 0xfd4d0000 0x0 0x1000>;
                        timeout-sec = <0x3c>;
                        reset-on-timeout;
                        clocks = <&zynqmp_clk 0x4b>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_wdt";
                        xlnx,wdt-clk-freq-hz = <0x5f5dd19>;
                        xlnx,swdt-board-interface = "custom";
                        xlnx,name = "psu_wdt_1";
                        phandle = <0x80>;
                };

                lpd_watchdog: watchdog@ff150000 {
                        compatible = "cdns,wdt-r1p2";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x34 0x1>;
                        reg = <0x0 0xff150000 0x0 0x1000>;
                        timeout-sec = <0xa>;
                        clocks = <&zynqmp_clk 0x70>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_wdt";
                        xlnx,wdt-clk-freq-hz = <0x5f5dd19>;
                        xlnx,swdt-board-interface = "custom";
                        xlnx,name = "psu_wdt_0";
                        phandle = <0x7f>;
                };

                xilinx_ams: ams@ffa50000 {
                        compatible = "xlnx,zynqmp-ams";
                        status = "okay";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x38 0x4>;
                        reg = <0x0 0xffa50000 0x0 0x800>;
                        #address-cells = <0x1>;
                        #size-cells = <0x1>;
                        #io-channel-cells = <0x1>;
                        ranges = <0x0 0x0 0xffa50800 0x800>;
                        clocks = <&zynqmp_clk 0x46>;
                        xlnx,rable = <0x0>;
                        xlnx,clock-freq = <0x31>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ams";
                        xlnx,name = "psu_ams";
                        phandle = <0x30>;

                        ams_ps: ams-ps@0 {
                                compatible = "xlnx,zynqmp-ams-ps";
                                status = "okay";
                                reg = <0x0 0x400>;
                                phandle = <0x5>;
                        };

                        ams_pl: ams-pl@400 {
                                compatible = "xlnx,zynqmp-ams-pl";
                                status = "okay";
                                reg = <0x400 0x400>;
                                phandle = <0x6>;
                        };
                };

                zynqmp_dpaud_setting: dp-aud@fd4ac000 {
                        compatible = "xlnx,zynqmp-dpaud-setting", "syscon";
                        reg = <0x0 0xfd4ac000 0x0 0x1000>;
                        phandle = <0xa7>;
                };

                coresight_0: coresight@fe800000 {
                        compatible = "xlnx,coresight-1.0";
                        status = "okay";
                        reg = <0x0 0xfe800000 0x0 0x10000>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_coresight_0";
                        xlnx,name = "psu_coresight_0";
                        phandle = <0x38>;
                };

                csudma_0: dma@ffc80000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-csudma-1.0";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x56 0x4>;
                        reg = <0x0 0xffc80000 0x0 0x40000>;
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_csudma";
                        xlnx,dma-type = <0x0>;
                        xlnx,name = "psu_csudma";
                        phandle = <0x3c>;
                };

                ipi0: ipi@ff300000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x23 0x4>;
                        reg = <0x0 0xff300000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x1>;
                        xlnx,ipi-id = <0x0>;
                        xlnx,ipi-buf-index = <0x2>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        bootph-all;
                        ranges;
                        xlnx,cpu-name = "APU";
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_ipi";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,bit-position = <0x0>;
                        xlnx,buffer-base = <0xff990400>;
                        xlnx,ipi-target-count = <0x9>;
                        xlnx,int-id = <0x43>;
                        xlnx,base-address = <0xff300000>;
                        xlnx,buffer-index = <0x2>;
                        xlnx,name = "psu_ipi_0";
                        phandle = <0xa>;

                        psu_ipi_0_0: child@0 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-rsp-msg-buf = <0xff9904a0>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x2>;
                                xlnx,ipi-req-msg-buf = <0xff990480>;
                                phandle = <0xde>;
                        };

                        psu_ipi_0_1: child@1 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-rsp-msg-buf = <0xff990420>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x0>;
                                xlnx,ipi-req-msg-buf = <0xff990400>;
                                phandle = <0xdf>;
                        };

                        psu_ipi_0_2: child@2 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-rsp-msg-buf = <0xff990460>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x1>;
                                xlnx,ipi-req-msg-buf = <0xff990440>;
                                phandle = <0xe0>;
                        };

                        psu_ipi_0_3: child@3 {
                                xlnx,ipi-bitmask = <0x10000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9905e0>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9905c0>;
                                phandle = <0xe1>;
                        };

                        psu_ipi_0_4: child@4 {
                                xlnx,ipi-bitmask = <0x20000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9905e0>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9905c0>;
                                phandle = <0xe2>;
                        };

                        psu_ipi_0_5: child@5 {
                                xlnx,ipi-bitmask = <0x40000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9905e0>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9905c0>;
                                phandle = <0xe3>;
                        };

                        psu_ipi_0_6: child@6 {
                                xlnx,ipi-bitmask = <0x80000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9905e0>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9905c0>;
                                phandle = <0xe4>;
                        };

                        psu_ipi_0_7: child@7 {
                                xlnx,ipi-bitmask = <0x1000000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9904e0>;
                                xlnx,ipi-id = <0x7>;
                                xlnx,ipi-buf-index = <0x3>;
                                xlnx,ipi-req-msg-buf = <0xff9904c0>;
                                phandle = <0xe5>;
                        };

                        psu_ipi_0_8: child@8 {
                                xlnx,ipi-bitmask = <0x2000000>;
                                xlnx,ipi-rsp-msg-buf = <0xff990520>;
                                xlnx,ipi-id = <0x8>;
                                xlnx,ipi-buf-index = <0x4>;
                                xlnx,ipi-req-msg-buf = <0xff990500>;
                                phandle = <0xe6>;
                        };
                };

                ipi7: ipi@ff340000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x1d 0x4>;
                        reg = <0x0 0xff340000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x1000000>;
                        xlnx,ipi-id = <0x7>;
                        xlnx,ipi-buf-index = <0x3>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        bootph-all;
                        ranges;
                        xlnx,cpu-name = "PL0";
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_ipi";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,bit-position = <0x18>;
                        xlnx,buffer-base = <0xff990600>;
                        xlnx,ipi-target-count = <0x9>;
                        xlnx,int-id = <0x3d>;
                        xlnx,base-address = <0xff340000>;
                        xlnx,buffer-index = <0x3>;
                        xlnx,name = "psu_ipi_7";
                        phandle = <0x5d>;

                        psu_ipi_7_0: child@0 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-rsp-msg-buf = <0xff9906a0>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x2>;
                                xlnx,ipi-req-msg-buf = <0xff990680>;
                                phandle = <0x11d>;
                        };

                        psu_ipi_7_1: child@1 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-rsp-msg-buf = <0xff990620>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x0>;
                                xlnx,ipi-req-msg-buf = <0xff990600>;
                                phandle = <0x11e>;
                        };

                        psu_ipi_7_2: child@2 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-rsp-msg-buf = <0xff990660>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x1>;
                                xlnx,ipi-req-msg-buf = <0xff990640>;
                                phandle = <0x11f>;
                        };

                        psu_ipi_7_3: child@3 {
                                xlnx,ipi-bitmask = <0x10000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9907e0>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9907c0>;
                                phandle = <0x120>;
                        };

                        psu_ipi_7_4: child@4 {
                                xlnx,ipi-bitmask = <0x20000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9907e0>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9907c0>;
                                phandle = <0x121>;
                        };

                        psu_ipi_7_5: child@5 {
                                xlnx,ipi-bitmask = <0x40000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9907e0>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9907c0>;
                                phandle = <0x122>;
                        };

                        psu_ipi_7_6: child@6 {
                                xlnx,ipi-bitmask = <0x80000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9907e0>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9907c0>;
                                phandle = <0x123>;
                        };

                        psu_ipi_7_7: child@7 {
                                xlnx,ipi-bitmask = <0x1000000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9906e0>;
                                xlnx,ipi-id = <0x7>;
                                xlnx,ipi-buf-index = <0x3>;
                                xlnx,ipi-req-msg-buf = <0xff9906c0>;
                                phandle = <0x124>;
                        };

                        psu_ipi_7_8: child@8 {
                                xlnx,ipi-bitmask = <0x2000000>;
                                xlnx,ipi-rsp-msg-buf = <0xff990720>;
                                xlnx,ipi-id = <0x8>;
                                xlnx,ipi-buf-index = <0x4>;
                                xlnx,ipi-req-msg-buf = <0xff990700>;
                                phandle = <0x125>;
                        };
                };

                ipi8: ipi@ff350000 {
                        status = "okay";
                        compatible = "xlnx,zynqmp-ipi-mailbox";
                        interrupt-parent = <&gic_a53>;
                        interrupts = <0x0 0x1e 0x4>;
                        reg = <0x0 0xff350000 0x0 0x20>;
                        xlnx,ipi-bitmask = <0x2000000>;
                        xlnx,ipi-id = <0x8>;
                        xlnx,ipi-buf-index = <0x4>;
                        #address-cells = <0x2>;
                        #size-cells = <0x2>;
                        bootph-all;
                        ranges;
                        xlnx,cpu-name = "PL1";
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "psu_ipi";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,bit-position = <0x19>;
                        xlnx,buffer-base = <0xff990800>;
                        xlnx,ipi-target-count = <0x9>;
                        xlnx,int-id = <0x3e>;
                        xlnx,base-address = <0xff350000>;
                        xlnx,buffer-index = <0x4>;
                        xlnx,name = "psu_ipi_8";
                        phandle = <0x5e>;

                        psu_ipi_8_0: child@0 {
                                xlnx,ipi-bitmask = <0x1>;
                                xlnx,ipi-rsp-msg-buf = <0xff9908a0>;
                                xlnx,ipi-id = <0x0>;
                                xlnx,ipi-buf-index = <0x2>;
                                xlnx,ipi-req-msg-buf = <0xff990880>;
                                phandle = <0x126>;
                        };

                        psu_ipi_8_1: child@1 {
                                xlnx,ipi-bitmask = <0x100>;
                                xlnx,ipi-rsp-msg-buf = <0xff990820>;
                                xlnx,ipi-id = <0x1>;
                                xlnx,ipi-buf-index = <0x0>;
                                xlnx,ipi-req-msg-buf = <0xff990800>;
                                phandle = <0x127>;
                        };

                        psu_ipi_8_2: child@2 {
                                xlnx,ipi-bitmask = <0x200>;
                                xlnx,ipi-rsp-msg-buf = <0xff990860>;
                                xlnx,ipi-id = <0x2>;
                                xlnx,ipi-buf-index = <0x1>;
                                xlnx,ipi-req-msg-buf = <0xff990840>;
                                phandle = <0x128>;
                        };

                        psu_ipi_8_3: child@3 {
                                xlnx,ipi-bitmask = <0x10000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9909e0>;
                                xlnx,ipi-id = <0x3>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9909c0>;
                                phandle = <0x129>;
                        };

                        psu_ipi_8_4: child@4 {
                                xlnx,ipi-bitmask = <0x20000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9909e0>;
                                xlnx,ipi-id = <0x4>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9909c0>;
                                phandle = <0x12a>;
                        };

                        psu_ipi_8_5: child@5 {
                                xlnx,ipi-bitmask = <0x40000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9909e0>;
                                xlnx,ipi-id = <0x5>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9909c0>;
                                phandle = <0x12b>;
                        };

                        psu_ipi_8_6: child@6 {
                                xlnx,ipi-bitmask = <0x80000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9909e0>;
                                xlnx,ipi-id = <0x6>;
                                xlnx,ipi-buf-index = <0x7>;
                                xlnx,ipi-req-msg-buf = <0xff9909c0>;
                                phandle = <0x12c>;
                        };

                        psu_ipi_8_7: child@7 {
                                xlnx,ipi-bitmask = <0x1000000>;
                                xlnx,ipi-rsp-msg-buf = <0xff9908e0>;
                                xlnx,ipi-id = <0x7>;
                                xlnx,ipi-buf-index = <0x3>;
                                xlnx,ipi-req-msg-buf = <0xff9908c0>;
                                phandle = <0x12d>;
                        };

                        psu_ipi_8_8: child@8 {
                                xlnx,ipi-bitmask = <0x2000000>;
                                xlnx,ipi-rsp-msg-buf = <0xff990920>;
                                xlnx,ipi-id = <0x8>;
                                xlnx,ipi-buf-index = <0x4>;
                                xlnx,ipi-req-msg-buf = <0xff990900>;
                                phandle = <0x12e>;
                        };
                };

                psu_r5_tcm_ram_global: psu_r5_tcm_ram@ffe00000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-tcm-ram-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x8d 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_tcm_ram";
                        reg = <0x0 0xffe00000 0x0 0x40000>;
                        xlnx,name = "psu_r5_tcm_ram_global";
                        phandle = <0x6e>;
                };

                psu_r5_tcm_ram_0: psu_r5_tcm_ram@0 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-tcm-ram-1.0";
                        status = "okay";
                        power-domains = <0x8d 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_tcm_ram";
                        reg = <0x0 0x0 0x0 0x40000>;
                        xlnx,name = "psu_r5_tcm_ram_0";
                        phandle = <0x8b>;
                };

                psu_r5_1_btcm: psu_r5_1_btcm@20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-1-btcm-1.0";
                        status = "okay";
                        power-domains = <0x8d 0x12>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_1_btcm";
                        reg = <0x0 0x20000 0x0 0x10000>;
                        xlnx,name = "psu_r5_1_btcm";
                        phandle = <0x90>;
                };

                psu_r5_1_btcm_global: psu_r5_1_btcm_global@ffeb0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-1-btcm-global-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x8d 0x12>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_1_btcm_global";
                        reg = <0x0 0xffeb0000 0x0 0x10000>;
                        xlnx,name = "psu_r5_1_btcm_global";
                        phandle = <0x6d>;
                };

                psu_r5_1_atcm: psu_r5_1_atcm@0 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-1-atcm-1.0";
                        status = "okay";
                        power-domains = <0x8d 0x11>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_1_atcm";
                        reg = <0x0 0x0 0x0 0x10000>;
                        xlnx,name = "psu_r5_1_atcm";
                        phandle = <0x8f>;
                };

                psu_r5_1_atcm_global: psu_r5_1_atcm_global@ffe90000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-1-atcm-global-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x8d 0x11>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_1_atcm_global";
                        reg = <0x0 0xffe90000 0x0 0x10000>;
                        xlnx,name = "psu_r5_1_atcm_global";
                        phandle = <0x6c>;
                };

                psu_r5_0_btcm_lockstep: psu_r5_0_btcm_lockstep@ffe30000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-btcm-lockstep-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x8d 0x10>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_btcm_lockstep";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xffe30000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_btcm_lockstep";
                        phandle = <0x132>;
                };

                psu_r5_0_btcm: psu_r5_0_btcm@20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-btcm-1.0";
                        status = "okay";
                        power-domains = <0x8d 0x10>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_btcm";
                        reg = <0x0 0x20000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_btcm";
                        phandle = <0x8a>;
                };

                psu_r5_0_btcm_global: psu_r5_0_btcm_global@ffe20000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-btcm-global-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x8d 0x10>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_btcm_global";
                        reg = <0x0 0xffe20000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_btcm_global";
                        phandle = <0x6b>;
                };

                psu_r5_0_atcm_lockstep: psu_r5_0_atcm_lockstep@ffe10000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-atcm-lockstep-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x8d 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_atcm_lockstep";
                        xlnx,is-hierarchy;
                        reg = <0x0 0xffe10000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_atcm_lockstep";
                        phandle = <0x133>;
                };

                psu_r5_0_atcm: psu_r5_0_atcm@0 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-atcm-1.0";
                        status = "okay";
                        power-domains = <0x8d 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_atcm";
                        reg = <0x0 0x0 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_atcm";
                        phandle = <0x89>;
                };

                psu_r5_0_atcm_global: psu_r5_0_atcm_global@ffe00000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-r5-0-atcm-global-1.0", "mmio-sram";
                        status = "okay";
                        power-domains = <0x8d 0xf>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_r5_0_atcm_global";
                        reg = <0x0 0xffe00000 0x0 0x10000>;
                        xlnx,name = "psu_r5_0_atcm_global";
                        phandle = <0x6a>;
                };

                psu_pmu_global_0: psu_pmu_global_0@ffd80000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-pmu-global-0-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_pmu_global_0";
                        reg = <0x0 0xffd80000 0x0 0x40000>;
                        xlnx,name = "psu_pmu_global_0";
                        phandle = <0x67>;
                };

                psu_mbistjtag: psu_mbistjtag@ffcf0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-mbistjtag-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_mbistjtag";
                        reg = <0x0 0xffcf0000 0x0 0x10000>;
                        xlnx,name = "psu_mbistjtag";
                        phandle = <0x63>;
                };

                psu_rsa: psu_rsa@ffce0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-rsa-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_rsa";
                        reg = <0x0 0xffce0000 0x0 0x10000>;
                        xlnx,name = "psu_rsa";
                        phandle = <0x70>;
                };

                psu_efuse: psu_efuse@ffcc0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-efuse-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_efuse";
                        reg = <0x0 0xffcc0000 0x0 0x10000>;
                        xlnx,name = "psu_efuse";
                        phandle = <0x47>;
                };

                psu_csu_0: psu_csu@ffca0000 {
                        xlnx,rable = <0x0>;
                        xlnx,csu-board-interface = "custom";
                        compatible = "xlnx,psu-csu-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,can-clk-freq-hz = <0xaba9500>;
                        xlnx,ip-name = "psu_csu";
                        reg = <0x0 0xffca0000 0x0 0x10000>;
                        xlnx,name = "psu_csu_0";
                        phandle = <0x3b>;
                };

                psu_fpd_gpv: psu_fpd_gpv@fd700000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-gpv-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_gpv";
                        reg = <0x0 0xfd700000 0x0 0x100000>;
                        xlnx,name = "psu_fpd_gpv";
                        phandle = <0x49>;
                };

                psu_cci_gpv: psu_cci_gpv@fd6e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-cci-gpv-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_cci_gpv";
                        reg = <0x0 0xfd6e0000 0x0 0x10000>;
                        xlnx,name = "psu_cci_gpv";
                        phandle = <0x36>;
                };

                psu_fpd_slcr_secure: psu_fpd_slcr_secure@fd690000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-slcr-secure-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_slcr_secure";
                        reg = <0x0 0xfd690000 0x0 0x40000>;
                        xlnx,name = "psu_fpd_slcr_secure";
                        phandle = <0x4b>;
                };

                psu_fpd_slcr: psu_fpd_slcr@fd610000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-slcr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_slcr";
                        reg = <0x0 0xfd610000 0x0 0x80000>;
                        xlnx,name = "psu_fpd_slcr";
                        phandle = <0x4a>;
                };

                psu_smmu_reg: psu_smmu_reg@fd5f0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-smmu-reg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_smmu_reg";
                        reg = <0x0 0xfd5f0000 0x0 0x10000>;
                        xlnx,name = "psu_smmu_reg";
                        phandle = <0x77>;
                };

                psu_cci_reg: psu_cci_reg@fd5e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-cci-reg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_cci_reg";
                        reg = <0x0 0xfd5e0000 0x0 0x10000>;
                        xlnx,name = "psu_cci_reg";
                        phandle = <0x37>;
                };

                psu_fpd_xmpu_cfg: psu_fpd_xmpu_cfg@fd5d0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-xmpu-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_xmpu_cfg";
                        reg = <0x0 0xfd5d0000 0x0 0x10000>;
                        xlnx,name = "psu_fpd_xmpu_cfg";
                        phandle = <0x4c>;
                };

                psu_apu: psu_apu@fd5c0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-apu-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_apu";
                        reg = <0x0 0xfd5c0000 0x0 0x10000>;
                        xlnx,name = "psu_apu";
                        phandle = <0x35>;
                };

                psu_fpd_xmpu_sink: psu_fpd_xmpu_sink@fd4f0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-fpd-xmpu-sink-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_fpd_xmpu_sink";
                        reg = <0x0 0xfd4f0000 0x0 0x10000>;
                        xlnx,name = "psu_fpd_xmpu_sink";
                        phandle = <0x4d>;
                };

                psu_siou: psu_siou@fd3d0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-siou-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_siou";
                        reg = <0x0 0xfd3d0000 0x0 0x10000>;
                        xlnx,name = "psu_siou";
                        phandle = <0x75>;
                };

                psu_afi_5: psu_afi@fd3b0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd3b0000 0x0 0x10000>;
                        xlnx,name = "psu_afi_5";
                        phandle = <0x2e>;
                };

                psu_afi_4: psu_afi@fd3a0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd3a0000 0x0 0x10000>;
                        xlnx,name = "psu_afi_4";
                        phandle = <0x2d>;
                };

                psu_afi_3: psu_afi@fd390000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd390000 0x0 0x10000>;
                        xlnx,name = "psu_afi_3";
                        phandle = <0x2c>;
                };

                psu_afi_2: psu_afi@fd380000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd380000 0x0 0x10000>;
                        xlnx,name = "psu_afi_2";
                        phandle = <0x2b>;
                };

                psu_afi_1: psu_afi@fd370000 {
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd370000 0x0 0x10000>;
                        xlnx,name = "psu_afi_1";
                        phandle = <0x2a>;
                };

                psu_afi_0: psu_afi@fd360000 {
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xfd360000 0x0 0x10000>;
                        xlnx,name = "psu_afi_0";
                        phandle = <0x29>;
                };

                psu_crf_apb: psu_crf_apb@fd1a0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-crf-apb-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_crf_apb";
                        reg = <0x0 0xfd1a0000 0x0 0x140000>;
                        xlnx,name = "psu_crf_apb";
                        phandle = <0x39>;
                };

                psu_ddr_qos_ctrl: psu_ddr_qos_ctrl@fd090000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-qos-ctrl-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_qos_ctrl";
                        reg = <0x0 0xfd090000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_qos_ctrl";
                        phandle = <0x3f>;
                };

                psu_ddr_phy: psu_ddr_phy@fd080000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-phy-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_phy";
                        reg = <0x0 0xfd080000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_phy";
                        phandle = <0x3e>;
                };

                psu_ddr_xmpu5_cfg: psu_ddr_xmpu5_cfg@fd050000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu5-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu5_cfg";
                        reg = <0x0 0xfd050000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu5_cfg";
                        phandle = <0x45>;
                };

                psu_ddr_xmpu4_cfg: psu_ddr_xmpu4_cfg@fd040000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu4-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu4_cfg";
                        reg = <0x0 0xfd040000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu4_cfg";
                        phandle = <0x44>;
                };

                psu_ddr_xmpu3_cfg: psu_ddr_xmpu3_cfg@fd030000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu3-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu3_cfg";
                        reg = <0x0 0xfd030000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu3_cfg";
                        phandle = <0x43>;
                };

                psu_ddr_xmpu2_cfg: psu_ddr_xmpu2_cfg@fd020000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu2-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu2_cfg";
                        reg = <0x0 0xfd020000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu2_cfg";
                        phandle = <0x42>;
                };

                psu_ddr_xmpu1_cfg: psu_ddr_xmpu1_cfg@fd010000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu1-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu1_cfg";
                        reg = <0x0 0xfd010000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu1_cfg";
                        phandle = <0x41>;
                };

                psu_ddr_xmpu0_cfg: psu_ddr_xmpu0_cfg@fd000000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ddr-xmpu0-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ddr_xmpu0_cfg";
                        reg = <0x0 0xfd000000 0x0 0x10000>;
                        xlnx,name = "psu_ddr_xmpu0_cfg";
                        phandle = <0x40>;
                };

                psu_ocm_xmpu_cfg: psu_ocm_xmpu_cfg@ffa70000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-ocm-xmpu-cfg-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_ocm_xmpu_cfg";
                        reg = <0x0 0xffa70000 0x0 0x10000>;
                        xlnx,name = "psu_ocm_xmpu_cfg";
                        phandle = <0x66>;
                };

                psu_lpd_xppu_sink: psu_lpd_xppu_sink@ff9c0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-lpd-xppu-sink-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_lpd_xppu_sink";
                        reg = <0x0 0xff9c0000 0x0 0x10000>;
                        xlnx,name = "psu_lpd_xppu_sink";
                        phandle = <0x62>;
                };

                psu_afi_6: psu_afi@ff9b0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-afi-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_afi";
                        reg = <0x0 0xff9b0000 0x0 0x10000>;
                        xlnx,name = "psu_afi_6";
                        phandle = <0x2f>;
                };

                psu_rpu: psu_rpu@ff9a0000 {
                        xlnx,rable = <0x0>;
                        xlnx,is-cache-coherent = <0x0>;
                        compatible = "xlnx,psu-rpu-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_rpu";
                        reg = <0x0 0xff9a0000 0x0 0x10000>;
                        xlnx,name = "psu_rpu";
                        phandle = <0x6f>;
                };

                psu_crl_apb: psu_crl_apb@ff5e0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-crl-apb-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_crl_apb";
                        reg = <0x0 0xff5e0000 0x0 0x280000>;
                        xlnx,name = "psu_crl_apb";
                        phandle = <0x3a>;
                };

                psu_lpd_slcr_secure: psu_lpd_slcr_secure@ff4b0000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-lpd-slcr-secure-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_lpd_slcr_secure";
                        reg = <0x0 0xff4b0000 0x0 0x30000>;
                        xlnx,name = "psu_lpd_slcr_secure";
                        phandle = <0x60>;
                };

                psu_lpd_slcr: psu_lpd_slcr@ff410000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-lpd-slcr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_lpd_slcr";
                        reg = <0x0 0xff410000 0x0 0xa0000>;
                        xlnx,name = "psu_lpd_slcr";
                        phandle = <0x5f>;
                };

                psu_ctrl_ipi: PERIPHERAL@ff380000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,PERIPHERAL-1.0";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        reg = <0x0 0xff380000 0x0 0x80000>;
                        phandle = <0x3d>;
                };

                psu_message_buffers: PERIPHERAL@ff990000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,PERIPHERAL-1.0";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        reg = <0x0 0xff990000 0x0 0x10000>;
                        phandle = <0x64>;
                };

                psu_iou_scntrs: psu_iou_scntrs@ff260000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-iou-scntrs-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_iou_scntrs";
                        reg = <0x0 0xff260000 0x0 0x10000>;
                        xlnx,name = "psu_iou_scntrs";
                        phandle = <0x5a>;
                };

                psu_iou_scntr: psu_iou_scntr@ff250000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-iou-scntr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_iou_scntr";
                        reg = <0x0 0xff250000 0x0 0x10000>;
                        xlnx,name = "psu_iou_scntr";
                        phandle = <0x59>;
                };

                psu_iousecure_slcr: psu_iousecure_slcr@ff240000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-iousecure-slcr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_iousecure_slcr";
                        reg = <0x0 0xff240000 0x0 0x10000>;
                        xlnx,name = "psu_iousecure_slcr";
                        phandle = <0x5b>;
                };

                psu_iouslcr_0: psu_iouslcr@ff180000 {
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,psu-iouslcr-1.0";
                        status = "okay";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_iouslcr";
                        reg = <0x0 0xff180000 0x0 0xc0000>;
                        xlnx,name = "psu_iouslcr_0";
                        phandle = <0x5c>;
                };

                psu_qspi_linear_0: psu_qspi_linear@c0000000 {
                        reg = <0x0 0xc0000000 0x0 0x20000000>;
                        phandle = <0x137>;
                };

                gic_a53: interrupt-controller@f9010000 {
                        phandle = <0x20>;
                        xlnx,name = "psu_acpu_gic";
                        xlnx,ip-name = "psu_acpu_gic";
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,rable = <0x0>;
                        status = "okay";
                        interrupts = <0x1 0x9 0xf04>;
                        interrupt-parent = <&gic_a53>;
                        interrupt-controller;
                        reg = <0x0 0xf9010000 0x0 0x10000 0x0 0xf9020000 0x0 0x20000 0x0 0xf9040000 0x0 0x20000 0x0 0xf9060000 0x0 0x20000>;
                        #interrupt-cells = <0x3>;
                        compatible = "arm,gic-400";
                };
        };

        amba_xppu: indirect-bus@1 {
                compatible = "indirect-bus";
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                phandle = <0x138>;

                lpd_xppu: xppu@ff980000 {
                        compatible = "xlnx,xppu";
                        #firewall-cells = <0x0>;
                        reg = <0x0 0xff980000 0x0 0x1000>;
                        status = "okay";
                        xlnx,rable = <0x0>;
                        xlnx,interconnect-s-axi-masters = "psu_cortexa53_0.M_AXI_DP , & , psu_cortexa53_1.M_AXI_DP , & , psu_cortexa53_2.M_AXI_DP , & , psu_cortexa53_3.M_AXI_DP , & , psu_cortexr5_0.M_AXI_DP , & , psu_cortexr5_1.M_AXI_DP , & , psu_pmu_0.M_AXI_DP";
                        xlnx,ip-name = "psu_lpd_xppu";
                        xlnx,name = "psu_lpd_xppu";
                        phandle = <0x61>;
                };
        };

        pss_ref_clk: pss_ref_clk {
                bootph-all;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x1fca055>;
                phandle = <0x9e>;
        };

        video_clk: video_clk {
                bootph-all;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x19bfcc0>;
                phandle = <0x9f>;
        };

        pss_alt_ref_clk: pss_alt_ref_clk {
                bootph-all;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x0>;
                phandle = <0xa0>;
        };

        gt_crx_ref_clk: gt_crx_ref_clk {
                bootph-all;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x66ff300>;
                phandle = <0xa2>;
        };

        aux_ref_clk: aux_ref_clk {
                bootph-all;
                compatible = "fixed-clock";
                #clock-cells = <0x0>;
                clock-frequency = <0x19bfcc0>;
                phandle = <0xa1>;
        };

        amba_pl: amba_pl {
                ranges;
                compatible = "simple-bus";
                #address-cells = <0x2>;
                #size-cells = <0x2>;
                firmware-name = "rfip_example_design.bit.bin";
                phandle = <0x13d>;

                misc_clk_2: misc_clk_2 {
                        compatible = "fixed-clock";
                        clock-frequency = <0x5f5e100>;
                        #clock-cells = <0x0>;
                        phandle = <0xae>;
                };

                misc_clk_3: misc_clk_3 {
                        compatible = "fixed-clock";
                        clock-frequency = <0x1d4c0000>;
                        #clock-cells = <0x0>;
                        phandle = <0xaf>;
                };

                misc_clk_1: misc_clk_1 {
                        compatible = "fixed-clock";
                        clock-frequency = <0x107ac000>;
                        #clock-cells = <0x0>;
                        phandle = <0xad>;
                };

                misc_clk_0: misc_clk_0 {
                        compatible = "fixed-clock";
                        clock-frequency = <0x13dcfdd0>;
                        #clock-cells = <0x0>;
                        phandle = <0xac>;
                };

                ADC_DDR_DMA_axi_dma_0: axi_dma@a0203000 {
                        xlnx,dlytmr-resolution = <0x7d>;
                        xlnx,num-s2mm-channels = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,sg-length-width = <0x1a>;
                        xlnx,ip-name = "axi_dma";
                        reg = <0x0 0xa0203000 0x0 0x1000>;
                        xlnx,sg-use-stsapp-length = <0x0>;
                        xlnx,s2mm-burst-size = <0x40>;
                        xlnx,c-dlytmr-resolution = <0x7d>;
                        xlnx,c-num-s2mm-channels = <0x1>;
                        xlnx,enable-multi-channel = <0x0>;
                        xlnx,num-mm2s-channels = <0x1>;
                        xlnx,c-sg-length-width = <0x1a>;
                        interrupt-names = "s2mm_introut";
                        compatible = "xlnx,axi-dma-7.1", "xlnx,axi-dma-1.00.a";
                        xlnx,c-m-axis-mm2s-tdata-width = <0x20>;
                        xlnx,c-sg-use-stsapp-length = <0x0>;
                        xlnx,c-s2mm-burst-size = <0x40>;
                        xlnx,mm2s-burst-size = <0x10>;
                        xlnx,c-enable-multi-channel = <0x0>;
                        xlnx,c-num-mm2s-channels = <0x1>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,include-s2mm-dre = <0x0>;
                        xlnx,include-sg;
                        xlnx,c-mm2s-burst-size = <0x10>;
                        status = "okay";
                        xlnx,c-include-s2mm-dre = <0x0>;
                        xlnx,include-mm2s-dre = <0x0>;
                        xlnx,name = "ADC_DDR_DMA_axi_dma_0";
                        interrupts = <0x0 0x5b 0x4>;
                        xlnx,c-include-sg = <0x1>;
                        xlnx,c-m-axi-s2mm-data-width = <0x100>;
                        xlnx,include-s2mm-sf = <0x1>;
                        xlnx,c-include-mm2s-dre = <0x0>;
                        xlnx,include-s2mm = <0x1>;
                        clocks = <&misc_clk_0>,
                         <&zynqmp_clk 0x47>,
                         <&zynqmp_clk 0x47>;
                        xlnx,addrwidth = <0x40>;
                        xlnx,c-m-axi-mm2s-data-width = <0x20>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,c-include-s2mm-sf = <0x1>;
                        xlnx,include-mm2s-sf = <0x1>;
                        clock-names = "m_axi_s2mm_aclk", "m_axi_sg_aclk", "s_axi_lite_aclk";
                        xlnx,c-include-s2mm = <0x1>;
                        xlnx,c-addr-width = <0x40>;
                        xlnx,c-single-interface = <0x0>;
                        xlnx,include-mm2s = <0x0>;
                        xlnx,c-s-axis-s2mm-tdata-width = <0x100>;
                        xlnx,s2mm-data-width = <0x100>;
                        xlnx,c-include-mm2s-sf = <0x1>;
                        xlnx,prmry-is-aclk-async = <0x1>;
                        xlnx,c-include-mm2s = <0x0>;
                        xlnx,increase-throughput = <0x0>;
                        xlnx,micro-dma = <0x0>;
                        xlnx,mm2s-data-width = <0x20>;
                        xlnx,c-prmry-is-aclk-async = <0x1>;
                        xlnx,c-sg-include-stscntrl-strm = <0x0>;
                        xlnx,c-increase-throughput = <0x0>;
                        xlnx,c-micro-dma = <0x0>;
                        phandle = <0xf>;

                        dma_channel_a0203030: dma-channel@a0203030 {
                                interrupts = <0x0 0x5b 0x4>;
                                xlnx,datawidth = <0x100>;
                                xlnx,device-id = <0x0>;
                                compatible = "xlnx,axi-dma-s2mm-channel";
                                dma-channels = <0x1>;
                                phandle = <0x13e>;
                        };
                };

                ADC_DDR_DMA_axis_inter_adc_xbar: axis_switch@a0204000 {
                        xlnx,m14-s13-connectivity = <0x1>;
                        xlnx,m13-s06-connectivity = <0x1>;
                        xlnx,m04-s15-connectivity = <0x1>;
                        xlnx,m12-s00-connectivity = <0x1>;
                        xlnx,m03-s08-connectivity = <0x1>;
                        xlnx,m02-s02-connectivity = <0x1>;
                        xlnx,m12-s12-connectivity = <0x1>;
                        xlnx,m11-s05-connectivity = <0x1>;
                        reg = <0x0 0xa0204000 0x0 0x1000>;
                        xlnx,m02-s14-connectivity = <0x1>;
                        xlnx,s-axi-ctrl-addr-width = <0x7>;
                        xlnx,m01-s07-connectivity = <0x1>;
                        xlnx,m00-s01-connectivity = <0x1>;
                        xlnx,m10-s11-connectivity = <0x1>;
                        xlnx,m09-s11-connectivity = <0x1>;
                        xlnx,m00-s13-connectivity = <0x1>;
                        xlnx,m08-s04-connectivity = <0x1>;
                        xlnx,tdata-num-bytes = <0x20>;
                        xlnx,m07-s09-connectivity = <0x1>;
                        xlnx,m07-s10-connectivity = <0x1>;
                        xlnx,m06-s03-connectivity = <0x1>;
                        xlnx,m15-s06-connectivity = <0x1>;
                        xlnx,m06-s15-connectivity = <0x1>;
                        xlnx,m14-s00-connectivity = <0x1>;
                        xlnx,m05-s08-connectivity = <0x1>;
                        xlnx,m04-s02-connectivity = <0x1>;
                        xlnx,m14-s12-connectivity = <0x1>;
                        xlnx,m13-s05-connectivity = <0x1>;
                        xlnx,m04-s14-connectivity = <0x1>;
                        xlnx,m03-s07-connectivity = <0x1>;
                        xlnx,m02-s01-connectivity = <0x1>;
                        xlnx,log-si-slots = <0x4>;
                        xlnx,m12-s11-connectivity = <0x1>;
                        xlnx,m11-s04-connectivity = <0x1>;
                        xlnx,m02-s13-connectivity = <0x1>;
                        xlnx,m01-s06-connectivity = <0x1>;
                        xlnx,num-si = <0x10>;
                        xlnx,m00-s00-connectivity = <0x1>;
                        xlnx,name = "ADC_DDR_DMA_axis_inter_adc_xbar";
                        xlnx,m10-s10-connectivity = <0x1>;
                        xlnx,m10-s09-connectivity = <0x1>;
                        xlnx,m09-s09-connectivity = <0x1>;
                        xlnx,m09-s10-connectivity = <0x1>;
                        xlnx,m00-s12-connectivity = <0x1>;
                        xlnx,m08-s03-connectivity = <0x1>;
                        xlnx,m08-s15-connectivity = <0x1>;
                        xlnx,has-tstrb = <0x0>;
                        xlnx,m07-s08-connectivity = <0x1>;
                        xlnx,m06-s02-connectivity = <0x1>;
                        xlnx,has-tready = <0x1>;
                        xlnx,m15-s05-connectivity = <0x1>;
                        xlnx,arb-on-num-cycles = <0x0>;
                        xlnx,m06-s14-connectivity = <0x1>;
                        xlnx,m05-s07-connectivity = <0x1>;
                        xlnx,m04-s01-connectivity = <0x1>;
                        clock-names = "aclk", "s_axi_ctrl_aclk";
                        xlnx,m14-s11-connectivity = <0x1>;
                        xlnx,m13-s04-connectivity = <0x1>;
                        xlnx,m04-s13-connectivity = <0x1>;
                        xlnx,routing-mode = <0x1>;
                        xlnx,m03-s06-connectivity = <0x1>;
                        xlnx,m02-s00-connectivity = <0x1>;
                        xlnx,m12-s10-connectivity = <0x1>;
                        xlnx,m12-s09-connectivity = <0x1>;
                        xlnx,m11-s03-connectivity = <0x1>;
                        xlnx,m02-s12-connectivity = <0x1>;
                        xlnx,m01-s05-connectivity = <0x1>;
                        xlnx,axis-tid-width = <0x1>;
                        xlnx,m11-s15-connectivity = <0x1>;
                        xlnx,has-tkeep = <0x1>;
                        xlnx,m09-s08-connectivity = <0x1>;
                        xlnx,m10-s08-connectivity = <0x1>;
                        xlnx,m00-s11-connectivity = <0x1>;
                        xlnx,m08-s02-connectivity = <0x1>;
                        xlnx,m08-s14-connectivity = <0x1>;
                        xlnx,m07-s07-connectivity = <0x1>;
                        xlnx,m06-s01-connectivity = <0x1>;
                        xlnx,m15-s04-connectivity = <0x1>;
                        xlnx,m06-s13-connectivity = <0x1>;
                        xlnx,m05-s06-connectivity = <0x1>;
                        xlnx,m04-s00-connectivity = <0x1>;
                        xlnx,m14-s10-connectivity = <0x1>;
                        xlnx,m14-s09-connectivity = <0x1>;
                        xlnx,has-aclken = <0x0>;
                        xlnx,tuser-width = <0x0>;
                        xlnx,m13-s03-connectivity = <0x1>;
                        xlnx,m04-s12-connectivity = <0x1>;
                        xlnx,arb-algorithm = <0x0>;
                        xlnx,m03-s05-connectivity = <0x1>;
                        xlnx,m13-s15-connectivity = <0x1>;
                        xlnx,m12-s08-connectivity = <0x1>;
                        xlnx,arb-on-tlast = <0x0>;
                        xlnx,m11-s02-connectivity = <0x1>;
                        xlnx,m02-s11-connectivity = <0x1>;
                        xlnx,tid-width = <0x0>;
                        xlnx,m01-s04-connectivity = <0x1>;
                        xlnx,m11-s14-connectivity = <0x1>;
                        xlnx,has-tlast = <0x0>;
                        xlnx,m09-s07-connectivity = <0x1>;
                        xlnx,m10-s07-connectivity = <0x1>;
                        xlnx,m00-s10-connectivity = <0x1>;
                        xlnx,m00-s09-connectivity = <0x1>;
                        xlnx,common-clock = <0x0>;
                        xlnx,axis-tuser-width = <0x1>;
                        xlnx,m08-s01-connectivity = <0x1>;
                        xlnx,m08-s13-connectivity = <0x1>;
                        xlnx,m07-s06-connectivity = <0x1>;
                        xlnx,m06-s00-connectivity = <0x1>;
                        xlnx,m15-s03-connectivity = <0x1>;
                        xlnx,m06-s12-connectivity = <0x1>;
                        xlnx,m05-s05-connectivity = <0x1>;
                        xlnx,m15-s15-connectivity = <0x1>;
                        xlnx,m14-s08-connectivity = <0x1>;
                        status = "okay";
                        xlnx,m13-s02-connectivity = <0x1>;
                        xlnx,m04-s11-connectivity = <0x1>;
                        xlnx,m03-s04-connectivity = <0x1>;
                        xlnx,tdest-width = <0x0>;
                        xlnx,m13-s14-connectivity = <0x1>;
                        xlnx,m12-s07-connectivity = <0x1>;
                        xlnx,m11-s01-connectivity = <0x1>;
                        xlnx,m02-s09-connectivity = <0x1>;
                        xlnx,m02-s10-connectivity = <0x1>;
                        xlnx,m01-s03-connectivity = <0x1>;
                        xlnx,m11-s13-connectivity = <0x1>;
                        xlnx,arb-on-max-xfers = <0x1>;
                        xlnx,m01-s15-connectivity = <0x1>;
                        xlnx,m09-s06-connectivity = <0x1>;
                        xlnx,m10-s06-connectivity = <0x1>;
                        xlnx,m00-s08-connectivity = <0x1>;
                        xlnx,m08-s00-connectivity = <0x1>;
                        xlnx,include-arbiter = <0x1>;
                        xlnx,num-si-slots = <0x10>;
                        xlnx,axis-tdest-width = <0x1>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,m08-s12-connectivity = <0x1>;
                        xlnx,m07-s05-connectivity = <0x1>;
                        xlnx,m15-s02-connectivity = <0x1>;
                        xlnx,m06-s11-connectivity = <0x1>;
                        xlnx,m05-s04-connectivity = <0x1>;
                        xlnx,m15-s14-connectivity = <0x1>;
                        xlnx,m14-s07-connectivity = <0x1>;
                        xlnx,m13-s01-connectivity = <0x1>;
                        xlnx,m04-s09-connectivity = <0x1>;
                        xlnx,m04-s10-connectivity = <0x1>;
                        xlnx,m03-s03-connectivity = <0x1>;
                        xlnx,m13-s13-connectivity = <0x1>;
                        xlnx,m12-s06-connectivity = <0x1>;
                        xlnx,m03-s15-connectivity = <0x1>;
                        xlnx,m11-s00-connectivity = <0x1>;
                        xlnx,m02-s08-connectivity = <0x1>;
                        xlnx,m01-s02-connectivity = <0x1>;
                        xlnx,m11-s12-connectivity = <0x1>;
                        xlnx,m01-s14-connectivity = <0x1>;
                        xlnx,m09-s05-connectivity = <0x1>;
                        xlnx,m10-s05-connectivity = <0x1>;
                        xlnx,m00-s07-connectivity = <0x1>;
                        xlnx,m08-s11-connectivity = <0x1>;
                        xlnx,m07-s04-connectivity = <0x1>;
                        xlnx,m15-s01-connectivity = <0x1>;
                        xlnx,m06-s09-connectivity = <0x1>;
                        xlnx,m06-s10-connectivity = <0x1>;
                        xlnx,m05-s03-connectivity = <0x1>;
                        xlnx,m15-s13-connectivity = <0x1>;
                        xlnx,m14-s06-connectivity = <0x1>;
                        xlnx,m05-s15-connectivity = <0x1>;
                        xlnx,m13-s00-connectivity = <0x1>;
                        xlnx,m04-s08-connectivity = <0x1>;
                        xlnx,m03-s02-connectivity = <0x1>;
                        xlnx,m13-s12-connectivity = <0x1>;
                        xlnx,m12-s05-connectivity = <0x1>;
                        xlnx,m03-s14-connectivity = <0x1>;
                        compatible = "xlnx,axis-switch-1.1";
                        xlnx,m02-s07-connectivity = <0x1>;
                        xlnx,m01-s01-connectivity = <0x1>;
                        xlnx,output-reg = <0x0>;
                        xlnx,num-mi-slots = <0x1>;
                        xlnx,m11-s11-connectivity = <0x1>;
                        xlnx,m01-s13-connectivity = <0x1>;
                        xlnx,m09-s04-connectivity = <0x1>;
                        xlnx,m10-s04-connectivity = <0x1>;
                        xlnx,m00-s06-connectivity = <0x1>;
                        xlnx,m08-s09-connectivity = <0x1>;
                        xlnx,m08-s10-connectivity = <0x1>;
                        xlnx,m07-s03-connectivity = <0x1>;
                        xlnx,m07-s15-connectivity = <0x1>;
                        xlnx,m15-s00-connectivity = <0x1>;
                        xlnx,m06-s08-connectivity = <0x1>;
                        xlnx,m05-s02-connectivity = <0x1>;
                        xlnx,m15-s12-connectivity = <0x1>;
                        xlnx,m14-s05-connectivity = <0x1>;
                        xlnx,m05-s14-connectivity = <0x1>;
                        xlnx,m04-s07-connectivity = <0x1>;
                        xlnx,m03-s01-connectivity = <0x1>;
                        xlnx,m13-s11-connectivity = <0x1>;
                        xlnx,m12-s04-connectivity = <0x1>;
                        xlnx,m03-s13-connectivity = <0x1>;
                        xlnx,m02-s06-connectivity = <0x1>;
                        xlnx,m01-s00-connectivity = <0x1>;
                        xlnx,m11-s10-connectivity = <0x1>;
                        xlnx,m11-s09-connectivity = <0x1>;
                        xlnx,m01-s12-connectivity = <0x1>;
                        xlnx,m09-s03-connectivity = <0x1>;
                        xlnx,m10-s03-connectivity = <0x1>;
                        xlnx,m00-s05-connectivity = <0x1>;
                        xlnx,s-axi-ctrl-data-width = <0x20>;
                        xlnx,m10-s15-connectivity = <0x1>;
                        xlnx,m09-s15-connectivity = <0x1>;
                        xlnx,m08-s08-connectivity = <0x1>;
                        xlnx,m07-s02-connectivity = <0x1>;
                        xlnx,m07-s14-connectivity = <0x1>;
                        xlnx,m06-s07-connectivity = <0x1>;
                        xlnx,m05-s01-connectivity = <0x1>;
                        xlnx,m15-s11-connectivity = <0x1>;
                        xlnx,m14-s04-connectivity = <0x1>;
                        xlnx,m05-s13-connectivity = <0x1>;
                        xlnx,m04-s06-connectivity = <0x1>;
                        xlnx,m03-s00-connectivity = <0x1>;
                        xlnx,m13-s10-connectivity = <0x1>;
                        xlnx,m13-s09-connectivity = <0x1>;
                        xlnx,m12-s03-connectivity = <0x1>;
                        xlnx,m03-s12-connectivity = <0x1>;
                        xlnx,m02-s05-connectivity = <0x1>;
                        xlnx,m12-s15-connectivity = <0x1>;
                        xlnx,m11-s08-connectivity = <0x1>;
                        xlnx,m01-s11-connectivity = <0x1>;
                        xlnx,m09-s02-connectivity = <0x1>;
                        xlnx,m10-s02-connectivity = <0x1>;
                        xlnx,m00-s04-connectivity = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,m10-s14-connectivity = <0x1>;
                        xlnx,ip-name = "axis_switch";
                        xlnx,m09-s14-connectivity = <0x1>;
                        xlnx,m08-s07-connectivity = <0x1>;
                        xlnx,m07-s01-connectivity = <0x1>;
                        xlnx,m07-s13-connectivity = <0x1>;
                        xlnx,m06-s06-connectivity = <0x1>;
                        xlnx,m05-s00-connectivity = <0x1>;
                        xlnx,m15-s10-connectivity = <0x1>;
                        xlnx,m15-s09-connectivity = <0x1>;
                        xlnx,m14-s03-connectivity = <0x1>;
                        xlnx,m05-s12-connectivity = <0x1>;
                        xlnx,m04-s05-connectivity = <0x1>;
                        xlnx,m14-s15-connectivity = <0x1>;
                        xlnx,m13-s08-connectivity = <0x1>;
                        xlnx,m12-s02-connectivity = <0x1>;
                        xlnx,m03-s11-connectivity = <0x1>;
                        xlnx,m02-s04-connectivity = <0x1>;
                        xlnx,m12-s14-connectivity = <0x1>;
                        xlnx,m11-s07-connectivity = <0x1>;
                        xlnx,m01-s09-connectivity = <0x1>;
                        xlnx,m01-s10-connectivity = <0x1>;
                        xlnx,m09-s01-connectivity = <0x1>;
                        xlnx,m10-s01-connectivity = <0x1>;
                        xlnx,m00-s03-connectivity = <0x1>;
                        xlnx,m10-s13-connectivity = <0x1>;
                        xlnx,m09-s13-connectivity = <0x1>;
                        xlnx,m00-s15-connectivity = <0x1>;
                        xlnx,m08-s06-connectivity = <0x1>;
                        xlnx,m07-s00-connectivity = <0x1>;
                        xlnx,m07-s12-connectivity = <0x1>;
                        xlnx,m06-s05-connectivity = <0x1>;
                        xlnx,m15-s08-connectivity = <0x1>;
                        xlnx,m14-s02-connectivity = <0x1>;
                        xlnx,m05-s11-connectivity = <0x1>;
                        clocks = <&misc_clk_0>,
                         <&zynqmp_clk 0x47>;
                        xlnx,m04-s04-connectivity = <0x1>;
                        xlnx,num-mi = <0x1>;
                        xlnx,m14-s14-connectivity = <0x1>;
                        xlnx,m13-s07-connectivity = <0x1>;
                        xlnx,m12-s01-connectivity = <0x1>;
                        xlnx,m03-s09-connectivity = <0x1>;
                        xlnx,m03-s10-connectivity = <0x1>;
                        xlnx,m02-s03-connectivity = <0x1>;
                        xlnx,m12-s13-connectivity = <0x1>;
                        xlnx,m11-s06-connectivity = <0x1>;
                        xlnx,m02-s15-connectivity = <0x1>;
                        xlnx,m01-s08-connectivity = <0x1>;
                        xlnx,m09-s00-connectivity = <0x1>;
                        xlnx,m10-s00-connectivity = <0x1>;
                        xlnx,m00-s02-connectivity = <0x1>;
                        xlnx,m10-s12-connectivity = <0x1>;
                        xlnx,m09-s12-connectivity = <0x1>;
                        xlnx,m00-s14-connectivity = <0x1>;
                        xlnx,m08-s05-connectivity = <0x1>;
                        xlnx,m07-s11-connectivity = <0x1>;
                        xlnx,m06-s04-connectivity = <0x1>;
                        xlnx,axis-tdata-width = <0x100>;
                        xlnx,m15-s07-connectivity = <0x1>;
                        xlnx,m14-s01-connectivity = <0x1>;
                        xlnx,m05-s09-connectivity = <0x1>;
                        xlnx,m05-s10-connectivity = <0x1>;
                        xlnx,m04-s03-connectivity = <0x1>;
                        xlnx,decoder-reg = <0x0>;
                        phandle = <0x10>;
                };

                ADC_DDR_DMA_tlast_gen_v1_0_0: tlast_gen_v1_0@a0310000 {
                        xlnx,s00-axi-data-width = <0x20>;
                        xlnx,rable = <0x0>;
                        compatible = "xlnx,tlast-gen-v1-0-1.0";
                        status = "okay";
                        clock-names = "aclk", "s00_axi_aclk";
                        xlnx,s00-axi-addr-width = <0x4>;
                        xlnx,ip-name = "tlast_gen_v1_0";
                        xlnx,edk-iptype = "PERIPHERAL";
                        reg = <0x0 0xa0310000 0x0 0x1000>;
                        clocks = <&misc_clk_0>,
                         <&zynqmp_clk 0x47>;
                        xlnx,name = "ADC_DDR_DMA_tlast_gen_v1_0_0";
                        phandle = <0x14>;
                };

                DAC_DDR_DMA_axi_dma_0: axi_dma@a0000000 {
                        xlnx,dlytmr-resolution = <0x7d>;
                        xlnx,num-s2mm-channels = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,sg-length-width = <0x1a>;
                        xlnx,ip-name = "axi_dma";
                        reg = <0x0 0xa0000000 0x0 0x10000>;
                        xlnx,sg-use-stsapp-length = <0x0>;
                        xlnx,s2mm-burst-size = <0x10>;
                        xlnx,c-dlytmr-resolution = <0x7d>;
                        xlnx,c-num-s2mm-channels = <0x1>;
                        xlnx,enable-multi-channel = <0x0>;
                        xlnx,num-mm2s-channels = <0x1>;
                        xlnx,c-sg-length-width = <0x1a>;
                        interrupt-names = "mm2s_introut";
                        compatible = "xlnx,axi-dma-7.1", "xlnx,axi-dma-1.00.a";
                        xlnx,c-m-axis-mm2s-tdata-width = <0x100>;
                        xlnx,c-sg-use-stsapp-length = <0x0>;
                        xlnx,c-s2mm-burst-size = <0x10>;
                        xlnx,mm2s-burst-size = <0x40>;
                        xlnx,c-enable-multi-channel = <0x0>;
                        xlnx,c-num-mm2s-channels = <0x1>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,include-s2mm-dre = <0x0>;
                        xlnx,include-sg;
                        xlnx,c-mm2s-burst-size = <0x40>;
                        status = "okay";
                        xlnx,c-include-s2mm-dre = <0x0>;
                        xlnx,include-mm2s-dre = <0x1>;
                        xlnx,name = "DAC_DDR_DMA_axi_dma_0";
                        interrupts = <0x0 0x5a 0x4>;
                        xlnx,c-include-sg = <0x1>;
                        xlnx,c-m-axi-s2mm-data-width = <0x20>;
                        xlnx,include-s2mm-sf = <0x1>;
                        xlnx,c-include-mm2s-dre = <0x1>;
                        xlnx,include-s2mm = <0x0>;
                        clocks = <&misc_clk_0>,
                         <&zynqmp_clk 0x47>,
                         <&zynqmp_clk 0x47>;
                        xlnx,addrwidth = <0x40>;
                        xlnx,c-m-axi-mm2s-data-width = <0x100>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,c-include-s2mm-sf = <0x1>;
                        xlnx,include-mm2s-sf = <0x1>;
                        clock-names = "m_axi_mm2s_aclk", "m_axi_sg_aclk", "s_axi_lite_aclk";
                        xlnx,c-include-s2mm = <0x0>;
                        xlnx,c-addr-width = <0x40>;
                        xlnx,c-single-interface = <0x0>;
                        xlnx,include-mm2s = <0x1>;
                        xlnx,c-s-axis-s2mm-tdata-width = <0x20>;
                        xlnx,s2mm-data-width = <0x20>;
                        xlnx,c-include-mm2s-sf = <0x1>;
                        xlnx,prmry-is-aclk-async = <0x1>;
                        xlnx,c-include-mm2s = <0x1>;
                        xlnx,increase-throughput = <0x0>;
                        xlnx,micro-dma = <0x0>;
                        xlnx,mm2s-data-width = <0x100>;
                        xlnx,c-prmry-is-aclk-async = <0x1>;
                        xlnx,c-sg-include-stscntrl-strm = <0x0>;
                        xlnx,c-increase-throughput = <0x0>;
                        xlnx,c-micro-dma = <0x0>;
                        phandle = <0xd>;

                        dma_channel_a0000000: dma-channel@a0000000 {
                                interrupts = <0x0 0x5a 0x4>;
                                xlnx,datawidth = <0x100>;
                                xlnx,device-id = <0x1>;
                                compatible = "xlnx,axi-dma-mm2s-channel";
                                xlnx,include-dre;
                                dma-channels = <0x1>;
                                phandle = <0x13f>;
                        };
                };

                PS_Subsystem_axi_gpio_adc: axi_gpio@a0240000 {
                        xlnx,gpio-board-interface = "Custom";
                        compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
                        xlnx,all-outputs = <0x1>;
                        #gpio-cells = <0x2>;
                        xlnx,gpio-width = <0x1>;
                        xlnx,rable = <0x0>;
                        xlnx,dout-default = <0xf>;
                        xlnx,is-dual = <0x0>;
                        xlnx,ip-name = "axi_gpio";
                        xlnx,tri-default-2 = <0xffffffff>;
                        reg = <0x0 0xa0240000 0x0 0x1000>;
                        xlnx,all-inputs-2 = <0x0>;
                        clocks = <&zynqmp_clk 0x47>;
                        xlnx,all-outputs-2 = <0x0>;
                        gpio-controller;
                        xlnx,interrupt-present = <0x0>;
                        xlnx,gpio2-board-interface = "Custom";
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,dout-default-2 = <0x0>;
                        xlnx,gpio2-width = <0x20>;
                        status = "okay";
                        clock-names = "s_axi_aclk";
                        xlnx,tri-default = <0xffffffff>;
                        xlnx,name = "PS_Subsystem_axi_gpio_adc";
                        xlnx,all-inputs = <0x0>;
                        phandle = <0x12>;
                };

                PS_Subsystem_axi_gpio_dac: axi_gpio@a0202000 {
                        xlnx,gpio-board-interface = "Custom";
                        compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
                        xlnx,all-outputs = <0x1>;
                        #gpio-cells = <0x2>;
                        xlnx,gpio-width = <0x10>;
                        xlnx,rable = <0x0>;
                        xlnx,dout-default = <0x0>;
                        xlnx,is-dual = <0x0>;
                        xlnx,ip-name = "axi_gpio";
                        xlnx,tri-default-2 = <0xffffffff>;
                        reg = <0x0 0xa0202000 0x0 0x1000>;
                        xlnx,all-inputs-2 = <0x0>;
                        clocks = <&zynqmp_clk 0x47>;
                        xlnx,all-outputs-2 = <0x0>;
                        gpio-controller;
                        xlnx,interrupt-present = <0x0>;
                        xlnx,gpio2-board-interface = "Custom";
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,dout-default-2 = <0x0>;
                        xlnx,gpio2-width = <0x20>;
                        status = "okay";
                        clock-names = "s_axi_aclk";
                        xlnx,tri-default = <0xffffffff>;
                        xlnx,name = "PS_Subsystem_axi_gpio_dac";
                        xlnx,all-inputs = <0x0>;
                        phandle = <0xe>;
                };

                PS_Subsystem_axi_gpio_mts: axi_gpio@a0300000 {
                        xlnx,gpio-board-interface = "Custom";
                        compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
                        xlnx,all-outputs = <0x1>;
                        #gpio-cells = <0x2>;
                        xlnx,gpio-width = <0x8>;
                        xlnx,rable = <0x0>;
                        xlnx,dout-default = <0xffffffff>;
                        xlnx,is-dual = <0x0>;
                        xlnx,ip-name = "axi_gpio";
                        xlnx,tri-default-2 = <0xffffffff>;
                        reg = <0x0 0xa0300000 0x0 0x10000>;
                        xlnx,all-inputs-2 = <0x0>;
                        clocks = <&zynqmp_clk 0x47>;
                        xlnx,all-outputs-2 = <0x0>;
                        gpio-controller;
                        xlnx,interrupt-present = <0x0>;
                        xlnx,gpio2-board-interface = "Custom";
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,dout-default-2 = <0x0>;
                        xlnx,gpio2-width = <0x20>;
                        status = "okay";
                        clock-names = "s_axi_aclk";
                        xlnx,tri-default = <0xffffffff>;
                        xlnx,name = "PS_Subsystem_axi_gpio_mts";
                        xlnx,all-inputs = <0x0>;
                        phandle = <0x13>;
                };

                PS_Subsystem_axi_gpio_spi_mux: axi_gpio@a0205000 {
                        xlnx,gpio-board-interface = "Custom";
                        compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
                        xlnx,all-outputs = <0x1>;
                        #gpio-cells = <0x2>;
                        xlnx,gpio-width = <0x2>;
                        xlnx,rable = <0x0>;
                        xlnx,dout-default = <0x0>;
                        xlnx,is-dual = <0x0>;
                        xlnx,ip-name = "axi_gpio";
                        xlnx,tri-default-2 = <0xffffffff>;
                        reg = <0x0 0xa0205000 0x0 0x1000>;
                        xlnx,all-inputs-2 = <0x0>;
                        clocks = <&zynqmp_clk 0x47>;
                        xlnx,all-outputs-2 = <0x0>;
                        gpio-controller;
                        xlnx,interrupt-present = <0x0>;
                        xlnx,gpio2-board-interface = "Custom";
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,dout-default-2 = <0x0>;
                        xlnx,gpio2-width = <0x20>;
                        status = "okay";
                        clock-names = "s_axi_aclk";
                        xlnx,tri-default = <0xffffffff>;
                        xlnx,name = "PS_Subsystem_axi_gpio_spi_mux";
                        xlnx,all-inputs = <0x0>;
                        phandle = <0x11>;
                };

                clocking_block_clk_wiz_adc0: clk_wiz@b4c40000 {
                        xlnx,reset-type = "ACTIVE_HIGH";
                        xlnx,pll-clkout1-divide = <0x1>;
                        xlnx,clk-out1-port = "clk_out1";
                        xlnx,clkout2-phase = <0x0>;
                        xlnx,clkout3-jitter = <0x0>;
                        xlnx,clkout3-drives = "BUFG";
                        reg = <0x0 0xb4c40000 0x0 0x10000>;
                        xlnx,use-min-o-jitter = <0x1>;
                        xlnx,c-component-name = "rfdc_ex_clk_wiz_adc0_0";
                        xlnx,clkout4-phase-error = <0x0>;
                        xlnx,clkout5-1 = <0x0>;
                        xlnx,clkout5-2 = <0x0>;
                        xlnx,clkout5-out-freq = <0x64>;
                        xlnx,d-max = <0x5d>;
                        xlnx,clkout1-phase = <0x0>;
                        xlnx,divide6-auto = <0x3971e>;
                        xlnx,clkout1-jitter = <0x451aac8>;
                        xlnx,clkfb-in-n-port = "clkfb_in_n";
                        xlnx,clkout2-requested-out-freq = <0x64>;
                        xlnx,use-locked = <0x1>;
                        xlnx,pll-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout3-use-fine-ps;
                        xlnx,clkout1-drives = "No_buffer";
                        xlnx,input-clk-stopped-port = "input_clk_stopped";
                        xlnx,clkout4-duty-cycle = <0x32>;
                        xlnx,divide3-auto = <0x3971e>;
                        xlnx,use-dyn-reconfig = <0x1>;
                        xlnx,clkout3-actual-freq = <0x64>;
                        xlnx,clkout6-requested-duty-cycle = <0x32>;
                        xlnx,diff-clk-in1-board-interface = "Custom";
                        xlnx,mmcm-clkout0-duty-cycle = <0x7a120>;
                        xlnx,clkin2-jitter-ps = <0x227c200>;
                        xlnx,clkout2-1 = <0x0>;
                        xlnx,in-freq-units = "Units_MHz";
                        xlnx,clkout2-2 = <0x0>;
                        xlnx,feedback-source = "FDBK_ONCHIP";
                        xlnx,clkout5-requested-out-freq = <0x64>;
                        xlnx,name = "clocking_block_clk_wiz_adc0";
                        xlnx,prim-in-freq = <0x107ac000>;
                        xlnx,mmcm-clkout5-divide = <0x1>;
                        xlnx,clkout3-phase-error = <0x0>;
                        xlnx,clk-in2-board-interface = "Custom";
                        xlnx,clkin1-ui-jitter = <0x2710>;
                        xlnx,use-inclk-switchover = <0x1>;
                        clock-names = "clk_in1", "clk_in2", "clkfb_in", "s_axi_aclk";
                        xlnx,clkout5-duty-cycle = <0x32>;
                        xlnx,use-clkout4-bar = <0x0>;
                        xlnx,mmcm-clkout1-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout2-use-fine-ps;
                        xlnx,clkout2-out-freq = <0x64>;
                        xlnx,use-dyn-phase-shift = <0x0>;
                        xlnx,mmcm-clkout3-divide = <0x1>;
                        xlnx,clkout2-actual-freq = <0x64>;
                        xlnx,o-min = <0x1>;
                        xlnx,daddr-port = "daddr";
                        xlnx,precision = <0x1>;
                        xlnx,mmcm-ref-jitter1 = <0x2710>;
                        clock-output-names = "0xb4c40000-clk_out1";
                        xlnx,mmcm-ref-jitter2 = <0x2710>;
                        xlnx,pll-notes = "No , notes";
                        xlnx,use-phase-alignment = <0x1>;
                        xlnx,ref-clk-freq = <0x64>;
                        xlnx,clkout7-requested-duty-cycle = <0x32>;
                        xlnx,inclk-sum-row0 = "Input , Clock , Freq , (MHz) , Input , Jitter , (UI)";
                        xlnx,inclk-sum-row1 = "__primary__________276.48____________0.010";
                        xlnx,use-fast-simulation = <0x0>;
                        xlnx,inclk-sum-row2 = "_secondary________276.48____________0.010";
                        xlnx,mmcm-clkout1-divide = <0x1>;
                        xlnx,din-port = "din";
                        xlnx,reset-board-interface = "Custom";
                        xlnx,clkout6-duty-cycle = <0x32>;
                        xlnx,clkout2-phase-error = <0x0>;
                        xlnx,clkout1-requested-duty-cycle = <0x32>;
                        xlnx,vco-max = <0x640>;
                        xlnx,use-freq-synth = <0x1>;
                        xlnx,primtype-sel = "AUTO";
                        xlnx,mmcm-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout5-used = <0x0>;
                        xlnx,d-min = <0x1>;
                        xlnx,pll-clkfbout-mult = <0x1>;
                        xlnx,mmcm-clkout4-cascade;
                        xlnx,use-clkout1-bar = <0x0>;
                        xlnx,clk-out6-port = "clk_out6";
                        xlnx,clkout2-sequence-number = <0x1>;
                        xlnx,clk-valid-port = "CLK_VALID";
                        xlnx,clkout2-used = <0x0>;
                        xlnx,clkout4-sequence-number = <0x1>;
                        xlnx,psincdec-port = "psincdec";
                        xlnx,mmcm-clkout1-use-fine-ps;
                        xlnx,clk-out3-port = "clk_out3";
                        xlnx,clkout6-sequence-number = <0x1>;
                        xlnx,platform = "UNKNOWN";
                        xlnx,mmcm-clkout6-phase = <0x0>;
                        xlnx,clkout1-actual-freq = <0x64>;
                        xlnx,clkout6-out-freq = <0x64>;
                        xlnx,nr-outputs = <0x1>;
                        xlnx,mmcm-clkin2-period = <0x3730e8>;
                        xlnx,prim-in-jitter = <0x2710>;
                        xlnx,mmcm-clkfbout-mult-f = <0x11>;
                        status = "okay";
                        xlnx,clkout6-1 = <0x0>;
                        xlnx,clkout6-2 = <0x0>;
                        xlnx,clkout7-duty-cycle = <0x32>;
                        xlnx,outclk-sum-row1 = "clk_out1__368.64000______0.000______50.0_______72.461_____88.322";
                        xlnx,outclk-sum-row2 = "no_CLK_OUT2_output";
                        xlnx,jitter-sel = "Min_O_Jitter";
                        xlnx,outclk-sum-row3 = "no_CLK_OUT3_output";
                        xlnx,mmcm-clkout5-phase = <0x0>;
                        xlnx,mmcm-clkout3-duty-cycle = <0x7a120>;
                        xlnx,outclk-sum-row4 = "no_CLK_OUT4_output";
                        xlnx,clkfb-in-p-port = "clkfb_in_p";
                        xlnx,outclk-sum-row5 = "no_CLK_OUT5_output";
                        xlnx,outclk-sum-row6 = "no_CLK_OUT6_output";
                        xlnx,outclk-sum-row7 = "no_CLK_OUT7_output";
                        xlnx,clkout1-phase-error = <0x543afd0>;
                        xlnx,divide5-auto = <0x3971e>;
                        xlnx,pll-bandwidth = "OPTIMIZED";
                        xlnx,psdone-port = "psdone";
                        xlnx,clkout3-1 = <0x0>;
                        xlnx,clkout3-2 = <0x0>;
                        xlnx,clkout3-requested-out-freq = <0x64>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,pll-clkout4-divide = <0x1>;
                        xlnx,pll-clkfbout-phase = <0x0>;
                        xlnx,divide2-auto = <0x3971e>;
                        xlnx,override-mmcm = <0x0>;
                        xlnx,clkout6-jitter = <0x0>;
                        xlnx,ss-mode = "CENTER_HIGH";
                        xlnx,mmcm-notes = "None";
                        xlnx,mmcm-clkout0-use-fine-ps;
                        xlnx,clkout6-drives = "BUFG";
                        xlnx,mmcm-clkfbout-use-fine-ps;
                        xlnx,ss-mod-period = <0xfa0>;
                        xlnx,mmcm-clkout4-phase = <0x0>;
                        xlnx,clkout2-requested-duty-cycle = <0x32>;
                        xlnx,clkout0-actual-freq = <0x15f90000>;
                        xlnx,divclk = <0x0>;
                        xlnx,primary-port = "clk_in1";
                        xlnx,mmcm-compensation = "AUTO";
                        xlnx,clkout6-requested-out-freq = <0x64>;
                        xlnx,clkout0-1 = <0x0>;
                        xlnx,clkout0-2 = <0x0>;
                        xlnx,clkout2-requested-phase = <0x0>;
                        xlnx,relative-inclk = "REL_PRIMARY";
                        xlnx,pll-clkout2-divide = <0x1>;
                        xlnx,clkout4-requested-phase = <0x0>;
                        xlnx,enable-user-clock0 = <0x0>;
                        xlnx,filter-1 = <0x0>;
                        xlnx,mmcm-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-out-freq = <0x64>;
                        xlnx,clkout4-jitter = <0x0>;
                        xlnx,clkout6-requested-phase = <0x0>;
                        xlnx,clkoutphy-requested-freq = <0x258>;
                        xlnx,enable-user-clock1 = <0x0>;
                        xlnx,filter-2 = <0x0>;
                        xlnx,ss-mod-freq = <0xfa>;
                        xlnx,mmcm-divclk-divide = <0x3>;
                        xlnx,enable-user-clock2 = <0x0>;
                        xlnx,in-jitter-units = "Units_UI";
                        xlnx,enable-user-clock3 = <0x0>;
                        xlnx,lock-1 = <0x0>;
                        xlnx,clkout4-drives = "BUFG";
                        xlnx,lock-2 = <0x0>;
                        xlnx,den-port = "den";
                        xlnx,lock-3 = <0x0>;
                        xlnx,use-safe-clock-startup = <0x0>;
                        xlnx,mmcm-clkout3-phase = <0x0>;
                        xlnx,dwe-port = "dwe";
                        xlnx,clkfb-out-n-port = "clkfb_out_n";
                        xlnx,use-max-i-jitter = <0x0>;
                        xlnx,drdy-port = "drdy";
                        xlnx,vco-min = <0x320>;
                        xlnx,pll-clkout0-divide = <0x1>;
                        xlnx,clkin1-jitter-ps = <0x227c200>;
                        xlnx,clk-in-sel-port = "clk_in_sel";
                        xlnx,use-freeze = <0x0>;
                        xlnx,clkout2-jitter = <0x0>;
                        xlnx,enable-pll0 = <0x0>;
                        xlnx,enable-pll1 = <0x0>;
                        xlnx,clkout2-drives = "BUFG";
                        xlnx,use-inclk-stopped = <0x0>;
                        xlnx,use-clkout3-bar = <0x0>;
                        xlnx,use-clk-valid = <0x0>;
                        xlnx,mmcm-clkout2-phase = <0x0>;
                        compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
                        xlnx,reset-port = "reset";
                        xlnx,mmcm-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout0-divide-f = <0x40d990>;
                        xlnx,pll-clkout0-duty-cycle = <0x7a120>;
                        xlnx,speed-grade = <0x2>;
                        xlnx,diff-clk-in2-board-interface = "Custom";
                        xlnx,clkout3-requested-duty-cycle = <0x32>;
                        xlnx,use-status = <0x0>;
                        xlnx,prim-source = "No_buffer";
                        xlnx,clkout7-used = <0x0>;
                        xlnx,use-clkfb-stopped = <0x0>;
                        xlnx,mmcm-clkout1-phase = <0x0>;
                        xlnx,mmcm-clkout6-divide = <0x1>;
                        xlnx,clkout7-out-freq = <0x64>;
                        xlnx,prim-in-timeperiod = <0xa>;
                        xlnx,clkout4-used = <0x0>;
                        xlnx,pll-clkin-period = <0x1>;
                        xlnx,clk-out5-port = "clk_out5";
                        xlnx,psclk-port = "psclk";
                        xlnx,primitive = "MMCM";
                        xlnx,clkout1-used;
                        xlnx,reset-low = <0x0>;
                        xlnx,clk-in1-board-interface = "Custom";
                        xlnx,clk-out2-port = "clk_out2";
                        xlnx,power-down-port = "power_down";
                        xlnx,clkout7-phase-error = <0x0>;
                        xlnx,mmcm-clkout6-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout4-divide = <0x1>;
                        xlnx,mmcm-clkfbout-phase = <0x0>;
                        xlnx,mmcm-clkout0-phase = <0x0>;
                        xlnx,pll-clkout1-duty-cycle = <0x7a120>;
                        xlnx,user-clk-freq0 = <0x64>;
                        xlnx,user-clk-freq1 = <0x64>;
                        xlnx,pll-clkout5-phase = <0x0>;
                        xlnx,user-clk-freq2 = <0x64>;
                        xlnx,secondary-in-jitter = <0x2710>;
                        xlnx,user-clk-freq3 = <0x64>;
                        xlnx,use-clock-sequencing = <0x0>;
                        xlnx,secondary-source = "No_buffer";
                        xlnx,cddcdone-port = "cddcdone";
                        xlnx,clkout7-phase = <0x0>;
                        xlnx,psen-port = "psen";
                        xlnx,mmcm-clkout6-use-fine-ps;
                        xlnx,dclk-port = "dclk";
                        xlnx,m-max = <0x80>;
                        xlnx,outclk-sum-row0a = "Output , Output , Phase , Duty , Cycle , Pk-to-Pk , Phase";
                        xlnx,clkout1-requested-out-freq = <0x15f90000>;
                        xlnx,clkout6-actual-freq = <0x64>;
                        xlnx,divide7-auto = <0x3971e>;
                        xlnx,outclk-sum-row0b = "Clock , Freq , (MHz) , (degrees) , (%) , Jitter , (ps) , Error , (ps)";
                        xlnx,clkout4-1 = <0x0>;
                        xlnx,locked-port = "locked";
                        xlnx,mmcm-clkout2-divide = <0x1>;
                        xlnx,clkin2-ui-jitter = <0x2710>;
                        xlnx,clkout4-2 = <0x0>;
                        xlnx,enable-clock-monitor = <0x0>;
                        xlnx,ss-mod-time = <0xfa0>;
                        xlnx,auto-primitive = "MMCM";
                        xlnx,divide4-auto = <0x3971e>;
                        xlnx,pll-clkout4-phase = <0x0>;
                        xlnx,use-power-down = <0x0>;
                        xlnx,mmcm-startup-wait;
                        xlnx,divide1-auto = <0x1>;
                        xlnx,clkout4-requested-duty-cycle = <0x32>;
                        xlnx,clkout4-requested-out-freq = <0x64>;
                        xlnx,rable = <0x0>;
                        xlnx,optimize-clocking-structure-en = <0x0>;
                        xlnx,clkout4-out-freq = <0x64>;
                        xlnx,clkout6-phase = <0x0>;
                        xlnx,num-out-clks = <0x1>;
                        xlnx,ip-name = "clk_wiz";
                        xlnx,pll-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout1-1 = <0x0>;
                        xlnx,clkout1-2 = <0x0>;
                        xlnx,clkout1-duty-cycle = <0x32>;
                        xlnx,pll-divclk-divide = <0x1>;
                        xlnx,clkout6-phase-error = <0x0>;
                        xlnx,dout-port = "dout";
                        xlnx,clkout1-sequence-number = <0x1>;
                        xlnx,pll-clkout3-phase = <0x0>;
                        xlnx,cddcreq-port = "cddcreq";
                        xlnx,clkout7-requested-out-freq = <0x64>;
                        xlnx,use-spread-spectrum = <0x0>;
                        xlnx,clkout3-sequence-number = <0x1>;
                        xlnx,clkout5-sequence-number = <0x1>;
                        xlnx,summary-strings = "empty";
                        xlnx,pll-compensation = "SYSTEM_SYNCHRONOUS";
                        xlnx,clkout5-phase = <0x0>;
                        xlnx,clkout7-sequence-number = <0x1>;
                        xlnx,status-port = "STATUS";
                        xlnx,clkfb-out-p-port = "clkfb_out_p";
                        xlnx,mmcm-clkout5-use-fine-ps;
                        xlnx,clkfb-in-port = "clkfb_in";
                        xlnx,clkout5-actual-freq = <0x64>;
                        xlnx,input-mode = "frequency";
                        xlnx,interface-selection = <0x1>;
                        xlnx,mmcm-bandwidth = "HIGH";
                        xlnx,calc-done = "empty";
                        xlnx,pll-clkout2-phase = <0x0>;
                        xlnx,has-cddc = <0x0>;
                        xlnx,power-reg = <0x0>;
                        xlnx,mmcm-clkin1-period = <0x3730e8>;
                        xlnx,pll-clkout3-duty-cycle = <0x7a120>;
                        xlnx,clkout2-duty-cycle = <0x32>;
                        xlnx,clkout4-phase = <0x0>;
                        xlnx,pll-clkout5-divide = <0x1>;
                        xlnx,clkout7-jitter = <0x0>;
                        clocks = <&misc_clk_1>,
                         <&misc_clk_1>,
                         <&misc_clk_2>,
                         <&zynqmp_clk 0x47>;
                        xlnx,clkout1-out-freq = <0x15f90000>;
                        xlnx,clkout7-drives = "BUFG";
                        xlnx,clkout5-phase-error = <0x0>;
                        xlnx,pll-clkout1-phase = <0x0>;
                        xlnx,clkout5-requested-duty-cycle = <0x32>;
                        xlnx,clkfb-in-signaling = "SINGLE";
                        xlnx,enable-clkoutphy = <0x0>;
                        xlnx,use-clkout2-bar = <0x0>;
                        xlnx,secondary-port = "clk_in2";
                        xlnx,clkout3-phase = <0x0>;
                        xlnx,pll-clkout3-divide = <0x1>;
                        xlnx,use-reset = <0x1>;
                        xlnx,override-pll = <0x0>;
                        xlnx,clkoutphy-mode = "VCO";
                        xlnx,mmcm-clkout4-use-fine-ps;
                        xlnx,clkout5-jitter = <0x0>;
                        xlnx,clkout6-used = <0x0>;
                        xlnx,m-min = <0x2>;
                        xlnx,mmcm-clock-hold;
                        xlnx,clkfb-stopped-port = "clkfb_stopped";
                        xlnx,clk-out7-port = "clk_out7";
                        xlnx,clkout1-requested-phase = <0x0>;
                        xlnx,clkout4-actual-freq = <0x64>;
                        xlnx,pll-clk-feedback = "CLKFBOUT";
                        xlnx,phaseshift-mode = "LATENCY";
                        xlnx,clkfb-out-port = "clkfb_out";
                        xlnx,clkout5-drives = "BUFG";
                        xlnx,o-max = <0x80>;
                        xlnx,clkout3-requested-phase = <0x0>;
                        xlnx,secondary-in-timeperiod = <0xa>;
                        xlnx,pll-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-used = <0x0>;
                        xlnx,jitter-options = "UI";
                        xlnx,clkout5-requested-phase = <0x0>;
                        xlnx,pll-clkout0-phase = <0x0>;
                        xlnx,clk-out4-port = "clk_out4";
                        xlnx,clkout3-duty-cycle = <0x32>;
                        xlnx,clkout7-requested-phase = <0x0>;
                        xlnx,secondary-in-freq = <0x107ac000>;
                        xlnx,use-min-power = <0x0>;
                        xlnx,clkfbout-1 = <0x0>;
                        #clock-cells = <0x1>;
                        xlnx,pll-ref-jitter = <0x2710>;
                        xlnx,clkfbout-2 = <0x0>;
                        phandle = <0x1c>;
                };

                clocking_block_clk_wiz_adc1: clk_wiz@b4c50000 {
                        xlnx,reset-type = "ACTIVE_HIGH";
                        xlnx,pll-clkout1-divide = <0x1>;
                        xlnx,clk-out1-port = "clk_out1";
                        xlnx,clkout2-phase = <0x0>;
                        xlnx,clkout3-jitter = <0x0>;
                        xlnx,clkout3-drives = "BUFG";
                        reg = <0x0 0xb4c50000 0x0 0x10000>;
                        xlnx,use-min-o-jitter = <0x1>;
                        xlnx,c-component-name = "rfdc_ex_clk_wiz_adc1_0";
                        xlnx,clkout4-phase-error = <0x0>;
                        xlnx,clkout5-1 = <0x0>;
                        xlnx,clkout5-2 = <0x0>;
                        xlnx,clkout5-out-freq = <0x64>;
                        xlnx,d-max = <0xd>;
                        xlnx,clkout1-phase = <0x0>;
                        xlnx,divide6-auto = <0x3d090>;
                        xlnx,clkout1-jitter = <0x4900f70>;
                        xlnx,clkfb-in-n-port = "clkfb_in_n";
                        xlnx,clkout2-requested-out-freq = <0x64>;
                        xlnx,use-locked = <0x1>;
                        xlnx,pll-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout3-use-fine-ps;
                        xlnx,clkout1-drives = "No_buffer";
                        xlnx,input-clk-stopped-port = "input_clk_stopped";
                        xlnx,clkout4-duty-cycle = <0x32>;
                        xlnx,divide3-auto = <0x3d090>;
                        xlnx,use-dyn-reconfig = <0x1>;
                        xlnx,clkout3-actual-freq = <0x64>;
                        xlnx,clkout6-requested-duty-cycle = <0x32>;
                        xlnx,diff-clk-in1-board-interface = "Custom";
                        xlnx,mmcm-clkout0-duty-cycle = <0x7a120>;
                        xlnx,clkin2-jitter-ps = <0x64>;
                        xlnx,clkout2-1 = <0x0>;
                        xlnx,in-freq-units = "Units_MHz";
                        xlnx,clkout2-2 = <0x0>;
                        xlnx,feedback-source = "FDBK_ONCHIP";
                        xlnx,clkout5-requested-out-freq = <0x64>;
                        xlnx,name = "clocking_block_clk_wiz_adc1";
                        xlnx,prim-in-freq = <0x107ac000>;
                        xlnx,mmcm-clkout5-divide = <0x1>;
                        xlnx,clkout3-phase-error = <0x0>;
                        xlnx,clk-in2-board-interface = "Custom";
                        xlnx,clkin1-ui-jitter = <0x2710>;
                        xlnx,use-inclk-switchover = <0x0>;
                        clock-names = "clk_in1", "s_axi_aclk";
                        xlnx,clkout5-duty-cycle = <0x32>;
                        xlnx,use-clkout4-bar = <0x0>;
                        xlnx,mmcm-clkout1-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout2-use-fine-ps;
                        xlnx,clkout2-out-freq = <0x64>;
                        xlnx,use-dyn-phase-shift = <0x0>;
                        xlnx,mmcm-clkout3-divide = <0x1>;
                        xlnx,clkout2-actual-freq = <0x64>;
                        xlnx,o-min = <0x1>;
                        xlnx,daddr-port = "daddr";
                        xlnx,precision = <0x1>;
                        xlnx,mmcm-ref-jitter1 = <0x2710>;
                        clock-output-names = "0xb4c50000-clk_out1";
                        xlnx,mmcm-ref-jitter2 = <0x2710>;
                        xlnx,pll-notes = "No , notes";
                        xlnx,use-phase-alignment = <0x0>;
                        xlnx,ref-clk-freq = <0x64>;
                        xlnx,clkout7-requested-duty-cycle = <0x32>;
                        xlnx,inclk-sum-row0 = "Input , Clock , Freq , (MHz) , Input , Jitter , (UI)";
                        xlnx,inclk-sum-row1 = "__primary__________276.48____________0.010";
                        xlnx,use-fast-simulation = <0x0>;
                        xlnx,inclk-sum-row2 = "no_secondary_input_clock";
                        xlnx,mmcm-clkout1-divide = <0x1>;
                        xlnx,din-port = "din";
                        xlnx,reset-board-interface = "Custom";
                        xlnx,clkout6-duty-cycle = <0x32>;
                        xlnx,clkout2-phase-error = <0x0>;
                        xlnx,clkout1-requested-duty-cycle = <0x32>;
                        xlnx,vco-max = <0x5dc>;
                        xlnx,use-freq-synth = <0x1>;
                        xlnx,primtype-sel = "AUTO";
                        xlnx,mmcm-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout5-used = <0x0>;
                        xlnx,d-min = <0x1>;
                        xlnx,pll-clkfbout-mult = <0x1>;
                        xlnx,mmcm-clkout4-cascade;
                        xlnx,use-clkout1-bar = <0x0>;
                        xlnx,clk-out6-port = "clk_out6";
                        xlnx,clkout2-sequence-number = <0x1>;
                        xlnx,clk-valid-port = "CLK_VALID";
                        xlnx,clkout2-used = <0x0>;
                        xlnx,clkout4-sequence-number = <0x1>;
                        xlnx,psincdec-port = "psincdec";
                        xlnx,mmcm-clkout1-use-fine-ps;
                        xlnx,clk-out3-port = "clk_out3";
                        xlnx,clkout6-sequence-number = <0x1>;
                        xlnx,platform = "UNKNOWN";
                        xlnx,mmcm-clkout6-phase = <0x0>;
                        xlnx,clkout1-actual-freq = <0x64>;
                        xlnx,clkout6-out-freq = <0x64>;
                        xlnx,nr-outputs = <0x1>;
                        xlnx,mmcm-clkin2-period = <0xa>;
                        xlnx,prim-in-jitter = <0x2710>;
                        xlnx,mmcm-clkfbout-mult-f = <0x10>;
                        status = "okay";
                        xlnx,clkout6-1 = <0x0>;
                        xlnx,clkout6-2 = <0x0>;
                        xlnx,clkout7-duty-cycle = <0x32>;
                        xlnx,outclk-sum-row1 = "clk_out1__368.64000______0.000______50.0_______76.550_____83.786";
                        xlnx,outclk-sum-row2 = "no_CLK_OUT2_output";
                        xlnx,jitter-sel = "Min_O_Jitter";
                        xlnx,outclk-sum-row3 = "no_CLK_OUT3_output";
                        xlnx,mmcm-clkout5-phase = <0x0>;
                        xlnx,mmcm-clkout3-duty-cycle = <0x7a120>;
                        xlnx,outclk-sum-row4 = "no_CLK_OUT4_output";
                        xlnx,clkfb-in-p-port = "clkfb_in_p";
                        xlnx,outclk-sum-row5 = "no_CLK_OUT5_output";
                        xlnx,outclk-sum-row6 = "no_CLK_OUT6_output";
                        xlnx,outclk-sum-row7 = "no_CLK_OUT7_output";
                        xlnx,clkout1-phase-error = <0x4fe7910>;
                        xlnx,divide5-auto = <0x3d090>;
                        xlnx,pll-bandwidth = "OPTIMIZED";
                        xlnx,psdone-port = "psdone";
                        xlnx,clkout3-1 = <0x0>;
                        xlnx,clkout3-2 = <0x0>;
                        xlnx,clkout3-requested-out-freq = <0x64>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,pll-clkout4-divide = <0x1>;
                        xlnx,pll-clkfbout-phase = <0x0>;
                        xlnx,divide2-auto = <0x3d090>;
                        xlnx,override-mmcm = <0x0>;
                        xlnx,clkout6-jitter = <0x0>;
                        xlnx,ss-mode = "CENTER_HIGH";
                        xlnx,mmcm-notes = "None";
                        xlnx,mmcm-clkout0-use-fine-ps;
                        xlnx,clkout6-drives = "BUFG";
                        xlnx,mmcm-clkfbout-use-fine-ps;
                        xlnx,ss-mod-period = <0xfa0>;
                        xlnx,mmcm-clkout4-phase = <0x0>;
                        xlnx,clkout2-requested-duty-cycle = <0x32>;
                        xlnx,clkout0-actual-freq = <0x15f90000>;
                        xlnx,divclk = <0x0>;
                        xlnx,primary-port = "clk_in1";
                        xlnx,mmcm-compensation = "AUTO";
                        xlnx,clkout6-requested-out-freq = <0x64>;
                        xlnx,clkout0-1 = <0x0>;
                        xlnx,clkout0-2 = <0x0>;
                        xlnx,clkout2-requested-phase = <0x0>;
                        xlnx,relative-inclk = "REL_PRIMARY";
                        xlnx,pll-clkout2-divide = <0x1>;
                        xlnx,clkout4-requested-phase = <0x0>;
                        xlnx,enable-user-clock0 = <0x0>;
                        xlnx,filter-1 = <0x0>;
                        xlnx,mmcm-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-out-freq = <0x64>;
                        xlnx,clkout4-jitter = <0x0>;
                        xlnx,clkout6-requested-phase = <0x0>;
                        xlnx,clkoutphy-requested-freq = <0x258>;
                        xlnx,enable-user-clock1 = <0x0>;
                        xlnx,filter-2 = <0x0>;
                        xlnx,ss-mod-freq = <0xfa>;
                        xlnx,mmcm-divclk-divide = <0x3>;
                        xlnx,enable-user-clock2 = <0x0>;
                        xlnx,in-jitter-units = "Units_UI";
                        xlnx,enable-user-clock3 = <0x0>;
                        xlnx,lock-1 = <0x0>;
                        xlnx,clkout4-drives = "BUFG";
                        xlnx,lock-2 = <0x0>;
                        xlnx,den-port = "den";
                        xlnx,lock-3 = <0x0>;
                        xlnx,use-safe-clock-startup = <0x0>;
                        xlnx,mmcm-clkout3-phase = <0x0>;
                        xlnx,dwe-port = "dwe";
                        xlnx,clkfb-out-n-port = "clkfb_out_n";
                        xlnx,use-max-i-jitter = <0x0>;
                        xlnx,drdy-port = "drdy";
                        xlnx,vco-min = <0x2ee>;
                        xlnx,pll-clkout0-divide = <0x1>;
                        xlnx,clkin1-jitter-ps = <0x227c200>;
                        xlnx,clk-in-sel-port = "clk_in_sel";
                        xlnx,use-freeze = <0x0>;
                        xlnx,clkout2-jitter = <0x0>;
                        xlnx,enable-pll0 = <0x0>;
                        xlnx,enable-pll1 = <0x0>;
                        xlnx,clkout2-drives = "BUFG";
                        xlnx,use-inclk-stopped = <0x0>;
                        xlnx,use-clkout3-bar = <0x0>;
                        xlnx,use-clk-valid = <0x0>;
                        xlnx,mmcm-clkout2-phase = <0x0>;
                        compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
                        xlnx,reset-port = "reset";
                        xlnx,mmcm-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout0-divide-f = <0x4>;
                        xlnx,pll-clkout0-duty-cycle = <0x7a120>;
                        xlnx,speed-grade = <0x2>;
                        xlnx,diff-clk-in2-board-interface = "Custom";
                        xlnx,clkout3-requested-duty-cycle = <0x32>;
                        xlnx,use-status = <0x0>;
                        xlnx,prim-source = "No_buffer";
                        xlnx,clkout7-used = <0x0>;
                        xlnx,use-clkfb-stopped = <0x0>;
                        xlnx,mmcm-clkout1-phase = <0x0>;
                        xlnx,mmcm-clkout6-divide = <0x1>;
                        xlnx,clkout7-out-freq = <0x64>;
                        xlnx,prim-in-timeperiod = <0xa>;
                        xlnx,clkout4-used = <0x0>;
                        xlnx,pll-clkin-period = <0x1>;
                        xlnx,clk-out5-port = "clk_out5";
                        xlnx,psclk-port = "psclk";
                        xlnx,primitive = "PLL";
                        xlnx,clkout1-used;
                        xlnx,reset-low = <0x0>;
                        xlnx,clk-in1-board-interface = "Custom";
                        xlnx,clk-out2-port = "clk_out2";
                        xlnx,power-down-port = "power_down";
                        xlnx,clkout7-phase-error = <0x0>;
                        xlnx,mmcm-clkout6-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout4-divide = <0x1>;
                        xlnx,mmcm-clkfbout-phase = <0x0>;
                        xlnx,mmcm-clkout0-phase = <0x0>;
                        xlnx,pll-clkout1-duty-cycle = <0x7a120>;
                        xlnx,user-clk-freq0 = <0x64>;
                        xlnx,user-clk-freq1 = <0x64>;
                        xlnx,pll-clkout5-phase = <0x0>;
                        xlnx,user-clk-freq2 = <0x64>;
                        xlnx,secondary-in-jitter = <0x2710>;
                        xlnx,user-clk-freq3 = <0x64>;
                        xlnx,use-clock-sequencing = <0x0>;
                        xlnx,secondary-source = "Single_ended_clock_capable_pin";
                        xlnx,cddcdone-port = "cddcdone";
                        xlnx,clkout7-phase = <0x0>;
                        xlnx,psen-port = "psen";
                        xlnx,mmcm-clkout6-use-fine-ps;
                        xlnx,dclk-port = "dclk";
                        xlnx,m-max = <0x15>;
                        xlnx,outclk-sum-row0a = "Output , Output , Phase , Duty , Cycle , Pk-to-Pk , Phase";
                        xlnx,clkout1-requested-out-freq = <0x15f90000>;
                        xlnx,clkout6-actual-freq = <0x64>;
                        xlnx,divide7-auto = <0x3d090>;
                        xlnx,outclk-sum-row0b = "Clock , Freq , (MHz) , (degrees) , (%) , Jitter , (ps) , Error , (ps)";
                        xlnx,clkout4-1 = <0x0>;
                        xlnx,locked-port = "locked";
                        xlnx,mmcm-clkout2-divide = <0x1>;
                        xlnx,clkin2-ui-jitter = <0x2710>;
                        xlnx,clkout4-2 = <0x0>;
                        xlnx,enable-clock-monitor = <0x0>;
                        xlnx,ss-mod-time = <0xfa0>;
                        xlnx,auto-primitive = "MMCM";
                        xlnx,divide4-auto = <0x3d090>;
                        xlnx,pll-clkout4-phase = <0x0>;
                        xlnx,use-power-down = <0x0>;
                        xlnx,mmcm-startup-wait;
                        xlnx,divide1-auto = <0x1>;
                        xlnx,clkout4-requested-duty-cycle = <0x32>;
                        xlnx,clkout4-requested-out-freq = <0x64>;
                        xlnx,rable = <0x0>;
                        xlnx,optimize-clocking-structure-en = <0x0>;
                        xlnx,clkout4-out-freq = <0x64>;
                        xlnx,clkout6-phase = <0x0>;
                        xlnx,num-out-clks = <0x1>;
                        xlnx,ip-name = "clk_wiz";
                        xlnx,pll-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout1-1 = <0x0>;
                        xlnx,clkout1-2 = <0x0>;
                        xlnx,clkout1-duty-cycle = <0x32>;
                        xlnx,pll-divclk-divide = <0x1>;
                        xlnx,clkout6-phase-error = <0x0>;
                        xlnx,dout-port = "dout";
                        xlnx,clkout1-sequence-number = <0x1>;
                        xlnx,pll-clkout3-phase = <0x0>;
                        xlnx,cddcreq-port = "cddcreq";
                        xlnx,clkout7-requested-out-freq = <0x64>;
                        xlnx,use-spread-spectrum = <0x0>;
                        xlnx,clkout3-sequence-number = <0x1>;
                        xlnx,clkout5-sequence-number = <0x1>;
                        xlnx,summary-strings = "empty";
                        xlnx,pll-compensation = "SYSTEM_SYNCHRONOUS";
                        xlnx,clkout5-phase = <0x0>;
                        xlnx,clkout7-sequence-number = <0x1>;
                        xlnx,status-port = "STATUS";
                        xlnx,clkfb-out-p-port = "clkfb_out_p";
                        xlnx,mmcm-clkout5-use-fine-ps;
                        xlnx,clkfb-in-port = "clkfb_in";
                        xlnx,clkout5-actual-freq = <0x64>;
                        xlnx,input-mode = "frequency";
                        xlnx,interface-selection = <0x1>;
                        xlnx,mmcm-bandwidth = "HIGH";
                        xlnx,calc-done = "empty";
                        xlnx,pll-clkout2-phase = <0x0>;
                        xlnx,has-cddc = <0x0>;
                        xlnx,power-reg = <0x0>;
                        xlnx,mmcm-clkin1-period = <0x3730e8>;
                        xlnx,pll-clkout3-duty-cycle = <0x7a120>;
                        xlnx,clkout2-duty-cycle = <0x32>;
                        xlnx,clkout4-phase = <0x0>;
                        xlnx,pll-clkout5-divide = <0x1>;
                        xlnx,clkout7-jitter = <0x0>;
                        clocks = <&misc_clk_1>,
                         <&zynqmp_clk 0x47>;
                        xlnx,clkout1-out-freq = <0x15f90000>;
                        xlnx,clkout7-drives = "BUFG";
                        xlnx,clkout5-phase-error = <0x0>;
                        xlnx,pll-clkout1-phase = <0x0>;
                        xlnx,clkout5-requested-duty-cycle = <0x32>;
                        xlnx,clkfb-in-signaling = "SINGLE";
                        xlnx,enable-clkoutphy = <0x0>;
                        xlnx,use-clkout2-bar = <0x0>;
                        xlnx,secondary-port = "clk_in2";
                        xlnx,clkout3-phase = <0x0>;
                        xlnx,pll-clkout3-divide = <0x1>;
                        xlnx,use-reset = <0x1>;
                        xlnx,override-pll = <0x0>;
                        xlnx,clkoutphy-mode = "VCO";
                        xlnx,mmcm-clkout4-use-fine-ps;
                        xlnx,clkout5-jitter = <0x0>;
                        xlnx,clkout6-used = <0x0>;
                        xlnx,m-min = <0x2>;
                        xlnx,mmcm-clock-hold;
                        xlnx,clkfb-stopped-port = "clkfb_stopped";
                        xlnx,clk-out7-port = "clk_out7";
                        xlnx,clkout1-requested-phase = <0x0>;
                        xlnx,clkout4-actual-freq = <0x64>;
                        xlnx,pll-clk-feedback = "CLKFBOUT";
                        xlnx,phaseshift-mode = "LATENCY";
                        xlnx,clkfb-out-port = "clkfb_out";
                        xlnx,clkout5-drives = "BUFG";
                        xlnx,o-max = <0x80>;
                        xlnx,clkout3-requested-phase = <0x0>;
                        xlnx,secondary-in-timeperiod = <0xa>;
                        xlnx,pll-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-used = <0x0>;
                        xlnx,jitter-options = "UI";
                        xlnx,clkout5-requested-phase = <0x0>;
                        xlnx,pll-clkout0-phase = <0x0>;
                        xlnx,clk-out4-port = "clk_out4";
                        xlnx,clkout3-duty-cycle = <0x32>;
                        xlnx,clkout7-requested-phase = <0x0>;
                        xlnx,secondary-in-freq = <0x64>;
                        xlnx,use-min-power = <0x0>;
                        xlnx,clkfbout-1 = <0x0>;
                        #clock-cells = <0x1>;
                        xlnx,pll-ref-jitter = <0x2710>;
                        xlnx,clkfbout-2 = <0x0>;
                        phandle = <0x1d>;
                };

                clocking_block_clk_wiz_adc2: clk_wiz@b4c60000 {
                        xlnx,reset-type = "ACTIVE_HIGH";
                        xlnx,pll-clkout1-divide = <0x1>;
                        xlnx,clk-out1-port = "clk_out1";
                        xlnx,clkout2-phase = <0x0>;
                        xlnx,clkout3-jitter = <0x0>;
                        xlnx,clkout3-drives = "BUFG";
                        reg = <0x0 0xb4c60000 0x0 0x10000>;
                        xlnx,use-min-o-jitter = <0x1>;
                        xlnx,c-component-name = "rfdc_ex_clk_wiz_adc2_0";
                        xlnx,clkout4-phase-error = <0x0>;
                        xlnx,clkout5-1 = <0x0>;
                        xlnx,clkout5-2 = <0x0>;
                        xlnx,clkout5-out-freq = <0x64>;
                        xlnx,d-max = <0xd>;
                        xlnx,clkout1-phase = <0x0>;
                        xlnx,divide6-auto = <0x3d090>;
                        xlnx,clkout1-jitter = <0x4900f70>;
                        xlnx,clkfb-in-n-port = "clkfb_in_n";
                        xlnx,clkout2-requested-out-freq = <0x64>;
                        xlnx,use-locked = <0x1>;
                        xlnx,pll-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout3-use-fine-ps;
                        xlnx,clkout1-drives = "No_buffer";
                        xlnx,input-clk-stopped-port = "input_clk_stopped";
                        xlnx,clkout4-duty-cycle = <0x32>;
                        xlnx,divide3-auto = <0x3d090>;
                        xlnx,use-dyn-reconfig = <0x1>;
                        xlnx,clkout3-actual-freq = <0x64>;
                        xlnx,clkout6-requested-duty-cycle = <0x32>;
                        xlnx,diff-clk-in1-board-interface = "Custom";
                        xlnx,mmcm-clkout0-duty-cycle = <0x7a120>;
                        xlnx,clkin2-jitter-ps = <0x64>;
                        xlnx,clkout2-1 = <0x0>;
                        xlnx,in-freq-units = "Units_MHz";
                        xlnx,clkout2-2 = <0x0>;
                        xlnx,feedback-source = "FDBK_ONCHIP";
                        xlnx,clkout5-requested-out-freq = <0x64>;
                        xlnx,name = "clocking_block_clk_wiz_adc2";
                        xlnx,prim-in-freq = <0x107ac000>;
                        xlnx,mmcm-clkout5-divide = <0x1>;
                        xlnx,clkout3-phase-error = <0x0>;
                        xlnx,clk-in2-board-interface = "Custom";
                        xlnx,clkin1-ui-jitter = <0x2710>;
                        xlnx,use-inclk-switchover = <0x0>;
                        clock-names = "clk_in1", "s_axi_aclk";
                        xlnx,clkout5-duty-cycle = <0x32>;
                        xlnx,use-clkout4-bar = <0x0>;
                        xlnx,mmcm-clkout1-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout2-use-fine-ps;
                        xlnx,clkout2-out-freq = <0x64>;
                        xlnx,use-dyn-phase-shift = <0x0>;
                        xlnx,mmcm-clkout3-divide = <0x1>;
                        xlnx,clkout2-actual-freq = <0x64>;
                        xlnx,o-min = <0x1>;
                        xlnx,daddr-port = "daddr";
                        xlnx,precision = <0x1>;
                        xlnx,mmcm-ref-jitter1 = <0x2710>;
                        clock-output-names = "0xb4c60000-clk_out1";
                        xlnx,mmcm-ref-jitter2 = <0x2710>;
                        xlnx,pll-notes = "No , notes";
                        xlnx,use-phase-alignment = <0x0>;
                        xlnx,ref-clk-freq = <0x64>;
                        xlnx,clkout7-requested-duty-cycle = <0x32>;
                        xlnx,inclk-sum-row0 = "Input , Clock , Freq , (MHz) , Input , Jitter , (UI)";
                        xlnx,inclk-sum-row1 = "__primary__________276.48____________0.010";
                        xlnx,use-fast-simulation = <0x0>;
                        xlnx,inclk-sum-row2 = "no_secondary_input_clock";
                        xlnx,mmcm-clkout1-divide = <0x1>;
                        xlnx,din-port = "din";
                        xlnx,reset-board-interface = "Custom";
                        xlnx,clkout6-duty-cycle = <0x32>;
                        xlnx,clkout2-phase-error = <0x0>;
                        xlnx,clkout1-requested-duty-cycle = <0x32>;
                        xlnx,vco-max = <0x5dc>;
                        xlnx,use-freq-synth = <0x1>;
                        xlnx,primtype-sel = "AUTO";
                        xlnx,mmcm-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout5-used = <0x0>;
                        xlnx,d-min = <0x1>;
                        xlnx,pll-clkfbout-mult = <0x1>;
                        xlnx,mmcm-clkout4-cascade;
                        xlnx,use-clkout1-bar = <0x0>;
                        xlnx,clk-out6-port = "clk_out6";
                        xlnx,clkout2-sequence-number = <0x1>;
                        xlnx,clk-valid-port = "CLK_VALID";
                        xlnx,clkout2-used = <0x0>;
                        xlnx,clkout4-sequence-number = <0x1>;
                        xlnx,psincdec-port = "psincdec";
                        xlnx,mmcm-clkout1-use-fine-ps;
                        xlnx,clk-out3-port = "clk_out3";
                        xlnx,clkout6-sequence-number = <0x1>;
                        xlnx,platform = "UNKNOWN";
                        xlnx,mmcm-clkout6-phase = <0x0>;
                        xlnx,clkout1-actual-freq = <0x64>;
                        xlnx,clkout6-out-freq = <0x64>;
                        xlnx,nr-outputs = <0x1>;
                        xlnx,mmcm-clkin2-period = <0xa>;
                        xlnx,prim-in-jitter = <0x2710>;
                        xlnx,mmcm-clkfbout-mult-f = <0x10>;
                        status = "okay";
                        xlnx,clkout6-1 = <0x0>;
                        xlnx,clkout6-2 = <0x0>;
                        xlnx,clkout7-duty-cycle = <0x32>;
                        xlnx,outclk-sum-row1 = "clk_out1__368.64000______0.000______50.0_______76.550_____83.786";
                        xlnx,outclk-sum-row2 = "no_CLK_OUT2_output";
                        xlnx,jitter-sel = "Min_O_Jitter";
                        xlnx,outclk-sum-row3 = "no_CLK_OUT3_output";
                        xlnx,mmcm-clkout5-phase = <0x0>;
                        xlnx,mmcm-clkout3-duty-cycle = <0x7a120>;
                        xlnx,outclk-sum-row4 = "no_CLK_OUT4_output";
                        xlnx,clkfb-in-p-port = "clkfb_in_p";
                        xlnx,outclk-sum-row5 = "no_CLK_OUT5_output";
                        xlnx,outclk-sum-row6 = "no_CLK_OUT6_output";
                        xlnx,outclk-sum-row7 = "no_CLK_OUT7_output";
                        xlnx,clkout1-phase-error = <0x4fe7910>;
                        xlnx,divide5-auto = <0x3d090>;
                        xlnx,pll-bandwidth = "OPTIMIZED";
                        xlnx,psdone-port = "psdone";
                        xlnx,clkout3-1 = <0x0>;
                        xlnx,clkout3-2 = <0x0>;
                        xlnx,clkout3-requested-out-freq = <0x64>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,pll-clkout4-divide = <0x1>;
                        xlnx,pll-clkfbout-phase = <0x0>;
                        xlnx,divide2-auto = <0x3d090>;
                        xlnx,override-mmcm = <0x0>;
                        xlnx,clkout6-jitter = <0x0>;
                        xlnx,ss-mode = "CENTER_HIGH";
                        xlnx,mmcm-notes = "None";
                        xlnx,mmcm-clkout0-use-fine-ps;
                        xlnx,clkout6-drives = "BUFG";
                        xlnx,mmcm-clkfbout-use-fine-ps;
                        xlnx,ss-mod-period = <0xfa0>;
                        xlnx,mmcm-clkout4-phase = <0x0>;
                        xlnx,clkout2-requested-duty-cycle = <0x32>;
                        xlnx,clkout0-actual-freq = <0x15f90000>;
                        xlnx,divclk = <0x0>;
                        xlnx,primary-port = "clk_in1";
                        xlnx,mmcm-compensation = "AUTO";
                        xlnx,clkout6-requested-out-freq = <0x64>;
                        xlnx,clkout0-1 = <0x0>;
                        xlnx,clkout0-2 = <0x0>;
                        xlnx,clkout2-requested-phase = <0x0>;
                        xlnx,relative-inclk = "REL_PRIMARY";
                        xlnx,pll-clkout2-divide = <0x1>;
                        xlnx,clkout4-requested-phase = <0x0>;
                        xlnx,enable-user-clock0 = <0x0>;
                        xlnx,filter-1 = <0x0>;
                        xlnx,mmcm-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-out-freq = <0x64>;
                        xlnx,clkout4-jitter = <0x0>;
                        xlnx,clkout6-requested-phase = <0x0>;
                        xlnx,clkoutphy-requested-freq = <0x258>;
                        xlnx,enable-user-clock1 = <0x0>;
                        xlnx,filter-2 = <0x0>;
                        xlnx,ss-mod-freq = <0xfa>;
                        xlnx,mmcm-divclk-divide = <0x3>;
                        xlnx,enable-user-clock2 = <0x0>;
                        xlnx,in-jitter-units = "Units_UI";
                        xlnx,enable-user-clock3 = <0x0>;
                        xlnx,lock-1 = <0x0>;
                        xlnx,clkout4-drives = "BUFG";
                        xlnx,lock-2 = <0x0>;
                        xlnx,den-port = "den";
                        xlnx,lock-3 = <0x0>;
                        xlnx,use-safe-clock-startup = <0x0>;
                        xlnx,mmcm-clkout3-phase = <0x0>;
                        xlnx,dwe-port = "dwe";
                        xlnx,clkfb-out-n-port = "clkfb_out_n";
                        xlnx,use-max-i-jitter = <0x0>;
                        xlnx,drdy-port = "drdy";
                        xlnx,vco-min = <0x2ee>;
                        xlnx,pll-clkout0-divide = <0x1>;
                        xlnx,clkin1-jitter-ps = <0x227c200>;
                        xlnx,clk-in-sel-port = "clk_in_sel";
                        xlnx,use-freeze = <0x0>;
                        xlnx,clkout2-jitter = <0x0>;
                        xlnx,enable-pll0 = <0x0>;
                        xlnx,enable-pll1 = <0x0>;
                        xlnx,clkout2-drives = "BUFG";
                        xlnx,use-inclk-stopped = <0x0>;
                        xlnx,use-clkout3-bar = <0x0>;
                        xlnx,use-clk-valid = <0x0>;
                        xlnx,mmcm-clkout2-phase = <0x0>;
                        compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
                        xlnx,reset-port = "reset";
                        xlnx,mmcm-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout0-divide-f = <0x4>;
                        xlnx,pll-clkout0-duty-cycle = <0x7a120>;
                        xlnx,speed-grade = <0x2>;
                        xlnx,diff-clk-in2-board-interface = "Custom";
                        xlnx,clkout3-requested-duty-cycle = <0x32>;
                        xlnx,use-status = <0x0>;
                        xlnx,prim-source = "No_buffer";
                        xlnx,clkout7-used = <0x0>;
                        xlnx,use-clkfb-stopped = <0x0>;
                        xlnx,mmcm-clkout1-phase = <0x0>;
                        xlnx,mmcm-clkout6-divide = <0x1>;
                        xlnx,clkout7-out-freq = <0x64>;
                        xlnx,prim-in-timeperiod = <0xa>;
                        xlnx,clkout4-used = <0x0>;
                        xlnx,pll-clkin-period = <0x1>;
                        xlnx,clk-out5-port = "clk_out5";
                        xlnx,psclk-port = "psclk";
                        xlnx,primitive = "PLL";
                        xlnx,clkout1-used;
                        xlnx,reset-low = <0x0>;
                        xlnx,clk-in1-board-interface = "Custom";
                        xlnx,clk-out2-port = "clk_out2";
                        xlnx,power-down-port = "power_down";
                        xlnx,clkout7-phase-error = <0x0>;
                        xlnx,mmcm-clkout6-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout4-divide = <0x1>;
                        xlnx,mmcm-clkfbout-phase = <0x0>;
                        xlnx,mmcm-clkout0-phase = <0x0>;
                        xlnx,pll-clkout1-duty-cycle = <0x7a120>;
                        xlnx,user-clk-freq0 = <0x64>;
                        xlnx,user-clk-freq1 = <0x64>;
                        xlnx,pll-clkout5-phase = <0x0>;
                        xlnx,user-clk-freq2 = <0x64>;
                        xlnx,secondary-in-jitter = <0x2710>;
                        xlnx,user-clk-freq3 = <0x64>;
                        xlnx,use-clock-sequencing = <0x0>;
                        xlnx,secondary-source = "Single_ended_clock_capable_pin";
                        xlnx,cddcdone-port = "cddcdone";
                        xlnx,clkout7-phase = <0x0>;
                        xlnx,psen-port = "psen";
                        xlnx,mmcm-clkout6-use-fine-ps;
                        xlnx,dclk-port = "dclk";
                        xlnx,m-max = <0x15>;
                        xlnx,outclk-sum-row0a = "Output , Output , Phase , Duty , Cycle , Pk-to-Pk , Phase";
                        xlnx,clkout1-requested-out-freq = <0x15f90000>;
                        xlnx,clkout6-actual-freq = <0x64>;
                        xlnx,divide7-auto = <0x3d090>;
                        xlnx,outclk-sum-row0b = "Clock , Freq , (MHz) , (degrees) , (%) , Jitter , (ps) , Error , (ps)";
                        xlnx,clkout4-1 = <0x0>;
                        xlnx,locked-port = "locked";
                        xlnx,mmcm-clkout2-divide = <0x1>;
                        xlnx,clkin2-ui-jitter = <0x2710>;
                        xlnx,clkout4-2 = <0x0>;
                        xlnx,enable-clock-monitor = <0x0>;
                        xlnx,ss-mod-time = <0xfa0>;
                        xlnx,auto-primitive = "MMCM";
                        xlnx,divide4-auto = <0x3d090>;
                        xlnx,pll-clkout4-phase = <0x0>;
                        xlnx,use-power-down = <0x0>;
                        xlnx,mmcm-startup-wait;
                        xlnx,divide1-auto = <0x1>;
                        xlnx,clkout4-requested-duty-cycle = <0x32>;
                        xlnx,clkout4-requested-out-freq = <0x64>;
                        xlnx,rable = <0x0>;
                        xlnx,optimize-clocking-structure-en = <0x0>;
                        xlnx,clkout4-out-freq = <0x64>;
                        xlnx,clkout6-phase = <0x0>;
                        xlnx,num-out-clks = <0x1>;
                        xlnx,ip-name = "clk_wiz";
                        xlnx,pll-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout1-1 = <0x0>;
                        xlnx,clkout1-2 = <0x0>;
                        xlnx,clkout1-duty-cycle = <0x32>;
                        xlnx,pll-divclk-divide = <0x1>;
                        xlnx,clkout6-phase-error = <0x0>;
                        xlnx,dout-port = "dout";
                        xlnx,clkout1-sequence-number = <0x1>;
                        xlnx,pll-clkout3-phase = <0x0>;
                        xlnx,cddcreq-port = "cddcreq";
                        xlnx,clkout7-requested-out-freq = <0x64>;
                        xlnx,use-spread-spectrum = <0x0>;
                        xlnx,clkout3-sequence-number = <0x1>;
                        xlnx,clkout5-sequence-number = <0x1>;
                        xlnx,summary-strings = "empty";
                        xlnx,pll-compensation = "SYSTEM_SYNCHRONOUS";
                        xlnx,clkout5-phase = <0x0>;
                        xlnx,clkout7-sequence-number = <0x1>;
                        xlnx,status-port = "STATUS";
                        xlnx,clkfb-out-p-port = "clkfb_out_p";
                        xlnx,mmcm-clkout5-use-fine-ps;
                        xlnx,clkfb-in-port = "clkfb_in";
                        xlnx,clkout5-actual-freq = <0x64>;
                        xlnx,input-mode = "frequency";
                        xlnx,interface-selection = <0x1>;
                        xlnx,mmcm-bandwidth = "HIGH";
                        xlnx,calc-done = "empty";
                        xlnx,pll-clkout2-phase = <0x0>;
                        xlnx,has-cddc = <0x0>;
                        xlnx,power-reg = <0x0>;
                        xlnx,mmcm-clkin1-period = <0x3730e8>;
                        xlnx,pll-clkout3-duty-cycle = <0x7a120>;
                        xlnx,clkout2-duty-cycle = <0x32>;
                        xlnx,clkout4-phase = <0x0>;
                        xlnx,pll-clkout5-divide = <0x1>;
                        xlnx,clkout7-jitter = <0x0>;
                        clocks = <&misc_clk_1>,
                         <&zynqmp_clk 0x47>;
                        xlnx,clkout1-out-freq = <0x15f90000>;
                        xlnx,clkout7-drives = "BUFG";
                        xlnx,clkout5-phase-error = <0x0>;
                        xlnx,pll-clkout1-phase = <0x0>;
                        xlnx,clkout5-requested-duty-cycle = <0x32>;
                        xlnx,clkfb-in-signaling = "SINGLE";
                        xlnx,enable-clkoutphy = <0x0>;
                        xlnx,use-clkout2-bar = <0x0>;
                        xlnx,secondary-port = "clk_in2";
                        xlnx,clkout3-phase = <0x0>;
                        xlnx,pll-clkout3-divide = <0x1>;
                        xlnx,use-reset = <0x1>;
                        xlnx,override-pll = <0x0>;
                        xlnx,clkoutphy-mode = "VCO";
                        xlnx,mmcm-clkout4-use-fine-ps;
                        xlnx,clkout5-jitter = <0x0>;
                        xlnx,clkout6-used = <0x0>;
                        xlnx,m-min = <0x2>;
                        xlnx,mmcm-clock-hold;
                        xlnx,clkfb-stopped-port = "clkfb_stopped";
                        xlnx,clk-out7-port = "clk_out7";
                        xlnx,clkout1-requested-phase = <0x0>;
                        xlnx,clkout4-actual-freq = <0x64>;
                        xlnx,pll-clk-feedback = "CLKFBOUT";
                        xlnx,phaseshift-mode = "LATENCY";
                        xlnx,clkfb-out-port = "clkfb_out";
                        xlnx,clkout5-drives = "BUFG";
                        xlnx,o-max = <0x80>;
                        xlnx,clkout3-requested-phase = <0x0>;
                        xlnx,secondary-in-timeperiod = <0xa>;
                        xlnx,pll-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-used = <0x0>;
                        xlnx,jitter-options = "UI";
                        xlnx,clkout5-requested-phase = <0x0>;
                        xlnx,pll-clkout0-phase = <0x0>;
                        xlnx,clk-out4-port = "clk_out4";
                        xlnx,clkout3-duty-cycle = <0x32>;
                        xlnx,clkout7-requested-phase = <0x0>;
                        xlnx,secondary-in-freq = <0x64>;
                        xlnx,use-min-power = <0x0>;
                        xlnx,clkfbout-1 = <0x0>;
                        #clock-cells = <0x1>;
                        xlnx,pll-ref-jitter = <0x2710>;
                        xlnx,clkfbout-2 = <0x0>;
                        phandle = <0x1e>;
                };

                clocking_block_clk_wiz_adc3: clk_wiz@b4c70000 {
                        xlnx,reset-type = "ACTIVE_HIGH";
                        xlnx,pll-clkout1-divide = <0x1>;
                        xlnx,clk-out1-port = "clk_out1";
                        xlnx,clkout2-phase = <0x0>;
                        xlnx,clkout3-jitter = <0x0>;
                        xlnx,clkout3-drives = "BUFG";
                        reg = <0x0 0xb4c70000 0x0 0x10000>;
                        xlnx,use-min-o-jitter = <0x1>;
                        xlnx,c-component-name = "rfdc_ex_clk_wiz_adc3_0";
                        xlnx,clkout4-phase-error = <0x0>;
                        xlnx,clkout5-1 = <0x0>;
                        xlnx,clkout5-2 = <0x0>;
                        xlnx,clkout5-out-freq = <0x64>;
                        xlnx,d-max = <0xd>;
                        xlnx,clkout1-phase = <0x0>;
                        xlnx,divide6-auto = <0x3d090>;
                        xlnx,clkout1-jitter = <0x4900f70>;
                        xlnx,clkfb-in-n-port = "clkfb_in_n";
                        xlnx,clkout2-requested-out-freq = <0x64>;
                        xlnx,use-locked = <0x1>;
                        xlnx,pll-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout3-use-fine-ps;
                        xlnx,clkout1-drives = "No_buffer";
                        xlnx,input-clk-stopped-port = "input_clk_stopped";
                        xlnx,clkout4-duty-cycle = <0x32>;
                        xlnx,divide3-auto = <0x3d090>;
                        xlnx,use-dyn-reconfig = <0x1>;
                        xlnx,clkout3-actual-freq = <0x64>;
                        xlnx,clkout6-requested-duty-cycle = <0x32>;
                        xlnx,diff-clk-in1-board-interface = "Custom";
                        xlnx,mmcm-clkout0-duty-cycle = <0x7a120>;
                        xlnx,clkin2-jitter-ps = <0x64>;
                        xlnx,clkout2-1 = <0x0>;
                        xlnx,in-freq-units = "Units_MHz";
                        xlnx,clkout2-2 = <0x0>;
                        xlnx,feedback-source = "FDBK_ONCHIP";
                        xlnx,clkout5-requested-out-freq = <0x64>;
                        xlnx,name = "clocking_block_clk_wiz_adc3";
                        xlnx,prim-in-freq = <0x107ac000>;
                        xlnx,mmcm-clkout5-divide = <0x1>;
                        xlnx,clkout3-phase-error = <0x0>;
                        xlnx,clk-in2-board-interface = "Custom";
                        xlnx,clkin1-ui-jitter = <0x2710>;
                        xlnx,use-inclk-switchover = <0x0>;
                        clock-names = "clk_in1", "s_axi_aclk";
                        xlnx,clkout5-duty-cycle = <0x32>;
                        xlnx,use-clkout4-bar = <0x0>;
                        xlnx,mmcm-clkout1-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout2-use-fine-ps;
                        xlnx,clkout2-out-freq = <0x64>;
                        xlnx,use-dyn-phase-shift = <0x0>;
                        xlnx,mmcm-clkout3-divide = <0x1>;
                        xlnx,clkout2-actual-freq = <0x64>;
                        xlnx,o-min = <0x1>;
                        xlnx,daddr-port = "daddr";
                        xlnx,precision = <0x1>;
                        xlnx,mmcm-ref-jitter1 = <0x2710>;
                        clock-output-names = "0xb4c70000-clk_out1";
                        xlnx,mmcm-ref-jitter2 = <0x2710>;
                        xlnx,pll-notes = "No , notes";
                        xlnx,use-phase-alignment = <0x0>;
                        xlnx,ref-clk-freq = <0x64>;
                        xlnx,clkout7-requested-duty-cycle = <0x32>;
                        xlnx,inclk-sum-row0 = "Input , Clock , Freq , (MHz) , Input , Jitter , (UI)";
                        xlnx,inclk-sum-row1 = "__primary__________276.48____________0.010";
                        xlnx,use-fast-simulation = <0x0>;
                        xlnx,inclk-sum-row2 = "no_secondary_input_clock";
                        xlnx,mmcm-clkout1-divide = <0x1>;
                        xlnx,din-port = "din";
                        xlnx,reset-board-interface = "Custom";
                        xlnx,clkout6-duty-cycle = <0x32>;
                        xlnx,clkout2-phase-error = <0x0>;
                        xlnx,clkout1-requested-duty-cycle = <0x32>;
                        xlnx,vco-max = <0x5dc>;
                        xlnx,use-freq-synth = <0x1>;
                        xlnx,primtype-sel = "AUTO";
                        xlnx,mmcm-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout5-used = <0x0>;
                        xlnx,d-min = <0x1>;
                        xlnx,pll-clkfbout-mult = <0x1>;
                        xlnx,mmcm-clkout4-cascade;
                        xlnx,use-clkout1-bar = <0x0>;
                        xlnx,clk-out6-port = "clk_out6";
                        xlnx,clkout2-sequence-number = <0x1>;
                        xlnx,clk-valid-port = "CLK_VALID";
                        xlnx,clkout2-used = <0x0>;
                        xlnx,clkout4-sequence-number = <0x1>;
                        xlnx,psincdec-port = "psincdec";
                        xlnx,mmcm-clkout1-use-fine-ps;
                        xlnx,clk-out3-port = "clk_out3";
                        xlnx,clkout6-sequence-number = <0x1>;
                        xlnx,platform = "UNKNOWN";
                        xlnx,mmcm-clkout6-phase = <0x0>;
                        xlnx,clkout1-actual-freq = <0x64>;
                        xlnx,clkout6-out-freq = <0x64>;
                        xlnx,nr-outputs = <0x1>;
                        xlnx,mmcm-clkin2-period = <0xa>;
                        xlnx,prim-in-jitter = <0x2710>;
                        xlnx,mmcm-clkfbout-mult-f = <0x10>;
                        status = "okay";
                        xlnx,clkout6-1 = <0x0>;
                        xlnx,clkout6-2 = <0x0>;
                        xlnx,clkout7-duty-cycle = <0x32>;
                        xlnx,outclk-sum-row1 = "clk_out1__368.64000______0.000______50.0_______76.550_____83.786";
                        xlnx,outclk-sum-row2 = "no_CLK_OUT2_output";
                        xlnx,jitter-sel = "Min_O_Jitter";
                        xlnx,outclk-sum-row3 = "no_CLK_OUT3_output";
                        xlnx,mmcm-clkout5-phase = <0x0>;
                        xlnx,mmcm-clkout3-duty-cycle = <0x7a120>;
                        xlnx,outclk-sum-row4 = "no_CLK_OUT4_output";
                        xlnx,clkfb-in-p-port = "clkfb_in_p";
                        xlnx,outclk-sum-row5 = "no_CLK_OUT5_output";
                        xlnx,outclk-sum-row6 = "no_CLK_OUT6_output";
                        xlnx,outclk-sum-row7 = "no_CLK_OUT7_output";
                        xlnx,clkout1-phase-error = <0x4fe7910>;
                        xlnx,divide5-auto = <0x3d090>;
                        xlnx,pll-bandwidth = "OPTIMIZED";
                        xlnx,psdone-port = "psdone";
                        xlnx,clkout3-1 = <0x0>;
                        xlnx,clkout3-2 = <0x0>;
                        xlnx,clkout3-requested-out-freq = <0x64>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,pll-clkout4-divide = <0x1>;
                        xlnx,pll-clkfbout-phase = <0x0>;
                        xlnx,divide2-auto = <0x3d090>;
                        xlnx,override-mmcm = <0x0>;
                        xlnx,clkout6-jitter = <0x0>;
                        xlnx,ss-mode = "CENTER_HIGH";
                        xlnx,mmcm-notes = "None";
                        xlnx,mmcm-clkout0-use-fine-ps;
                        xlnx,clkout6-drives = "BUFG";
                        xlnx,mmcm-clkfbout-use-fine-ps;
                        xlnx,ss-mod-period = <0xfa0>;
                        xlnx,mmcm-clkout4-phase = <0x0>;
                        xlnx,clkout2-requested-duty-cycle = <0x32>;
                        xlnx,clkout0-actual-freq = <0x15f90000>;
                        xlnx,divclk = <0x0>;
                        xlnx,primary-port = "clk_in1";
                        xlnx,mmcm-compensation = "AUTO";
                        xlnx,clkout6-requested-out-freq = <0x64>;
                        xlnx,clkout0-1 = <0x0>;
                        xlnx,clkout0-2 = <0x0>;
                        xlnx,clkout2-requested-phase = <0x0>;
                        xlnx,relative-inclk = "REL_PRIMARY";
                        xlnx,pll-clkout2-divide = <0x1>;
                        xlnx,clkout4-requested-phase = <0x0>;
                        xlnx,enable-user-clock0 = <0x0>;
                        xlnx,filter-1 = <0x0>;
                        xlnx,mmcm-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-out-freq = <0x64>;
                        xlnx,clkout4-jitter = <0x0>;
                        xlnx,clkout6-requested-phase = <0x0>;
                        xlnx,clkoutphy-requested-freq = <0x258>;
                        xlnx,enable-user-clock1 = <0x0>;
                        xlnx,filter-2 = <0x0>;
                        xlnx,ss-mod-freq = <0xfa>;
                        xlnx,mmcm-divclk-divide = <0x3>;
                        xlnx,enable-user-clock2 = <0x0>;
                        xlnx,in-jitter-units = "Units_UI";
                        xlnx,enable-user-clock3 = <0x0>;
                        xlnx,lock-1 = <0x0>;
                        xlnx,clkout4-drives = "BUFG";
                        xlnx,lock-2 = <0x0>;
                        xlnx,den-port = "den";
                        xlnx,lock-3 = <0x0>;
                        xlnx,use-safe-clock-startup = <0x0>;
                        xlnx,mmcm-clkout3-phase = <0x0>;
                        xlnx,dwe-port = "dwe";
                        xlnx,clkfb-out-n-port = "clkfb_out_n";
                        xlnx,use-max-i-jitter = <0x0>;
                        xlnx,drdy-port = "drdy";
                        xlnx,vco-min = <0x2ee>;
                        xlnx,pll-clkout0-divide = <0x1>;
                        xlnx,clkin1-jitter-ps = <0x227c200>;
                        xlnx,clk-in-sel-port = "clk_in_sel";
                        xlnx,use-freeze = <0x0>;
                        xlnx,clkout2-jitter = <0x0>;
                        xlnx,enable-pll0 = <0x0>;
                        xlnx,enable-pll1 = <0x0>;
                        xlnx,clkout2-drives = "BUFG";
                        xlnx,use-inclk-stopped = <0x0>;
                        xlnx,use-clkout3-bar = <0x0>;
                        xlnx,use-clk-valid = <0x0>;
                        xlnx,mmcm-clkout2-phase = <0x0>;
                        compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
                        xlnx,reset-port = "reset";
                        xlnx,mmcm-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout0-divide-f = <0x4>;
                        xlnx,pll-clkout0-duty-cycle = <0x7a120>;
                        xlnx,speed-grade = <0x2>;
                        xlnx,diff-clk-in2-board-interface = "Custom";
                        xlnx,clkout3-requested-duty-cycle = <0x32>;
                        xlnx,use-status = <0x0>;
                        xlnx,prim-source = "No_buffer";
                        xlnx,clkout7-used = <0x0>;
                        xlnx,use-clkfb-stopped = <0x0>;
                        xlnx,mmcm-clkout1-phase = <0x0>;
                        xlnx,mmcm-clkout6-divide = <0x1>;
                        xlnx,clkout7-out-freq = <0x64>;
                        xlnx,prim-in-timeperiod = <0xa>;
                        xlnx,clkout4-used = <0x0>;
                        xlnx,pll-clkin-period = <0x1>;
                        xlnx,clk-out5-port = "clk_out5";
                        xlnx,psclk-port = "psclk";
                        xlnx,primitive = "PLL";
                        xlnx,clkout1-used;
                        xlnx,reset-low = <0x0>;
                        xlnx,clk-in1-board-interface = "Custom";
                        xlnx,clk-out2-port = "clk_out2";
                        xlnx,power-down-port = "power_down";
                        xlnx,clkout7-phase-error = <0x0>;
                        xlnx,mmcm-clkout6-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout4-divide = <0x1>;
                        xlnx,mmcm-clkfbout-phase = <0x0>;
                        xlnx,mmcm-clkout0-phase = <0x0>;
                        xlnx,pll-clkout1-duty-cycle = <0x7a120>;
                        xlnx,user-clk-freq0 = <0x64>;
                        xlnx,user-clk-freq1 = <0x64>;
                        xlnx,pll-clkout5-phase = <0x0>;
                        xlnx,user-clk-freq2 = <0x64>;
                        xlnx,secondary-in-jitter = <0x2710>;
                        xlnx,user-clk-freq3 = <0x64>;
                        xlnx,use-clock-sequencing = <0x0>;
                        xlnx,secondary-source = "Single_ended_clock_capable_pin";
                        xlnx,cddcdone-port = "cddcdone";
                        xlnx,clkout7-phase = <0x0>;
                        xlnx,psen-port = "psen";
                        xlnx,mmcm-clkout6-use-fine-ps;
                        xlnx,dclk-port = "dclk";
                        xlnx,m-max = <0x15>;
                        xlnx,outclk-sum-row0a = "Output , Output , Phase , Duty , Cycle , Pk-to-Pk , Phase";
                        xlnx,clkout1-requested-out-freq = <0x15f90000>;
                        xlnx,clkout6-actual-freq = <0x64>;
                        xlnx,divide7-auto = <0x3d090>;
                        xlnx,outclk-sum-row0b = "Clock , Freq , (MHz) , (degrees) , (%) , Jitter , (ps) , Error , (ps)";
                        xlnx,clkout4-1 = <0x0>;
                        xlnx,locked-port = "locked";
                        xlnx,mmcm-clkout2-divide = <0x1>;
                        xlnx,clkin2-ui-jitter = <0x2710>;
                        xlnx,clkout4-2 = <0x0>;
                        xlnx,enable-clock-monitor = <0x0>;
                        xlnx,ss-mod-time = <0xfa0>;
                        xlnx,auto-primitive = "MMCM";
                        xlnx,divide4-auto = <0x3d090>;
                        xlnx,pll-clkout4-phase = <0x0>;
                        xlnx,use-power-down = <0x0>;
                        xlnx,mmcm-startup-wait;
                        xlnx,divide1-auto = <0x1>;
                        xlnx,clkout4-requested-duty-cycle = <0x32>;
                        xlnx,clkout4-requested-out-freq = <0x64>;
                        xlnx,rable = <0x0>;
                        xlnx,optimize-clocking-structure-en = <0x0>;
                        xlnx,clkout4-out-freq = <0x64>;
                        xlnx,clkout6-phase = <0x0>;
                        xlnx,num-out-clks = <0x1>;
                        xlnx,ip-name = "clk_wiz";
                        xlnx,pll-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout1-1 = <0x0>;
                        xlnx,clkout1-2 = <0x0>;
                        xlnx,clkout1-duty-cycle = <0x32>;
                        xlnx,pll-divclk-divide = <0x1>;
                        xlnx,clkout6-phase-error = <0x0>;
                        xlnx,dout-port = "dout";
                        xlnx,clkout1-sequence-number = <0x1>;
                        xlnx,pll-clkout3-phase = <0x0>;
                        xlnx,cddcreq-port = "cddcreq";
                        xlnx,clkout7-requested-out-freq = <0x64>;
                        xlnx,use-spread-spectrum = <0x0>;
                        xlnx,clkout3-sequence-number = <0x1>;
                        xlnx,clkout5-sequence-number = <0x1>;
                        xlnx,summary-strings = "empty";
                        xlnx,pll-compensation = "SYSTEM_SYNCHRONOUS";
                        xlnx,clkout5-phase = <0x0>;
                        xlnx,clkout7-sequence-number = <0x1>;
                        xlnx,status-port = "STATUS";
                        xlnx,clkfb-out-p-port = "clkfb_out_p";
                        xlnx,mmcm-clkout5-use-fine-ps;
                        xlnx,clkfb-in-port = "clkfb_in";
                        xlnx,clkout5-actual-freq = <0x64>;
                        xlnx,input-mode = "frequency";
                        xlnx,interface-selection = <0x1>;
                        xlnx,mmcm-bandwidth = "HIGH";
                        xlnx,calc-done = "empty";
                        xlnx,pll-clkout2-phase = <0x0>;
                        xlnx,has-cddc = <0x0>;
                        xlnx,power-reg = <0x0>;
                        xlnx,mmcm-clkin1-period = <0x3730e8>;
                        xlnx,pll-clkout3-duty-cycle = <0x7a120>;
                        xlnx,clkout2-duty-cycle = <0x32>;
                        xlnx,clkout4-phase = <0x0>;
                        xlnx,pll-clkout5-divide = <0x1>;
                        xlnx,clkout7-jitter = <0x0>;
                        clocks = <&misc_clk_1>,
                         <&zynqmp_clk 0x47>;
                        xlnx,clkout1-out-freq = <0x15f90000>;
                        xlnx,clkout7-drives = "BUFG";
                        xlnx,clkout5-phase-error = <0x0>;
                        xlnx,pll-clkout1-phase = <0x0>;
                        xlnx,clkout5-requested-duty-cycle = <0x32>;
                        xlnx,clkfb-in-signaling = "SINGLE";
                        xlnx,enable-clkoutphy = <0x0>;
                        xlnx,use-clkout2-bar = <0x0>;
                        xlnx,secondary-port = "clk_in2";
                        xlnx,clkout3-phase = <0x0>;
                        xlnx,pll-clkout3-divide = <0x1>;
                        xlnx,use-reset = <0x1>;
                        xlnx,override-pll = <0x0>;
                        xlnx,clkoutphy-mode = "VCO";
                        xlnx,mmcm-clkout4-use-fine-ps;
                        xlnx,clkout5-jitter = <0x0>;
                        xlnx,clkout6-used = <0x0>;
                        xlnx,m-min = <0x2>;
                        xlnx,mmcm-clock-hold;
                        xlnx,clkfb-stopped-port = "clkfb_stopped";
                        xlnx,clk-out7-port = "clk_out7";
                        xlnx,clkout1-requested-phase = <0x0>;
                        xlnx,clkout4-actual-freq = <0x64>;
                        xlnx,pll-clk-feedback = "CLKFBOUT";
                        xlnx,phaseshift-mode = "LATENCY";
                        xlnx,clkfb-out-port = "clkfb_out";
                        xlnx,clkout5-drives = "BUFG";
                        xlnx,o-max = <0x80>;
                        xlnx,clkout3-requested-phase = <0x0>;
                        xlnx,secondary-in-timeperiod = <0xa>;
                        xlnx,pll-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-used = <0x0>;
                        xlnx,jitter-options = "UI";
                        xlnx,clkout5-requested-phase = <0x0>;
                        xlnx,pll-clkout0-phase = <0x0>;
                        xlnx,clk-out4-port = "clk_out4";
                        xlnx,clkout3-duty-cycle = <0x32>;
                        xlnx,clkout7-requested-phase = <0x0>;
                        xlnx,secondary-in-freq = <0x64>;
                        xlnx,use-min-power = <0x0>;
                        xlnx,clkfbout-1 = <0x0>;
                        #clock-cells = <0x1>;
                        xlnx,pll-ref-jitter = <0x2710>;
                        xlnx,clkfbout-2 = <0x0>;
                        phandle = <0x1f>;
                };

                clocking_block_clk_wiz_dac0: clk_wiz@b4c00000 {
                        xlnx,reset-type = "ACTIVE_HIGH";
                        xlnx,pll-clkout1-divide = <0x1>;
                        xlnx,clk-out1-port = "clk_out1";
                        xlnx,clkout2-phase = <0x0>;
                        xlnx,clkout3-jitter = <0x0>;
                        xlnx,clkout3-drives = "BUFG";
                        reg = <0x0 0xb4c00000 0x0 0x10000>;
                        xlnx,use-min-o-jitter = <0x1>;
                        xlnx,c-component-name = "rfdc_ex_clk_wiz_dac0_0";
                        xlnx,clkout4-phase-error = <0x0>;
                        xlnx,clkout5-1 = <0x0>;
                        xlnx,clkout5-2 = <0x0>;
                        xlnx,clkout5-out-freq = <0x64>;
                        xlnx,d-max = <0x5d>;
                        xlnx,clkout1-phase = <0x0>;
                        xlnx,divide6-auto = <0x258f6>;
                        xlnx,clkout1-jitter = <0x40d3b40>;
                        xlnx,clkfb-in-n-port = "clkfb_in_n";
                        xlnx,clkout2-requested-out-freq = <0x64>;
                        xlnx,use-locked = <0x1>;
                        xlnx,pll-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout3-use-fine-ps;
                        xlnx,clkout1-drives = "BUFG";
                        xlnx,input-clk-stopped-port = "input_clk_stopped";
                        xlnx,clkout4-duty-cycle = <0x32>;
                        xlnx,divide3-auto = <0x258f6>;
                        xlnx,use-dyn-reconfig = <0x1>;
                        xlnx,clkout3-actual-freq = <0x64>;
                        xlnx,clkout6-requested-duty-cycle = <0x32>;
                        xlnx,diff-clk-in1-board-interface = "Custom";
                        xlnx,mmcm-clkout0-duty-cycle = <0x7a120>;
                        xlnx,clkin2-jitter-ps = <0x1365d1f>;
                        xlnx,clkout2-1 = <0x0>;
                        xlnx,in-freq-units = "Units_MHz";
                        xlnx,clkout2-2 = <0x0>;
                        xlnx,feedback-source = "FDBK_AUTO";
                        xlnx,clkout5-requested-out-freq = <0x64>;
                        xlnx,name = "clocking_block_clk_wiz_dac0";
                        xlnx,prim-in-freq = <0x1d4c0000>;
                        xlnx,mmcm-clkout5-divide = <0x1>;
                        xlnx,clkout3-phase-error = <0x0>;
                        xlnx,clk-in2-board-interface = "Custom";
                        xlnx,clkin1-ui-jitter = <0x2710>;
                        xlnx,use-inclk-switchover = <0x1>;
                        clock-names = "clk_in1", "clk_in2", "s_axi_aclk";
                        xlnx,clkout5-duty-cycle = <0x32>;
                        xlnx,use-clkout4-bar = <0x0>;
                        xlnx,mmcm-clkout1-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout2-use-fine-ps;
                        xlnx,clkout2-out-freq = <0x64>;
                        xlnx,use-dyn-phase-shift = <0x0>;
                        xlnx,mmcm-clkout3-divide = <0x1>;
                        xlnx,clkout2-actual-freq = <0x64>;
                        xlnx,o-min = <0x1>;
                        xlnx,daddr-port = "daddr";
                        xlnx,precision = <0x1>;
                        xlnx,mmcm-ref-jitter1 = <0x2710>;
                        clock-output-names = "0xb4c00000-clk_out1";
                        xlnx,mmcm-ref-jitter2 = <0x2710>;
                        xlnx,pll-notes = "No , notes";
                        xlnx,use-phase-alignment = <0x1>;
                        xlnx,ref-clk-freq = <0x64>;
                        xlnx,clkout7-requested-duty-cycle = <0x32>;
                        xlnx,inclk-sum-row0 = "Input , Clock , Freq , (MHz) , Input , Jitter , (UI)";
                        xlnx,inclk-sum-row1 = "__primary__________491.52____________0.010";
                        xlnx,use-fast-simulation = <0x0>;
                        xlnx,inclk-sum-row2 = "_secondary________491.52____________0.010";
                        xlnx,mmcm-clkout1-divide = <0x1>;
                        xlnx,din-port = "din";
                        xlnx,reset-board-interface = "Custom";
                        xlnx,clkout6-duty-cycle = <0x32>;
                        xlnx,clkout2-phase-error = <0x0>;
                        xlnx,clkout1-requested-duty-cycle = <0x32>;
                        xlnx,vco-max = <0x640>;
                        xlnx,use-freq-synth = <0x1>;
                        xlnx,primtype-sel = "AUTO";
                        xlnx,mmcm-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout5-used = <0x0>;
                        xlnx,d-min = <0x1>;
                        xlnx,pll-clkfbout-mult = <0x1>;
                        xlnx,mmcm-clkout4-cascade;
                        xlnx,use-clkout1-bar = <0x0>;
                        xlnx,clk-out6-port = "clk_out6";
                        xlnx,clkout2-sequence-number = <0x1>;
                        xlnx,clk-valid-port = "CLK_VALID";
                        xlnx,clkout2-used = <0x0>;
                        xlnx,clkout4-sequence-number = <0x1>;
                        xlnx,psincdec-port = "psincdec";
                        xlnx,mmcm-clkout1-use-fine-ps;
                        xlnx,clk-out3-port = "clk_out3";
                        xlnx,clkout6-sequence-number = <0x1>;
                        xlnx,platform = "UNKNOWN";
                        xlnx,mmcm-clkout6-phase = <0x0>;
                        xlnx,clkout1-actual-freq = <0x64>;
                        xlnx,clkout6-out-freq = <0x64>;
                        xlnx,nr-outputs = <0x1>;
                        xlnx,mmcm-clkin2-period = <0x1f094f>;
                        xlnx,prim-in-jitter = <0x2710>;
                        xlnx,mmcm-clkfbout-mult-f = <0x319750>;
                        status = "okay";
                        xlnx,clkout6-1 = <0x0>;
                        xlnx,clkout6-2 = <0x0>;
                        xlnx,clkout7-duty-cycle = <0x32>;
                        xlnx,outclk-sum-row1 = "clk_out1__245.76000______0.000______50.0_______77.950_____64.258";
                        xlnx,outclk-sum-row2 = "no_CLK_OUT2_output";
                        xlnx,jitter-sel = "Min_O_Jitter";
                        xlnx,outclk-sum-row3 = "no_CLK_OUT3_output";
                        xlnx,mmcm-clkout5-phase = <0x0>;
                        xlnx,mmcm-clkout3-duty-cycle = <0x7a120>;
                        xlnx,outclk-sum-row4 = "no_CLK_OUT4_output";
                        xlnx,clkfb-in-p-port = "clkfb_in_p";
                        xlnx,outclk-sum-row5 = "no_CLK_OUT5_output";
                        xlnx,outclk-sum-row6 = "no_CLK_OUT6_output";
                        xlnx,outclk-sum-row7 = "no_CLK_OUT7_output";
                        xlnx,clkout1-phase-error = <0x3d47fcf>;
                        xlnx,divide5-auto = <0x258f6>;
                        xlnx,pll-bandwidth = "OPTIMIZED";
                        xlnx,psdone-port = "psdone";
                        xlnx,clkout3-1 = <0x0>;
                        xlnx,clkout3-2 = <0x0>;
                        xlnx,clkout3-requested-out-freq = <0x64>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,pll-clkout4-divide = <0x1>;
                        xlnx,pll-clkfbout-phase = <0x0>;
                        xlnx,divide2-auto = <0x258f6>;
                        xlnx,override-mmcm = <0x0>;
                        xlnx,clkout6-jitter = <0x0>;
                        xlnx,ss-mode = "CENTER_HIGH";
                        xlnx,mmcm-notes = "None";
                        xlnx,mmcm-clkout0-use-fine-ps;
                        xlnx,clkout6-drives = "BUFG";
                        xlnx,mmcm-clkfbout-use-fine-ps;
                        xlnx,ss-mod-period = <0xfa0>;
                        xlnx,mmcm-clkout4-phase = <0x0>;
                        xlnx,clkout2-requested-duty-cycle = <0x32>;
                        xlnx,clkout0-actual-freq = <0xea60000>;
                        xlnx,divclk = <0x0>;
                        xlnx,primary-port = "clk_in1";
                        xlnx,mmcm-compensation = "AUTO";
                        xlnx,clkout6-requested-out-freq = <0x64>;
                        xlnx,clkout0-1 = <0x0>;
                        xlnx,clkout0-2 = <0x0>;
                        xlnx,clkout2-requested-phase = <0x0>;
                        xlnx,relative-inclk = "REL_PRIMARY";
                        xlnx,pll-clkout2-divide = <0x1>;
                        xlnx,clkout4-requested-phase = <0x0>;
                        xlnx,enable-user-clock0 = <0x0>;
                        xlnx,filter-1 = <0x0>;
                        xlnx,mmcm-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-out-freq = <0x64>;
                        xlnx,clkout4-jitter = <0x0>;
                        xlnx,clkout6-requested-phase = <0x0>;
                        xlnx,clkoutphy-requested-freq = <0x258>;
                        xlnx,enable-user-clock1 = <0x0>;
                        xlnx,filter-2 = <0x0>;
                        xlnx,ss-mod-freq = <0xfa>;
                        xlnx,mmcm-divclk-divide = <0x1>;
                        xlnx,enable-user-clock2 = <0x0>;
                        xlnx,in-jitter-units = "Units_UI";
                        xlnx,enable-user-clock3 = <0x0>;
                        xlnx,lock-1 = <0x0>;
                        xlnx,clkout4-drives = "BUFG";
                        xlnx,lock-2 = <0x0>;
                        xlnx,den-port = "den";
                        xlnx,lock-3 = <0x0>;
                        xlnx,use-safe-clock-startup = <0x0>;
                        xlnx,mmcm-clkout3-phase = <0x0>;
                        xlnx,dwe-port = "dwe";
                        xlnx,clkfb-out-n-port = "clkfb_out_n";
                        xlnx,use-max-i-jitter = <0x0>;
                        xlnx,drdy-port = "drdy";
                        xlnx,vco-min = <0x320>;
                        xlnx,pll-clkout0-divide = <0x1>;
                        xlnx,clkin1-jitter-ps = <0x1365d1f>;
                        xlnx,clk-in-sel-port = "clk_in_sel";
                        xlnx,use-freeze = <0x0>;
                        xlnx,clkout2-jitter = <0x0>;
                        xlnx,enable-pll0 = <0x0>;
                        xlnx,enable-pll1 = <0x0>;
                        xlnx,clkout2-drives = "BUFG";
                        xlnx,use-inclk-stopped = <0x0>;
                        xlnx,use-clkout3-bar = <0x0>;
                        xlnx,use-clk-valid = <0x0>;
                        xlnx,mmcm-clkout2-phase = <0x0>;
                        compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
                        xlnx,reset-port = "reset";
                        xlnx,mmcm-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout0-divide-f = <0x632ea0>;
                        xlnx,pll-clkout0-duty-cycle = <0x7a120>;
                        xlnx,speed-grade = <0x2>;
                        xlnx,diff-clk-in2-board-interface = "Custom";
                        xlnx,clkout3-requested-duty-cycle = <0x32>;
                        xlnx,use-status = <0x0>;
                        xlnx,prim-source = "No_buffer";
                        xlnx,clkout7-used = <0x0>;
                        xlnx,use-clkfb-stopped = <0x0>;
                        xlnx,mmcm-clkout1-phase = <0x0>;
                        xlnx,mmcm-clkout6-divide = <0x1>;
                        xlnx,clkout7-out-freq = <0x64>;
                        xlnx,prim-in-timeperiod = <0xa>;
                        xlnx,clkout4-used = <0x0>;
                        xlnx,pll-clkin-period = <0x1>;
                        xlnx,clk-out5-port = "clk_out5";
                        xlnx,psclk-port = "psclk";
                        xlnx,primitive = "MMCM";
                        xlnx,clkout1-used;
                        xlnx,reset-low = <0x0>;
                        xlnx,clk-in1-board-interface = "Custom";
                        xlnx,clk-out2-port = "clk_out2";
                        xlnx,power-down-port = "power_down";
                        xlnx,clkout7-phase-error = <0x0>;
                        xlnx,mmcm-clkout6-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout4-divide = <0x1>;
                        xlnx,mmcm-clkfbout-phase = <0x0>;
                        xlnx,mmcm-clkout0-phase = <0x0>;
                        xlnx,pll-clkout1-duty-cycle = <0x7a120>;
                        xlnx,user-clk-freq0 = <0x64>;
                        xlnx,user-clk-freq1 = <0x64>;
                        xlnx,pll-clkout5-phase = <0x0>;
                        xlnx,user-clk-freq2 = <0x64>;
                        xlnx,secondary-in-jitter = <0x2710>;
                        xlnx,user-clk-freq3 = <0x64>;
                        xlnx,use-clock-sequencing = <0x0>;
                        xlnx,secondary-source = "No_buffer";
                        xlnx,cddcdone-port = "cddcdone";
                        xlnx,clkout7-phase = <0x0>;
                        xlnx,psen-port = "psen";
                        xlnx,mmcm-clkout6-use-fine-ps;
                        xlnx,dclk-port = "dclk";
                        xlnx,m-max = <0x80>;
                        xlnx,outclk-sum-row0a = "Output , Output , Phase , Duty , Cycle , Pk-to-Pk , Phase";
                        xlnx,clkout1-requested-out-freq = <0xea60000>;
                        xlnx,clkout6-actual-freq = <0x64>;
                        xlnx,divide7-auto = <0x258f6>;
                        xlnx,outclk-sum-row0b = "Clock , Freq , (MHz) , (degrees) , (%) , Jitter , (ps) , Error , (ps)";
                        xlnx,clkout4-1 = <0x0>;
                        xlnx,locked-port = "locked";
                        xlnx,mmcm-clkout2-divide = <0x1>;
                        xlnx,clkin2-ui-jitter = <0x2710>;
                        xlnx,clkout4-2 = <0x0>;
                        xlnx,enable-clock-monitor = <0x0>;
                        xlnx,ss-mod-time = <0xfa0>;
                        xlnx,auto-primitive = "MMCM";
                        xlnx,divide4-auto = <0x258f6>;
                        xlnx,pll-clkout4-phase = <0x0>;
                        xlnx,use-power-down = <0x0>;
                        xlnx,mmcm-startup-wait;
                        xlnx,divide1-auto = <0x1>;
                        xlnx,clkout4-requested-duty-cycle = <0x32>;
                        xlnx,clkout4-requested-out-freq = <0x64>;
                        xlnx,rable = <0x0>;
                        xlnx,optimize-clocking-structure-en = <0x0>;
                        xlnx,clkout4-out-freq = <0x64>;
                        xlnx,clkout6-phase = <0x0>;
                        xlnx,num-out-clks = <0x1>;
                        xlnx,ip-name = "clk_wiz";
                        xlnx,pll-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout1-1 = <0x0>;
                        xlnx,clkout1-2 = <0x0>;
                        xlnx,clkout1-duty-cycle = <0x32>;
                        xlnx,pll-divclk-divide = <0x1>;
                        xlnx,clkout6-phase-error = <0x0>;
                        xlnx,dout-port = "dout";
                        xlnx,clkout1-sequence-number = <0x1>;
                        xlnx,pll-clkout3-phase = <0x0>;
                        xlnx,cddcreq-port = "cddcreq";
                        xlnx,clkout7-requested-out-freq = <0x64>;
                        xlnx,use-spread-spectrum = <0x0>;
                        xlnx,clkout3-sequence-number = <0x1>;
                        xlnx,clkout5-sequence-number = <0x1>;
                        xlnx,summary-strings = "empty";
                        xlnx,pll-compensation = "SYSTEM_SYNCHRONOUS";
                        xlnx,clkout5-phase = <0x0>;
                        xlnx,clkout7-sequence-number = <0x1>;
                        xlnx,status-port = "STATUS";
                        xlnx,clkfb-out-p-port = "clkfb_out_p";
                        xlnx,mmcm-clkout5-use-fine-ps;
                        xlnx,clkfb-in-port = "clkfb_in";
                        xlnx,clkout5-actual-freq = <0x64>;
                        xlnx,input-mode = "frequency";
                        xlnx,interface-selection = <0x1>;
                        xlnx,mmcm-bandwidth = "HIGH";
                        xlnx,calc-done = "empty";
                        xlnx,pll-clkout2-phase = <0x0>;
                        xlnx,has-cddc = <0x0>;
                        xlnx,power-reg = <0x0>;
                        xlnx,mmcm-clkin1-period = <0x1f094f>;
                        xlnx,pll-clkout3-duty-cycle = <0x7a120>;
                        xlnx,clkout2-duty-cycle = <0x32>;
                        xlnx,clkout4-phase = <0x0>;
                        xlnx,pll-clkout5-divide = <0x1>;
                        xlnx,clkout7-jitter = <0x0>;
                        clocks = <&misc_clk_3>,
                         <&misc_clk_3>,
                         <&zynqmp_clk 0x47>;
                        xlnx,clkout1-out-freq = <0xea60000>;
                        xlnx,clkout7-drives = "BUFG";
                        xlnx,clkout5-phase-error = <0x0>;
                        xlnx,pll-clkout1-phase = <0x0>;
                        xlnx,clkout5-requested-duty-cycle = <0x32>;
                        xlnx,clkfb-in-signaling = "SINGLE";
                        xlnx,enable-clkoutphy = <0x0>;
                        xlnx,use-clkout2-bar = <0x0>;
                        xlnx,secondary-port = "clk_in2";
                        xlnx,clkout3-phase = <0x0>;
                        xlnx,pll-clkout3-divide = <0x1>;
                        xlnx,use-reset = <0x1>;
                        xlnx,override-pll = <0x0>;
                        xlnx,clkoutphy-mode = "VCO";
                        xlnx,mmcm-clkout4-use-fine-ps;
                        xlnx,clkout5-jitter = <0x0>;
                        xlnx,clkout6-used = <0x0>;
                        xlnx,m-min = <0x2>;
                        xlnx,mmcm-clock-hold;
                        xlnx,clkfb-stopped-port = "clkfb_stopped";
                        xlnx,clk-out7-port = "clk_out7";
                        xlnx,clkout1-requested-phase = <0x0>;
                        xlnx,clkout4-actual-freq = <0x64>;
                        xlnx,pll-clk-feedback = "CLKFBOUT";
                        xlnx,phaseshift-mode = "LATENCY";
                        xlnx,clkfb-out-port = "clkfb_out";
                        xlnx,clkout5-drives = "BUFG";
                        xlnx,o-max = <0x80>;
                        xlnx,clkout3-requested-phase = <0x0>;
                        xlnx,secondary-in-timeperiod = <0xa>;
                        xlnx,pll-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-used = <0x0>;
                        xlnx,jitter-options = "UI";
                        xlnx,clkout5-requested-phase = <0x0>;
                        xlnx,pll-clkout0-phase = <0x0>;
                        xlnx,clk-out4-port = "clk_out4";
                        xlnx,clkout3-duty-cycle = <0x32>;
                        xlnx,clkout7-requested-phase = <0x0>;
                        xlnx,secondary-in-freq = <0x1d4c0000>;
                        xlnx,use-min-power = <0x0>;
                        xlnx,clkfbout-1 = <0x0>;
                        #clock-cells = <0x1>;
                        xlnx,pll-ref-jitter = <0x2710>;
                        xlnx,clkfbout-2 = <0x0>;
                        phandle = <0x18>;
                };

                clocking_block_clk_wiz_dac1: clk_wiz@b4c10000 {
                        xlnx,reset-type = "ACTIVE_HIGH";
                        xlnx,pll-clkout1-divide = <0x1>;
                        xlnx,clk-out1-port = "clk_out1";
                        xlnx,clkout2-phase = <0x0>;
                        xlnx,clkout3-jitter = <0x0>;
                        xlnx,clkout3-drives = "BUFG";
                        reg = <0x0 0xb4c10000 0x0 0x10000>;
                        xlnx,use-min-o-jitter = <0x1>;
                        xlnx,c-component-name = "rfdc_ex_clk_wiz_dac1_0";
                        xlnx,clkout4-phase-error = <0x0>;
                        xlnx,clkout5-1 = <0x0>;
                        xlnx,clkout5-2 = <0x0>;
                        xlnx,clkout5-out-freq = <0x64>;
                        xlnx,d-max = <0x5d>;
                        xlnx,clkout1-phase = <0x0>;
                        xlnx,divide6-auto = <0x258f6>;
                        xlnx,clkout1-jitter = <0x40d3b40>;
                        xlnx,clkfb-in-n-port = "clkfb_in_n";
                        xlnx,clkout2-requested-out-freq = <0x64>;
                        xlnx,use-locked = <0x1>;
                        xlnx,pll-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout3-use-fine-ps;
                        xlnx,clkout1-drives = "BUFG";
                        xlnx,input-clk-stopped-port = "input_clk_stopped";
                        xlnx,clkout4-duty-cycle = <0x32>;
                        xlnx,divide3-auto = <0x258f6>;
                        xlnx,use-dyn-reconfig = <0x1>;
                        xlnx,clkout3-actual-freq = <0x64>;
                        xlnx,clkout6-requested-duty-cycle = <0x32>;
                        xlnx,diff-clk-in1-board-interface = "Custom";
                        xlnx,mmcm-clkout0-duty-cycle = <0x7a120>;
                        xlnx,clkin2-jitter-ps = <0x1365d1f>;
                        xlnx,clkout2-1 = <0x0>;
                        xlnx,in-freq-units = "Units_MHz";
                        xlnx,clkout2-2 = <0x0>;
                        xlnx,feedback-source = "FDBK_AUTO";
                        xlnx,clkout5-requested-out-freq = <0x64>;
                        xlnx,name = "clocking_block_clk_wiz_dac1";
                        xlnx,prim-in-freq = <0x1d4c0000>;
                        xlnx,mmcm-clkout5-divide = <0x1>;
                        xlnx,clkout3-phase-error = <0x0>;
                        xlnx,clk-in2-board-interface = "Custom";
                        xlnx,clkin1-ui-jitter = <0x2710>;
                        xlnx,use-inclk-switchover = <0x1>;
                        clock-names = "clk_in1", "clk_in2", "s_axi_aclk";
                        xlnx,clkout5-duty-cycle = <0x32>;
                        xlnx,use-clkout4-bar = <0x0>;
                        xlnx,mmcm-clkout1-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout2-use-fine-ps;
                        xlnx,clkout2-out-freq = <0x64>;
                        xlnx,use-dyn-phase-shift = <0x0>;
                        xlnx,mmcm-clkout3-divide = <0x1>;
                        xlnx,clkout2-actual-freq = <0x64>;
                        xlnx,o-min = <0x1>;
                        xlnx,daddr-port = "daddr";
                        xlnx,precision = <0x1>;
                        xlnx,mmcm-ref-jitter1 = <0x2710>;
                        clock-output-names = "0xb4c10000-clk_out1";
                        xlnx,mmcm-ref-jitter2 = <0x2710>;
                        xlnx,pll-notes = "No , notes";
                        xlnx,use-phase-alignment = <0x1>;
                        xlnx,ref-clk-freq = <0x64>;
                        xlnx,clkout7-requested-duty-cycle = <0x32>;
                        xlnx,inclk-sum-row0 = "Input , Clock , Freq , (MHz) , Input , Jitter , (UI)";
                        xlnx,inclk-sum-row1 = "__primary__________491.52____________0.010";
                        xlnx,use-fast-simulation = <0x0>;
                        xlnx,inclk-sum-row2 = "_secondary________491.52____________0.010";
                        xlnx,mmcm-clkout1-divide = <0x1>;
                        xlnx,din-port = "din";
                        xlnx,reset-board-interface = "Custom";
                        xlnx,clkout6-duty-cycle = <0x32>;
                        xlnx,clkout2-phase-error = <0x0>;
                        xlnx,clkout1-requested-duty-cycle = <0x32>;
                        xlnx,vco-max = <0x640>;
                        xlnx,use-freq-synth = <0x1>;
                        xlnx,primtype-sel = "AUTO";
                        xlnx,mmcm-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout5-used = <0x0>;
                        xlnx,d-min = <0x1>;
                        xlnx,pll-clkfbout-mult = <0x1>;
                        xlnx,mmcm-clkout4-cascade;
                        xlnx,use-clkout1-bar = <0x0>;
                        xlnx,clk-out6-port = "clk_out6";
                        xlnx,clkout2-sequence-number = <0x1>;
                        xlnx,clk-valid-port = "CLK_VALID";
                        xlnx,clkout2-used = <0x0>;
                        xlnx,clkout4-sequence-number = <0x1>;
                        xlnx,psincdec-port = "psincdec";
                        xlnx,mmcm-clkout1-use-fine-ps;
                        xlnx,clk-out3-port = "clk_out3";
                        xlnx,clkout6-sequence-number = <0x1>;
                        xlnx,platform = "UNKNOWN";
                        xlnx,mmcm-clkout6-phase = <0x0>;
                        xlnx,clkout1-actual-freq = <0x64>;
                        xlnx,clkout6-out-freq = <0x64>;
                        xlnx,nr-outputs = <0x1>;
                        xlnx,mmcm-clkin2-period = <0x1f094f>;
                        xlnx,prim-in-jitter = <0x2710>;
                        xlnx,mmcm-clkfbout-mult-f = <0x319750>;
                        status = "okay";
                        xlnx,clkout6-1 = <0x0>;
                        xlnx,clkout6-2 = <0x0>;
                        xlnx,clkout7-duty-cycle = <0x32>;
                        xlnx,outclk-sum-row1 = "clk_out1__245.76000______0.000______50.0_______77.950_____64.258";
                        xlnx,outclk-sum-row2 = "no_CLK_OUT2_output";
                        xlnx,jitter-sel = "Min_O_Jitter";
                        xlnx,outclk-sum-row3 = "no_CLK_OUT3_output";
                        xlnx,mmcm-clkout5-phase = <0x0>;
                        xlnx,mmcm-clkout3-duty-cycle = <0x7a120>;
                        xlnx,outclk-sum-row4 = "no_CLK_OUT4_output";
                        xlnx,clkfb-in-p-port = "clkfb_in_p";
                        xlnx,outclk-sum-row5 = "no_CLK_OUT5_output";
                        xlnx,outclk-sum-row6 = "no_CLK_OUT6_output";
                        xlnx,outclk-sum-row7 = "no_CLK_OUT7_output";
                        xlnx,clkout1-phase-error = <0x3d47fcf>;
                        xlnx,divide5-auto = <0x258f6>;
                        xlnx,pll-bandwidth = "OPTIMIZED";
                        xlnx,psdone-port = "psdone";
                        xlnx,clkout3-1 = <0x0>;
                        xlnx,clkout3-2 = <0x0>;
                        xlnx,clkout3-requested-out-freq = <0x64>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,pll-clkout4-divide = <0x1>;
                        xlnx,pll-clkfbout-phase = <0x0>;
                        xlnx,divide2-auto = <0x258f6>;
                        xlnx,override-mmcm = <0x0>;
                        xlnx,clkout6-jitter = <0x0>;
                        xlnx,ss-mode = "CENTER_HIGH";
                        xlnx,mmcm-notes = "None";
                        xlnx,mmcm-clkout0-use-fine-ps;
                        xlnx,clkout6-drives = "BUFG";
                        xlnx,mmcm-clkfbout-use-fine-ps;
                        xlnx,ss-mod-period = <0xfa0>;
                        xlnx,mmcm-clkout4-phase = <0x0>;
                        xlnx,clkout2-requested-duty-cycle = <0x32>;
                        xlnx,clkout0-actual-freq = <0xea60000>;
                        xlnx,divclk = <0x0>;
                        xlnx,primary-port = "clk_in1";
                        xlnx,mmcm-compensation = "AUTO";
                        xlnx,clkout6-requested-out-freq = <0x64>;
                        xlnx,clkout0-1 = <0x0>;
                        xlnx,clkout0-2 = <0x0>;
                        xlnx,clkout2-requested-phase = <0x0>;
                        xlnx,relative-inclk = "REL_PRIMARY";
                        xlnx,pll-clkout2-divide = <0x1>;
                        xlnx,clkout4-requested-phase = <0x0>;
                        xlnx,enable-user-clock0 = <0x0>;
                        xlnx,filter-1 = <0x0>;
                        xlnx,mmcm-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-out-freq = <0x64>;
                        xlnx,clkout4-jitter = <0x0>;
                        xlnx,clkout6-requested-phase = <0x0>;
                        xlnx,clkoutphy-requested-freq = <0x258>;
                        xlnx,enable-user-clock1 = <0x0>;
                        xlnx,filter-2 = <0x0>;
                        xlnx,ss-mod-freq = <0xfa>;
                        xlnx,mmcm-divclk-divide = <0x1>;
                        xlnx,enable-user-clock2 = <0x0>;
                        xlnx,in-jitter-units = "Units_UI";
                        xlnx,enable-user-clock3 = <0x0>;
                        xlnx,lock-1 = <0x0>;
                        xlnx,clkout4-drives = "BUFG";
                        xlnx,lock-2 = <0x0>;
                        xlnx,den-port = "den";
                        xlnx,lock-3 = <0x0>;
                        xlnx,use-safe-clock-startup = <0x0>;
                        xlnx,mmcm-clkout3-phase = <0x0>;
                        xlnx,dwe-port = "dwe";
                        xlnx,clkfb-out-n-port = "clkfb_out_n";
                        xlnx,use-max-i-jitter = <0x0>;
                        xlnx,drdy-port = "drdy";
                        xlnx,vco-min = <0x320>;
                        xlnx,pll-clkout0-divide = <0x1>;
                        xlnx,clkin1-jitter-ps = <0x1365d1f>;
                        xlnx,clk-in-sel-port = "clk_in_sel";
                        xlnx,use-freeze = <0x0>;
                        xlnx,clkout2-jitter = <0x0>;
                        xlnx,enable-pll0 = <0x0>;
                        xlnx,enable-pll1 = <0x0>;
                        xlnx,clkout2-drives = "BUFG";
                        xlnx,use-inclk-stopped = <0x0>;
                        xlnx,use-clkout3-bar = <0x0>;
                        xlnx,use-clk-valid = <0x0>;
                        xlnx,mmcm-clkout2-phase = <0x0>;
                        compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
                        xlnx,reset-port = "reset";
                        xlnx,mmcm-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout0-divide-f = <0x632ea0>;
                        xlnx,pll-clkout0-duty-cycle = <0x7a120>;
                        xlnx,speed-grade = <0x2>;
                        xlnx,diff-clk-in2-board-interface = "Custom";
                        xlnx,clkout3-requested-duty-cycle = <0x32>;
                        xlnx,use-status = <0x0>;
                        xlnx,prim-source = "No_buffer";
                        xlnx,clkout7-used = <0x0>;
                        xlnx,use-clkfb-stopped = <0x0>;
                        xlnx,mmcm-clkout1-phase = <0x0>;
                        xlnx,mmcm-clkout6-divide = <0x1>;
                        xlnx,clkout7-out-freq = <0x64>;
                        xlnx,prim-in-timeperiod = <0xa>;
                        xlnx,clkout4-used = <0x0>;
                        xlnx,pll-clkin-period = <0x1>;
                        xlnx,clk-out5-port = "clk_out5";
                        xlnx,psclk-port = "psclk";
                        xlnx,primitive = "MMCM";
                        xlnx,clkout1-used;
                        xlnx,reset-low = <0x0>;
                        xlnx,clk-in1-board-interface = "Custom";
                        xlnx,clk-out2-port = "clk_out2";
                        xlnx,power-down-port = "power_down";
                        xlnx,clkout7-phase-error = <0x0>;
                        xlnx,mmcm-clkout6-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout4-divide = <0x1>;
                        xlnx,mmcm-clkfbout-phase = <0x0>;
                        xlnx,mmcm-clkout0-phase = <0x0>;
                        xlnx,pll-clkout1-duty-cycle = <0x7a120>;
                        xlnx,user-clk-freq0 = <0x64>;
                        xlnx,user-clk-freq1 = <0x64>;
                        xlnx,pll-clkout5-phase = <0x0>;
                        xlnx,user-clk-freq2 = <0x64>;
                        xlnx,secondary-in-jitter = <0x2710>;
                        xlnx,user-clk-freq3 = <0x64>;
                        xlnx,use-clock-sequencing = <0x0>;
                        xlnx,secondary-source = "No_buffer";
                        xlnx,cddcdone-port = "cddcdone";
                        xlnx,clkout7-phase = <0x0>;
                        xlnx,psen-port = "psen";
                        xlnx,mmcm-clkout6-use-fine-ps;
                        xlnx,dclk-port = "dclk";
                        xlnx,m-max = <0x80>;
                        xlnx,outclk-sum-row0a = "Output , Output , Phase , Duty , Cycle , Pk-to-Pk , Phase";
                        xlnx,clkout1-requested-out-freq = <0xea60000>;
                        xlnx,clkout6-actual-freq = <0x64>;
                        xlnx,divide7-auto = <0x258f6>;
                        xlnx,outclk-sum-row0b = "Clock , Freq , (MHz) , (degrees) , (%) , Jitter , (ps) , Error , (ps)";
                        xlnx,clkout4-1 = <0x0>;
                        xlnx,locked-port = "locked";
                        xlnx,mmcm-clkout2-divide = <0x1>;
                        xlnx,clkin2-ui-jitter = <0x2710>;
                        xlnx,clkout4-2 = <0x0>;
                        xlnx,enable-clock-monitor = <0x0>;
                        xlnx,ss-mod-time = <0xfa0>;
                        xlnx,auto-primitive = "MMCM";
                        xlnx,divide4-auto = <0x258f6>;
                        xlnx,pll-clkout4-phase = <0x0>;
                        xlnx,use-power-down = <0x0>;
                        xlnx,mmcm-startup-wait;
                        xlnx,divide1-auto = <0x1>;
                        xlnx,clkout4-requested-duty-cycle = <0x32>;
                        xlnx,clkout4-requested-out-freq = <0x64>;
                        xlnx,rable = <0x0>;
                        xlnx,optimize-clocking-structure-en = <0x0>;
                        xlnx,clkout4-out-freq = <0x64>;
                        xlnx,clkout6-phase = <0x0>;
                        xlnx,num-out-clks = <0x1>;
                        xlnx,ip-name = "clk_wiz";
                        xlnx,pll-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout1-1 = <0x0>;
                        xlnx,clkout1-2 = <0x0>;
                        xlnx,clkout1-duty-cycle = <0x32>;
                        xlnx,pll-divclk-divide = <0x1>;
                        xlnx,clkout6-phase-error = <0x0>;
                        xlnx,dout-port = "dout";
                        xlnx,clkout1-sequence-number = <0x1>;
                        xlnx,pll-clkout3-phase = <0x0>;
                        xlnx,cddcreq-port = "cddcreq";
                        xlnx,clkout7-requested-out-freq = <0x64>;
                        xlnx,use-spread-spectrum = <0x0>;
                        xlnx,clkout3-sequence-number = <0x1>;
                        xlnx,clkout5-sequence-number = <0x1>;
                        xlnx,summary-strings = "empty";
                        xlnx,pll-compensation = "SYSTEM_SYNCHRONOUS";
                        xlnx,clkout5-phase = <0x0>;
                        xlnx,clkout7-sequence-number = <0x1>;
                        xlnx,status-port = "STATUS";
                        xlnx,clkfb-out-p-port = "clkfb_out_p";
                        xlnx,mmcm-clkout5-use-fine-ps;
                        xlnx,clkfb-in-port = "clkfb_in";
                        xlnx,clkout5-actual-freq = <0x64>;
                        xlnx,input-mode = "frequency";
                        xlnx,interface-selection = <0x1>;
                        xlnx,mmcm-bandwidth = "HIGH";
                        xlnx,calc-done = "empty";
                        xlnx,pll-clkout2-phase = <0x0>;
                        xlnx,has-cddc = <0x0>;
                        xlnx,power-reg = <0x0>;
                        xlnx,mmcm-clkin1-period = <0x1f094f>;
                        xlnx,pll-clkout3-duty-cycle = <0x7a120>;
                        xlnx,clkout2-duty-cycle = <0x32>;
                        xlnx,clkout4-phase = <0x0>;
                        xlnx,pll-clkout5-divide = <0x1>;
                        xlnx,clkout7-jitter = <0x0>;
                        clocks = <&misc_clk_3>,
                         <&misc_clk_3>,
                         <&zynqmp_clk 0x47>;
                        xlnx,clkout1-out-freq = <0xea60000>;
                        xlnx,clkout7-drives = "BUFG";
                        xlnx,clkout5-phase-error = <0x0>;
                        xlnx,pll-clkout1-phase = <0x0>;
                        xlnx,clkout5-requested-duty-cycle = <0x32>;
                        xlnx,clkfb-in-signaling = "SINGLE";
                        xlnx,enable-clkoutphy = <0x0>;
                        xlnx,use-clkout2-bar = <0x0>;
                        xlnx,secondary-port = "clk_in2";
                        xlnx,clkout3-phase = <0x0>;
                        xlnx,pll-clkout3-divide = <0x1>;
                        xlnx,use-reset = <0x1>;
                        xlnx,override-pll = <0x0>;
                        xlnx,clkoutphy-mode = "VCO";
                        xlnx,mmcm-clkout4-use-fine-ps;
                        xlnx,clkout5-jitter = <0x0>;
                        xlnx,clkout6-used = <0x0>;
                        xlnx,m-min = <0x2>;
                        xlnx,mmcm-clock-hold;
                        xlnx,clkfb-stopped-port = "clkfb_stopped";
                        xlnx,clk-out7-port = "clk_out7";
                        xlnx,clkout1-requested-phase = <0x0>;
                        xlnx,clkout4-actual-freq = <0x64>;
                        xlnx,pll-clk-feedback = "CLKFBOUT";
                        xlnx,phaseshift-mode = "LATENCY";
                        xlnx,clkfb-out-port = "clkfb_out";
                        xlnx,clkout5-drives = "BUFG";
                        xlnx,o-max = <0x80>;
                        xlnx,clkout3-requested-phase = <0x0>;
                        xlnx,secondary-in-timeperiod = <0xa>;
                        xlnx,pll-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-used = <0x0>;
                        xlnx,jitter-options = "UI";
                        xlnx,clkout5-requested-phase = <0x0>;
                        xlnx,pll-clkout0-phase = <0x0>;
                        xlnx,clk-out4-port = "clk_out4";
                        xlnx,clkout3-duty-cycle = <0x32>;
                        xlnx,clkout7-requested-phase = <0x0>;
                        xlnx,secondary-in-freq = <0x1d4c0000>;
                        xlnx,use-min-power = <0x0>;
                        xlnx,clkfbout-1 = <0x0>;
                        #clock-cells = <0x1>;
                        xlnx,pll-ref-jitter = <0x2710>;
                        xlnx,clkfbout-2 = <0x0>;
                        phandle = <0x19>;
                };

                clocking_block_clk_wiz_dac2: clk_wiz@b4c20000 {
                        xlnx,reset-type = "ACTIVE_HIGH";
                        xlnx,pll-clkout1-divide = <0x1>;
                        xlnx,clk-out1-port = "clk_out1";
                        xlnx,clkout2-phase = <0x0>;
                        xlnx,clkout3-jitter = <0x0>;
                        xlnx,clkout3-drives = "BUFG";
                        reg = <0x0 0xb4c20000 0x0 0x10000>;
                        xlnx,use-min-o-jitter = <0x1>;
                        xlnx,c-component-name = "rfdc_ex_clk_wiz_dac2_0";
                        xlnx,clkout4-phase-error = <0x0>;
                        xlnx,clkout5-1 = <0x0>;
                        xlnx,clkout5-2 = <0x0>;
                        xlnx,clkout5-out-freq = <0x64>;
                        xlnx,d-max = <0x5d>;
                        xlnx,clkout1-phase = <0x0>;
                        xlnx,divide6-auto = <0x258f6>;
                        xlnx,clkout1-jitter = <0x40d3b40>;
                        xlnx,clkfb-in-n-port = "clkfb_in_n";
                        xlnx,clkout2-requested-out-freq = <0x64>;
                        xlnx,use-locked = <0x1>;
                        xlnx,pll-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout3-use-fine-ps;
                        xlnx,clkout1-drives = "BUFG";
                        xlnx,input-clk-stopped-port = "input_clk_stopped";
                        xlnx,clkout4-duty-cycle = <0x32>;
                        xlnx,divide3-auto = <0x258f6>;
                        xlnx,use-dyn-reconfig = <0x1>;
                        xlnx,clkout3-actual-freq = <0x64>;
                        xlnx,clkout6-requested-duty-cycle = <0x32>;
                        xlnx,diff-clk-in1-board-interface = "Custom";
                        xlnx,mmcm-clkout0-duty-cycle = <0x7a120>;
                        xlnx,clkin2-jitter-ps = <0x1365d1f>;
                        xlnx,clkout2-1 = <0x0>;
                        xlnx,in-freq-units = "Units_MHz";
                        xlnx,clkout2-2 = <0x0>;
                        xlnx,feedback-source = "FDBK_AUTO";
                        xlnx,clkout5-requested-out-freq = <0x64>;
                        xlnx,name = "clocking_block_clk_wiz_dac2";
                        xlnx,prim-in-freq = <0x1d4c0000>;
                        xlnx,mmcm-clkout5-divide = <0x1>;
                        xlnx,clkout3-phase-error = <0x0>;
                        xlnx,clk-in2-board-interface = "Custom";
                        xlnx,clkin1-ui-jitter = <0x2710>;
                        xlnx,use-inclk-switchover = <0x1>;
                        clock-names = "clk_in1", "clk_in2", "s_axi_aclk";
                        xlnx,clkout5-duty-cycle = <0x32>;
                        xlnx,use-clkout4-bar = <0x0>;
                        xlnx,mmcm-clkout1-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout2-use-fine-ps;
                        xlnx,clkout2-out-freq = <0x64>;
                        xlnx,use-dyn-phase-shift = <0x0>;
                        xlnx,mmcm-clkout3-divide = <0x1>;
                        xlnx,clkout2-actual-freq = <0x64>;
                        xlnx,o-min = <0x1>;
                        xlnx,daddr-port = "daddr";
                        xlnx,precision = <0x1>;
                        xlnx,mmcm-ref-jitter1 = <0x2710>;
                        clock-output-names = "0xb4c20000-clk_out1";
                        xlnx,mmcm-ref-jitter2 = <0x2710>;
                        xlnx,pll-notes = "No , notes";
                        xlnx,use-phase-alignment = <0x1>;
                        xlnx,ref-clk-freq = <0x64>;
                        xlnx,clkout7-requested-duty-cycle = <0x32>;
                        xlnx,inclk-sum-row0 = "Input , Clock , Freq , (MHz) , Input , Jitter , (UI)";
                        xlnx,inclk-sum-row1 = "__primary__________491.52____________0.010";
                        xlnx,use-fast-simulation = <0x0>;
                        xlnx,inclk-sum-row2 = "_secondary________491.52____________0.010";
                        xlnx,mmcm-clkout1-divide = <0x1>;
                        xlnx,din-port = "din";
                        xlnx,reset-board-interface = "Custom";
                        xlnx,clkout6-duty-cycle = <0x32>;
                        xlnx,clkout2-phase-error = <0x0>;
                        xlnx,clkout1-requested-duty-cycle = <0x32>;
                        xlnx,vco-max = <0x640>;
                        xlnx,use-freq-synth = <0x1>;
                        xlnx,primtype-sel = "AUTO";
                        xlnx,mmcm-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout5-used = <0x0>;
                        xlnx,d-min = <0x1>;
                        xlnx,pll-clkfbout-mult = <0x1>;
                        xlnx,mmcm-clkout4-cascade;
                        xlnx,use-clkout1-bar = <0x0>;
                        xlnx,clk-out6-port = "clk_out6";
                        xlnx,clkout2-sequence-number = <0x1>;
                        xlnx,clk-valid-port = "CLK_VALID";
                        xlnx,clkout2-used = <0x0>;
                        xlnx,clkout4-sequence-number = <0x1>;
                        xlnx,psincdec-port = "psincdec";
                        xlnx,mmcm-clkout1-use-fine-ps;
                        xlnx,clk-out3-port = "clk_out3";
                        xlnx,clkout6-sequence-number = <0x1>;
                        xlnx,platform = "UNKNOWN";
                        xlnx,mmcm-clkout6-phase = <0x0>;
                        xlnx,clkout1-actual-freq = <0x64>;
                        xlnx,clkout6-out-freq = <0x64>;
                        xlnx,nr-outputs = <0x1>;
                        xlnx,mmcm-clkin2-period = <0x1f094f>;
                        xlnx,prim-in-jitter = <0x2710>;
                        xlnx,mmcm-clkfbout-mult-f = <0x319750>;
                        status = "okay";
                        xlnx,clkout6-1 = <0x0>;
                        xlnx,clkout6-2 = <0x0>;
                        xlnx,clkout7-duty-cycle = <0x32>;
                        xlnx,outclk-sum-row1 = "clk_out1__245.76000______0.000______50.0_______77.950_____64.258";
                        xlnx,outclk-sum-row2 = "no_CLK_OUT2_output";
                        xlnx,jitter-sel = "Min_O_Jitter";
                        xlnx,outclk-sum-row3 = "no_CLK_OUT3_output";
                        xlnx,mmcm-clkout5-phase = <0x0>;
                        xlnx,mmcm-clkout3-duty-cycle = <0x7a120>;
                        xlnx,outclk-sum-row4 = "no_CLK_OUT4_output";
                        xlnx,clkfb-in-p-port = "clkfb_in_p";
                        xlnx,outclk-sum-row5 = "no_CLK_OUT5_output";
                        xlnx,outclk-sum-row6 = "no_CLK_OUT6_output";
                        xlnx,outclk-sum-row7 = "no_CLK_OUT7_output";
                        xlnx,clkout1-phase-error = <0x3d47fcf>;
                        xlnx,divide5-auto = <0x258f6>;
                        xlnx,pll-bandwidth = "OPTIMIZED";
                        xlnx,psdone-port = "psdone";
                        xlnx,clkout3-1 = <0x0>;
                        xlnx,clkout3-2 = <0x0>;
                        xlnx,clkout3-requested-out-freq = <0x64>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,pll-clkout4-divide = <0x1>;
                        xlnx,pll-clkfbout-phase = <0x0>;
                        xlnx,divide2-auto = <0x258f6>;
                        xlnx,override-mmcm = <0x0>;
                        xlnx,clkout6-jitter = <0x0>;
                        xlnx,ss-mode = "CENTER_HIGH";
                        xlnx,mmcm-notes = "None";
                        xlnx,mmcm-clkout0-use-fine-ps;
                        xlnx,clkout6-drives = "BUFG";
                        xlnx,mmcm-clkfbout-use-fine-ps;
                        xlnx,ss-mod-period = <0xfa0>;
                        xlnx,mmcm-clkout4-phase = <0x0>;
                        xlnx,clkout2-requested-duty-cycle = <0x32>;
                        xlnx,clkout0-actual-freq = <0xea60000>;
                        xlnx,divclk = <0x0>;
                        xlnx,primary-port = "clk_in1";
                        xlnx,mmcm-compensation = "AUTO";
                        xlnx,clkout6-requested-out-freq = <0x64>;
                        xlnx,clkout0-1 = <0x0>;
                        xlnx,clkout0-2 = <0x0>;
                        xlnx,clkout2-requested-phase = <0x0>;
                        xlnx,relative-inclk = "REL_PRIMARY";
                        xlnx,pll-clkout2-divide = <0x1>;
                        xlnx,clkout4-requested-phase = <0x0>;
                        xlnx,enable-user-clock0 = <0x0>;
                        xlnx,filter-1 = <0x0>;
                        xlnx,mmcm-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-out-freq = <0x64>;
                        xlnx,clkout4-jitter = <0x0>;
                        xlnx,clkout6-requested-phase = <0x0>;
                        xlnx,clkoutphy-requested-freq = <0x258>;
                        xlnx,enable-user-clock1 = <0x0>;
                        xlnx,filter-2 = <0x0>;
                        xlnx,ss-mod-freq = <0xfa>;
                        xlnx,mmcm-divclk-divide = <0x1>;
                        xlnx,enable-user-clock2 = <0x0>;
                        xlnx,in-jitter-units = "Units_UI";
                        xlnx,enable-user-clock3 = <0x0>;
                        xlnx,lock-1 = <0x0>;
                        xlnx,clkout4-drives = "BUFG";
                        xlnx,lock-2 = <0x0>;
                        xlnx,den-port = "den";
                        xlnx,lock-3 = <0x0>;
                        xlnx,use-safe-clock-startup = <0x0>;
                        xlnx,mmcm-clkout3-phase = <0x0>;
                        xlnx,dwe-port = "dwe";
                        xlnx,clkfb-out-n-port = "clkfb_out_n";
                        xlnx,use-max-i-jitter = <0x0>;
                        xlnx,drdy-port = "drdy";
                        xlnx,vco-min = <0x320>;
                        xlnx,pll-clkout0-divide = <0x1>;
                        xlnx,clkin1-jitter-ps = <0x1365d1f>;
                        xlnx,clk-in-sel-port = "clk_in_sel";
                        xlnx,use-freeze = <0x0>;
                        xlnx,clkout2-jitter = <0x0>;
                        xlnx,enable-pll0 = <0x0>;
                        xlnx,enable-pll1 = <0x0>;
                        xlnx,clkout2-drives = "BUFG";
                        xlnx,use-inclk-stopped = <0x0>;
                        xlnx,use-clkout3-bar = <0x0>;
                        xlnx,use-clk-valid = <0x0>;
                        xlnx,mmcm-clkout2-phase = <0x0>;
                        compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
                        xlnx,reset-port = "reset";
                        xlnx,mmcm-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout0-divide-f = <0x632ea0>;
                        xlnx,pll-clkout0-duty-cycle = <0x7a120>;
                        xlnx,speed-grade = <0x2>;
                        xlnx,diff-clk-in2-board-interface = "Custom";
                        xlnx,clkout3-requested-duty-cycle = <0x32>;
                        xlnx,use-status = <0x0>;
                        xlnx,prim-source = "No_buffer";
                        xlnx,clkout7-used = <0x0>;
                        xlnx,use-clkfb-stopped = <0x0>;
                        xlnx,mmcm-clkout1-phase = <0x0>;
                        xlnx,mmcm-clkout6-divide = <0x1>;
                        xlnx,clkout7-out-freq = <0x64>;
                        xlnx,prim-in-timeperiod = <0xa>;
                        xlnx,clkout4-used = <0x0>;
                        xlnx,pll-clkin-period = <0x1>;
                        xlnx,clk-out5-port = "clk_out5";
                        xlnx,psclk-port = "psclk";
                        xlnx,primitive = "MMCM";
                        xlnx,clkout1-used;
                        xlnx,reset-low = <0x0>;
                        xlnx,clk-in1-board-interface = "Custom";
                        xlnx,clk-out2-port = "clk_out2";
                        xlnx,power-down-port = "power_down";
                        xlnx,clkout7-phase-error = <0x0>;
                        xlnx,mmcm-clkout6-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout4-divide = <0x1>;
                        xlnx,mmcm-clkfbout-phase = <0x0>;
                        xlnx,mmcm-clkout0-phase = <0x0>;
                        xlnx,pll-clkout1-duty-cycle = <0x7a120>;
                        xlnx,user-clk-freq0 = <0x64>;
                        xlnx,user-clk-freq1 = <0x64>;
                        xlnx,pll-clkout5-phase = <0x0>;
                        xlnx,user-clk-freq2 = <0x64>;
                        xlnx,secondary-in-jitter = <0x2710>;
                        xlnx,user-clk-freq3 = <0x64>;
                        xlnx,use-clock-sequencing = <0x0>;
                        xlnx,secondary-source = "No_buffer";
                        xlnx,cddcdone-port = "cddcdone";
                        xlnx,clkout7-phase = <0x0>;
                        xlnx,psen-port = "psen";
                        xlnx,mmcm-clkout6-use-fine-ps;
                        xlnx,dclk-port = "dclk";
                        xlnx,m-max = <0x80>;
                        xlnx,outclk-sum-row0a = "Output , Output , Phase , Duty , Cycle , Pk-to-Pk , Phase";
                        xlnx,clkout1-requested-out-freq = <0xea60000>;
                        xlnx,clkout6-actual-freq = <0x64>;
                        xlnx,divide7-auto = <0x258f6>;
                        xlnx,outclk-sum-row0b = "Clock , Freq , (MHz) , (degrees) , (%) , Jitter , (ps) , Error , (ps)";
                        xlnx,clkout4-1 = <0x0>;
                        xlnx,locked-port = "locked";
                        xlnx,mmcm-clkout2-divide = <0x1>;
                        xlnx,clkin2-ui-jitter = <0x2710>;
                        xlnx,clkout4-2 = <0x0>;
                        xlnx,enable-clock-monitor = <0x0>;
                        xlnx,ss-mod-time = <0xfa0>;
                        xlnx,auto-primitive = "MMCM";
                        xlnx,divide4-auto = <0x258f6>;
                        xlnx,pll-clkout4-phase = <0x0>;
                        xlnx,use-power-down = <0x0>;
                        xlnx,mmcm-startup-wait;
                        xlnx,divide1-auto = <0x1>;
                        xlnx,clkout4-requested-duty-cycle = <0x32>;
                        xlnx,clkout4-requested-out-freq = <0x64>;
                        xlnx,rable = <0x0>;
                        xlnx,optimize-clocking-structure-en = <0x0>;
                        xlnx,clkout4-out-freq = <0x64>;
                        xlnx,clkout6-phase = <0x0>;
                        xlnx,num-out-clks = <0x1>;
                        xlnx,ip-name = "clk_wiz";
                        xlnx,pll-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout1-1 = <0x0>;
                        xlnx,clkout1-2 = <0x0>;
                        xlnx,clkout1-duty-cycle = <0x32>;
                        xlnx,pll-divclk-divide = <0x1>;
                        xlnx,clkout6-phase-error = <0x0>;
                        xlnx,dout-port = "dout";
                        xlnx,clkout1-sequence-number = <0x1>;
                        xlnx,pll-clkout3-phase = <0x0>;
                        xlnx,cddcreq-port = "cddcreq";
                        xlnx,clkout7-requested-out-freq = <0x64>;
                        xlnx,use-spread-spectrum = <0x0>;
                        xlnx,clkout3-sequence-number = <0x1>;
                        xlnx,clkout5-sequence-number = <0x1>;
                        xlnx,summary-strings = "empty";
                        xlnx,pll-compensation = "SYSTEM_SYNCHRONOUS";
                        xlnx,clkout5-phase = <0x0>;
                        xlnx,clkout7-sequence-number = <0x1>;
                        xlnx,status-port = "STATUS";
                        xlnx,clkfb-out-p-port = "clkfb_out_p";
                        xlnx,mmcm-clkout5-use-fine-ps;
                        xlnx,clkfb-in-port = "clkfb_in";
                        xlnx,clkout5-actual-freq = <0x64>;
                        xlnx,input-mode = "frequency";
                        xlnx,interface-selection = <0x1>;
                        xlnx,mmcm-bandwidth = "HIGH";
                        xlnx,calc-done = "empty";
                        xlnx,pll-clkout2-phase = <0x0>;
                        xlnx,has-cddc = <0x0>;
                        xlnx,power-reg = <0x0>;
                        xlnx,mmcm-clkin1-period = <0x1f094f>;
                        xlnx,pll-clkout3-duty-cycle = <0x7a120>;
                        xlnx,clkout2-duty-cycle = <0x32>;
                        xlnx,clkout4-phase = <0x0>;
                        xlnx,pll-clkout5-divide = <0x1>;
                        xlnx,clkout7-jitter = <0x0>;
                        clocks = <&misc_clk_3>,
                         <&misc_clk_3>,
                         <&zynqmp_clk 0x47>;
                        xlnx,clkout1-out-freq = <0xea60000>;
                        xlnx,clkout7-drives = "BUFG";
                        xlnx,clkout5-phase-error = <0x0>;
                        xlnx,pll-clkout1-phase = <0x0>;
                        xlnx,clkout5-requested-duty-cycle = <0x32>;
                        xlnx,clkfb-in-signaling = "SINGLE";
                        xlnx,enable-clkoutphy = <0x0>;
                        xlnx,use-clkout2-bar = <0x0>;
                        xlnx,secondary-port = "clk_in2";
                        xlnx,clkout3-phase = <0x0>;
                        xlnx,pll-clkout3-divide = <0x1>;
                        xlnx,use-reset = <0x1>;
                        xlnx,override-pll = <0x0>;
                        xlnx,clkoutphy-mode = "VCO";
                        xlnx,mmcm-clkout4-use-fine-ps;
                        xlnx,clkout5-jitter = <0x0>;
                        xlnx,clkout6-used = <0x0>;
                        xlnx,m-min = <0x2>;
                        xlnx,mmcm-clock-hold;
                        xlnx,clkfb-stopped-port = "clkfb_stopped";
                        xlnx,clk-out7-port = "clk_out7";
                        xlnx,clkout1-requested-phase = <0x0>;
                        xlnx,clkout4-actual-freq = <0x64>;
                        xlnx,pll-clk-feedback = "CLKFBOUT";
                        xlnx,phaseshift-mode = "LATENCY";
                        xlnx,clkfb-out-port = "clkfb_out";
                        xlnx,clkout5-drives = "BUFG";
                        xlnx,o-max = <0x80>;
                        xlnx,clkout3-requested-phase = <0x0>;
                        xlnx,secondary-in-timeperiod = <0xa>;
                        xlnx,pll-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-used = <0x0>;
                        xlnx,jitter-options = "UI";
                        xlnx,clkout5-requested-phase = <0x0>;
                        xlnx,pll-clkout0-phase = <0x0>;
                        xlnx,clk-out4-port = "clk_out4";
                        xlnx,clkout3-duty-cycle = <0x32>;
                        xlnx,clkout7-requested-phase = <0x0>;
                        xlnx,secondary-in-freq = <0x1d4c0000>;
                        xlnx,use-min-power = <0x0>;
                        xlnx,clkfbout-1 = <0x0>;
                        #clock-cells = <0x1>;
                        xlnx,pll-ref-jitter = <0x2710>;
                        xlnx,clkfbout-2 = <0x0>;
                        phandle = <0x1a>;
                };

                clocking_block_clk_wiz_dac3: clk_wiz@b4c30000 {
                        xlnx,reset-type = "ACTIVE_HIGH";
                        xlnx,pll-clkout1-divide = <0x1>;
                        xlnx,clk-out1-port = "clk_out1";
                        xlnx,clkout2-phase = <0x0>;
                        xlnx,clkout3-jitter = <0x0>;
                        xlnx,clkout3-drives = "BUFG";
                        reg = <0x0 0xb4c30000 0x0 0x10000>;
                        xlnx,use-min-o-jitter = <0x1>;
                        xlnx,c-component-name = "rfdc_ex_clk_wiz_dac3_0";
                        xlnx,clkout4-phase-error = <0x0>;
                        xlnx,clkout5-1 = <0x0>;
                        xlnx,clkout5-2 = <0x0>;
                        xlnx,clkout5-out-freq = <0x64>;
                        xlnx,d-max = <0x5d>;
                        xlnx,clkout1-phase = <0x0>;
                        xlnx,divide6-auto = <0x258f6>;
                        xlnx,clkout1-jitter = <0x40d3b40>;
                        xlnx,clkfb-in-n-port = "clkfb_in_n";
                        xlnx,clkout2-requested-out-freq = <0x64>;
                        xlnx,use-locked = <0x1>;
                        xlnx,pll-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout3-use-fine-ps;
                        xlnx,clkout1-drives = "BUFG";
                        xlnx,input-clk-stopped-port = "input_clk_stopped";
                        xlnx,clkout4-duty-cycle = <0x32>;
                        xlnx,divide3-auto = <0x258f6>;
                        xlnx,use-dyn-reconfig = <0x1>;
                        xlnx,clkout3-actual-freq = <0x64>;
                        xlnx,clkout6-requested-duty-cycle = <0x32>;
                        xlnx,diff-clk-in1-board-interface = "Custom";
                        xlnx,mmcm-clkout0-duty-cycle = <0x7a120>;
                        xlnx,clkin2-jitter-ps = <0x1365d1f>;
                        xlnx,clkout2-1 = <0x0>;
                        xlnx,in-freq-units = "Units_MHz";
                        xlnx,clkout2-2 = <0x0>;
                        xlnx,feedback-source = "FDBK_AUTO";
                        xlnx,clkout5-requested-out-freq = <0x64>;
                        xlnx,name = "clocking_block_clk_wiz_dac3";
                        xlnx,prim-in-freq = <0x1d4c0000>;
                        xlnx,mmcm-clkout5-divide = <0x1>;
                        xlnx,clkout3-phase-error = <0x0>;
                        xlnx,clk-in2-board-interface = "Custom";
                        xlnx,clkin1-ui-jitter = <0x2710>;
                        xlnx,use-inclk-switchover = <0x1>;
                        clock-names = "clk_in1", "clk_in2", "s_axi_aclk";
                        xlnx,clkout5-duty-cycle = <0x32>;
                        xlnx,use-clkout4-bar = <0x0>;
                        xlnx,mmcm-clkout1-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout2-use-fine-ps;
                        xlnx,clkout2-out-freq = <0x64>;
                        xlnx,use-dyn-phase-shift = <0x0>;
                        xlnx,mmcm-clkout3-divide = <0x1>;
                        xlnx,clkout2-actual-freq = <0x64>;
                        xlnx,o-min = <0x1>;
                        xlnx,daddr-port = "daddr";
                        xlnx,precision = <0x1>;
                        xlnx,mmcm-ref-jitter1 = <0x2710>;
                        clock-output-names = "0xb4c30000-clk_out1";
                        xlnx,mmcm-ref-jitter2 = <0x2710>;
                        xlnx,pll-notes = "No , notes";
                        xlnx,use-phase-alignment = <0x1>;
                        xlnx,ref-clk-freq = <0x64>;
                        xlnx,clkout7-requested-duty-cycle = <0x32>;
                        xlnx,inclk-sum-row0 = "Input , Clock , Freq , (MHz) , Input , Jitter , (UI)";
                        xlnx,inclk-sum-row1 = "__primary__________491.52____________0.010";
                        xlnx,use-fast-simulation = <0x0>;
                        xlnx,inclk-sum-row2 = "_secondary________491.52____________0.010";
                        xlnx,mmcm-clkout1-divide = <0x1>;
                        xlnx,din-port = "din";
                        xlnx,reset-board-interface = "Custom";
                        xlnx,clkout6-duty-cycle = <0x32>;
                        xlnx,clkout2-phase-error = <0x0>;
                        xlnx,clkout1-requested-duty-cycle = <0x32>;
                        xlnx,vco-max = <0x640>;
                        xlnx,use-freq-synth = <0x1>;
                        xlnx,primtype-sel = "AUTO";
                        xlnx,mmcm-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout5-used = <0x0>;
                        xlnx,d-min = <0x1>;
                        xlnx,pll-clkfbout-mult = <0x1>;
                        xlnx,mmcm-clkout4-cascade;
                        xlnx,use-clkout1-bar = <0x0>;
                        xlnx,clk-out6-port = "clk_out6";
                        xlnx,clkout2-sequence-number = <0x1>;
                        xlnx,clk-valid-port = "CLK_VALID";
                        xlnx,clkout2-used = <0x0>;
                        xlnx,clkout4-sequence-number = <0x1>;
                        xlnx,psincdec-port = "psincdec";
                        xlnx,mmcm-clkout1-use-fine-ps;
                        xlnx,clk-out3-port = "clk_out3";
                        xlnx,clkout6-sequence-number = <0x1>;
                        xlnx,platform = "UNKNOWN";
                        xlnx,mmcm-clkout6-phase = <0x0>;
                        xlnx,clkout1-actual-freq = <0x64>;
                        xlnx,clkout6-out-freq = <0x64>;
                        xlnx,nr-outputs = <0x1>;
                        xlnx,mmcm-clkin2-period = <0x1f094f>;
                        xlnx,prim-in-jitter = <0x2710>;
                        xlnx,mmcm-clkfbout-mult-f = <0x319750>;
                        status = "okay";
                        xlnx,clkout6-1 = <0x0>;
                        xlnx,clkout6-2 = <0x0>;
                        xlnx,clkout7-duty-cycle = <0x32>;
                        xlnx,outclk-sum-row1 = "clk_out1__245.76000______0.000______50.0_______77.950_____64.258";
                        xlnx,outclk-sum-row2 = "no_CLK_OUT2_output";
                        xlnx,jitter-sel = "Min_O_Jitter";
                        xlnx,outclk-sum-row3 = "no_CLK_OUT3_output";
                        xlnx,mmcm-clkout5-phase = <0x0>;
                        xlnx,mmcm-clkout3-duty-cycle = <0x7a120>;
                        xlnx,outclk-sum-row4 = "no_CLK_OUT4_output";
                        xlnx,clkfb-in-p-port = "clkfb_in_p";
                        xlnx,outclk-sum-row5 = "no_CLK_OUT5_output";
                        xlnx,outclk-sum-row6 = "no_CLK_OUT6_output";
                        xlnx,outclk-sum-row7 = "no_CLK_OUT7_output";
                        xlnx,clkout1-phase-error = <0x3d47fcf>;
                        xlnx,divide5-auto = <0x258f6>;
                        xlnx,pll-bandwidth = "OPTIMIZED";
                        xlnx,psdone-port = "psdone";
                        xlnx,clkout3-1 = <0x0>;
                        xlnx,clkout3-2 = <0x0>;
                        xlnx,clkout3-requested-out-freq = <0x64>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,pll-clkout4-divide = <0x1>;
                        xlnx,pll-clkfbout-phase = <0x0>;
                        xlnx,divide2-auto = <0x258f6>;
                        xlnx,override-mmcm = <0x0>;
                        xlnx,clkout6-jitter = <0x0>;
                        xlnx,ss-mode = "CENTER_HIGH";
                        xlnx,mmcm-notes = "None";
                        xlnx,mmcm-clkout0-use-fine-ps;
                        xlnx,clkout6-drives = "BUFG";
                        xlnx,mmcm-clkfbout-use-fine-ps;
                        xlnx,ss-mod-period = <0xfa0>;
                        xlnx,mmcm-clkout4-phase = <0x0>;
                        xlnx,clkout2-requested-duty-cycle = <0x32>;
                        xlnx,clkout0-actual-freq = <0xea60000>;
                        xlnx,divclk = <0x0>;
                        xlnx,primary-port = "clk_in1";
                        xlnx,mmcm-compensation = "AUTO";
                        xlnx,clkout6-requested-out-freq = <0x64>;
                        xlnx,clkout0-1 = <0x0>;
                        xlnx,clkout0-2 = <0x0>;
                        xlnx,clkout2-requested-phase = <0x0>;
                        xlnx,relative-inclk = "REL_PRIMARY";
                        xlnx,pll-clkout2-divide = <0x1>;
                        xlnx,clkout4-requested-phase = <0x0>;
                        xlnx,enable-user-clock0 = <0x0>;
                        xlnx,filter-1 = <0x0>;
                        xlnx,mmcm-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-out-freq = <0x64>;
                        xlnx,clkout4-jitter = <0x0>;
                        xlnx,clkout6-requested-phase = <0x0>;
                        xlnx,clkoutphy-requested-freq = <0x258>;
                        xlnx,enable-user-clock1 = <0x0>;
                        xlnx,filter-2 = <0x0>;
                        xlnx,ss-mod-freq = <0xfa>;
                        xlnx,mmcm-divclk-divide = <0x1>;
                        xlnx,enable-user-clock2 = <0x0>;
                        xlnx,in-jitter-units = "Units_UI";
                        xlnx,enable-user-clock3 = <0x0>;
                        xlnx,lock-1 = <0x0>;
                        xlnx,clkout4-drives = "BUFG";
                        xlnx,lock-2 = <0x0>;
                        xlnx,den-port = "den";
                        xlnx,lock-3 = <0x0>;
                        xlnx,use-safe-clock-startup = <0x0>;
                        xlnx,mmcm-clkout3-phase = <0x0>;
                        xlnx,dwe-port = "dwe";
                        xlnx,clkfb-out-n-port = "clkfb_out_n";
                        xlnx,use-max-i-jitter = <0x0>;
                        xlnx,drdy-port = "drdy";
                        xlnx,vco-min = <0x320>;
                        xlnx,pll-clkout0-divide = <0x1>;
                        xlnx,clkin1-jitter-ps = <0x1365d1f>;
                        xlnx,clk-in-sel-port = "clk_in_sel";
                        xlnx,use-freeze = <0x0>;
                        xlnx,clkout2-jitter = <0x0>;
                        xlnx,enable-pll0 = <0x0>;
                        xlnx,enable-pll1 = <0x0>;
                        xlnx,clkout2-drives = "BUFG";
                        xlnx,use-inclk-stopped = <0x0>;
                        xlnx,use-clkout3-bar = <0x0>;
                        xlnx,use-clk-valid = <0x0>;
                        xlnx,mmcm-clkout2-phase = <0x0>;
                        compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
                        xlnx,reset-port = "reset";
                        xlnx,mmcm-clkout5-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout0-divide-f = <0x632ea0>;
                        xlnx,pll-clkout0-duty-cycle = <0x7a120>;
                        xlnx,speed-grade = <0x2>;
                        xlnx,diff-clk-in2-board-interface = "Custom";
                        xlnx,clkout3-requested-duty-cycle = <0x32>;
                        xlnx,use-status = <0x0>;
                        xlnx,prim-source = "No_buffer";
                        xlnx,clkout7-used = <0x0>;
                        xlnx,use-clkfb-stopped = <0x0>;
                        xlnx,mmcm-clkout1-phase = <0x0>;
                        xlnx,mmcm-clkout6-divide = <0x1>;
                        xlnx,clkout7-out-freq = <0x64>;
                        xlnx,prim-in-timeperiod = <0xa>;
                        xlnx,clkout4-used = <0x0>;
                        xlnx,pll-clkin-period = <0x1>;
                        xlnx,clk-out5-port = "clk_out5";
                        xlnx,psclk-port = "psclk";
                        xlnx,primitive = "MMCM";
                        xlnx,clkout1-used;
                        xlnx,reset-low = <0x0>;
                        xlnx,clk-in1-board-interface = "Custom";
                        xlnx,clk-out2-port = "clk_out2";
                        xlnx,power-down-port = "power_down";
                        xlnx,clkout7-phase-error = <0x0>;
                        xlnx,mmcm-clkout6-duty-cycle = <0x7a120>;
                        xlnx,mmcm-clkout4-divide = <0x1>;
                        xlnx,mmcm-clkfbout-phase = <0x0>;
                        xlnx,mmcm-clkout0-phase = <0x0>;
                        xlnx,pll-clkout1-duty-cycle = <0x7a120>;
                        xlnx,user-clk-freq0 = <0x64>;
                        xlnx,user-clk-freq1 = <0x64>;
                        xlnx,pll-clkout5-phase = <0x0>;
                        xlnx,user-clk-freq2 = <0x64>;
                        xlnx,secondary-in-jitter = <0x2710>;
                        xlnx,user-clk-freq3 = <0x64>;
                        xlnx,use-clock-sequencing = <0x0>;
                        xlnx,secondary-source = "No_buffer";
                        xlnx,cddcdone-port = "cddcdone";
                        xlnx,clkout7-phase = <0x0>;
                        xlnx,psen-port = "psen";
                        xlnx,mmcm-clkout6-use-fine-ps;
                        xlnx,dclk-port = "dclk";
                        xlnx,m-max = <0x80>;
                        xlnx,outclk-sum-row0a = "Output , Output , Phase , Duty , Cycle , Pk-to-Pk , Phase";
                        xlnx,clkout1-requested-out-freq = <0xea60000>;
                        xlnx,clkout6-actual-freq = <0x64>;
                        xlnx,divide7-auto = <0x258f6>;
                        xlnx,outclk-sum-row0b = "Clock , Freq , (MHz) , (degrees) , (%) , Jitter , (ps) , Error , (ps)";
                        xlnx,clkout4-1 = <0x0>;
                        xlnx,locked-port = "locked";
                        xlnx,mmcm-clkout2-divide = <0x1>;
                        xlnx,clkin2-ui-jitter = <0x2710>;
                        xlnx,clkout4-2 = <0x0>;
                        xlnx,enable-clock-monitor = <0x0>;
                        xlnx,ss-mod-time = <0xfa0>;
                        xlnx,auto-primitive = "MMCM";
                        xlnx,divide4-auto = <0x258f6>;
                        xlnx,pll-clkout4-phase = <0x0>;
                        xlnx,use-power-down = <0x0>;
                        xlnx,mmcm-startup-wait;
                        xlnx,divide1-auto = <0x1>;
                        xlnx,clkout4-requested-duty-cycle = <0x32>;
                        xlnx,clkout4-requested-out-freq = <0x64>;
                        xlnx,rable = <0x0>;
                        xlnx,optimize-clocking-structure-en = <0x0>;
                        xlnx,clkout4-out-freq = <0x64>;
                        xlnx,clkout6-phase = <0x0>;
                        xlnx,num-out-clks = <0x1>;
                        xlnx,ip-name = "clk_wiz";
                        xlnx,pll-clkout2-duty-cycle = <0x7a120>;
                        xlnx,clkout1-1 = <0x0>;
                        xlnx,clkout1-2 = <0x0>;
                        xlnx,clkout1-duty-cycle = <0x32>;
                        xlnx,pll-divclk-divide = <0x1>;
                        xlnx,clkout6-phase-error = <0x0>;
                        xlnx,dout-port = "dout";
                        xlnx,clkout1-sequence-number = <0x1>;
                        xlnx,pll-clkout3-phase = <0x0>;
                        xlnx,cddcreq-port = "cddcreq";
                        xlnx,clkout7-requested-out-freq = <0x64>;
                        xlnx,use-spread-spectrum = <0x0>;
                        xlnx,clkout3-sequence-number = <0x1>;
                        xlnx,clkout5-sequence-number = <0x1>;
                        xlnx,summary-strings = "empty";
                        xlnx,pll-compensation = "SYSTEM_SYNCHRONOUS";
                        xlnx,clkout5-phase = <0x0>;
                        xlnx,clkout7-sequence-number = <0x1>;
                        xlnx,status-port = "STATUS";
                        xlnx,clkfb-out-p-port = "clkfb_out_p";
                        xlnx,mmcm-clkout5-use-fine-ps;
                        xlnx,clkfb-in-port = "clkfb_in";
                        xlnx,clkout5-actual-freq = <0x64>;
                        xlnx,input-mode = "frequency";
                        xlnx,interface-selection = <0x1>;
                        xlnx,mmcm-bandwidth = "HIGH";
                        xlnx,calc-done = "empty";
                        xlnx,pll-clkout2-phase = <0x0>;
                        xlnx,has-cddc = <0x0>;
                        xlnx,power-reg = <0x0>;
                        xlnx,mmcm-clkin1-period = <0x1f094f>;
                        xlnx,pll-clkout3-duty-cycle = <0x7a120>;
                        xlnx,clkout2-duty-cycle = <0x32>;
                        xlnx,clkout4-phase = <0x0>;
                        xlnx,pll-clkout5-divide = <0x1>;
                        xlnx,clkout7-jitter = <0x0>;
                        clocks = <&misc_clk_3>,
                         <&misc_clk_3>,
                         <&zynqmp_clk 0x47>;
                        xlnx,clkout1-out-freq = <0xea60000>;
                        xlnx,clkout7-drives = "BUFG";
                        xlnx,clkout5-phase-error = <0x0>;
                        xlnx,pll-clkout1-phase = <0x0>;
                        xlnx,clkout5-requested-duty-cycle = <0x32>;
                        xlnx,clkfb-in-signaling = "SINGLE";
                        xlnx,enable-clkoutphy = <0x0>;
                        xlnx,use-clkout2-bar = <0x0>;
                        xlnx,secondary-port = "clk_in2";
                        xlnx,clkout3-phase = <0x0>;
                        xlnx,pll-clkout3-divide = <0x1>;
                        xlnx,use-reset = <0x1>;
                        xlnx,override-pll = <0x0>;
                        xlnx,clkoutphy-mode = "VCO";
                        xlnx,mmcm-clkout4-use-fine-ps;
                        xlnx,clkout5-jitter = <0x0>;
                        xlnx,clkout6-used = <0x0>;
                        xlnx,m-min = <0x2>;
                        xlnx,mmcm-clock-hold;
                        xlnx,clkfb-stopped-port = "clkfb_stopped";
                        xlnx,clk-out7-port = "clk_out7";
                        xlnx,clkout1-requested-phase = <0x0>;
                        xlnx,clkout4-actual-freq = <0x64>;
                        xlnx,pll-clk-feedback = "CLKFBOUT";
                        xlnx,phaseshift-mode = "LATENCY";
                        xlnx,clkfb-out-port = "clkfb_out";
                        xlnx,clkout5-drives = "BUFG";
                        xlnx,o-max = <0x80>;
                        xlnx,clkout3-requested-phase = <0x0>;
                        xlnx,secondary-in-timeperiod = <0xa>;
                        xlnx,pll-clkout4-duty-cycle = <0x7a120>;
                        xlnx,clkout3-used = <0x0>;
                        xlnx,jitter-options = "UI";
                        xlnx,clkout5-requested-phase = <0x0>;
                        xlnx,pll-clkout0-phase = <0x0>;
                        xlnx,clk-out4-port = "clk_out4";
                        xlnx,clkout3-duty-cycle = <0x32>;
                        xlnx,clkout7-requested-phase = <0x0>;
                        xlnx,secondary-in-freq = <0x1d4c0000>;
                        xlnx,use-min-power = <0x0>;
                        xlnx,clkfbout-1 = <0x0>;
                        #clock-cells = <0x1>;
                        xlnx,pll-ref-jitter = <0x2710>;
                        xlnx,clkfbout-2 = <0x0>;
                        phandle = <0x1b>;
                };

                ex_design_dac_source_i: exdes_rfdac_data_bram_stim@b0000000 {
                        compatible = "xlnx,exdes-rfdac-data-bram-stim-1.0";
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "exdes_rfdac_data_bram_stim";
                        xlnx,mem-size = <0x40000>;
                        reg = <0x0 0xb0000000 0x0 0x200000>;
                        clocks = <&clocking_block_clk_wiz_dac0 0x0>,
                         <&clocking_block_clk_wiz_dac0 0x0>,
                         <&clocking_block_clk_wiz_dac1 0x0>,
                         <&clocking_block_clk_wiz_dac1 0x0>,
                         <&clocking_block_clk_wiz_dac2 0x0>,
                         <&clocking_block_clk_wiz_dac2 0x0>,
                         <&clocking_block_clk_wiz_dac3 0x0>,
                         <&clocking_block_clk_wiz_dac3 0x0>,
                         <&zynqmp_clk 0x47>;
                        xlnx,axi-addr-top = <0x13>;
                        xlnx,use-div2-clk-0 = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,use-div2-clk-1 = <0x0>;
                        xlnx,use-div2-clk-2 = <0x0>;
                        xlnx,use-div2-clk-3 = <0x0>;
                        status = "okay";
                        clock-names = "m0_axis_clock", "m0_div2_axis_clock", "m1_axis_clock", "m1_div2_axis_clock", "m2_axis_clock", "m2_div2_axis_clock", "m3_axis_clock", "m3_div2_axis_clock", "s_axi_aclk";
                        xlnx,name = "ex_design_dac_source_i";
                        phandle = <0x15>;
                };

                ex_design_rfip: usp_rf_data_converter@b4b00000 {
                        xlnx,adc-tdd-rts21 = <0x1>;
                        xlnx,adc-tdd-rts22 = <0x1>;
                        xlnx,adc-tdd-rts23 = <0x1>;
                        xlnx,mdac-refclk-freq = <0x1900>;
                        xlnx,adc-slice31-enable;
                        reg = <0x0 0xb4b00000 0x0 0x40000>;
                        xlnx,adc-tdd-rts30 = <0x1>;
                        xlnx,adc2-fs-max = <0x2625a0>;
                        xlnx,adc-tdd-rts31 = <0x1>;
                        xlnx,adc-tdd-rts32 = <0x1>;
                        xlnx,adc-tdd-rts33 = <0x1>;
                        xlnx,adc0-slices = <0x4>;
                        xlnx,adc2-refclk-freq = <0xea60000>;
                        xlnx,dac2-outclk-freq = <0x1d4c0000>;
                        xlnx,dac-slice31-enable;
                        xlnx,adc30-dig-port = <0x1>;
                        xlnx,adc0-obs-fabric-freq = <0x0>;
                        xlnx,dac2-band = <0x0>;
                        clock-names = "m0_axis_aclk", "m1_axis_aclk", "m2_axis_aclk", "m3_axis_aclk", "s0_axis_aclk", "s1_axis_aclk", "s2_axis_aclk", "s3_axis_aclk", "s_axi_aclk";
                        xlnx,adc3-multi-tile-sync;
                        xlnx,madc-fabric-freq = <0x0>;
                        xlnx,adc-obs-data-width00 = <0x8>;
                        xlnx,adc-obs-data-width01 = <0x8>;
                        xlnx,adc-obs-data-width02 = <0x8>;
                        xlnx,adc-obs-data-width03 = <0x8>;
                        xlnx,mdac-nco-phase00 = <0x0>;
                        xlnx,mdac-nco-phase01 = <0x0>;
                        xlnx,mdac-nco-phase02 = <0x0>;
                        xlnx,mdac-nco-phase03 = <0x0>;
                        xlnx,adc-slice22-enable;
                        xlnx,adc-obs-data-width10 = <0x8>;
                        xlnx,mdac-link-coupling = <0x0>;
                        xlnx,adc-obs-data-width11 = <0x8>;
                        xlnx,adc-obs-data-width12 = <0x8>;
                        xlnx,adc-obs-data-width13 = <0x8>;
                        xlnx,adc-calopt-mode00 = <0x2>;
                        xlnx,adc-calopt-mode01 = <0x2>;
                        xlnx,dac3-fbdiv = <0x20>;
                        xlnx,adc-calopt-mode02 = <0x2>;
                        xlnx,adc-calopt-mode03 = <0x2>;
                        xlnx,dac0-interpolation = <0x2>;
                        xlnx,dac0-multi-tile-sync;
                        xlnx,adc-obs-data-width20 = <0x8>;
                        xlnx,adc-nco-freq00 = <0x0>;
                        xlnx,adc-obs-data-width21 = <0x8>;
                        xlnx,adc-nco-freq01 = <0x0>;
                        xlnx,adc-obs-data-width22 = <0x8>;
                        xlnx,adc-nco-freq02 = <0x0>;
                        xlnx,adc-obs-data-width23 = <0x8>;
                        xlnx,adc-calopt-mode10 = <0x2>;
                        xlnx,adc-nco-freq03 = <0x0>;
                        xlnx,dac1-vop = <0x20>;
                        xlnx,adc-calopt-mode11 = <0x2>;
                        xlnx,dac-mixer-mode00 = <0x0>;
                        xlnx,mdac-coarse-mixer-freq00 = <0x0>;
                        xlnx,adc-calopt-mode12 = <0x2>;
                        xlnx,dac-mixer-mode01 = <0x0>;
                        xlnx,mdac-coarse-mixer-freq01 = <0x0>;
                        xlnx,adc-calopt-mode13 = <0x2>;
                        xlnx,dac-mixer-mode02 = <0x0>;
                        xlnx,mdac-coarse-mixer-freq02 = <0x0>;
                        xlnx,dac-mixer-mode03 = <0x0>;
                        xlnx,mdac-coarse-mixer-freq03 = <0x0>;
                        xlnx,adc-obs-data-width30 = <0x8>;
                        xlnx,adc-nco-freq10 = <0x0>;
                        xlnx,adc-obs-data-width31 = <0x8>;
                        xlnx,adc-nco-freq11 = <0x0>;
                        xlnx,adc-obs-data-width32 = <0x8>;
                        xlnx,dac2-fbdiv = <0x20>;
                        xlnx,adc-nco-freq12 = <0x0>;
                        xlnx,adc-obs-data-width33 = <0x8>;
                        xlnx,adc-calopt-mode20 = <0x2>;
                        xlnx,adc-nco-freq13 = <0x0>;
                        xlnx,adc-calopt-mode21 = <0x2>;
                        xlnx,dac-mixer-mode10 = <0x0>;
                        xlnx,dac-slice22-enable;
                        xlnx,adc-calopt-mode22 = <0x2>;
                        xlnx,dac-mixer-mode11 = <0x0>;
                        xlnx,adc-calopt-mode23 = <0x2>;
                        xlnx,dac-mixer-mode12 = <0x0>;
                        xlnx,dac-mixer-mode13 = <0x0>;
                        xlnx,adc-nco-freq20 = <0x0>;
                        xlnx,adc-nco-freq21 = <0x0>;
                        xlnx,adc-nco-freq22 = <0x0>;
                        xlnx,adc-calopt-mode30 = <0x2>;
                        xlnx,adc-nco-freq23 = <0x0>;
                        xlnx,adc-calopt-mode31 = <0x2>;
                        status = "okay";
                        xlnx,dac-mixer-mode20 = <0x0>;
                        xlnx,adc-calopt-mode32 = <0x2>;
                        xlnx,adc0-fabric-freq = <0x15f90000>;
                        xlnx,dac-mixer-mode21 = <0x0>;
                        xlnx,adc-calopt-mode33 = <0x2>;
                        xlnx,dac-mixer-mode22 = <0x0>;
                        xlnx,dac1-fbdiv = <0x20>;
                        xlnx,dac-mixer-mode23 = <0x0>;
                        xlnx,adc-nco-freq30 = <0x0>;
                        xlnx,adc-nco-freq31 = <0x0>;
                        xlnx,adc3-outclk-freq = <0x107ac000>;
                        xlnx,adc-nco-freq32 = <0x0>;
                        xlnx,adc-nco-freq33 = <0x0>;
                        xlnx,dac-mixer-mode30 = <0x0>;
                        xlnx,adc23-dig-port = <0x1>;
                        xlnx,dac-mixer-mode31 = <0x0>;
                        xlnx,dac-mixer-mode32 = <0x0>;
                        xlnx,mdac-refclk-div = <0x1>;
                        xlnx,dac-mixer-mode33 = <0x0>;
                        xlnx,adc-data-type00 = <0x1>;
                        xlnx,calibration-freeze;
                        xlnx,adc-data-type01 = <0x1>;
                        xlnx,adc-data-type02 = <0x1>;
                        xlnx,dac0-fbdiv = <0x20>;
                        xlnx,adc-data-type03 = <0x1>;
                        xlnx,adc0-decimation = <0x1>;
                        xlnx,madc-coarse-mixer-freq00 = <0x0>;
                        xlnx,adc-slice13-enable;
                        xlnx,madc-coarse-mixer-freq01 = <0x0>;
                        xlnx,madc-coarse-mixer-freq02 = <0x0>;
                        xlnx,adc-data-type10 = <0x1>;
                        xlnx,dac3-enable = <0x1>;
                        xlnx,madc-coarse-mixer-freq03 = <0x0>;
                        xlnx,adc-data-type11 = <0x1>;
                        xlnx,adc-data-type12 = <0x1>;
                        xlnx,adc-data-type13 = <0x1>;
                        xlnx,adc-data-type20 = <0x1>;
                        xlnx,adc-data-type21 = <0x1>;
                        xlnx,adc0-link-coupling = <0x0>;
                        xlnx,adc-data-type22 = <0x1>;
                        xlnx,adc-data-type23 = <0x1>;
                        xlnx,dac3-clock-source-mx = <0x7>;
                        xlnx,adc3-vco = <0x2 0xf580000>;
                        xlnx,adc-data-type30 = <0x1>;
                        xlnx,adc-data-type31 = <0x1>;
                        xlnx,adc0-clock-dist = <0x0>;
                        xlnx,adc-data-type32 = <0x1>;
                        xlnx,adc1-decimation = <0x1>;
                        xlnx,adc-data-type33 = <0x1>;
                        xlnx,adc-slice30-enable;
                        xlnx,adc20-dig-port = <0x1>;
                        xlnx,dac-slice13-enable;
                        xlnx,adc1-fs-max = <0x2625a0>;
                        xlnx,adc3-sampling-rate = <0x21c000>;
                        xlnx,dac0-link-coupling = <0x0>;
                        xlnx,mdac-enable = <0x0>;
                        xlnx,adc1-clock-dist = <0x0>;
                        xlnx,adc2-decimation = <0x1>;
                        xlnx,dac-slice30-enable;
                        xlnx,mdac-nyquist00 = <0x0>;
                        xlnx,mdac-nyquist01 = <0x0>;
                        xlnx,mdac-nyquist02 = <0x0>;
                        xlnx,mdac-nyquist03 = <0x0>;
                        xlnx,dac3-sampling-rate = <0x780000>;
                        xlnx,adc0-multi-tile-sync;
                        xlnx,dac2-refclk-freq = <0xea60000>;
                        xlnx,tb-dac-fft;
                        xlnx,adc2-clock-dist = <0x1>;
                        xlnx,dac0-refclk-div = <0x1>;
                        xlnx,adc3-decimation = <0x1>;
                        xlnx,madc-data-width00 = <0x8>;
                        xlnx,madc-data-width01 = <0x8>;
                        xlnx,madc-data-width02 = <0x8>;
                        xlnx,adc-slice21-enable;
                        xlnx,madc-data-width03 = <0x8>;
                        xlnx,adc-mixer-type00 = <0x2>;
                        xlnx,adc-mixer-type01 = <0x2>;
                        xlnx,adc-mixer-type02 = <0x2>;
                        xlnx,adc-mixer-type03 = <0x2>;
                        xlnx,adc-mixer-type10 = <0x2>;
                        xlnx,adc-mixer-type11 = <0x2>;
                        xlnx,adc2-band = <0x0>;
                        xlnx,adc-mixer-type12 = <0x2>;
                        xlnx,adc3-clock-dist = <0x0>;
                        xlnx,adc-mixer-type13 = <0x2>;
                        xlnx,dac1-refclk-div = <0x1>;
                        xlnx,adc13-dig-port = <0x1>;
                        xlnx,adc0-pll-enable;
                        xlnx,adc-mixer-type20 = <0x2>;
                        xlnx,adc-mixer-type21 = <0x2>;
                        xlnx,dac-slice21-enable;
                        xlnx,adc-mixer-type22 = <0x2>;
                        xlnx,adc-mixer-type23 = <0x2>;
                        xlnx,tb-adc-fft;
                        xlnx,adc-mixer-type30 = <0x2>;
                        xlnx,adc-mixer-type31 = <0x2>;
                        xlnx,adc-mixer-type32 = <0x2>;
                        xlnx,adc-mixer-type33 = <0x2>;
                        xlnx,adc3-clock-source-mx = <0x3>;
                        xlnx,dac2-refclk-div = <0x1>;
                        xlnx,adc1-pll-enable;
                        xlnx,dac0-fabric-freq = <0xea60000>;
                        xlnx,adc3-refclk-freq = <0xea60000>;
                        xlnx,adc10-dig-port = <0x1>;
                        xlnx,adc-slice12-enable;
                        xlnx,dac3-outclk-freq = <0x1d4c0000>;
                        xlnx,dac2-enable = <0x1>;
                        xlnx,dac0-clock-source-mx = <0x4>;
                        xlnx,dac3-refclk-div = <0x1>;
                        xlnx,adc2-pll-enable;
                        xlnx,dac-slice12-enable;
                        xlnx,dac-coarse-mixer-freq00 = <0x3>;
                        xlnx,dac-coarse-mixer-freq01 = <0x3>;
                        xlnx,adc0-fs-max = <0x2625a0>;
                        xlnx,dac-coarse-mixer-freq02 = <0x3>;
                        xlnx,dac-coarse-mixer-freq03 = <0x3>;
                        xlnx,dac-coarse-mixer-freq10 = <0x3>;
                        xlnx,dac-coarse-mixer-freq11 = <0x3>;
                        xlnx,dac-coarse-mixer-freq12 = <0x3>;
                        xlnx,dac-coarse-mixer-freq13 = <0x3>;
                        xlnx,adc3-pll-enable;
                        xlnx,dac-coarse-mixer-freq20 = <0x3>;
                        xlnx,adc2-obs-fabric-freq = <0x0>;
                        xlnx,dac-coarse-mixer-freq21 = <0x3>;
                        xlnx,dac3-outdiv = <0x1>;
                        xlnx,dac-coarse-mixer-freq22 = <0x3>;
                        xlnx,dac-coarse-mixer-freq23 = <0x3>;
                        xlnx,dac-coarse-mixer-freq30 = <0x3>;
                        xlnx,dac-coarse-mixer-freq31 = <0x3>;
                        xlnx,adc-slice03-enable;
                        xlnx,dac-coarse-mixer-freq32 = <0x3>;
                        xlnx,dac-coarse-mixer-freq33 = <0x3>;
                        xlnx,mdac-data-type00 = <0x0>;
                        xlnx,mdac-data-type01 = <0x0>;
                        xlnx,mdac-data-type02 = <0x0>;
                        xlnx,mdac-data-type03 = <0x0>;
                        xlnx,adc-coarse-mixer-freq00 = <0x0>;
                        xlnx,adc-coarse-mixer-freq01 = <0x0>;
                        xlnx,adc1-fabric-freq = <0x15f90000>;
                        xlnx,adc-coarse-mixer-freq02 = <0x0>;
                        xlnx,adc-coarse-mixer-freq03 = <0x0>;
                        xlnx,dac-mode00 = <0x1>;
                        xlnx,dac-nyquist00 = <0x0>;
                        xlnx,dac-mode01 = <0x1>;
                        xlnx,dac-nco-phase00 = <0x0>;
                        xlnx,dac-nyquist01 = <0x0>;
                        xlnx,dac-mode02 = <0x1>;
                        xlnx,dac-nco-phase01 = <0x0>;
                        xlnx,dac-nyquist02 = <0x0>;
                        xlnx,dac-mode03 = <0x1>;
                        xlnx,dac-nco-phase02 = <0x0>;
                        xlnx,dac-nyquist03 = <0x0>;
                        xlnx,adc1-vco = <0x2 0xf580000>;
                        xlnx,adc03-dig-port = <0x1>;
                        xlnx,dac-nco-phase03 = <0x0>;
                        xlnx,dac2-multi-tile-sync;
                        xlnx,adc-coarse-mixer-freq10 = <0x0>;
                        xlnx,adc-coarse-mixer-freq11 = <0x0>;
                        xlnx,adc-coarse-mixer-freq12 = <0x0>;
                        xlnx,adc-coarse-mixer-freq13 = <0x0>;
                        xlnx,adc-slice20-enable;
                        xlnx,dac-mode10 = <0x1>;
                        xlnx,dac-nyquist10 = <0x0>;
                        xlnx,dac-mode11 = <0x1>;
                        xlnx,dac-nco-phase10 = <0x0>;
                        xlnx,dac-nyquist11 = <0x0>;
                        xlnx,dac-slice03-enable;
                        xlnx,dac-mode12 = <0x1>;
                        xlnx,dac-nco-phase11 = <0x0>;
                        xlnx,dac-nyquist12 = <0x0>;
                        xlnx,dac-mode13 = <0x1>;
                        xlnx,dac-nco-phase12 = <0x0>;
                        xlnx,dac-nyquist13 = <0x0>;
                        xlnx,dac-nco-phase13 = <0x0>;
                        xlnx,adc-coarse-mixer-freq20 = <0x0>;
                        xlnx,adc-coarse-mixer-freq21 = <0x0>;
                        xlnx,adc-coarse-mixer-freq22 = <0x0>;
                        xlnx,adc-coarse-mixer-freq23 = <0x0>;
                        xlnx,dac-mode20 = <0x1>;
                        xlnx,dac-nyquist20 = <0x0>;
                        xlnx,dac-mode21 = <0x1>;
                        xlnx,dac-nco-phase20 = <0x0>;
                        xlnx,dac-nyquist21 = <0x0>;
                        xlnx,dac-mode22 = <0x1>;
                        xlnx,dac-nco-phase21 = <0x0>;
                        xlnx,dac-nyquist22 = <0x0>;
                        xlnx,dac-mode23 = <0x1>;
                        xlnx,dac-nco-phase22 = <0x0>;
                        xlnx,dac-nyquist23 = <0x0>;
                        xlnx,dac-nco-phase23 = <0x0>;
                        xlnx,mdac-data-width00 = <0x10>;
                        xlnx,adc-coarse-mixer-freq30 = <0x0>;
                        xlnx,mdac-data-width01 = <0x10>;
                        xlnx,adc-coarse-mixer-freq31 = <0x0>;
                        xlnx,dac3-slices = <0x4>;
                        xlnx,mdac-data-width02 = <0x10>;
                        xlnx,adc-coarse-mixer-freq32 = <0x0>;
                        xlnx,mdac-data-width03 = <0x10>;
                        xlnx,adc-coarse-mixer-freq33 = <0x0>;
                        xlnx,dac-mode30 = <0x1>;
                        xlnx,dac-nyquist30 = <0x0>;
                        xlnx,dac-mode31 = <0x1>;
                        xlnx,dac-nco-phase30 = <0x0>;
                        xlnx,dac-nyquist31 = <0x0>;
                        xlnx,dac-mode32 = <0x1>;
                        xlnx,dac-nco-phase31 = <0x0>;
                        xlnx,dac-nyquist32 = <0x0>;
                        xlnx,dac-mode33 = <0x1>;
                        xlnx,dac-nco-freq00 = <0x0>;
                        xlnx,dac-nco-phase32 = <0x0>;
                        xlnx,dac-nyquist33 = <0x0>;
                        xlnx,dac-mixer-type00 = <0x2>;
                        xlnx,dac-nco-freq01 = <0x0>;
                        xlnx,dac-nco-phase33 = <0x0>;
                        xlnx,adc3-clock-source = <0x2>;
                        xlnx,dac-mixer-type01 = <0x2>;
                        xlnx,dac-nco-freq02 = <0x0>;
                        xlnx,madc-dither00;
                        xlnx,adc2-sampling-rate = <0x21c000>;
                        xlnx,dac-mixer-type02 = <0x2>;
                        xlnx,dac-nco-freq03 = <0x0>;
                        xlnx,dac-slice20-enable;
                        xlnx,madc-dither01;
                        xlnx,dac-mixer-type03 = <0x2>;
                        xlnx,madc-dither02;
                        xlnx,madc-dither03;
                        xlnx,dac-output-current = <0x0>;
                        xlnx,madc-sampling-rate = <0x2>;
                        xlnx,adc31-dig-port = <0x1>;
                        xlnx,pl-clock-freq = <0x7530000>;
                        xlnx,adc0-clock-source-mx = <0x0>;
                        xlnx,dac-nco-freq10 = <0x0>;
                        xlnx,dac-mixer-type10 = <0x2>;
                        xlnx,dac-nco-freq11 = <0x0>;
                        xlnx,adc00-dig-port = <0x1>;
                        xlnx,dac-mixer-type11 = <0x2>;
                        xlnx,dac-nco-freq12 = <0x0>;
                        xlnx,dac-mixer-type12 = <0x2>;
                        xlnx,dac-nco-freq13 = <0x0>;
                        xlnx,edk-iptype = "PERIPHERAL";
                        xlnx,dac-mixer-type13 = <0x2>;
                        xlnx,dac-nco-freq20 = <0x0>;
                        xlnx,dac-mixer-type20 = <0x2>;
                        xlnx,dac-nco-freq21 = <0x0>;
                        xlnx,dac-mixer-type21 = <0x2>;
                        xlnx,dac-nco-freq22 = <0x0>;
                        xlnx,dac-mixer-type22 = <0x2>;
                        xlnx,dac-nco-freq23 = <0x0>;
                        xlnx,dac-mixer-type23 = <0x2>;
                        xlnx,adc2-clock-source = <0x2>;
                        xlnx,dac2-sampling-rate = <0x780000>;
                        xlnx,dac-nco-freq30 = <0x0>;
                        xlnx,dac-mixer-type30 = <0x2>;
                        xlnx,dac-nco-freq31 = <0x0>;
                        xlnx,dac-mixer-type31 = <0x2>;
                        xlnx,dac-nco-freq32 = <0x0>;
                        xlnx,dac-mixer-type32 = <0x2>;
                        xlnx,dac-nco-freq33 = <0x0>;
                        xlnx,dac2-vco = <0x1 0xd4c00000>;
                        xlnx,dac-mixer-type33 = <0x2>;
                        xlnx,adc-slice11-enable;
                        xlnx,dac1-band = <0x0>;
                        xlnx,dac1-enable = <0x1>;
                        xlnx,adc1-clock-source = <0x2>;
                        compatible = "xlnx,usp-rf-data-converter-2.6";
                        xlnx,dac3-refclk-freq = <0xea60000>;
                        xlnx,madc-outclk-freq = <0x1dcd650>;
                        xlnx,dac-slice11-enable;
                        xlnx,adc3-enable = <0x1>;
                        xlnx,adc0-clock-source = <0x2>;
                        xlnx,mdac-tdd-rts00 = <0x0>;
                        xlnx,mdac-tdd-rts01 = <0x0>;
                        xlnx,mdac-tdd-rts02 = <0x0>;
                        xlnx,adc2-multi-tile-sync;
                        xlnx,mdac-tdd-rts03 = <0x0>;
                        xlnx,dac2-outdiv = <0x1>;
                        xlnx,adc-slice02-enable;
                        xlnx,adc0-outclk-freq = <0x107ac000>;
                        xlnx,adc-obs-decimation-mode00 = <0x1>;
                        xlnx,adc-obs-decimation-mode01 = <0x0>;
                        xlnx,adc-obs-decimation-mode02 = <0x0>;
                        xlnx,adc-obs-decimation-mode03 = <0x0>;
                        xlnx,adc-obs-decimation-mode10 = <0x1>;
                        xlnx,adc-obs-decimation-mode11 = <0x1>;
                        xlnx,adc-obs-decimation-mode12 = <0x1>;
                        xlnx,adc-obs-decimation-mode13 = <0x1>;
                        xlnx,dac-slice02-enable;
                        xlnx,adc21-dig-port = <0x1>;
                        xlnx,adc-obs-decimation-mode20 = <0x1>;
                        xlnx,adc-obs-decimation-mode21 = <0x1>;
                        xlnx,dac1-fabric-freq = <0xea60000>;
                        xlnx,dac3-interpolation = <0x2>;
                        xlnx,adc-obs-decimation-mode22 = <0x1>;
                        xlnx,adc-obs-decimation-mode23 = <0x1>;
                        xlnx,adc-obs-decimation-mode30 = <0x1>;
                        xlnx,adc-obs-decimation-mode31 = <0x1>;
                        xlnx,adc-obs-decimation-mode32 = <0x1>;
                        xlnx,dac2-slices = <0x4>;
                        xlnx,adc-obs-decimation-mode33 = <0x1>;
                        xlnx,adc-dither00;
                        xlnx,adc-dither01;
                        xlnx,adc-dither02;
                        xlnx,adc-dither03;
                        xlnx,dac2-vop = <0x20>;
                        xlnx,adc-dither10;
                        xlnx,adc-dither11;
                        xlnx,adc-dither12;
                        xlnx,adc-dither13;
                        xlnx,adc-dither20;
                        xlnx,adc-dither21;
                        xlnx,adc-dither22;
                        xlnx,adc-dither23;
                        xlnx,adc-dither30;
                        xlnx,adc-dither31;
                        xlnx,adc-dither32;
                        xlnx,adc-dither33;
                        xlnx,dac2-clock-source-mx = <0x6>;
                        xlnx,adc-slice10-enable;
                        xlnx,dac0-enable = <0x1>;
                        xlnx,mdac-fabric-freq = <0x0>;
                        xlnx,adc3-link-coupling = <0x0>;
                        xlnx,adc2-fabric-freq = <0x15f90000>;
                        xlnx,name = "ex_design_rfip";
                        xlnx,dac-slice10-enable;
                        xlnx,adc-data-width00 = <0xc>;
                        xlnx,adc-data-width01 = <0xc>;
                        xlnx,adc-data-width02 = <0xc>;
                        xlnx,adc2-enable = <0x1>;
                        xlnx,adc-data-width03 = <0xc>;
                        xlnx,adc3-fbdiv = <0x24>;
                        xlnx,adc1-band = <0x0>;
                        xlnx,dac3-link-coupling = <0x0>;
                        xlnx,madc-refclk-freq = <0x7d0>;
                        xlnx,adc-data-width10 = <0xc>;
                        xlnx,adc-data-width11 = <0xc>;
                        xlnx,adc-data-width12 = <0xc>;
                        xlnx,adc-data-width13 = <0xc>;
                        xlnx,madc-decimation-mode00 = <0x0>;
                        xlnx,adc1-sampling-rate = <0x21c000>;
                        xlnx,madc-decimation-mode01 = <0x0>;
                        xlnx,madc-decimation-mode02 = <0x0>;
                        xlnx,madc-decimation-mode03 = <0x0>;
                        xlnx,adc-data-width20 = <0xc>;
                        xlnx,adc-data-width21 = <0xc>;
                        xlnx,adc-data-width22 = <0xc>;
                        xlnx,adc-data-width23 = <0xc>;
                        xlnx,dac1-outdiv = <0x1>;
                        xlnx,adc2-fbdiv = <0x24>;
                        xlnx,use-bram = <0x1>;
                        xlnx,dac0-vco = <0x1 0xd4c00000>;
                        xlnx,adc-data-width30 = <0xc>;
                        xlnx,adc-data-width31 = <0xc>;
                        xlnx,adc-data-width32 = <0xc>;
                        xlnx,adc-data-width33 = <0xc>;
                        xlnx,adc-slice01-enable;
                        xlnx,adc11-dig-port = <0x1>;
                        xlnx,dac-data-type00 = <0x0>;
                        xlnx,dac-data-type01 = <0x0>;
                        xlnx,dac-tdd-rts00 = <0x1>;
                        xlnx,dac-data-type02 = <0x0>;
                        xlnx,dac-tdd-rts01 = <0x1>;
                        xlnx,adc1-fbdiv = <0x24>;
                        xlnx,dac-data-type03 = <0x0>;
                        xlnx,dac-tdd-rts02 = <0x1>;
                        xlnx,dac1-sampling-rate = <0x780000>;
                        xlnx,dac-tdd-rts03 = <0x1>;
                        param-list = <0x0 0xb0b4 0x0 0x0 0x0 0x0 0x1000000 0x1000000 0x2000000 0x1000000 0x1000000 0x1000000 0x691d554d 0x10751f40 0xb81e85eb 0x51b86e40 0xb81e85eb 0x51b86e40 0x20000000 0x1000000 0x1000000 0x0 0x0 0x2440 0x4000000 0x0 0x1000000 0x0 0x0 0x0 0x1000000 0x0 0x0 0x0 0x1000000 0x0 0x0 0x0 0x1000000 0x0 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x1000000 0x1000000 0x691d554d 0x10751f40 0xb81e85eb 0x51b86e40 0xb81e85eb 0x51b86e40 0x20000000 0x1000000 0x1000000 0x0 0x0 0x2440 0x4000000 0x0 0x1000000 0x0 0x0 0x0 0x1000000 0x0 0x0 0x0 0x1000000 0x0 0x0 0x0 0x1000000 0x0 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x1000000 0x1000000 0x691d554d 0x10751f40 0xb81e85eb 0x51b86e40 0xb81e85eb 0x51b86e40 0x20000000 0x1000000 0x1000000 0x0 0x0 0x2440 0x4000000 0x0 0x1000000 0x0 0x0 0x0 0x1000000 0x0 0x0 0x0 0x1000000 0x0 0x0 0x0 0x1000000 0x0 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x1000000 0x1000000 0x691d554d 0x10751f40 0xb81e85eb 0x51b86e40 0xb81e85eb 0x51b86e40 0x20000000 0x1000000 0x1000000 0x0 0x0 0x2440 0x4000000 0x0 0x1000000 0x0 0x0 0x0 0x1000000 0x0 0x0 0x0 0x1000000 0x0 0x0 0x0 0x1000000 0x0 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x0 0x10000000 0x2000000 0x0 0x0 0x2000000 0x0 0x0 0x1000000 0x1000000 0x8be07f2b 0xd9b10140 0xb81e85eb 0x51b86e40 0xad7a370 0x3d0a7740 0x24000000 0x4000000 0x1000000 0x0 0x0 0x440 0x4000000 0x1000000 0x0 0x1000000 0x0 0x1000000 0x0 0x1000000 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0x1000000 0x8be07f2b 0xd9b10140 0xb81e85eb 0x51b86e40 0xad7a370 0x3d0a7740 0x24000000 0x4000000 0x1000000 0x0 0x0 0x440 0x4000000 0x1000000 0x0 0x1000000 0x0 0x1000000 0x0 0x1000000 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0x1000000 0x8be07f2b 0xd9b10140 0xb81e85eb 0x51b86e40 0xad7a370 0x3d0a7740 0x24000000 0x4000000 0x1000000 0x0 0x0 0x440 0x4000000 0x1000000 0x0 0x1000000 0x0 0x1000000 0x0 0x1000000 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0x1000000 0x8be07f2b 0xd9b10140 0xb81e85eb 0x51b86e40 0xad7a370 0x3d0a7740 0x24000000 0x4000000 0x1000000 0x0 0x0 0x440 0x4000000 0x1000000 0x0 0x1000000 0x0 0x1000000 0x0 0x1000000 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0 0x1000000 0xc000000 0x1000000 0x0 0x2000000 0x0 0x0>;
                        xlnx,dac-data-type10 = <0x0>;
                        xlnx,madc-nyquist00 = <0x0>;
                        xlnx,dac-data-type11 = <0x0>;
                        xlnx,dac-tdd-rts10 = <0x1>;
                        xlnx,madc-nyquist01 = <0x0>;
                        xlnx,dac-data-type12 = <0x0>;
                        xlnx,dac-tdd-rts11 = <0x1>;
                        xlnx,madc-mixer-mode00 = <0x2>;
                        xlnx,madc-nyquist02 = <0x0>;
                        xlnx,dac-data-type13 = <0x0>;
                        xlnx,dac-tdd-rts12 = <0x1>;
                        xlnx,madc-mixer-mode01 = <0x2>;
                        xlnx,madc-nyquist03 = <0x0>;
                        xlnx,adc3-outdiv = <0x4>;
                        xlnx,dac-tdd-rts13 = <0x1>;
                        xlnx,madc-mixer-mode02 = <0x2>;
                        xlnx,madc-mixer-mode03 = <0x2>;
                        xlnx,adc0-refclk-freq = <0xea60000>;
                        xlnx,mdac-band = <0x0>;
                        xlnx,adc0-fbdiv = <0x24>;
                        xlnx,dac-data-type20 = <0x0>;
                        xlnx,dac-data-type21 = <0x0>;
                        xlnx,dac-tdd-rts20 = <0x1>;
                        xlnx,dac0-outclk-freq = <0x1d4c0000>;
                        xlnx,dac-data-type22 = <0x0>;
                        xlnx,dac-slice01-enable;
                        xlnx,dac-tdd-rts21 = <0x1>;
                        xlnx,dac-data-type23 = <0x0>;
                        xlnx,dac-tdd-rts22 = <0x1>;
                        xlnx,dac3-fs-max = <0xa>;
                        xlnx,dac-tdd-rts23 = <0x1>;
                        xlnx,madc-nco-phase00 = <0x0>;
                        xlnx,dac-data-type30 = <0x0>;
                        xlnx,madc-nco-phase01 = <0x0>;
                        xlnx,dac0-clock-dist = <0x0>;
                        xlnx,dac-data-type31 = <0x0>;
                        xlnx,dac-tdd-rts30 = <0x1>;
                        xlnx,madc-nco-phase02 = <0x0>;
                        xlnx,dac-data-type32 = <0x0>;
                        xlnx,dac-tdd-rts31 = <0x1>;
                        xlnx,madc-nco-phase03 = <0x0>;
                        xlnx,dac-data-type33 = <0x0>;
                        xlnx,dac-tdd-rts32 = <0x1>;
                        xlnx,dac-tdd-rts33 = <0x1>;
                        xlnx,dac1-slices = <0x4>;
                        xlnx,mdac-decoder-mode00 = <0x0>;
                        xlnx,adc2-clock-source-mx = <0x2>;
                        xlnx,mdac-decoder-mode01 = <0x0>;
                        xlnx,mdac-decoder-mode02 = <0x0>;
                        xlnx,mdac-decoder-mode03 = <0x0>;
                        xlnx,dac1-clock-dist = <0x0>;
                        xlnx,preset = "None";
                        xlnx,madc-enable = <0x0>;
                        xlnx,adc3-slices = <0x4>;
                        xlnx,dac-interpolation-mode00 = <0x2>;
                        xlnx,dac-interpolation-mode01 = <0x2>;
                        xlnx,dac-interpolation-mode02 = <0x2>;
                        xlnx,dac-interpolation-mode03 = <0x2>;
                        xlnx,adc-decimation-mode00 = <0x1>;
                        xlnx,adc-decimation-mode01 = <0x1>;
                        xlnx,adc-decimation-mode02 = <0x1>;
                        xlnx,adc-decimation-mode03 = <0x1>;
                        interrupt-names = "irq";
                        xlnx,dac-interpolation-mode10 = <0x2>;
                        xlnx,dac-interpolation-mode11 = <0x2>;
                        xlnx,dac-interpolation-mode12 = <0x2>;
                        xlnx,dac-interpolation-mode13 = <0x2>;
                        xlnx,dac2-clock-dist = <0x1>;
                        xlnx,adc-decimation-mode10 = <0x1>;
                        xlnx,adc-decimation-mode11 = <0x1>;
                        xlnx,adc-decimation-mode12 = <0x1>;
                        xlnx,adc-decimation-mode13 = <0x1>;
                        xlnx,dac-interpolation-mode20 = <0x2>;
                        xlnx,dac-interpolation-mode21 = <0x2>;
                        xlnx,dac-interpolation-mode22 = <0x2>;
                        xlnx,dac-interpolation-mode23 = <0x2>;
                        xlnx,adc-decimation-mode20 = <0x1>;
                        xlnx,adc-decimation-mode21 = <0x1>;
                        xlnx,adc-decimation-mode22 = <0x1>;
                        xlnx,adc-decimation-mode23 = <0x1>;
                        xlnx,dac-interpolation-mode30 = <0x2>;
                        xlnx,adc1-outclk-freq = <0x107ac000>;
                        xlnx,dac-interpolation-mode31 = <0x2>;
                        xlnx,dac-interpolation-mode32 = <0x2>;
                        xlnx,dac-interpolation-mode33 = <0x2>;
                        xlnx,adc-decimation-mode30 = <0x1>;
                        xlnx,dac2-interpolation = <0x2>;
                        xlnx,adc-decimation-mode31 = <0x1>;
                        xlnx,adc-decimation-mode32 = <0x1>;
                        xlnx,adc1-obs-fabric-freq = <0x0>;
                        xlnx,adc-decimation-mode33 = <0x1>;
                        xlnx,dac0-vop = <0x20>;
                        xlnx,adc1-enable = <0x1>;
                        xlnx,dac3-clock-dist = <0x0>;
                        xlnx,mdac-mode00 = <0x0>;
                        xlnx,adc32-dig-port = <0x1>;
                        xlnx,mdac-mode01 = <0x0>;
                        xlnx,dac0-pll-enable;
                        xlnx,mdac-mode02 = <0x0>;
                        xlnx,mdac-mode03 = <0x0>;
                        xlnx,adc01-dig-port = <0x1>;
                        xlnx,dac2-fabric-freq = <0xea60000>;
                        xlnx,dac3-clock-source = <0x6>;
                        xlnx,vnc-include-fs2-change;
                        xlnx,dac-data-width00 = <0x10>;
                        xlnx,dac-data-width01 = <0x10>;
                        xlnx,dac-decoder-mode00 = <0x0>;
                        xlnx,dac-data-width02 = <0x10>;
                        xlnx,dac-decoder-mode01 = <0x0>;
                        xlnx,mdac-sampling-rate = <0x61a800>;
                        xlnx,dac-data-width03 = <0x10>;
                        xlnx,dac-decoder-mode02 = <0x0>;
                        num-insts = <0x1>;
                        xlnx,dac0-outdiv = <0x1>;
                        xlnx,dac-decoder-mode03 = <0x0>;
                        xlnx,sysref-source = <0x1>;
                        xlnx,dac-vop-mode = <0x1>;
                        xlnx,dac-data-width10 = <0x10>;
                        xlnx,dac1-multi-tile-sync;
                        xlnx,dac-data-width11 = <0x10>;
                        xlnx,dac-decoder-mode10 = <0x0>;
                        xlnx,rable = <0x0>;
                        xlnx,ip-name = "usp_rf_data_converter";
                        xlnx,dac-data-width12 = <0x10>;
                        xlnx,dac-decoder-mode11 = <0x0>;
                        xlnx,dac-data-width13 = <0x10>;
                        xlnx,dac-decoder-mode12 = <0x0>;
                        xlnx,adc-slice00-enable;
                        xlnx,dac-decoder-mode13 = <0x0>;
                        xlnx,dac1-pll-enable;
                        xlnx,dac-data-width20 = <0x10>;
                        xlnx,dac-data-width21 = <0x10>;
                        xlnx,dac-decoder-mode20 = <0x0>;
                        xlnx,dac-data-width22 = <0x10>;
                        xlnx,dac-decoder-mode21 = <0x0>;
                        xlnx,dac2-clock-source = <0x6>;
                        xlnx,dac-data-width23 = <0x10>;
                        xlnx,dac-decoder-mode22 = <0x0>;
                        xlnx,dac-decoder-mode23 = <0x0>;
                        xlnx,dac3-band = <0x0>;
                        xlnx,madc-nco-freq00 = <0x0>;
                        interrupt-parent = <&gic_a53>;
                        xlnx,madc-nco-freq01 = <0x0>;
                        xlnx,dac-data-width30 = <0x10>;
                        xlnx,madc-nco-freq02 = <0x0>;
                        xlnx,dac-data-width31 = <0x10>;
                        xlnx,dac-decoder-mode30 = <0x0>;
                        xlnx,madc-nco-freq03 = <0x0>;
                        xlnx,dac-data-width32 = <0x10>;
                        xlnx,dac-decoder-mode31 = <0x0>;
                        xlnx,adc2-outdiv = <0x4>;
                        xlnx,dac0-band = <0x0>;
                        xlnx,dac-data-width33 = <0x10>;
                        xlnx,dac-decoder-mode32 = <0x0>;
                        xlnx,dac-decoder-mode33 = <0x0>;
                        xlnx,ams-factory-var = <0x0>;
                        xlnx,dac-slice00-enable;
                        xlnx,adc2-link-coupling = <0x0>;
                        xlnx,dac2-fs-max = <0xa>;
                        xlnx,dac2-pll-enable;
                        xlnx,rf-analyzer = <0x1>;
                        xlnx,adc0-refclk-div = <0x1>;
                        xlnx,madc-link-coupling = <0x0>;
                        xlnx,adc2-vco = <0x2 0xf580000>;
                        xlnx,dac1-clock-source = <0x6>;
                        clocks = <&misc_clk_2>,
                         <&misc_clk_2>,
                         <&misc_clk_2>,
                         <&misc_clk_2>,
                         <&clocking_block_clk_wiz_dac0 0x0>,
                         <&clocking_block_clk_wiz_dac1 0x0>,
                         <&clocking_block_clk_wiz_dac2 0x0>,
                         <&clocking_block_clk_wiz_dac3 0x0>,
                         <&zynqmp_clk 0x47>;
                        xlnx,mdac-mixer-mode00 = <0x2>;
                        xlnx,adc-nyquist00 = <0x0>;
                        xlnx,mdac-mixer-mode01 = <0x2>;
                        xlnx,adc-nyquist01 = <0x0>;
                        xlnx,mdac-mixer-mode02 = <0x2>;
                        xlnx,adc-nyquist02 = <0x0>;
                        xlnx,mdac-mixer-mode03 = <0x2>;
                        xlnx,adc-nyquist03 = <0x0>;
                        xlnx,dac0-refclk-freq = <0xea60000>;
                        xlnx,dac0-slices = <0x4>;
                        xlnx,adc-nyquist10 = <0x0>;
                        xlnx,adc-nyquist11 = <0x0>;
                        xlnx,adc-nyquist12 = <0x0>;
                        xlnx,adc-nyquist13 = <0x0>;
                        xlnx,adc-slice33-enable;
                        xlnx,dac2-link-coupling = <0x0>;
                        xlnx,adc-nyquist20 = <0x0>;
                        xlnx,calibration-time = <0xa>;
                        xlnx,dac3-pll-enable;
                        xlnx,adc1-refclk-div = <0x1>;
                        xlnx,adc-nyquist21 = <0x0>;
                        xlnx,adc-nyquist22 = <0x0>;
                        xlnx,adc-nyquist23 = <0x0>;
                        xlnx,dac0-clock-source = <0x6>;
                        xlnx,adc0-sampling-rate = <0x21c000>;
                        xlnx,adc3-fabric-freq = <0x15f90000>;
                        xlnx,adc-nyquist30 = <0x0>;
                        xlnx,adc-nyquist31 = <0x0>;
                        xlnx,adc-nyquist32 = <0x0>;
                        xlnx,axiclk-freq = <0x36d6160>;
                        xlnx,adc-nyquist33 = <0x0>;
                        xlnx,adc2-slices = <0x4>;
                        xlnx,sysref-master = <0x0>;
                        xlnx,dac-slice33-enable;
                        xlnx,adc2-refclk-div = <0x1>;
                        xlnx,dac0-sampling-rate = <0x780000>;
                        xlnx,adc22-dig-port = <0x1>;
                        xlnx,dac3-vco = <0x1 0xd4c00000>;
                        xlnx,adc1-multi-tile-sync;
                        xlnx,adc3-refclk-div = <0x1>;
                        xlnx,adc0-enable = <0x1>;
                        xlnx,adc1-refclk-freq = <0xea60000>;
                        xlnx,production-simulation = <0x0>;
                        xlnx,dac1-outclk-freq = <0x1d4c0000>;
                        xlnx,disable-bg-cal-en = <0x1>;
                        xlnx,silicon-revision = <0x1>;
                        xlnx,madc-refclk-div = <0x1>;
                        xlnx,madc-tdd-rts00 = <0x0>;
                        xlnx,madc-tdd-rts01 = <0x0>;
                        xlnx,converter-setup = <0x1>;
                        xlnx,madc-tdd-rts02 = <0x0>;
                        xlnx,madc-tdd-rts03 = <0x0>;
                        xlnx,adc1-outdiv = <0x4>;
                        xlnx,madc-data-type00 = <0x0>;
                        xlnx,madc-data-type01 = <0x0>;
                        xlnx,mdac-interpolation-mode00 = <0x0>;
                        xlnx,madc-data-type02 = <0x0>;
                        xlnx,mdac-interpolation-mode01 = <0x0>;
                        xlnx,madc-data-type03 = <0x0>;
                        xlnx,madc-mixer-type00 = <0x3>;
                        xlnx,mdac-interpolation-mode02 = <0x0>;
                        xlnx,madc-mixer-type01 = <0x3>;
                        xlnx,mdac-interpolation-mode03 = <0x0>;
                        xlnx,madc-mixer-type02 = <0x3>;
                        xlnx,madc-mixer-type03 = <0x3>;
                        xlnx,dac1-fs-max = <0xa>;
                        xlnx,adc-nco-phase00 = <0x0>;
                        xlnx,adc-nco-phase01 = <0x0>;
                        xlnx,adc-nco-phase02 = <0x0>;
                        xlnx,adc-nco-phase03 = <0x0>;
                        xlnx,mdac-outclk-freq = <0x32>;
                        xlnx,adc-nco-phase10 = <0x0>;
                        xlnx,adc-nco-phase11 = <0x0>;
                        xlnx,adc-nco-phase12 = <0x0>;
                        xlnx,dac1-interpolation = <0x2>;
                        xlnx,adc-nco-phase13 = <0x0>;
                        xlnx,vnc-include-ois-change;
                        xlnx,adc3-band = <0x0>;
                        xlnx,adc-nco-phase20 = <0x0>;
                        xlnx,adc-nco-phase21 = <0x0>;
                        xlnx,adc-slice32-enable;
                        xlnx,adc-nco-phase22 = <0x0>;
                        xlnx,mdac-vop = <0x14>;
                        xlnx,adc-nco-phase23 = <0x0>;
                        xlnx,adc0-band = <0x0>;
                        xlnx,dac1-clock-source-mx = <0x5>;
                        xlnx,adc3-fs-max = <0x2625a0>;
                        xlnx,adc2-outclk-freq = <0x107ac000>;
                        xlnx,adc-nco-phase30 = <0x0>;
                        xlnx,adc-nco-phase31 = <0x0>;
                        xlnx,adc-nco-phase32 = <0x0>;
                        xlnx,adc-nco-phase33 = <0x0>;
                        xlnx,dac3-vop = <0x20>;
                        xlnx,adc12-dig-port = <0x1>;
                        xlnx,ip-type = <0x2>;
                        xlnx,adc1-slices = <0x4>;
                        xlnx,dac-slice32-enable;
                        xlnx,dac3-fabric-freq = <0xea60000>;
                        xlnx,high-speed-adc = <0x0>;
                        xlnx,adc0-vco = <0x2 0xf580000>;
                        xlnx,adc3-obs-fabric-freq = <0x0>;
                        xlnx,reserved-3 = <0x1adb0>;
                        xlnx,adc1-link-coupling = <0x0>;
                        xlnx,adc-mixer-mode00 = <0x0>;
                        xlnx,adc-mixer-mode01 = <0x0>;
                        xlnx,adc-mixer-mode02 = <0x0>;
                        xlnx,adc-slice23-enable;
                        xlnx,adc-mixer-mode03 = <0x0>;
                        xlnx,adc-mixer-mode10 = <0x0>;
                        xlnx,adc-mixer-mode11 = <0x0>;
                        xlnx,analog-detection = <0x1>;
                        xlnx,adc-mixer-mode12 = <0x0>;
                        xlnx,madc-band = <0x0>;
                        xlnx,adc-mixer-mode13 = <0x0>;
                        xlnx,adc-mixer-mode20 = <0x0>;
                        xlnx,adc-mixer-mode21 = <0x0>;
                        xlnx,madc-calopt-mode00 = <0x1>;
                        xlnx,adc-mixer-mode22 = <0x0>;
                        xlnx,dac3-multi-tile-sync;
                        xlnx,madc-calopt-mode01 = <0x1>;
                        xlnx,adc-mixer-mode23 = <0x0>;
                        xlnx,madc-calopt-mode02 = <0x1>;
                        xlnx,dac1-link-coupling = <0x0>;
                        xlnx,madc-calopt-mode03 = <0x1>;
                        xlnx,dac-slice23-enable;
                        xlnx,adc-mixer-mode30 = <0x0>;
                        xlnx,adc-mixer-mode31 = <0x0>;
                        xlnx,dac1-refclk-freq = <0xea60000>;
                        xlnx,adc-mixer-mode32 = <0x0>;
                        xlnx,adc-mixer-mode33 = <0x0>;
                        xlnx,dac1-vco = <0x1 0xd4c00000>;
                        interrupts = <0x0 0x59 0x1>;
                        xlnx,adc0-outdiv = <0x4>;
                        xlnx,adc1-clock-source-mx = <0x1>;
                        xlnx,mdac-nco-freq00 = <0x0>;
                        xlnx,mdac-nco-freq01 = <0x0>;
                        xlnx,adc-tdd-rts00 = <0x1>;
                        xlnx,mdac-nco-freq02 = <0x0>;
                        xlnx,adc-tdd-rts01 = <0x1>;
                        xlnx,mdac-nco-freq03 = <0x0>;
                        xlnx,adc-tdd-rts02 = <0x1>;
                        xlnx,dac0-fs-max = <0xa>;
                        xlnx,adc-tdd-rts03 = <0x1>;
                        xlnx,adc-tdd-rts10 = <0x1>;
                        xlnx,adc33-dig-port = <0x1>;
                        xlnx,adc-tdd-rts11 = <0x1>;
                        xlnx,adc-tdd-rts12 = <0x1>;
                        xlnx,adc-tdd-rts13 = <0x1>;
                        xlnx,adc02-dig-port = <0x1>;
                        xlnx,mdac-mixer-type00 = <0x3>;
                        xlnx,mdac-mixer-type01 = <0x3>;
                        xlnx,mdac-mixer-type02 = <0x3>;
                        xlnx,adc-tdd-rts20 = <0x1>;
                        xlnx,component-name = "rfdc_ex_rfip_0";
                        xlnx,mdac-mixer-type03 = <0x3>;
                        phandle = <0x17>;

                        dac@0 {
                                xlnx,fabric-freq = "245.760";
                                xlnx,outdiv = <0x1>;
                                xlnx,slices = <0x4>;
                                xlnx,pll-enable = <0x1>;
                                xlnx,sampling-rate = "7.86432";
                                xlnx,fs-max = "10.000";
                                xlnx,link-coupling = <0x0>;
                                xlnx,refclk-freq = "245.760";
                                xlnx,fbdiv = <0x20>;
                                xlnx,band = <0x0>;
                                xlnx,enable = <0x1>;
                                xlnx,refclk-div = <0x1>;

                                dac0ap@0 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac0ap@1 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac0ap@2 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac0ap@3 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac0dp@0 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };

                                dac0dp@1 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };

                                dac0dp@2 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };

                                dac0dp@3 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };
                        };

                        dac@1 {
                                xlnx,fabric-freq = "245.760";
                                xlnx,outdiv = <0x1>;
                                xlnx,slices = <0x4>;
                                xlnx,pll-enable = <0x1>;
                                xlnx,sampling-rate = "7.86432";
                                xlnx,fs-max = "10.000";
                                xlnx,link-coupling = <0x0>;
                                xlnx,refclk-freq = "245.760";
                                xlnx,fbdiv = <0x20>;
                                xlnx,band = <0x0>;
                                xlnx,enable = <0x1>;
                                xlnx,refclk-div = <0x1>;

                                dac1ap@0 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac1ap@1 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac1ap@2 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac1ap@3 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac1dp@0 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };

                                dac1dp@1 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };

                                dac1dp@2 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };

                                dac1dp@3 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };
                        };

                        dac@2 {
                                xlnx,fabric-freq = "245.760";
                                xlnx,outdiv = <0x1>;
                                xlnx,slices = <0x4>;
                                xlnx,pll-enable = <0x1>;
                                xlnx,sampling-rate = "7.86432";
                                xlnx,fs-max = "10.000";
                                xlnx,link-coupling = <0x0>;
                                xlnx,refclk-freq = "245.760";
                                xlnx,fbdiv = <0x20>;
                                xlnx,band = <0x0>;
                                xlnx,enable = <0x1>;
                                xlnx,refclk-div = <0x1>;

                                dac2ap@0 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac2ap@1 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac2ap@2 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac2ap@3 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac2dp@0 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };

                                dac2dp@1 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };

                                dac2dp@2 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };

                                dac2dp@3 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };
                        };

                        dac@3 {
                                xlnx,fabric-freq = "245.760";
                                xlnx,outdiv = <0x1>;
                                xlnx,slices = <0x4>;
                                xlnx,pll-enable = <0x1>;
                                xlnx,sampling-rate = "7.86432";
                                xlnx,fs-max = "10.000";
                                xlnx,link-coupling = <0x0>;
                                xlnx,refclk-freq = "245.760";
                                xlnx,fbdiv = <0x20>;
                                xlnx,band = <0x0>;
                                xlnx,enable = <0x1>;
                                xlnx,refclk-div = <0x1>;

                                dac3ap@0 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac3ap@1 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac3ap@2 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac3ap@3 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,decoder-mode = <0x0>;
                                        xlnx,invsinc-ctrl = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                dac3dp@0 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };

                                dac3dp@1 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };

                                dac3dp@2 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };

                                dac3dp@3 {
                                        xlnx,interpolation-mode = <0x2>;
                                        xlnx,nco-freq = "0.0";
                                        xlnx,data-width = <0x10>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,adder-enable = <0x0>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x0>;
                                };
                        };

                        adc@0 {
                                xlnx,fabric-freq = "368.640";
                                xlnx,refclk-freq = "245.760";
                                xlnx,slices = <0x4>;
                                xlnx,refclk-div = <0x1>;
                                xlnx,outdiv = <0x4>;
                                xlnx,fbdiv = <0x24>;
                                xlnx,enable = <0x1>;
                                xlnx,fs-max = "2.500";
                                xlnx,sampling-rate = "2.21184";
                                xlnx,pll-enable = <0x1>;
                                xlnx,band = <0x0>;

                                adc0ap@0 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc0ap@1 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc0ap@2 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc0ap@3 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc0dp@0 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };

                                adc0dp@1 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };

                                adc0dp@2 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };

                                adc0dp@3 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };
                        };

                        adc@1 {
                                xlnx,fabric-freq = "368.640";
                                xlnx,refclk-freq = "245.760";
                                xlnx,slices = <0x4>;
                                xlnx,refclk-div = <0x1>;
                                xlnx,outdiv = <0x4>;
                                xlnx,fbdiv = <0x24>;
                                xlnx,enable = <0x1>;
                                xlnx,fs-max = "2.500";
                                xlnx,sampling-rate = "2.21184";
                                xlnx,pll-enable = <0x1>;
                                xlnx,band = <0x0>;

                                adc1ap@0 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc1ap@1 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc1ap@2 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc1ap@3 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc1dp@0 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };

                                adc1dp@1 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };

                                adc1dp@2 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };

                                adc1dp@3 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };
                        };

                        adc@2 {
                                xlnx,fabric-freq = "368.640";
                                xlnx,refclk-freq = "245.760";
                                xlnx,slices = <0x4>;
                                xlnx,refclk-div = <0x1>;
                                xlnx,outdiv = <0x4>;
                                xlnx,fbdiv = <0x24>;
                                xlnx,enable = <0x1>;
                                xlnx,fs-max = "2.500";
                                xlnx,sampling-rate = "2.21184";
                                xlnx,pll-enable = <0x1>;
                                xlnx,band = <0x0>;

                                adc2ap@0 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc2ap@1 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc2ap@2 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc2ap@3 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc2dp@0 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };

                                adc2dp@1 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };

                                adc2dp@2 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };

                                adc2dp@3 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };
                        };

                        adc@3 {
                                xlnx,fabric-freq = "368.640";
                                xlnx,refclk-freq = "245.760";
                                xlnx,slices = <0x4>;
                                xlnx,refclk-div = <0x1>;
                                xlnx,outdiv = <0x4>;
                                xlnx,fbdiv = <0x24>;
                                xlnx,enable = <0x1>;
                                xlnx,fs-max = "2.500";
                                xlnx,sampling-rate = "2.21184";
                                xlnx,pll-enable = <0x1>;
                                xlnx,band = <0x0>;

                                adc3ap@0 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc3ap@1 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc3ap@2 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc3ap@3 {
                                        xlnx,mixer-mode = <0x0>;
                                        xlnx,slice-enable = <0x1>;
                                };

                                adc3dp@0 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };

                                adc3dp@1 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };

                                adc3dp@2 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };

                                adc3dp@3 {
                                        xlnx,nco-freq = "0.0";
                                        xlnx,decimation-mode = <0x1>;
                                        xlnx,data-width = <0xc>;
                                        xlnx,mixer-type = <0x2>;
                                        xlnx,fifo-enable = <0x0>;
                                        xlnx,data-type = <0x1>;
                                };
                        };
                };

                ex_design_tdd_module_i: exdes_tddrtsctrl@b0200000 {
                        xlnx,rable = <0x0>;
                        xlnx,count-width = <0x13>;
                        compatible = "xlnx,exdes-tddrtsctrl-1.0";
                        status = "okay";
                        clock-names = "adc0_clk", "adc1_clk", "adc2_clk", "adc3_clk", "dac0_clk", "dac1_clk", "dac2_clk", "dac3_clk", "s_axi_aclk";
                        xlnx,ip-name = "exdes_tddrtsctrl";
                        xlnx,edk-iptype = "PERIPHERAL";
                        reg = <0x0 0xb0200000 0x0 0x10000>;
                        clocks = <&misc_clk_2>,
                         <&misc_clk_2>,
                         <&misc_clk_2>,
                         <&misc_clk_2>,
                         <&clocking_block_clk_wiz_dac0 0x0>,
                         <&clocking_block_clk_wiz_dac1 0x0>,
                         <&clocking_block_clk_wiz_dac2 0x0>,
                         <&clocking_block_clk_wiz_dac3 0x0>,
                         <&zynqmp_clk 0x47>;
                        xlnx,name = "ex_design_tdd_module_i";
                        phandle = <0x16>;
                };

                clocking0: clocking0 {
                        compatible = "xlnx,fclk";
                        assigned-clocks = <0x84 0x47>;
                        assigned-clock-rates = <0x5f5dd19>;
                        #clock-cells = <0x0>;
                        clock-output-names = "fabric_clk";
                        clocks = <&zynqmp_clk 0x47>;
                        phandle = <0x140>;
                };
        };

        ADC_DDR_DMA_ddr4_adc_memory: memory@1000000000 {
                compatible = "xlnx,ddr4-2.2";
                xlnx,ip-name = "ddr4";
                device_type = "memory";
                memory_type = "memory";
                reg = <0x10 0x0 0x1 0x0>;
                phandle = <0x7>;
        };

        DAC_DDR_DMA_ddr4_0_memory: memory@400000000 {
                compatible = "xlnx,ddr4-2.2";
                xlnx,ip-name = "ddr4";
                device_type = "memory";
                memory_type = "memory";
                reg = <0x4 0x0 0x1 0x0>;
                phandle = <0x8>;
        };

        psu_ocm_ram_0_memory: memory@fffc0000 {
                compatible = "xlnx,psu-ocm-ram-0-1.0", "mmio-sram";
                xlnx,ip-name = "psu_ocm_ram_0";
                device_type = "memory";
                memory_type = "memory";
                reg = <0x0 0xfffc0000 0x0 0x40000>;
                phandle = <0x9>;
        };

        psu_ddr_0_memory: memory@0 {
                compatible = "xlnx,psu-ddr-1.0";
                xlnx,ip-name = "psu_ddr";
                device_type = "memory";
                memory_type = "memory";
                reg = <0x0 0x0 0x0 0x7ff00000>;
                phandle = <0xb>;
        };

        psu_ddr_1_memory: memory@800000000 {
                compatible = "xlnx,psu-ddr-1.0";
                xlnx,ip-name = "psu_ddr";
                device_type = "memory";
                memory_type = "memory";
                reg = <0x8 0x0 0x0 0x80000000>;
                phandle = <0xc>;
        };

        psu_qspi_linear_0_memory: memory@c0000000 {
                compatible = "xlnx,psu-qspi-linear-1.0-memory";
                xlnx,ip-name = "psu_qspi_linear";
                device_type = "memory";
                memory_type = "linear_flash";
                reg = <0x0 0xc0000000 0x0 0x20000000>;
                phandle = <0x69>;
        };

        chosen {
                bootargs = "earlycon console=ttyPS0,115200 clk_ignore_unused init_fatal_sh=1";
                stdout-path = "serial0:115200n8";
        };

        aliases {
                serial0 = "/axi/serial@ff000000";
                spi0 = "/axi/spi@ff0f0000";
                serial1 = "/axi/coresight@fe800000";
                i2c0 = "/axi/i2c@ff030000";
                i2c1 = "/axi/i2c@ff020000";
                ethernet0 = "/axi/ethernet@ff0e0000";
        };

        __symbols__ {
                cpus_a53 = "/cpus-a53@0";
                psu_cortexa53_0 = "/cpus-a53@0/cpu@0";
                psu_cortexa53_1 = "/cpus-a53@0/cpu@1";
                psu_cortexa53_2 = "/cpus-a53@0/cpu@2";
                psu_cortexa53_3 = "/cpus-a53@0/cpu@3";
                L2 = "/cpus-a53@0/l2-cache";
                CPU_SLEEP_0 = "/cpus-a53@0/idle-states/cpu-sleep-0";
                cpu_opp_table = "/opp-table-cpu";
                zynqmp_ipi = "/zynqmp-ipi";
                ipi_mailbox_pmu1 = "/zynqmp-ipi/mailbox@ff9905c0";
                zynqmp_firmware = "/firmware/zynqmp-firmware";
                zynqmp_power = "/firmware/zynqmp-firmware/zynqmp-power";
                soc_revision = "/firmware/zynqmp-firmware/nvmem-firmware/soc-revision@0";
                efuse_dna = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-dna@c";
                efuse_usr0 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr0@20";
                efuse_usr1 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr1@24";
                efuse_usr2 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr2@28";
                efuse_usr3 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr3@2c";
                efuse_usr4 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr4@30";
                efuse_usr5 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr5@34";
                efuse_usr6 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr6@38";
                efuse_usr7 = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-usr7@3c";
                efuse_miscusr = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-miscusr@40";
                efuse_chash = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-chash@50";
                efuse_pufmisc = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-pufmisc@54";
                efuse_sec = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-sec@58";
                efuse_spkid = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-spkid@5c";
                efuse_aeskey = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-aeskey@60";
                efuse_ppk0hash = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-ppk0hash@a0";
                efuse_ppk1hash = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-ppk1hash@d0";
                efuse_pufuser = "/firmware/zynqmp-firmware/nvmem-firmware/efuse-pufuser@100";
                zynqmp_pcap = "/firmware/zynqmp-firmware/pcap";
                zynqmp_reset = "/firmware/zynqmp-firmware/reset-controller";
                pinctrl0 = "/firmware/zynqmp-firmware/pinctrl";
                modepin_gpio = "/firmware/zynqmp-firmware/gpio";
                zynqmp_clk = "/firmware/zynqmp-firmware/clock-controller";
                fpga_full = "/fpga-full";
                amba_apu = "/apu-bus";
                gic_a53 = "/axi/interrupt-controller@f9010000";
                amba_rpu = "/rpu-bus";
                amba = "/axi";
                imux = "/axi/interrupt-multiplex";
                fpd_dma_chan1 = "/axi/dma-controller@fd500000";
                fpd_dma_chan2 = "/axi/dma-controller@fd510000";
                fpd_dma_chan3 = "/axi/dma-controller@fd520000";
                fpd_dma_chan4 = "/axi/dma-controller@fd530000";
                fpd_dma_chan5 = "/axi/dma-controller@fd540000";
                fpd_dma_chan6 = "/axi/dma-controller@fd550000";
                fpd_dma_chan7 = "/axi/dma-controller@fd560000";
                fpd_dma_chan8 = "/axi/dma-controller@fd570000";
                lpd_dma_chan1 = "/axi/dma-controller@ffa80000";
                lpd_dma_chan2 = "/axi/dma-controller@ffa90000";
                lpd_dma_chan3 = "/axi/dma-controller@ffaa0000";
                lpd_dma_chan4 = "/axi/dma-controller@ffab0000";
                lpd_dma_chan5 = "/axi/dma-controller@ffac0000";
                lpd_dma_chan6 = "/axi/dma-controller@ffad0000";
                lpd_dma_chan7 = "/axi/dma-controller@ffae0000";
                lpd_dma_chan8 = "/axi/dma-controller@ffaf0000";
                mc = "/axi/memory-controller@fd070000";
                gem3 = "/axi/ethernet@ff0e0000";
                gpio = "/axi/gpio@ff0a0000";
                i2c0 = "/axi/i2c@ff020000";
                i2c1 = "/axi/i2c@ff030000";
                ocm = "/axi/memory-controller@ff960000";
                perf_monitor_ocm = "/axi/perf-monitor@ffa00000";
                perf_monitor_ddr = "/axi/perf-monitor@fd0b0000";
                perf_monitor_cci = "/axi/perf-monitor@fd490000";
                perf_monitor_lpd = "/axi/perf-monitor@ffa10000";
                qspi = "/axi/spi@ff0f0000";
                psgtr = "/axi/phy@fd400000";
                rtc = "/axi/rtc@ffa60000";
                sata = "/axi/ahci@fd0c0000";
                sdhci1 = "/axi/mmc@ff170000";
                smmu = "/axi/smmu@fd800000";
                ttc0 = "/axi/timer@ff110000";
                ttc1 = "/axi/timer@ff120000";
                ttc2 = "/axi/timer@ff130000";
                ttc3 = "/axi/timer@ff140000";
                uart0 = "/axi/serial@ff000000";
                usb0 = "/axi/usb@ff9d0000";
                dwc3_0 = "/axi/usb@ff9d0000/usb@fe200000";
                watchdog0 = "/axi/watchdog@fd4d0000";
                lpd_watchdog = "/axi/watchdog@ff150000";
                xilinx_ams = "/axi/ams@ffa50000";
                ams_ps = "/axi/ams@ffa50000/ams-ps@0";
                ams_pl = "/axi/ams@ffa50000/ams-pl@400";
                zynqmp_dpaud_setting = "/axi/dp-aud@fd4ac000";
                coresight_0 = "/axi/coresight@fe800000";
                csudma_0 = "/axi/dma@ffc80000";
                ipi0 = "/axi/ipi@ff300000";
                psu_ipi_0_0 = "/axi/ipi@ff300000/child@0";
                psu_ipi_0_1 = "/axi/ipi@ff300000/child@1";
                psu_ipi_0_2 = "/axi/ipi@ff300000/child@2";
                psu_ipi_0_3 = "/axi/ipi@ff300000/child@3";
                psu_ipi_0_4 = "/axi/ipi@ff300000/child@4";
                psu_ipi_0_5 = "/axi/ipi@ff300000/child@5";
                psu_ipi_0_6 = "/axi/ipi@ff300000/child@6";
                psu_ipi_0_7 = "/axi/ipi@ff300000/child@7";
                psu_ipi_0_8 = "/axi/ipi@ff300000/child@8";
                ipi7 = "/axi/ipi@ff340000";
                psu_ipi_7_0 = "/axi/ipi@ff340000/child@0";
                psu_ipi_7_1 = "/axi/ipi@ff340000/child@1";
                psu_ipi_7_2 = "/axi/ipi@ff340000/child@2";
                psu_ipi_7_3 = "/axi/ipi@ff340000/child@3";
                psu_ipi_7_4 = "/axi/ipi@ff340000/child@4";
                psu_ipi_7_5 = "/axi/ipi@ff340000/child@5";
                psu_ipi_7_6 = "/axi/ipi@ff340000/child@6";
                psu_ipi_7_7 = "/axi/ipi@ff340000/child@7";
                psu_ipi_7_8 = "/axi/ipi@ff340000/child@8";
                ipi8 = "/axi/ipi@ff350000";
                psu_ipi_8_0 = "/axi/ipi@ff350000/child@0";
                psu_ipi_8_1 = "/axi/ipi@ff350000/child@1";
                psu_ipi_8_2 = "/axi/ipi@ff350000/child@2";
                psu_ipi_8_3 = "/axi/ipi@ff350000/child@3";
                psu_ipi_8_4 = "/axi/ipi@ff350000/child@4";
                psu_ipi_8_5 = "/axi/ipi@ff350000/child@5";
                psu_ipi_8_6 = "/axi/ipi@ff350000/child@6";
                psu_ipi_8_7 = "/axi/ipi@ff350000/child@7";
                psu_ipi_8_8 = "/axi/ipi@ff350000/child@8";
                psu_r5_tcm_ram_global = "/axi/psu_r5_tcm_ram@ffe00000";
                psu_r5_tcm_ram_0 = "/axi/psu_r5_tcm_ram@0";
                psu_r5_1_btcm = "/axi/psu_r5_1_btcm@20000";
                psu_r5_1_btcm_global = "/axi/psu_r5_1_btcm_global@ffeb0000";
                psu_r5_1_atcm = "/axi/psu_r5_1_atcm@0";
                psu_r5_1_atcm_global = "/axi/psu_r5_1_atcm_global@ffe90000";
                psu_r5_0_btcm_lockstep = "/axi/psu_r5_0_btcm_lockstep@ffe30000";
                psu_r5_0_btcm = "/axi/psu_r5_0_btcm@20000";
                psu_r5_0_btcm_global = "/axi/psu_r5_0_btcm_global@ffe20000";
                psu_r5_0_atcm_lockstep = "/axi/psu_r5_0_atcm_lockstep@ffe10000";
                psu_r5_0_atcm = "/axi/psu_r5_0_atcm@0";
                psu_r5_0_atcm_global = "/axi/psu_r5_0_atcm_global@ffe00000";
                psu_pmu_global_0 = "/axi/psu_pmu_global_0@ffd80000";
                psu_mbistjtag = "/axi/psu_mbistjtag@ffcf0000";
                psu_rsa = "/axi/psu_rsa@ffce0000";
                psu_efuse = "/axi/psu_efuse@ffcc0000";
                psu_csu_0 = "/axi/psu_csu@ffca0000";
                psu_fpd_gpv = "/axi/psu_fpd_gpv@fd700000";
                psu_cci_gpv = "/axi/psu_cci_gpv@fd6e0000";
                psu_fpd_slcr_secure = "/axi/psu_fpd_slcr_secure@fd690000";
                psu_fpd_slcr = "/axi/psu_fpd_slcr@fd610000";
                psu_smmu_reg = "/axi/psu_smmu_reg@fd5f0000";
                psu_cci_reg = "/axi/psu_cci_reg@fd5e0000";
                psu_fpd_xmpu_cfg = "/axi/psu_fpd_xmpu_cfg@fd5d0000";
                psu_apu = "/axi/psu_apu@fd5c0000";
                psu_fpd_xmpu_sink = "/axi/psu_fpd_xmpu_sink@fd4f0000";
                psu_siou = "/axi/psu_siou@fd3d0000";
                psu_afi_5 = "/axi/psu_afi@fd3b0000";
                psu_afi_4 = "/axi/psu_afi@fd3a0000";
                psu_afi_3 = "/axi/psu_afi@fd390000";
                psu_afi_2 = "/axi/psu_afi@fd380000";
                psu_afi_1 = "/axi/psu_afi@fd370000";
                psu_afi_0 = "/axi/psu_afi@fd360000";
                psu_crf_apb = "/axi/psu_crf_apb@fd1a0000";
                psu_ddr_qos_ctrl = "/axi/psu_ddr_qos_ctrl@fd090000";
                psu_ddr_phy = "/axi/psu_ddr_phy@fd080000";
                psu_ddr_xmpu5_cfg = "/axi/psu_ddr_xmpu5_cfg@fd050000";
                psu_ddr_xmpu4_cfg = "/axi/psu_ddr_xmpu4_cfg@fd040000";
                psu_ddr_xmpu3_cfg = "/axi/psu_ddr_xmpu3_cfg@fd030000";
                psu_ddr_xmpu2_cfg = "/axi/psu_ddr_xmpu2_cfg@fd020000";
                psu_ddr_xmpu1_cfg = "/axi/psu_ddr_xmpu1_cfg@fd010000";
                psu_ddr_xmpu0_cfg = "/axi/psu_ddr_xmpu0_cfg@fd000000";
                psu_ocm_xmpu_cfg = "/axi/psu_ocm_xmpu_cfg@ffa70000";
                psu_lpd_xppu_sink = "/axi/psu_lpd_xppu_sink@ff9c0000";
                psu_afi_6 = "/axi/psu_afi@ff9b0000";
                psu_rpu = "/axi/psu_rpu@ff9a0000";
                psu_crl_apb = "/axi/psu_crl_apb@ff5e0000";
                psu_lpd_slcr_secure = "/axi/psu_lpd_slcr_secure@ff4b0000";
                psu_lpd_slcr = "/axi/psu_lpd_slcr@ff410000";
                psu_ctrl_ipi = "/axi/PERIPHERAL@ff380000";
                psu_message_buffers = "/axi/PERIPHERAL@ff990000";
                psu_iou_scntrs = "/axi/psu_iou_scntrs@ff260000";
                psu_iou_scntr = "/axi/psu_iou_scntr@ff250000";
                psu_iousecure_slcr = "/axi/psu_iousecure_slcr@ff240000";
                psu_iouslcr_0 = "/axi/psu_iouslcr@ff180000";
                psu_qspi_linear_0 = "/axi/psu_qspi_linear@c0000000";
                amba_xppu = "/indirect-bus@1";
                lpd_xppu = "/indirect-bus@1/xppu@ff980000";
                pss_ref_clk = "/pss_ref_clk";
                video_clk = "/video_clk";
                pss_alt_ref_clk = "/pss_alt_ref_clk";
                gt_crx_ref_clk = "/gt_crx_ref_clk";
                aux_ref_clk = "/aux_ref_clk";
                amba_pl = "/amba_pl";
                misc_clk_2 = "/amba_pl/misc_clk_2";
                misc_clk_3 = "/amba_pl/misc_clk_3";
                misc_clk_1 = "/amba_pl/misc_clk_1";
                misc_clk_0 = "/amba_pl/misc_clk_0";
                ADC_DDR_DMA_axi_dma_0 = "/amba_pl/axi_dma@a0203000";
                dma_channel_a0203030 = "/amba_pl/axi_dma@a0203000/dma-channel@a0203030";
                ADC_DDR_DMA_axis_inter_adc_xbar = "/amba_pl/axis_switch@a0204000";
                ADC_DDR_DMA_tlast_gen_v1_0_0 = "/amba_pl/tlast_gen_v1_0@a0310000";
                DAC_DDR_DMA_axi_dma_0 = "/amba_pl/axi_dma@a0000000";
                dma_channel_a0000000 = "/amba_pl/axi_dma@a0000000/dma-channel@a0000000";
                PS_Subsystem_axi_gpio_adc = "/amba_pl/axi_gpio@a0240000";
                PS_Subsystem_axi_gpio_dac = "/amba_pl/axi_gpio@a0202000";
                PS_Subsystem_axi_gpio_mts = "/amba_pl/axi_gpio@a0300000";
                PS_Subsystem_axi_gpio_spi_mux = "/amba_pl/axi_gpio@a0205000";
                clocking_block_clk_wiz_adc0 = "/amba_pl/clk_wiz@b4c40000";
                clocking_block_clk_wiz_adc1 = "/amba_pl/clk_wiz@b4c50000";
                clocking_block_clk_wiz_adc2 = "/amba_pl/clk_wiz@b4c60000";
                clocking_block_clk_wiz_adc3 = "/amba_pl/clk_wiz@b4c70000";
                clocking_block_clk_wiz_dac0 = "/amba_pl/clk_wiz@b4c00000";
                clocking_block_clk_wiz_dac1 = "/amba_pl/clk_wiz@b4c10000";
                clocking_block_clk_wiz_dac2 = "/amba_pl/clk_wiz@b4c20000";
                clocking_block_clk_wiz_dac3 = "/amba_pl/clk_wiz@b4c30000";
                ex_design_dac_source_i = "/amba_pl/exdes_rfdac_data_bram_stim@b0000000";
                ex_design_rfip = "/amba_pl/usp_rf_data_converter@b4b00000";
                ex_design_tdd_module_i = "/amba_pl/exdes_tddrtsctrl@b0200000";
                clocking0 = "/amba_pl/clocking0";
                ADC_DDR_DMA_ddr4_adc_memory = "/memory@1000000000";
                DAC_DDR_DMA_ddr4_0_memory = "/memory@400000000";
                psu_ocm_ram_0_memory = "/memory@fffc0000";
                psu_ddr_0_memory = "/memory@0";
                psu_ddr_1_memory = "/memory@800000000";
                psu_qspi_linear_0_memory = "/memory@c0000000";
        };
};
